
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/pominiq/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/pominiq/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pominiq' on host 'Lenovo-ideapad-510S-14IKB' (Linux_x86_64 version 6.2.0-36-generic) on Fri Nov 17 13:08:24 CET 2023
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/pominiq/ProjectFolder/model_1/hls4ml_prj'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening project '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:71
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 2052 ; free virtual = 4856
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 2052 ; free virtual = 4856
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 2019 ; free virtual = 4808
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 1996 ; free virtual = 4781
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 72.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 12.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 80.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:23:17)...80 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)...75 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 1989 ; free virtual = 4770
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 1877 ; free virtual = 4657
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>' to 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.4 seconds; current allocated memory: 292.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 293.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 293.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 293.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 295.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 297.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.29 seconds; current allocated memory: 305.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 319.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 319.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 320.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 321.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 321.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 324.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 329.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 330.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 330.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 331.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 331.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 334.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_1152_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 336.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 341.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 347.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_bufftde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffwdI' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 363.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 390.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 393.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 79 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 79 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 411.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 428.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 431.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_U0' to 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 434.717 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.40 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 1652 ; free virtual = 4509
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m29s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 10
## variable clock_uncertainty
## set clock_uncertainty 12.5%
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7228
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2083.668 ; gain = 0.000 ; free physical = 745 ; free virtual = 3957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
	Parameter DataWidth bound to: 187 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:67' bound to instance 'w2_V_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:391]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:80]
	Parameter DataWidth bound to: 187 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:92]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:24]
	Parameter DWIDTH bound to: 187 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' (1#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' (2#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:80]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:403]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' (3#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' (4#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_1152_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:417]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U1' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:431]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U' of component 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' (5#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_26_1_1' (6#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U2' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:443]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U3' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:455]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U4' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:467]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U5' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:479]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U6' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U7' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:503]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U8' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:515]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U9' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:527]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U10' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:539]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U11' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:551]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_11s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_11s_26_1_1_U12' of component 'myproject_mul_mul_16s_11s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:563]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U' of component 'myproject_mul_mul_16s_11s_26_1_1_DSP48_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_1' (7#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' (8#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:575]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (9#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (10#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (11#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (12#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' of component 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' (13#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1123]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:711]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' (14#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' (15#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:725]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:739]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:753]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:767]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:781]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:795]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:809]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:823]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:837]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:851]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:865]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U31' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:879]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_164_16_1_1' (16#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U32' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:921]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U33' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:963]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U34' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1005]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U35' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1047]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U36' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U37' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U38' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1173]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U39' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1215]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U40' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1257]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U41' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U42' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1341]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U43' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1383]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U44' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1425]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U45' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1467]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U46' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1509]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U47' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1551]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U48' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1593]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U49' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1635]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U50' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1677]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U51' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U52' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1761]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U53' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1803]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U54' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1845]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U55' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1887]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U56' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1929]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U57' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1971]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U58' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:2013]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' (17#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
	Parameter DataWidth bound to: 1145 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:64' bound to instance 'w5_V_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:77]
	Parameter DataWidth bound to: 1145 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:89]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:24]
	Parameter DWIDTH bound to: 1145 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' (18#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' (19#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:77]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' (20#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' (21#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1161]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1175]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1189]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1203]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1217]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1231]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U70' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1259]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (22#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U71' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1277]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U72' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1295]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U73' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1313]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U74' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1331]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U75' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1343]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U76' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1355]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U77' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1367]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U78' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1379]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U79' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1391]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U80' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1403]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U81' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1415]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U82' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1427]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U83' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1439]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U84' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1451]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U85' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1463]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U86' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1475]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U87' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1487]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U88' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1499]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U89' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1511]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U90' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1523]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U91' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1535]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_9s_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_9s_25_1_1_DSP48_2' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_9s_25_1_1_DSP48_2' (23#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_9s_25_1_1' (24#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' (25#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' (26#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' (27#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' (28#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' (29#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:81]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:65]
	Parameter DataWidth bound to: 1275 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:77]
	Parameter DataWidth bound to: 1275 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:24]
	Parameter DWIDTH bound to: 1275 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' (30#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V' (31#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_325_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_325_16_1_1' (32#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (33#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' (34#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:81]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.vhd:84]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' (35#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.vhd:84]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d676_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d676_A' (36#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A_shiftReg' (37#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A' (38#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A_shiftReg' (39#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A' (40#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (41#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (42#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (43#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (44#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg' (45#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' (46#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_shiftReg' (47#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' (48#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' (49#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' (50#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_shiftReg' (51#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' (52#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_shiftReg' (53#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' (54#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' (55#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' (56#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu_shiftReg' (57#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu' (58#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (59#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2083.668 ; gain = 0.000 ; free physical = 571 ; free virtual = 3789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2083.668 ; gain = 0.000 ; free physical = 587 ; free virtual = 3806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2089.695 ; gain = 6.027 ; free physical = 587 ; free virtual = 3805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2089.695 ; gain = 6.027 ; free physical = 570 ; free virtual = 3820
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 10    
	   4 Input   16 Bit       Adders := 32    
	   3 Input   16 Bit       Adders := 18    
	   5 Input   16 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 27    
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 22    
+---Registers : 
	             1275 Bit    Registers := 1     
	             1145 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               17 Bit    Registers := 22    
	               16 Bit    Registers := 997   
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 43    
	                1 Bit    Registers := 220   
+---RAMs : 
	              10K Bit	(676 X 16 bit)          RAMs := 8     
+---Muxes : 
	   5 Input 1275 Bit        Muxes := 1     
	   5 Input 1145 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 11    
	   2 Input   16 Bit        Muxes := 3645  
	   4 Input   16 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 17    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 30    
	   2 Input    3 Bit        Muxes := 11    
	   6 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 45    
	   3 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 276   
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U284/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_1_reg_10430_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U284/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_1_reg_10425_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U284/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U284/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U284/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U286/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_3_reg_10450_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U286/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_3_reg_10445_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U286/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U286/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U286/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U283/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register phi_ln_reg_10415_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U283/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_10420_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U283/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U283/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U283/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U285/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_2_reg_10440_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U285/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_2_reg_10435_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U285/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U285/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U285/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U288/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_5_reg_10470_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U288/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_5_reg_10465_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U288/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U288/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U288/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U290/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_7_reg_10490_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U290/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_7_reg_10485_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U290/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U290/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U290/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U287/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_4_reg_10460_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U287/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_4_reg_10455_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U287/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U287/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U287/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U289/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_6_reg_10480_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U289/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_6_reg_10475_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U289/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U289/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U289/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U292/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_9_reg_10510_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U292/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_9_reg_10505_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U292/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U292/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U292/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U294/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_10_reg_10530_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U294/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_10_reg_10525_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U294/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U294/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U294/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U291/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_8_reg_10500_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U291/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_8_reg_10495_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U291/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U291/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U291/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U293/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_s_reg_10520_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U293/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_s_reg_10515_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U293/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U293/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U293/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U296/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_12_reg_10550_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U296/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_12_reg_10545_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U296/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U296/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U296/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U298/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_14_reg_10570_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U298/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_14_reg_10565_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U298/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U298/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U298/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U295/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_11_reg_10540_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U295/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_11_reg_10535_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U295/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U295/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U295/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U297/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_13_reg_10560_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U297/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_13_reg_10555_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U297/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U297/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U297/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U300/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_16_reg_10590_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U300/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_16_reg_10585_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U300/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U300/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U300/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U302/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_18_reg_10610_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U302/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_18_reg_10605_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U302/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U302/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U302/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U299/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_15_reg_10580_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U299/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_15_reg_10575_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U299/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U299/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U299/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U301/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_17_reg_10600_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U301/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_17_reg_10595_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U301/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U301/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U301/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U304/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_20_reg_10630_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U304/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_20_reg_10625_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U304/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U304/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U304/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U306/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_22_reg_10650_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U306/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_22_reg_10645_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U306/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U306/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U306/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U303/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_19_reg_10620_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U303/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_19_reg_10615_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U303/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U303/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U303/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U305/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_21_reg_10640_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U305/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_21_reg_10635_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U305/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U305/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U305/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U308/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_24_reg_10670_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U308/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_24_reg_10665_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U308/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U308/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U308/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U310/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_26_reg_10690_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U310/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_26_reg_10685_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U310/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U310/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U310/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U307/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_23_reg_10660_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U307/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_23_reg_10655_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U307/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U307/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U307/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U309/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_25_reg_10680_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U309/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_25_reg_10675_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U309/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U309/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U309/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U312/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_28_reg_10710_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U312/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_28_reg_10705_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U312/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U312/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U312/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U314/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_30_reg_10730_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U314/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_30_reg_10725_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U314/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U314/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U314/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U311/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_27_reg_10700_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U311/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_27_reg_10695_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U311/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U311/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U311/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U313/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_29_reg_10720_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U313/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_29_reg_10715_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U313/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U313/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U313/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U316/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_32_reg_10750_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U316/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_32_reg_10745_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U316/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U316/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U316/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U318/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_34_reg_10770_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U318/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_34_reg_10765_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U318/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U318/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U318/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U315/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_31_reg_10740_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U315/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_31_reg_10735_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U315/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U315/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U315/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U317/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_33_reg_10760_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U317/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_33_reg_10755_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U317/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U317/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U317/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U320/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_36_reg_10790_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U320/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_36_reg_10785_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U320/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U320/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U320/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U322/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_38_reg_10810_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U322/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_38_reg_10805_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U322/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U322/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U322/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U319/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_35_reg_10780_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U319/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_35_reg_10775_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U319/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U319/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U319/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U321/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_37_reg_10800_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U321/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_37_reg_10795_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U321/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U321/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U321/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_40_reg_10830_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_40_reg_10825_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_42_reg_10850_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_42_reg_10845_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U323/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_39_reg_10820_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U323/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_39_reg_10815_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U323/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U323/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U323/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_41_reg_10840_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_41_reg_10835_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_44_reg_10870_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_44_reg_10865_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_46_reg_10890_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_46_reg_10885_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_43_reg_10860_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_43_reg_10855_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_45_reg_10880_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_45_reg_10875_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_48_reg_10910_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_48_reg_10905_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_50_reg_10930_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_50_reg_10925_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_47_reg_10900_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_47_reg_10895_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_49_reg_10920_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_49_reg_10915_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_52_reg_10950_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_52_reg_10945_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_54_reg_10970_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_54_reg_10965_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_51_reg_10940_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_51_reg_10935_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_53_reg_10960_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_53_reg_10955_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_56_reg_10990_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_56_reg_10985_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_58_reg_11010_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_58_reg_11005_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_55_reg_10980_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_55_reg_10975_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_57_reg_11000_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_57_reg_10995_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_60_reg_11030_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_60_reg_11025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_62_reg_11050_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_62_reg_11045_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_59_reg_11020_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_59_reg_11015_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_61_reg_11040_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_61_reg_11035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_64_reg_11070_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_64_reg_11065_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_66_reg_11090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_66_reg_11085_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_63_reg_11060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_63_reg_11055_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_65_reg_11080_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_65_reg_11075_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_68_reg_11110_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_68_reg_11105_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_70_reg_11130_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_70_reg_11125_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_67_reg_11100_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_67_reg_11095_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_69_reg_11120_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_69_reg_11115_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_72_reg_11150_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_72_reg_11145_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_74_reg_11170_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_74_reg_11165_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_71_reg_11140_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_71_reg_11135_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_73_reg_11160_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_73_reg_11155_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_76_reg_11190_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_76_reg_11185_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U362/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_78_reg_11210_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U362/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: register phi_ln56_78_reg_11205_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U362/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U362/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U362/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_75_reg_11180_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_75_reg_11175_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_77_reg_11200_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_77_reg_11195_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
WARNING: [Synth 8-7129] Port reset in module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1216]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1217]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1217]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1233]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1218]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1220]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1219]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1222]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1220]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1238]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1221]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1265]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1222]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1224]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1223]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1225]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1224]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1209]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1225]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1272]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1231] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1264]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1253]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1265]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1266]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1266]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1270]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1233]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1268]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1269]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1256]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1270]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1240]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1271] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1272]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1186]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1273]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1237]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1206]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1232] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1233]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1236]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1234]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1237]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1235]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1242]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1236]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1239]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1237]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1184]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1238]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1241]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1239]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1174]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1240]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1157]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1241]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1162]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1242]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1243]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1243]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1244]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1244]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1245]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1245]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1246]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1246]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1247]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1247]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1249]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1248]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1250]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1249]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1173]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1250]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1251]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1251]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1154]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1252] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1253]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1159]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1254]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1257]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1255] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1256]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1258]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1257]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1170]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1258]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1259]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1259]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1260]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1260]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1261]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1261]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1262]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1262]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1263]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1263]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1177]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1152]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1170]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1153]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1160]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1154]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1201]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1155]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1184]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1156]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1174]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1157]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1161]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1158] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1159]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1142]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1160]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1205]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1161]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1175]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1162]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1163]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1163]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1164]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1164]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1165]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1165]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1166]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1166]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1167]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1167]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1200]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1200]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1203]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1201]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1192]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1202]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1208]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1203]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1207]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1204] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1205]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1188]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1206]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1172]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1207]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1189]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1208]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1210]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1209]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1169]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1210]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1211]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1211]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1212]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1212]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1213]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1213]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1214]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1214]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1215]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1215]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1089]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1168] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1169]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1171]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1170]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1141]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1171]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1092]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1172]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1112]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1173]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1145]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1174]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1093]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1175]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1136]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1176] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1177]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1178]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1178]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1179]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1179]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1180]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1180]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1181]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1181]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1182]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1182]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1183]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1183]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1187]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1184]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1138]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1185] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1186]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1144]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1187]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1146]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1188]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1126]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1189]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1191]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1190] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1191]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1194]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1192]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1193]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1088] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1121] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1131] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1134] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1135] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1079] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1040] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1048] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1065] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1066] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1067] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1068] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1069] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1070] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1071] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[962] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[964] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[967] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[980] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[983] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[901] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[949] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[951] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[920] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[931] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[934] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[935] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[835] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[850] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[853] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[771] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[789] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[791] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[800] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[806] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[761] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[762] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[763] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[764] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[765] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[766] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[767] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[740] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[694] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[695] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[656] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[578] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[580] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[584] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[586] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[587] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[588] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[589] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[590] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[591] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[518] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[519] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[568] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[569] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[549] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[448] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[449] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[454] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[455] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[471] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[473] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[474] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[475] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[476] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[477] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[478] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[479] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[489] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[490] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[491] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[492] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[493] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[494] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[495] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_94_reg_7125_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_95_reg_7150_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_91_reg_7050_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_93_reg_7100_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_92_reg_7075_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_89_reg_7000_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_6950_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_90_reg_7025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_88_reg_6975_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_103_reg_7350_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_104_reg_7375_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_100_reg_7275_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_102_reg_7325_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_101_reg_7300_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_98_reg_7225_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_96_reg_7175_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_99_reg_7250_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_97_reg_7200_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_112_reg_7575_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_113_reg_7600_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_109_reg_7500_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_111_reg_7550_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_110_reg_7525_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_107_reg_7450_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_105_reg_7400_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_108_reg_7475_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_106_reg_7425_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_121_reg_7800_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_122_reg_7825_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_118_reg_7725_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_120_reg_7775_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_119_reg_7750_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_116_reg_7675_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_114_reg_7625_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_117_reg_7700_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_115_reg_7650_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_130_reg_8025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_131_reg_8050_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_127_reg_7950_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_129_reg_8000_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_128_reg_7975_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_125_reg_7900_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_123_reg_7850_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_126_reg_7925_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_124_reg_7875_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_139_reg_8250_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_140_reg_8275_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_136_reg_8175_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_138_reg_8225_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_137_reg_8200_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_134_reg_8125_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_132_reg_8075_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_135_reg_8150_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_133_reg_8100_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_148_reg_8475_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_149_reg_8500_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_145_reg_8400_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_147_reg_8450_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_146_reg_8425_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_143_reg_8350_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_141_reg_8300_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_144_reg_8375_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_142_reg_8325_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_151_reg_8550_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_153_reg_8600_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_150_reg_8525_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_152_reg_8575_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_155_reg_8650_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP trunc_ln708_148_reg_9085_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_158_reg_8725_reg is absorbed into DSP trunc_ln708_148_reg_9085_reg.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103_reg is absorbed into DSP trunc_ln708_148_reg_9085_reg.
DSP Report: register trunc_ln708_148_reg_9085_reg is absorbed into DSP trunc_ln708_148_reg_9085_reg.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U145/myproject_mul_mul_16s_9s_25_1_1_DSP48_2_U/p_cvt is absorbed into DSP trunc_ln708_148_reg_9085_reg.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_156_reg_8675_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_154_reg_8625_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_157_reg_8700_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
WARNING: [Synth 8-7129] Port reset in module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_163_reg_1531_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_1491_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_162_reg_1511_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_166_reg_1591_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_164_reg_1551_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_165_reg_1571_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_169_reg_1651_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_167_reg_1611_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_168_reg_1631_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U12/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U12/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_11s_26_1_1_U12/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U12/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: register tmp_172_reg_1711_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U12/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U12/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U12/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_170_reg_1671_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_171_reg_1691_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:02:11 . Memory (MB): peak = 2117.629 ; gain = 33.961 ; free physical = 243 ; free virtual = 665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                  | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------------------------------------------------+------------+---------------+----------------+
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom | p_0_out    | 4x8           | LUT            | 
+-----------------------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject__GCB0         | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB0         | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB0         | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | (A2*B2)'    | 16     | 9      | -      | -      | 25     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A2*B''      | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A2*B''      | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A2*B''      | 16     | 11     | -      | -      | 27     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s  | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:02:14 . Memory (MB): peak = 2117.629 ; gain = 33.961 ; free physical = 123 ; free virtual = 581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject__GCB0         | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB0         | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB0         | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_0/layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 327 ; free virtual = 721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:02:30 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 123 ; free virtual = 541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:02:30 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 122 ; free virtual = 539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:02:31 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 130 ; free virtual = 542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:02:31 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 129 ; free virtual = 543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:02:32 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 136 ; free virtual = 544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:02:32 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 155 ; free virtual = 567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[27] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[25] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[5]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[3]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[15]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3]      | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   668|
|3     |DSP48E1  |   164|
|4     |LUT1     |    61|
|5     |LUT2     |  1470|
|6     |LUT3     |  2049|
|7     |LUT4     |  2145|
|8     |LUT5     |  2029|
|9     |LUT6     |  3473|
|10    |MUXF7    |   192|
|11    |MUXF8    |    64|
|12    |RAMB18E1 |     8|
|13    |SRL16E   |   640|
|14    |SRLC32E  |   352|
|15    |FDRE     | 10799|
|16    |FDSE     |   415|
|17    |IBUF     |    30|
|18    |OBUF     |   174|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                      |Module                                                                                    |Cells |
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
|1     |top                                                                                           |                                                                                          | 24734|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0                        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s                       |  1303|
|3     |    line_buffer_Array_V_0_0_U                                                                 |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb          |    32|
|4     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core__1  |    32|
|5     |    line_buffer_Array_V_1152_0_U                                                              |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_455      |    32|
|6     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core     |    32|
|7     |    myproject_mul_mul_16s_11s_26_1_1_U12                                                      |myproject_mul_mul_16s_11s_26_1_1_456                                                      |    20|
|8     |      myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U                                              |myproject_mul_mul_16s_11s_26_1_1_DSP48_1_482                                              |    20|
|9     |    myproject_mul_mul_16s_16s_26_1_1_U1                                                       |myproject_mul_mul_16s_16s_26_1_1_457                                                      |     3|
|10    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_481                                              |     3|
|11    |    myproject_mul_mul_16s_16s_26_1_1_U10                                                      |myproject_mul_mul_16s_16s_26_1_1_458                                                      |    19|
|12    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_480                                              |    19|
|13    |    myproject_mul_mul_16s_16s_26_1_1_U11                                                      |myproject_mul_mul_16s_16s_26_1_1_459                                                      |    48|
|14    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_479                                              |    48|
|15    |    myproject_mul_mul_16s_16s_26_1_1_U2                                                       |myproject_mul_mul_16s_16s_26_1_1_460                                                      |    28|
|16    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_478                                              |    28|
|17    |    myproject_mul_mul_16s_16s_26_1_1_U3                                                       |myproject_mul_mul_16s_16s_26_1_1_461                                                      |     3|
|18    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_477                                              |     3|
|19    |    myproject_mul_mul_16s_16s_26_1_1_U4                                                       |myproject_mul_mul_16s_16s_26_1_1_462                                                      |     3|
|20    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_476                                              |     3|
|21    |    myproject_mul_mul_16s_16s_26_1_1_U5                                                       |myproject_mul_mul_16s_16s_26_1_1_463                                                      |    28|
|22    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_475                                              |    28|
|23    |    myproject_mul_mul_16s_16s_26_1_1_U6                                                       |myproject_mul_mul_16s_16s_26_1_1_464                                                      |     3|
|24    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_474                                              |     3|
|25    |    myproject_mul_mul_16s_16s_26_1_1_U7                                                       |myproject_mul_mul_16s_16s_26_1_1_465                                                      |     3|
|26    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_473                                              |     3|
|27    |    myproject_mul_mul_16s_16s_26_1_1_U8                                                       |myproject_mul_mul_16s_16s_26_1_1_466                                                      |    26|
|28    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_472                                              |    26|
|29    |    myproject_mul_mul_16s_16s_26_1_1_U9                                                       |myproject_mul_mul_16s_16s_26_1_1_467                                                      |     3|
|30    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_471                                              |     3|
|31    |    regslice_both_data_V_data_V_U                                                             |regslice_both_468                                                                         |    60|
|32    |      ibuf_inst                                                                               |xil_defaultlib_ibuf_469                                                                   |    36|
|33    |      obuf_inst                                                                               |xil_defaultlib_obuf_470                                                                   |    24|
|34    |  conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0                        |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s                       |  4168|
|35    |    line_buffer_Array_V_1_0_0_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA          |    35|
|36    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__1  |    32|
|37    |    line_buffer_Array_V_1_0_1_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_303      |    42|
|38    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__2  |    32|
|39    |    line_buffer_Array_V_1_0_2_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_304      |    33|
|40    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__3  |    32|
|41    |    line_buffer_Array_V_1_0_3_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_305      |    38|
|42    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__4  |    32|
|43    |    line_buffer_Array_V_1_1_0_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_306      |    37|
|44    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__5  |    32|
|45    |    line_buffer_Array_V_1_1_1_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_307      |    42|
|46    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__6  |    32|
|47    |    line_buffer_Array_V_1_1_2_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_308      |    33|
|48    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__7  |    32|
|49    |    line_buffer_Array_V_1_1_3_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_309      |    36|
|50    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core     |    32|
|51    |    myproject_mul_mul_16s_16s_26_1_1_U100                                                     |myproject_mul_mul_16s_16s_26_1_1_310                                                      |     3|
|52    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_454                                              |     3|
|53    |    myproject_mul_mul_16s_16s_26_1_1_U101                                                     |myproject_mul_mul_16s_16s_26_1_1_311                                                      |     3|
|54    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_453                                              |     3|
|55    |    myproject_mul_mul_16s_16s_26_1_1_U102                                                     |myproject_mul_mul_16s_16s_26_1_1_312                                                      |     2|
|56    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_452                                              |     2|
|57    |    myproject_mul_mul_16s_16s_26_1_1_U103                                                     |myproject_mul_mul_16s_16s_26_1_1_313                                                      |     4|
|58    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_451                                              |     4|
|59    |    myproject_mul_mul_16s_16s_26_1_1_U104                                                     |myproject_mul_mul_16s_16s_26_1_1_314                                                      |    27|
|60    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_450                                              |    27|
|61    |    myproject_mul_mul_16s_16s_26_1_1_U105                                                     |myproject_mul_mul_16s_16s_26_1_1_315                                                      |     2|
|62    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_449                                              |     2|
|63    |    myproject_mul_mul_16s_16s_26_1_1_U106                                                     |myproject_mul_mul_16s_16s_26_1_1_316                                                      |     3|
|64    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_448                                              |     3|
|65    |    myproject_mul_mul_16s_16s_26_1_1_U107                                                     |myproject_mul_mul_16s_16s_26_1_1_317                                                      |     2|
|66    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_447                                              |     2|
|67    |    myproject_mul_mul_16s_16s_26_1_1_U108                                                     |myproject_mul_mul_16s_16s_26_1_1_318                                                      |     1|
|68    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_446                                              |     1|
|69    |    myproject_mul_mul_16s_16s_26_1_1_U109                                                     |myproject_mul_mul_16s_16s_26_1_1_319                                                      |     2|
|70    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_445                                              |     2|
|71    |    myproject_mul_mul_16s_16s_26_1_1_U110                                                     |myproject_mul_mul_16s_16s_26_1_1_320                                                      |     3|
|72    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_444                                              |     3|
|73    |    myproject_mul_mul_16s_16s_26_1_1_U111                                                     |myproject_mul_mul_16s_16s_26_1_1_321                                                      |     2|
|74    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_443                                              |     2|
|75    |    myproject_mul_mul_16s_16s_26_1_1_U112                                                     |myproject_mul_mul_16s_16s_26_1_1_322                                                      |     4|
|76    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_442                                              |     4|
|77    |    myproject_mul_mul_16s_16s_26_1_1_U113                                                     |myproject_mul_mul_16s_16s_26_1_1_323                                                      |    27|
|78    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_441                                              |    27|
|79    |    myproject_mul_mul_16s_16s_26_1_1_U114                                                     |myproject_mul_mul_16s_16s_26_1_1_324                                                      |     2|
|80    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_440                                              |     2|
|81    |    myproject_mul_mul_16s_16s_26_1_1_U115                                                     |myproject_mul_mul_16s_16s_26_1_1_325                                                      |     2|
|82    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_439                                              |     2|
|83    |    myproject_mul_mul_16s_16s_26_1_1_U116                                                     |myproject_mul_mul_16s_16s_26_1_1_326                                                      |     2|
|84    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_438                                              |     2|
|85    |    myproject_mul_mul_16s_16s_26_1_1_U117                                                     |myproject_mul_mul_16s_16s_26_1_1_327                                                      |     1|
|86    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_437                                              |     1|
|87    |    myproject_mul_mul_16s_16s_26_1_1_U118                                                     |myproject_mul_mul_16s_16s_26_1_1_328                                                      |     3|
|88    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_436                                              |     3|
|89    |    myproject_mul_mul_16s_16s_26_1_1_U119                                                     |myproject_mul_mul_16s_16s_26_1_1_329                                                      |     4|
|90    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_435                                              |     4|
|91    |    myproject_mul_mul_16s_16s_26_1_1_U120                                                     |myproject_mul_mul_16s_16s_26_1_1_330                                                      |     3|
|92    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_434                                              |     3|
|93    |    myproject_mul_mul_16s_16s_26_1_1_U121                                                     |myproject_mul_mul_16s_16s_26_1_1_331                                                      |     5|
|94    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_433                                              |     5|
|95    |    myproject_mul_mul_16s_16s_26_1_1_U122                                                     |myproject_mul_mul_16s_16s_26_1_1_332                                                      |    28|
|96    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_432                                              |    28|
|97    |    myproject_mul_mul_16s_16s_26_1_1_U123                                                     |myproject_mul_mul_16s_16s_26_1_1_333                                                      |     3|
|98    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_431                                              |     3|
|99    |    myproject_mul_mul_16s_16s_26_1_1_U124                                                     |myproject_mul_mul_16s_16s_26_1_1_334                                                      |     3|
|100   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_430                                              |     3|
|101   |    myproject_mul_mul_16s_16s_26_1_1_U125                                                     |myproject_mul_mul_16s_16s_26_1_1_335                                                      |     3|
|102   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_429                                              |     3|
|103   |    myproject_mul_mul_16s_16s_26_1_1_U126                                                     |myproject_mul_mul_16s_16s_26_1_1_336                                                      |     1|
|104   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_428                                              |     1|
|105   |    myproject_mul_mul_16s_16s_26_1_1_U127                                                     |myproject_mul_mul_16s_16s_26_1_1_337                                                      |     2|
|106   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_427                                              |     2|
|107   |    myproject_mul_mul_16s_16s_26_1_1_U128                                                     |myproject_mul_mul_16s_16s_26_1_1_338                                                      |     4|
|108   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_426                                              |     4|
|109   |    myproject_mul_mul_16s_16s_26_1_1_U129                                                     |myproject_mul_mul_16s_16s_26_1_1_339                                                      |     3|
|110   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_425                                              |     3|
|111   |    myproject_mul_mul_16s_16s_26_1_1_U130                                                     |myproject_mul_mul_16s_16s_26_1_1_340                                                      |     5|
|112   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_424                                              |     5|
|113   |    myproject_mul_mul_16s_16s_26_1_1_U131                                                     |myproject_mul_mul_16s_16s_26_1_1_341                                                      |    28|
|114   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_423                                              |    28|
|115   |    myproject_mul_mul_16s_16s_26_1_1_U132                                                     |myproject_mul_mul_16s_16s_26_1_1_342                                                      |     3|
|116   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_422                                              |     3|
|117   |    myproject_mul_mul_16s_16s_26_1_1_U133                                                     |myproject_mul_mul_16s_16s_26_1_1_343                                                      |     3|
|118   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_421                                              |     3|
|119   |    myproject_mul_mul_16s_16s_26_1_1_U134                                                     |myproject_mul_mul_16s_16s_26_1_1_344                                                      |     3|
|120   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_420                                              |     3|
|121   |    myproject_mul_mul_16s_16s_26_1_1_U135                                                     |myproject_mul_mul_16s_16s_26_1_1_345                                                      |     1|
|122   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_419                                              |     1|
|123   |    myproject_mul_mul_16s_16s_26_1_1_U136                                                     |myproject_mul_mul_16s_16s_26_1_1_346                                                      |    18|
|124   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_418                                              |    18|
|125   |    myproject_mul_mul_16s_16s_26_1_1_U137                                                     |myproject_mul_mul_16s_16s_26_1_1_347                                                      |    43|
|126   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_417                                              |    43|
|127   |    myproject_mul_mul_16s_16s_26_1_1_U138                                                     |myproject_mul_mul_16s_16s_26_1_1_348                                                      |    19|
|128   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_416                                              |    19|
|129   |    myproject_mul_mul_16s_16s_26_1_1_U139                                                     |myproject_mul_mul_16s_16s_26_1_1_349                                                      |    17|
|130   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_415                                              |    17|
|131   |    myproject_mul_mul_16s_16s_26_1_1_U140                                                     |myproject_mul_mul_16s_16s_26_1_1_350                                                      |    18|
|132   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_414                                              |    18|
|133   |    myproject_mul_mul_16s_16s_26_1_1_U141                                                     |myproject_mul_mul_16s_16s_26_1_1_351                                                      |    17|
|134   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_413                                              |    17|
|135   |    myproject_mul_mul_16s_16s_26_1_1_U142                                                     |myproject_mul_mul_16s_16s_26_1_1_352                                                      |    18|
|136   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_412                                              |    18|
|137   |    myproject_mul_mul_16s_16s_26_1_1_U143                                                     |myproject_mul_mul_16s_16s_26_1_1_353                                                      |    17|
|138   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_411                                              |    17|
|139   |    myproject_mul_mul_16s_16s_26_1_1_U144                                                     |myproject_mul_mul_16s_16s_26_1_1_354                                                      |    18|
|140   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_410                                              |    18|
|141   |    myproject_mul_mul_16s_16s_26_1_1_U74                                                      |myproject_mul_mul_16s_16s_26_1_1_355                                                      |     2|
|142   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_409                                              |     2|
|143   |    myproject_mul_mul_16s_16s_26_1_1_U75                                                      |myproject_mul_mul_16s_16s_26_1_1_356                                                      |     2|
|144   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_408                                              |     2|
|145   |    myproject_mul_mul_16s_16s_26_1_1_U76                                                      |myproject_mul_mul_16s_16s_26_1_1_357                                                      |     4|
|146   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_407                                              |     4|
|147   |    myproject_mul_mul_16s_16s_26_1_1_U77                                                      |myproject_mul_mul_16s_16s_26_1_1_358                                                      |    27|
|148   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_406                                              |    27|
|149   |    myproject_mul_mul_16s_16s_26_1_1_U78                                                      |myproject_mul_mul_16s_16s_26_1_1_359                                                      |     2|
|150   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_405                                              |     2|
|151   |    myproject_mul_mul_16s_16s_26_1_1_U79                                                      |myproject_mul_mul_16s_16s_26_1_1_360                                                      |     2|
|152   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_404                                              |     2|
|153   |    myproject_mul_mul_16s_16s_26_1_1_U80                                                      |myproject_mul_mul_16s_16s_26_1_1_361                                                      |     2|
|154   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_403                                              |     2|
|155   |    myproject_mul_mul_16s_16s_26_1_1_U81                                                      |myproject_mul_mul_16s_16s_26_1_1_362                                                      |     1|
|156   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_402                                              |     1|
|157   |    myproject_mul_mul_16s_16s_26_1_1_U82                                                      |myproject_mul_mul_16s_16s_26_1_1_363                                                      |     4|
|158   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_401                                              |     4|
|159   |    myproject_mul_mul_16s_16s_26_1_1_U83                                                      |myproject_mul_mul_16s_16s_26_1_1_364                                                      |     4|
|160   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_400                                              |     4|
|161   |    myproject_mul_mul_16s_16s_26_1_1_U84                                                      |myproject_mul_mul_16s_16s_26_1_1_365                                                      |     3|
|162   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_399                                              |     3|
|163   |    myproject_mul_mul_16s_16s_26_1_1_U85                                                      |myproject_mul_mul_16s_16s_26_1_1_366                                                      |     5|
|164   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_398                                              |     5|
|165   |    myproject_mul_mul_16s_16s_26_1_1_U86                                                      |myproject_mul_mul_16s_16s_26_1_1_367                                                      |    28|
|166   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_397                                              |    28|
|167   |    myproject_mul_mul_16s_16s_26_1_1_U87                                                      |myproject_mul_mul_16s_16s_26_1_1_368                                                      |     3|
|168   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_396                                              |     3|
|169   |    myproject_mul_mul_16s_16s_26_1_1_U88                                                      |myproject_mul_mul_16s_16s_26_1_1_369                                                      |     3|
|170   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_395                                              |     3|
|171   |    myproject_mul_mul_16s_16s_26_1_1_U89                                                      |myproject_mul_mul_16s_16s_26_1_1_370                                                      |     3|
|172   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_394                                              |     3|
|173   |    myproject_mul_mul_16s_16s_26_1_1_U90                                                      |myproject_mul_mul_16s_16s_26_1_1_371                                                      |     1|
|174   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_393                                              |     1|
|175   |    myproject_mul_mul_16s_16s_26_1_1_U91                                                      |myproject_mul_mul_16s_16s_26_1_1_372                                                      |     2|
|176   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_392                                              |     2|
|177   |    myproject_mul_mul_16s_16s_26_1_1_U92                                                      |myproject_mul_mul_16s_16s_26_1_1_373                                                      |     4|
|178   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_391                                              |     4|
|179   |    myproject_mul_mul_16s_16s_26_1_1_U93                                                      |myproject_mul_mul_16s_16s_26_1_1_374                                                      |     3|
|180   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_390                                              |     3|
|181   |    myproject_mul_mul_16s_16s_26_1_1_U94                                                      |myproject_mul_mul_16s_16s_26_1_1_375                                                      |     5|
|182   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_389                                              |     5|
|183   |    myproject_mul_mul_16s_16s_26_1_1_U95                                                      |myproject_mul_mul_16s_16s_26_1_1_376                                                      |    28|
|184   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_388                                              |    28|
|185   |    myproject_mul_mul_16s_16s_26_1_1_U96                                                      |myproject_mul_mul_16s_16s_26_1_1_377                                                      |     3|
|186   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_387                                              |     3|
|187   |    myproject_mul_mul_16s_16s_26_1_1_U97                                                      |myproject_mul_mul_16s_16s_26_1_1_378                                                      |     3|
|188   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_386                                              |     3|
|189   |    myproject_mul_mul_16s_16s_26_1_1_U98                                                      |myproject_mul_mul_16s_16s_26_1_1_379                                                      |     3|
|190   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_385                                              |     3|
|191   |    myproject_mul_mul_16s_16s_26_1_1_U99                                                      |myproject_mul_mul_16s_16s_26_1_1_380                                                      |     1|
|192   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_384                                              |     1|
|193   |    myproject_mux_42_16_1_1_U70                                                               |myproject_mux_42_16_1_1                                                                   |    16|
|194   |    myproject_mux_42_16_1_1_U71                                                               |myproject_mux_42_16_1_1_381                                                               |    16|
|195   |    myproject_mux_42_16_1_1_U72                                                               |myproject_mux_42_16_1_1_382                                                               |    16|
|196   |    myproject_mux_42_16_1_1_U73                                                               |myproject_mux_42_16_1_1_383                                                               |    16|
|197   |    w5_V_U                                                                                    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V                  |    54|
|198   |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom_U          |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom              |    54|
|199   |  dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                            |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s                           |  5147|
|200   |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_499                |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                           |  4604|
|201   |      myproject_mul_mul_16s_11s_26_1_1_U362                                                   |myproject_mul_mul_16s_11s_26_1_1                                                          |    81|
|202   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U                                            |myproject_mul_mul_16s_11s_26_1_1_DSP48_1                                                  |    81|
|203   |      myproject_mul_mul_16s_16s_26_1_1_U283                                                   |myproject_mul_mul_16s_16s_26_1_1                                                          |    45|
|204   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_302                                              |    45|
|205   |      myproject_mul_mul_16s_16s_26_1_1_U284                                                   |myproject_mul_mul_16s_16s_26_1_1_147                                                      |     9|
|206   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_301                                              |     9|
|207   |      myproject_mul_mul_16s_16s_26_1_1_U285                                                   |myproject_mul_mul_16s_16s_26_1_1_148                                                      |     7|
|208   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_300                                              |     7|
|209   |      myproject_mul_mul_16s_16s_26_1_1_U286                                                   |myproject_mul_mul_16s_16s_26_1_1_149                                                      |    12|
|210   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_299                                              |    12|
|211   |      myproject_mul_mul_16s_16s_26_1_1_U287                                                   |myproject_mul_mul_16s_16s_26_1_1_150                                                      |    50|
|212   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_298                                              |    50|
|213   |      myproject_mul_mul_16s_16s_26_1_1_U288                                                   |myproject_mul_mul_16s_16s_26_1_1_151                                                      |     9|
|214   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_297                                              |     9|
|215   |      myproject_mul_mul_16s_16s_26_1_1_U289                                                   |myproject_mul_mul_16s_16s_26_1_1_152                                                      |     8|
|216   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_296                                              |     8|
|217   |      myproject_mul_mul_16s_16s_26_1_1_U290                                                   |myproject_mul_mul_16s_16s_26_1_1_153                                                      |    11|
|218   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_295                                              |    11|
|219   |      myproject_mul_mul_16s_16s_26_1_1_U291                                                   |myproject_mul_mul_16s_16s_26_1_1_154                                                      |    51|
|220   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_294                                              |    51|
|221   |      myproject_mul_mul_16s_16s_26_1_1_U292                                                   |myproject_mul_mul_16s_16s_26_1_1_155                                                      |     4|
|222   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_293                                              |     4|
|223   |      myproject_mul_mul_16s_16s_26_1_1_U293                                                   |myproject_mul_mul_16s_16s_26_1_1_156                                                      |     3|
|224   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_292                                              |     3|
|225   |      myproject_mul_mul_16s_16s_26_1_1_U294                                                   |myproject_mul_mul_16s_16s_26_1_1_157                                                      |    81|
|226   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_291                                              |    81|
|227   |      myproject_mul_mul_16s_16s_26_1_1_U295                                                   |myproject_mul_mul_16s_16s_26_1_1_158                                                      |   120|
|228   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_290                                              |   120|
|229   |      myproject_mul_mul_16s_16s_26_1_1_U296                                                   |myproject_mul_mul_16s_16s_26_1_1_159                                                      |    79|
|230   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_289                                              |    79|
|231   |      myproject_mul_mul_16s_16s_26_1_1_U297                                                   |myproject_mul_mul_16s_16s_26_1_1_160                                                      |     2|
|232   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_288                                              |     2|
|233   |      myproject_mul_mul_16s_16s_26_1_1_U298                                                   |myproject_mul_mul_16s_16s_26_1_1_161                                                      |     7|
|234   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_287                                              |     7|
|235   |      myproject_mul_mul_16s_16s_26_1_1_U299                                                   |myproject_mul_mul_16s_16s_26_1_1_162                                                      |    46|
|236   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_286                                              |    46|
|237   |      myproject_mul_mul_16s_16s_26_1_1_U300                                                   |myproject_mul_mul_16s_16s_26_1_1_163                                                      |     5|
|238   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_285                                              |     5|
|239   |      myproject_mul_mul_16s_16s_26_1_1_U301                                                   |myproject_mul_mul_16s_16s_26_1_1_164                                                      |     3|
|240   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_284                                              |     3|
|241   |      myproject_mul_mul_16s_16s_26_1_1_U302                                                   |myproject_mul_mul_16s_16s_26_1_1_165                                                      |     8|
|242   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_283                                              |     8|
|243   |      myproject_mul_mul_16s_16s_26_1_1_U303                                                   |myproject_mul_mul_16s_16s_26_1_1_166                                                      |    46|
|244   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_282                                              |    46|
|245   |      myproject_mul_mul_16s_16s_26_1_1_U304                                                   |myproject_mul_mul_16s_16s_26_1_1_167                                                      |     5|
|246   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_281                                              |     5|
|247   |      myproject_mul_mul_16s_16s_26_1_1_U305                                                   |myproject_mul_mul_16s_16s_26_1_1_168                                                      |     3|
|248   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_280                                              |     3|
|249   |      myproject_mul_mul_16s_16s_26_1_1_U306                                                   |myproject_mul_mul_16s_16s_26_1_1_169                                                      |     7|
|250   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_279                                              |     7|
|251   |      myproject_mul_mul_16s_16s_26_1_1_U307                                                   |myproject_mul_mul_16s_16s_26_1_1_170                                                      |    46|
|252   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_278                                              |    46|
|253   |      myproject_mul_mul_16s_16s_26_1_1_U308                                                   |myproject_mul_mul_16s_16s_26_1_1_171                                                      |     4|
|254   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_277                                              |     4|
|255   |      myproject_mul_mul_16s_16s_26_1_1_U309                                                   |myproject_mul_mul_16s_16s_26_1_1_172                                                      |     2|
|256   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_276                                              |     2|
|257   |      myproject_mul_mul_16s_16s_26_1_1_U310                                                   |myproject_mul_mul_16s_16s_26_1_1_173                                                      |     6|
|258   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_275                                              |     6|
|259   |      myproject_mul_mul_16s_16s_26_1_1_U311                                                   |myproject_mul_mul_16s_16s_26_1_1_174                                                      |    45|
|260   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_274                                              |    45|
|261   |      myproject_mul_mul_16s_16s_26_1_1_U312                                                   |myproject_mul_mul_16s_16s_26_1_1_175                                                      |     4|
|262   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_273                                              |     4|
|263   |      myproject_mul_mul_16s_16s_26_1_1_U313                                                   |myproject_mul_mul_16s_16s_26_1_1_176                                                      |     2|
|264   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_272                                              |     2|
|265   |      myproject_mul_mul_16s_16s_26_1_1_U314                                                   |myproject_mul_mul_16s_16s_26_1_1_177                                                      |     6|
|266   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_271                                              |     6|
|267   |      myproject_mul_mul_16s_16s_26_1_1_U315                                                   |myproject_mul_mul_16s_16s_26_1_1_178                                                      |    46|
|268   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_270                                              |    46|
|269   |      myproject_mul_mul_16s_16s_26_1_1_U316                                                   |myproject_mul_mul_16s_16s_26_1_1_179                                                      |     8|
|270   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_269                                              |     8|
|271   |      myproject_mul_mul_16s_16s_26_1_1_U317                                                   |myproject_mul_mul_16s_16s_26_1_1_180                                                      |     3|
|272   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_268                                              |     3|
|273   |      myproject_mul_mul_16s_16s_26_1_1_U318                                                   |myproject_mul_mul_16s_16s_26_1_1_181                                                      |     7|
|274   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_267                                              |     7|
|275   |      myproject_mul_mul_16s_16s_26_1_1_U319                                                   |myproject_mul_mul_16s_16s_26_1_1_182                                                      |    46|
|276   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_266                                              |    46|
|277   |      myproject_mul_mul_16s_16s_26_1_1_U320                                                   |myproject_mul_mul_16s_16s_26_1_1_183                                                      |     5|
|278   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_265                                              |     5|
|279   |      myproject_mul_mul_16s_16s_26_1_1_U321                                                   |myproject_mul_mul_16s_16s_26_1_1_184                                                      |     4|
|280   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_264                                              |     4|
|281   |      myproject_mul_mul_16s_16s_26_1_1_U322                                                   |myproject_mul_mul_16s_16s_26_1_1_185                                                      |     7|
|282   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_263                                              |     7|
|283   |      myproject_mul_mul_16s_16s_26_1_1_U323                                                   |myproject_mul_mul_16s_16s_26_1_1_186                                                      |    45|
|284   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_262                                              |    45|
|285   |      myproject_mul_mul_16s_16s_26_1_1_U324                                                   |myproject_mul_mul_16s_16s_26_1_1_187                                                      |     4|
|286   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_261                                              |     4|
|287   |      myproject_mul_mul_16s_16s_26_1_1_U325                                                   |myproject_mul_mul_16s_16s_26_1_1_188                                                      |     2|
|288   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_260                                              |     2|
|289   |      myproject_mul_mul_16s_16s_26_1_1_U326                                                   |myproject_mul_mul_16s_16s_26_1_1_189                                                      |     6|
|290   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_259                                              |     6|
|291   |      myproject_mul_mul_16s_16s_26_1_1_U327                                                   |myproject_mul_mul_16s_16s_26_1_1_190                                                      |    46|
|292   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_258                                              |    46|
|293   |      myproject_mul_mul_16s_16s_26_1_1_U328                                                   |myproject_mul_mul_16s_16s_26_1_1_191                                                      |     5|
|294   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_257                                              |     5|
|295   |      myproject_mul_mul_16s_16s_26_1_1_U329                                                   |myproject_mul_mul_16s_16s_26_1_1_192                                                      |     2|
|296   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_256                                              |     2|
|297   |      myproject_mul_mul_16s_16s_26_1_1_U330                                                   |myproject_mul_mul_16s_16s_26_1_1_193                                                      |     6|
|298   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_255                                              |     6|
|299   |      myproject_mul_mul_16s_16s_26_1_1_U331                                                   |myproject_mul_mul_16s_16s_26_1_1_194                                                      |    46|
|300   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_254                                              |    46|
|301   |      myproject_mul_mul_16s_16s_26_1_1_U332                                                   |myproject_mul_mul_16s_16s_26_1_1_195                                                      |     5|
|302   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_253                                              |     5|
|303   |      myproject_mul_mul_16s_16s_26_1_1_U333                                                   |myproject_mul_mul_16s_16s_26_1_1_196                                                      |     3|
|304   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_252                                              |     3|
|305   |      myproject_mul_mul_16s_16s_26_1_1_U334                                                   |myproject_mul_mul_16s_16s_26_1_1_197                                                      |     7|
|306   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_251                                              |     7|
|307   |      myproject_mul_mul_16s_16s_26_1_1_U335                                                   |myproject_mul_mul_16s_16s_26_1_1_198                                                      |    46|
|308   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_250                                              |    46|
|309   |      myproject_mul_mul_16s_16s_26_1_1_U336                                                   |myproject_mul_mul_16s_16s_26_1_1_199                                                      |     5|
|310   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_249                                              |     5|
|311   |      myproject_mul_mul_16s_16s_26_1_1_U337                                                   |myproject_mul_mul_16s_16s_26_1_1_200                                                      |     4|
|312   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_248                                              |     4|
|313   |      myproject_mul_mul_16s_16s_26_1_1_U338                                                   |myproject_mul_mul_16s_16s_26_1_1_201                                                      |     8|
|314   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_247                                              |     8|
|315   |      myproject_mul_mul_16s_16s_26_1_1_U339                                                   |myproject_mul_mul_16s_16s_26_1_1_202                                                      |    45|
|316   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_246                                              |    45|
|317   |      myproject_mul_mul_16s_16s_26_1_1_U340                                                   |myproject_mul_mul_16s_16s_26_1_1_203                                                      |     5|
|318   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_245                                              |     5|
|319   |      myproject_mul_mul_16s_16s_26_1_1_U341                                                   |myproject_mul_mul_16s_16s_26_1_1_204                                                      |     3|
|320   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_244                                              |     3|
|321   |      myproject_mul_mul_16s_16s_26_1_1_U342                                                   |myproject_mul_mul_16s_16s_26_1_1_205                                                      |     6|
|322   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_243                                              |     6|
|323   |      myproject_mul_mul_16s_16s_26_1_1_U343                                                   |myproject_mul_mul_16s_16s_26_1_1_206                                                      |    45|
|324   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_242                                              |    45|
|325   |      myproject_mul_mul_16s_16s_26_1_1_U344                                                   |myproject_mul_mul_16s_16s_26_1_1_207                                                      |     4|
|326   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_241                                              |     4|
|327   |      myproject_mul_mul_16s_16s_26_1_1_U345                                                   |myproject_mul_mul_16s_16s_26_1_1_208                                                      |     2|
|328   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_240                                              |     2|
|329   |      myproject_mul_mul_16s_16s_26_1_1_U346                                                   |myproject_mul_mul_16s_16s_26_1_1_209                                                      |     7|
|330   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_239                                              |     7|
|331   |      myproject_mul_mul_16s_16s_26_1_1_U347                                                   |myproject_mul_mul_16s_16s_26_1_1_210                                                      |    46|
|332   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_238                                              |    46|
|333   |      myproject_mul_mul_16s_16s_26_1_1_U348                                                   |myproject_mul_mul_16s_16s_26_1_1_211                                                      |     5|
|334   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_237                                              |     5|
|335   |      myproject_mul_mul_16s_16s_26_1_1_U349                                                   |myproject_mul_mul_16s_16s_26_1_1_212                                                      |     3|
|336   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_236                                              |     3|
|337   |      myproject_mul_mul_16s_16s_26_1_1_U350                                                   |myproject_mul_mul_16s_16s_26_1_1_213                                                      |     7|
|338   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_235                                              |     7|
|339   |      myproject_mul_mul_16s_16s_26_1_1_U351                                                   |myproject_mul_mul_16s_16s_26_1_1_214                                                      |    46|
|340   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_234                                              |    46|
|341   |      myproject_mul_mul_16s_16s_26_1_1_U352                                                   |myproject_mul_mul_16s_16s_26_1_1_215                                                      |     5|
|342   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_233                                              |     5|
|343   |      myproject_mul_mul_16s_16s_26_1_1_U353                                                   |myproject_mul_mul_16s_16s_26_1_1_216                                                      |     3|
|344   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_232                                              |     3|
|345   |      myproject_mul_mul_16s_16s_26_1_1_U354                                                   |myproject_mul_mul_16s_16s_26_1_1_217                                                      |     7|
|346   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_231                                              |     7|
|347   |      myproject_mul_mul_16s_16s_26_1_1_U355                                                   |myproject_mul_mul_16s_16s_26_1_1_218                                                      |   120|
|348   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_230                                              |   120|
|349   |      myproject_mul_mul_16s_16s_26_1_1_U356                                                   |myproject_mul_mul_16s_16s_26_1_1_219                                                      |    79|
|350   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_229                                              |    79|
|351   |      myproject_mul_mul_16s_16s_26_1_1_U357                                                   |myproject_mul_mul_16s_16s_26_1_1_220                                                      |    77|
|352   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_228                                              |    77|
|353   |      myproject_mul_mul_16s_16s_26_1_1_U358                                                   |myproject_mul_mul_16s_16s_26_1_1_221                                                      |     6|
|354   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_227                                              |     6|
|355   |      myproject_mul_mul_16s_16s_26_1_1_U359                                                   |myproject_mul_mul_16s_16s_26_1_1_222                                                      |    45|
|356   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_226                                              |    45|
|357   |      myproject_mul_mul_16s_16s_26_1_1_U360                                                   |myproject_mul_mul_16s_16s_26_1_1_223                                                      |     4|
|358   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_225                                              |     4|
|359   |      myproject_mul_mul_16s_16s_26_1_1_U361                                                   |myproject_mul_mul_16s_16s_26_1_1_224                                                      |    77|
|360   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0                                                  |    77|
|361   |      w9_V_U                                                                                  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V                      |    26|
|362   |        dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U            |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom                  |    26|
|363   |  layer2_out_V_data_0_V_U                                                                     |fifo_w16_d676_A                                                                           |   143|
|364   |  layer2_out_V_data_1_V_U                                                                     |fifo_w16_d676_A_0                                                                         |   143|
|365   |  layer2_out_V_data_2_V_U                                                                     |fifo_w16_d676_A_1                                                                         |   143|
|366   |  layer2_out_V_data_3_V_U                                                                     |fifo_w16_d676_A_2                                                                         |   143|
|367   |  layer3_out_V_data_0_V_U                                                                     |fifo_w16_d676_A_3                                                                         |   141|
|368   |  layer3_out_V_data_1_V_U                                                                     |fifo_w16_d676_A_4                                                                         |   143|
|369   |  layer3_out_V_data_2_V_U                                                                     |fifo_w16_d676_A_5                                                                         |   143|
|370   |  layer3_out_V_data_3_V_U                                                                     |fifo_w16_d676_A_6                                                                         |   143|
|371   |  layer4_out_V_data_0_V_U                                                                     |fifo_w16_d36_A                                                                            |    81|
|372   |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_146                                                               |    54|
|373   |  layer4_out_V_data_1_V_U                                                                     |fifo_w16_d36_A_7                                                                          |    81|
|374   |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_145                                                               |    54|
|375   |  layer4_out_V_data_2_V_U                                                                     |fifo_w16_d36_A_8                                                                          |    82|
|376   |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_144                                                               |    54|
|377   |  layer4_out_V_data_3_V_U                                                                     |fifo_w16_d36_A_9                                                                          |    81|
|378   |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg                                                                   |    54|
|379   |  layer5_out_V_data_0_V_U                                                                     |fifo_w16_d16_A                                                                            |    39|
|380   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_143                                                               |    21|
|381   |  layer5_out_V_data_1_V_U                                                                     |fifo_w16_d16_A_10                                                                         |    38|
|382   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_142                                                               |    21|
|383   |  layer5_out_V_data_2_V_U                                                                     |fifo_w16_d16_A_11                                                                         |    38|
|384   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_141                                                               |    21|
|385   |  layer5_out_V_data_3_V_U                                                                     |fifo_w16_d16_A_12                                                                         |    38|
|386   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_140                                                               |    21|
|387   |  layer5_out_V_data_4_V_U                                                                     |fifo_w16_d16_A_13                                                                         |    38|
|388   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_139                                                               |    21|
|389   |  layer5_out_V_data_5_V_U                                                                     |fifo_w16_d16_A_14                                                                         |    38|
|390   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_138                                                               |    21|
|391   |  layer5_out_V_data_6_V_U                                                                     |fifo_w16_d16_A_15                                                                         |    40|
|392   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_137                                                               |    21|
|393   |  layer5_out_V_data_7_V_U                                                                     |fifo_w16_d16_A_16                                                                         |    38|
|394   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_136                                                               |    21|
|395   |  layer6_out_V_data_0_V_U                                                                     |fifo_w16_d16_A_17                                                                         |    38|
|396   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_135                                                               |    21|
|397   |  layer6_out_V_data_1_V_U                                                                     |fifo_w16_d16_A_18                                                                         |    38|
|398   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_134                                                               |    21|
|399   |  layer6_out_V_data_2_V_U                                                                     |fifo_w16_d16_A_19                                                                         |    40|
|400   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_133                                                               |    21|
|401   |  layer6_out_V_data_3_V_U                                                                     |fifo_w16_d16_A_20                                                                         |    39|
|402   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_132                                                               |    21|
|403   |  layer6_out_V_data_4_V_U                                                                     |fifo_w16_d16_A_21                                                                         |    38|
|404   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_131                                                               |    21|
|405   |  layer6_out_V_data_5_V_U                                                                     |fifo_w16_d16_A_22                                                                         |    38|
|406   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_130                                                               |    21|
|407   |  layer6_out_V_data_6_V_U                                                                     |fifo_w16_d16_A_23                                                                         |    38|
|408   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_129                                                               |    21|
|409   |  layer6_out_V_data_7_V_U                                                                     |fifo_w16_d16_A_24                                                                         |    39|
|410   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg                                                                   |    21|
|411   |  layer7_out_V_data_0_V_U                                                                     |fifo_w16_d4_A                                                                             |    32|
|412   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_128                                                                |    19|
|413   |  layer7_out_V_data_1_V_U                                                                     |fifo_w16_d4_A_25                                                                          |    32|
|414   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_127                                                                |    19|
|415   |  layer7_out_V_data_2_V_U                                                                     |fifo_w16_d4_A_26                                                                          |    32|
|416   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_126                                                                |    19|
|417   |  layer7_out_V_data_3_V_U                                                                     |fifo_w16_d4_A_27                                                                          |    31|
|418   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_125                                                                |    19|
|419   |  layer7_out_V_data_4_V_U                                                                     |fifo_w16_d4_A_28                                                                          |    32|
|420   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_124                                                                |    19|
|421   |  layer7_out_V_data_5_V_U                                                                     |fifo_w16_d4_A_29                                                                          |    32|
|422   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_123                                                                |    19|
|423   |  layer7_out_V_data_6_V_U                                                                     |fifo_w16_d4_A_30                                                                          |    31|
|424   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_122                                                                |    19|
|425   |  layer7_out_V_data_7_V_U                                                                     |fifo_w16_d4_A_31                                                                          |    31|
|426   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg                                                                    |    19|
|427   |  layer9_out_V_data_0_V_U                                                                     |fifo_w16_d1_A                                                                             |    61|
|428   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_121                                                                |    52|
|429   |  layer9_out_V_data_1_V_U                                                                     |fifo_w16_d1_A_32                                                                          |    59|
|430   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_120                                                                |    51|
|431   |  layer9_out_V_data_2_V_U                                                                     |fifo_w16_d1_A_33                                                                          |    59|
|432   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_119                                                                |    51|
|433   |  layer9_out_V_data_3_V_U                                                                     |fifo_w16_d1_A_34                                                                          |    59|
|434   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_118                                                                |    51|
|435   |  layer9_out_V_data_4_V_U                                                                     |fifo_w16_d1_A_35                                                                          |    59|
|436   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_117                                                                |    51|
|437   |  layer9_out_V_data_5_V_U                                                                     |fifo_w16_d1_A_36                                                                          |    59|
|438   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_116                                                                |    51|
|439   |  layer9_out_V_data_6_V_U                                                                     |fifo_w16_d1_A_37                                                                          |    59|
|440   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_115                                                                |    51|
|441   |  layer9_out_V_data_7_V_U                                                                     |fifo_w16_d1_A_38                                                                          |    61|
|442   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_114                                                                |    52|
|443   |  layer9_out_V_data_8_V_U                                                                     |fifo_w16_d1_A_39                                                                          |    60|
|444   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg_113                                                                |    51|
|445   |  layer9_out_V_data_9_V_U                                                                     |fifo_w16_d1_A_40                                                                          |    60|
|446   |    U_fifo_w16_d1_A_shiftReg                                                                  |fifo_w16_d1_A_shiftReg                                                                    |    51|
|447   |  pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0                      |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s                     |  7455|
|448   |    line_buffer_Array_V_2_0_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe          |    32|
|449   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__1  |    32|
|450   |    line_buffer_Array_V_2_0_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_75       |    32|
|451   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__4  |    32|
|452   |    line_buffer_Array_V_2_0_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_76       |    32|
|453   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__7  |    32|
|454   |    line_buffer_Array_V_2_0_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_77       |    32|
|455   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__10 |    32|
|456   |    line_buffer_Array_V_2_1_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_78       |    32|
|457   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__2  |    32|
|458   |    line_buffer_Array_V_2_1_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_79       |    32|
|459   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__5  |    32|
|460   |    line_buffer_Array_V_2_1_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_80       |    32|
|461   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__8  |    32|
|462   |    line_buffer_Array_V_2_1_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_81       |    32|
|463   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__11 |    32|
|464   |    line_buffer_Array_V_2_2_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_82       |    32|
|465   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__3  |    32|
|466   |    line_buffer_Array_V_2_2_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_83       |    32|
|467   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__6  |    32|
|468   |    line_buffer_Array_V_2_2_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_84       |    32|
|469   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__9  |    32|
|470   |    line_buffer_Array_V_2_2_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_85       |    36|
|471   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core     |    32|
|472   |    myproject_mux_164_16_1_1_U31                                                              |myproject_mux_164_16_1_1                                                                  |    16|
|473   |    myproject_mux_164_16_1_1_U32                                                              |myproject_mux_164_16_1_1_86                                                               |    16|
|474   |    myproject_mux_164_16_1_1_U33                                                              |myproject_mux_164_16_1_1_87                                                               |    16|
|475   |    myproject_mux_164_16_1_1_U34                                                              |myproject_mux_164_16_1_1_88                                                               |    16|
|476   |    myproject_mux_164_16_1_1_U35                                                              |myproject_mux_164_16_1_1_89                                                               |    16|
|477   |    myproject_mux_164_16_1_1_U36                                                              |myproject_mux_164_16_1_1_90                                                               |    16|
|478   |    myproject_mux_164_16_1_1_U37                                                              |myproject_mux_164_16_1_1_91                                                               |    16|
|479   |    myproject_mux_164_16_1_1_U38                                                              |myproject_mux_164_16_1_1_92                                                               |    16|
|480   |    myproject_mux_164_16_1_1_U39                                                              |myproject_mux_164_16_1_1_93                                                               |    16|
|481   |    myproject_mux_164_16_1_1_U40                                                              |myproject_mux_164_16_1_1_94                                                               |    16|
|482   |    myproject_mux_164_16_1_1_U41                                                              |myproject_mux_164_16_1_1_95                                                               |    16|
|483   |    myproject_mux_164_16_1_1_U42                                                              |myproject_mux_164_16_1_1_96                                                               |    16|
|484   |    myproject_mux_164_16_1_1_U43                                                              |myproject_mux_164_16_1_1_97                                                               |    16|
|485   |    myproject_mux_164_16_1_1_U44                                                              |myproject_mux_164_16_1_1_98                                                               |    16|
|486   |    myproject_mux_164_16_1_1_U45                                                              |myproject_mux_164_16_1_1_99                                                               |    16|
|487   |    myproject_mux_164_16_1_1_U46                                                              |myproject_mux_164_16_1_1_100                                                              |    16|
|488   |    myproject_mux_164_16_1_1_U47                                                              |myproject_mux_164_16_1_1_101                                                              |    96|
|489   |    myproject_mux_164_16_1_1_U48                                                              |myproject_mux_164_16_1_1_102                                                              |    96|
|490   |    myproject_mux_164_16_1_1_U49                                                              |myproject_mux_164_16_1_1_103                                                              |    96|
|491   |    myproject_mux_164_16_1_1_U50                                                              |myproject_mux_164_16_1_1_104                                                              |    96|
|492   |    myproject_mux_164_16_1_1_U51                                                              |myproject_mux_164_16_1_1_105                                                              |    96|
|493   |    myproject_mux_164_16_1_1_U52                                                              |myproject_mux_164_16_1_1_106                                                              |    96|
|494   |    myproject_mux_164_16_1_1_U53                                                              |myproject_mux_164_16_1_1_107                                                              |    96|
|495   |    myproject_mux_164_16_1_1_U54                                                              |myproject_mux_164_16_1_1_108                                                              |    96|
|496   |    myproject_mux_164_16_1_1_U55                                                              |myproject_mux_164_16_1_1_109                                                              |   112|
|497   |    myproject_mux_164_16_1_1_U56                                                              |myproject_mux_164_16_1_1_110                                                              |   112|
|498   |    myproject_mux_164_16_1_1_U57                                                              |myproject_mux_164_16_1_1_111                                                              |   112|
|499   |    myproject_mux_164_16_1_1_U58                                                              |myproject_mux_164_16_1_1_112                                                              |   112|
|500   |  pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0                      |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s                     |  2136|
|501   |    line_buffer_Array_V_3_0_0_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS          |    16|
|502   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__1  |    16|
|503   |    line_buffer_Array_V_3_0_1_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_68       |    16|
|504   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__2  |    16|
|505   |    line_buffer_Array_V_3_0_2_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_69       |    16|
|506   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__3  |    16|
|507   |    line_buffer_Array_V_3_0_3_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_70       |    16|
|508   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__4  |    16|
|509   |    line_buffer_Array_V_3_0_4_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_71       |    16|
|510   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__5  |    16|
|511   |    line_buffer_Array_V_3_0_5_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_72       |    16|
|512   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__6  |    16|
|513   |    line_buffer_Array_V_3_0_6_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_73       |    16|
|514   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__7  |    16|
|515   |    line_buffer_Array_V_3_0_7_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_74       |    18|
|516   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core     |    16|
|517   |  relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_U0                      |relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s                     |   603|
|518   |    regslice_both_res_V_data_0_V_U                                                            |regslice_both                                                                             |    73|
|519   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_66                                                                    |    50|
|520   |      obuf_inst                                                                               |xil_defaultlib_obuf_67                                                                    |    21|
|521   |    regslice_both_res_V_data_1_V_U                                                            |regslice_both_41                                                                          |    59|
|522   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_64                                                                    |    33|
|523   |      obuf_inst                                                                               |xil_defaultlib_obuf_65                                                                    |    22|
|524   |    regslice_both_res_V_data_2_V_U                                                            |regslice_both_42                                                                          |    58|
|525   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_62                                                                    |    33|
|526   |      obuf_inst                                                                               |xil_defaultlib_obuf_63                                                                    |    21|
|527   |    regslice_both_res_V_data_3_V_U                                                            |regslice_both_43                                                                          |    61|
|528   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_60                                                                    |    36|
|529   |      obuf_inst                                                                               |xil_defaultlib_obuf_61                                                                    |    21|
|530   |    regslice_both_res_V_data_4_V_U                                                            |regslice_both_44                                                                          |    59|
|531   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_58                                                                    |    34|
|532   |      obuf_inst                                                                               |xil_defaultlib_obuf_59                                                                    |    21|
|533   |    regslice_both_res_V_data_5_V_U                                                            |regslice_both_45                                                                          |    58|
|534   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_56                                                                    |    33|
|535   |      obuf_inst                                                                               |xil_defaultlib_obuf_57                                                                    |    21|
|536   |    regslice_both_res_V_data_6_V_U                                                            |regslice_both_46                                                                          |    59|
|537   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_54                                                                    |    34|
|538   |      obuf_inst                                                                               |xil_defaultlib_obuf_55                                                                    |    21|
|539   |    regslice_both_res_V_data_7_V_U                                                            |regslice_both_47                                                                          |    58|
|540   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_52                                                                    |    33|
|541   |      obuf_inst                                                                               |xil_defaultlib_obuf_53                                                                    |    21|
|542   |    regslice_both_res_V_data_8_V_U                                                            |regslice_both_48                                                                          |    59|
|543   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_50                                                                    |    34|
|544   |      obuf_inst                                                                               |xil_defaultlib_obuf_51                                                                    |    21|
|545   |    regslice_both_res_V_data_9_V_U                                                            |regslice_both_49                                                                          |    58|
|546   |      ibuf_inst                                                                               |xil_defaultlib_ibuf                                                                       |    33|
|547   |      obuf_inst                                                                               |xil_defaultlib_obuf                                                                       |    21|
|548   |  relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0                         |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s                        |   262|
|549   |  relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0                         |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s                        |   447|
|550   |  start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U            |start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0            |    10|
|551   |  start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U                |start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                |    12|
|552   |  start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U          |start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa          |    10|
|553   |  start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U          |start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk          |    10|
|554   |  start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu_U          |start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu          |    11|
|555   |  start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U             |start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0             |    13|
|556   |  start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U             |start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0             |    11|
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:02:32 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 187 ; free virtual = 599
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:02:35 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 3220 ; free virtual = 3832
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:02:35 . Memory (MB): peak = 2125.633 ; gain = 41.965 ; free physical = 3216 ; free virtual = 3830
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2127.648 ; gain = 0.000 ; free physical = 3183 ; free virtual = 3802
INFO: [Netlist 29-17] Analyzing 1096 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2206.469 ; gain = 0.000 ; free physical = 3047 ; free virtual = 3702
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
464 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:43 . Memory (MB): peak = 2206.469 ; gain = 122.801 ; free physical = 3182 ; free virtual = 3838
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 13:12:52 2023...
***** VIVADO SYNTHESIS COMPLETED IN 0h2m59s *****
INFO: [HLS 200-112] Total elapsed time: 271.98 seconds; peak allocated memory: 434.717 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Nov 17 13:12:56 2023...
