$date
	Tue Aug 19 21:01:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_not_gate $end
$var wire 1 ! out $end
$var reg 1 " in $end
$var integer 32 # num_tests_passed [31:0] $end
$var integer 32 $ total_tests [31:0] $end
$scope module dut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
0"
1!
$end
#10000
0!
1"
b1 $
b1 #
#20000
1!
0"
b10 $
b10 #
#25000
0!
1"
b11 $
b11 #
#30000
1!
0"
b100 $
b100 #
#35000
0!
1"
b101 $
b101 #
#40000
1!
0"
b110 $
b110 #
#45000
0!
1"
b111 $
b111 #
#50000
1!
0"
b1000 $
b1000 #
#55000
0!
1"
b1001 $
b1001 #
#60000
1!
0"
b1010 $
b1010 #
#65000
0!
1"
b1011 $
b1011 #
#70000
b1100 $
b1100 #
