Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 19:35:14 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   17          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (6)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode_trigger_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    159.751        0.000                      0                  413        0.131        0.000                      0                  413        3.000        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      159.751        0.000                      0                  413        0.131        0.000                      0                  413       46.693        0.000                       0                   265  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      159.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.751ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.014ns (16.186%)  route 5.251ns (83.814%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_inst/o_reg[6]/Q
                         net (fo=3, routed)           1.171     0.603    gen_clock_en_inst/o[6]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gen_clock_en_inst/clock_en_BUFG_inst_i_9/O
                         net (fo=2, routed)           1.044     1.771    gen_clock_en_inst/clock_en_BUFG_inst_i_9_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=3, routed)           0.780     2.675    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.799 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=33, routed)          1.781     4.579    debounce_btn0_inst/clock_en
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     4.703 r  debounce_btn0_inst/min1[3]_i_1/O
                         net (fo=4, routed)           0.476     5.179    clock_inst/min1_reg[3]_1[0]
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    clock_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[0]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X40Y56         FDCE (Setup_fdce_C_CE)      -0.205   164.930    clock_inst/min1_reg[0]
  -------------------------------------------------------------------
                         required time                        164.930    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                159.751    

Slack (MET) :             159.751ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.014ns (16.186%)  route 5.251ns (83.814%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_inst/o_reg[6]/Q
                         net (fo=3, routed)           1.171     0.603    gen_clock_en_inst/o[6]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gen_clock_en_inst/clock_en_BUFG_inst_i_9/O
                         net (fo=2, routed)           1.044     1.771    gen_clock_en_inst/clock_en_BUFG_inst_i_9_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=3, routed)           0.780     2.675    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.799 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=33, routed)          1.781     4.579    debounce_btn0_inst/clock_en
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     4.703 r  debounce_btn0_inst/min1[3]_i_1/O
                         net (fo=4, routed)           0.476     5.179    clock_inst/min1_reg[3]_1[0]
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    clock_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[1]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X40Y56         FDCE (Setup_fdce_C_CE)      -0.205   164.930    clock_inst/min1_reg[1]
  -------------------------------------------------------------------
                         required time                        164.930    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                159.751    

Slack (MET) :             159.751ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.014ns (16.186%)  route 5.251ns (83.814%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_inst/o_reg[6]/Q
                         net (fo=3, routed)           1.171     0.603    gen_clock_en_inst/o[6]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gen_clock_en_inst/clock_en_BUFG_inst_i_9/O
                         net (fo=2, routed)           1.044     1.771    gen_clock_en_inst/clock_en_BUFG_inst_i_9_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=3, routed)           0.780     2.675    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.799 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=33, routed)          1.781     4.579    debounce_btn0_inst/clock_en
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     4.703 r  debounce_btn0_inst/min1[3]_i_1/O
                         net (fo=4, routed)           0.476     5.179    clock_inst/min1_reg[3]_1[0]
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    clock_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[2]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X40Y56         FDCE (Setup_fdce_C_CE)      -0.205   164.930    clock_inst/min1_reg[2]
  -------------------------------------------------------------------
                         required time                        164.930    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                159.751    

Slack (MET) :             159.751ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.014ns (16.186%)  route 5.251ns (83.814%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_inst/o_reg[6]/Q
                         net (fo=3, routed)           1.171     0.603    gen_clock_en_inst/o[6]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gen_clock_en_inst/clock_en_BUFG_inst_i_9/O
                         net (fo=2, routed)           1.044     1.771    gen_clock_en_inst/clock_en_BUFG_inst_i_9_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=3, routed)           0.780     2.675    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.799 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=33, routed)          1.781     4.579    debounce_btn0_inst/clock_en
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     4.703 r  debounce_btn0_inst/min1[3]_i_1/O
                         net (fo=4, routed)           0.476     5.179    clock_inst/min1_reg[3]_1[0]
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    clock_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[3]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X40Y56         FDCE (Setup_fdce_C_CE)      -0.205   164.930    clock_inst/min1_reg[3]
  -------------------------------------------------------------------
                         required time                        164.930    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                159.751    

Slack (MET) :             160.039ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.014ns (16.967%)  route 4.962ns (83.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_inst/o_reg[6]/Q
                         net (fo=3, routed)           1.171     0.603    gen_clock_en_inst/o[6]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gen_clock_en_inst/clock_en_BUFG_inst_i_9/O
                         net (fo=2, routed)           1.044     1.771    gen_clock_en_inst/clock_en_BUFG_inst_i_9_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=3, routed)           0.780     2.675    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.799 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=33, routed)          1.637     4.436    debounce_btn0_inst/clock_en
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.560 r  debounce_btn0_inst/min0[3]_i_1__0/O
                         net (fo=4, routed)           0.331     4.891    timer_inst/min0_reg[3]_0[0]
    SLICE_X37Y55         FDCE                                         r  timer_inst/min0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min0_reg[0]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205   164.930    timer_inst/min0_reg[0]
  -------------------------------------------------------------------
                         required time                        164.930    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                160.039    

Slack (MET) :             160.039ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.014ns (16.967%)  route 4.962ns (83.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_inst/o_reg[6]/Q
                         net (fo=3, routed)           1.171     0.603    gen_clock_en_inst/o[6]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gen_clock_en_inst/clock_en_BUFG_inst_i_9/O
                         net (fo=2, routed)           1.044     1.771    gen_clock_en_inst/clock_en_BUFG_inst_i_9_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=3, routed)           0.780     2.675    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.799 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=33, routed)          1.637     4.436    debounce_btn0_inst/clock_en
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.560 r  debounce_btn0_inst/min0[3]_i_1__0/O
                         net (fo=4, routed)           0.331     4.891    timer_inst/min0_reg[3]_0[0]
    SLICE_X37Y55         FDCE                                         r  timer_inst/min0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min0_reg[1]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205   164.930    timer_inst/min0_reg[1]
  -------------------------------------------------------------------
                         required time                        164.930    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                160.039    

Slack (MET) :             160.039ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.014ns (16.967%)  route 4.962ns (83.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_inst/o_reg[6]/Q
                         net (fo=3, routed)           1.171     0.603    gen_clock_en_inst/o[6]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gen_clock_en_inst/clock_en_BUFG_inst_i_9/O
                         net (fo=2, routed)           1.044     1.771    gen_clock_en_inst/clock_en_BUFG_inst_i_9_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=3, routed)           0.780     2.675    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.799 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=33, routed)          1.637     4.436    debounce_btn0_inst/clock_en
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.560 r  debounce_btn0_inst/min0[3]_i_1__0/O
                         net (fo=4, routed)           0.331     4.891    timer_inst/min0_reg[3]_0[0]
    SLICE_X37Y55         FDCE                                         r  timer_inst/min0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min0_reg[2]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205   164.930    timer_inst/min0_reg[2]
  -------------------------------------------------------------------
                         required time                        164.930    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                160.039    

Slack (MET) :             160.039ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.014ns (16.967%)  route 4.962ns (83.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_inst/o_reg[6]/Q
                         net (fo=3, routed)           1.171     0.603    gen_clock_en_inst/o[6]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gen_clock_en_inst/clock_en_BUFG_inst_i_9/O
                         net (fo=2, routed)           1.044     1.771    gen_clock_en_inst/clock_en_BUFG_inst_i_9_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=3, routed)           0.780     2.675    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.799 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=33, routed)          1.637     4.436    debounce_btn0_inst/clock_en
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.560 r  debounce_btn0_inst/min0[3]_i_1__0/O
                         net (fo=4, routed)           0.331     4.891    timer_inst/min0_reg[3]_0[0]
    SLICE_X37Y55         FDCE                                         r  timer_inst/min0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min0_reg[3]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205   164.930    timer_inst/min0_reg[3]
  -------------------------------------------------------------------
                         required time                        164.930    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                160.039    

Slack (MET) :             160.075ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            stopwatch_inst/min1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.042ns (18.061%)  route 4.727ns (81.939%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 164.944 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_m_inst/clk_out1
    SLICE_X36Y44         FDCE                                         r  gen_clock_en_m_inst/o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_m_inst/o_reg[14]/Q
                         net (fo=4, routed)           0.976     0.409    gen_clock_en_m_inst/o_reg_n_0_[14]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.533 r  gen_clock_en_m_inst/msec0[3]_i_8/O
                         net (fo=1, routed)           0.740     1.272    gen_clock_en_m_inst/msec0[3]_i_8_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.396 r  gen_clock_en_m_inst/msec0[3]_i_3/O
                         net (fo=1, routed)           0.939     2.336    gen_clock_en_m_inst/msec0[3]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.460 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     3.852    stopwatch_inst/msec00
    SLICE_X41Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.004 r  stopwatch_inst/min1[3]_i_1__2/O
                         net (fo=4, routed)           0.680     4.684    stopwatch_inst/min10
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.483   164.944    stopwatch_inst/clk_out1
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[0]/C
                         clock pessimism              0.454   165.398    
                         clock uncertainty           -0.262   165.136    
    SLICE_X42Y51         FDCE (Setup_fdce_C_CE)      -0.377   164.759    stopwatch_inst/min1_reg[0]
  -------------------------------------------------------------------
                         required time                        164.759    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                160.075    

Slack (MET) :             160.075ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            stopwatch_inst/min1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.042ns (18.061%)  route 4.727ns (81.939%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 164.944 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.666    -1.086    gen_clock_en_m_inst/clk_out1
    SLICE_X36Y44         FDCE                                         r  gen_clock_en_m_inst/o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.568 r  gen_clock_en_m_inst/o_reg[14]/Q
                         net (fo=4, routed)           0.976     0.409    gen_clock_en_m_inst/o_reg_n_0_[14]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.533 r  gen_clock_en_m_inst/msec0[3]_i_8/O
                         net (fo=1, routed)           0.740     1.272    gen_clock_en_m_inst/msec0[3]_i_8_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.396 r  gen_clock_en_m_inst/msec0[3]_i_3/O
                         net (fo=1, routed)           0.939     2.336    gen_clock_en_m_inst/msec0[3]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.460 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     3.852    stopwatch_inst/msec00
    SLICE_X41Y54         LUT3 (Prop_lut3_I2_O)        0.152     4.004 r  stopwatch_inst/min1[3]_i_1__2/O
                         net (fo=4, routed)           0.680     4.684    stopwatch_inst/min10
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.483   164.944    stopwatch_inst/clk_out1
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[1]/C
                         clock pessimism              0.454   165.398    
                         clock uncertainty           -0.262   165.136    
    SLICE_X42Y51         FDCE (Setup_fdce_C_CE)      -0.377   164.759    stopwatch_inst/min1_reg[1]
  -------------------------------------------------------------------
                         required time                        164.759    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                160.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 digit_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.091%)  route 0.079ns (29.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clk_6mhz
    SLICE_X39Y56         FDPE                                         r  digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDPE (Prop_fdpe_C_Q)         0.141    -0.311 r  digit_reg[5]/Q
                         net (fo=10, routed)          0.079    -0.231    debounce_btn0_inst/Q[5]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.045    -0.186 r  debounce_btn0_inst/digit[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    p_1_in__0[4]
    SLICE_X38Y56         FDCE                                         r  digit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clk_6mhz
    SLICE_X38Y56         FDCE                                         r  digit_reg[4]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X38Y56         FDCE (Hold_fdce_C_D)         0.121    -0.318    digit_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 digit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.321%)  route 0.061ns (22.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clk_6mhz
    SLICE_X38Y56         FDCE                                         r  digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  digit_reg[4]/Q
                         net (fo=10, routed)          0.061    -0.226    debounce_btn0_inst/Q[4]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.181 r  debounce_btn0_inst/digit[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    p_1_in__0[5]
    SLICE_X39Y56         FDPE                                         r  digit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clk_6mhz
    SLICE_X39Y56         FDPE                                         r  digit_reg[5]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X39Y56         FDPE (Hold_fdpe_C_D)         0.092    -0.347    digit_reg[5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X37Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[2][0]/Q
                         net (fo=2, routed)           0.127    -0.184    debounce_btn0_inst/btn_in_d_reg[2][0]
    SLICE_X36Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    debounce_btn0_inst/clk_out1
    SLICE_X36Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
                         clock pessimism              0.111    -0.440    
    SLICE_X36Y57         FDCE (Hold_fdce_C_D)         0.059    -0.381    debounce_btn0_inst/btn_in_d_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clock_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.587%)  route 0.116ns (35.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clock_inst/clk_out1
    SLICE_X38Y54         FDCE                                         r  clock_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  clock_inst/sec1_reg[0]/Q
                         net (fo=8, routed)           0.116    -0.171    clock_inst/sec1_reg[3]_0[0]
    SLICE_X39Y54         LUT5 (Prop_lut5_I3_O)        0.048    -0.123 r  clock_inst/sec1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    clock_inst/sec1[2]_i_1_n_0
    SLICE_X39Y54         FDCE                                         r  clock_inst/sec1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X39Y54         FDCE                                         r  clock_inst/sec1_reg[2]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.107    -0.332    clock_inst/sec1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 timer_inst/sec0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/sec0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.609%)  route 0.161ns (46.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    timer_inst/clk_out1
    SLICE_X37Y52         FDCE                                         r  timer_inst/sec0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.310 r  timer_inst/sec0_reg[0]/Q
                         net (fo=6, routed)           0.161    -0.149    timer_inst/sec0_1[0]
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.104 r  timer_inst/sec0[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.104    timer_inst/p_1_in[1]
    SLICE_X36Y52         FDCE                                         r  timer_inst/sec0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    timer_inst/clk_out1
    SLICE_X36Y52         FDCE                                         r  timer_inst/sec0_reg[1]/C
                         clock pessimism              0.111    -0.438    
    SLICE_X36Y52         FDCE (Hold_fdce_C_D)         0.121    -0.317    timer_inst/sec0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 clock_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.063%)  route 0.117ns (35.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clock_inst/clk_out1
    SLICE_X38Y54         FDCE                                         r  clock_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  clock_inst/sec1_reg[0]/Q
                         net (fo=8, routed)           0.117    -0.170    clock_inst/sec1_reg[3]_0[0]
    SLICE_X39Y54         LUT5 (Prop_lut5_I3_O)        0.045    -0.125 r  clock_inst/sec1[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.125    clock_inst/sec1[3]_i_2_n_0
    SLICE_X39Y54         FDCE                                         r  clock_inst/sec1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X39Y54         FDCE                                         r  clock_inst/sec1_reg[3]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.092    -0.347    clock_inst/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 clock_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clock_inst/clk_out1
    SLICE_X38Y54         FDCE                                         r  clock_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  clock_inst/sec1_reg[0]/Q
                         net (fo=8, routed)           0.116    -0.171    clock_inst/sec1_reg[3]_0[0]
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.126 r  clock_inst/sec1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    clock_inst/sec1[1]_i_1_n_0
    SLICE_X39Y54         FDCE                                         r  clock_inst/sec1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X39Y54         FDCE                                         r  clock_inst/sec1_reg[1]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.091    -0.348    clock_inst/sec1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clock_inst/sec0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.058%)  route 0.186ns (49.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    clock_inst/clk_out1
    SLICE_X37Y50         FDCE                                         r  clock_inst/sec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.310 r  clock_inst/sec0_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.124    clock_inst/Q[1]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.079 r  clock_inst/sec0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    clock_inst/p_1_in[2]
    SLICE_X38Y50         FDCE                                         r  clock_inst/sec0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clock_inst/clk_out1
    SLICE_X38Y50         FDCE                                         r  clock_inst/sec0_reg[2]/C
                         clock pessimism              0.114    -0.435    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.120    -0.315    clock_inst/sec0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 stopwatch_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            stopwatch_inst/sec1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.875%)  route 0.168ns (47.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X41Y54         FDCE                                         r  stopwatch_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  stopwatch_inst/sec1_reg[0]/Q
                         net (fo=6, routed)           0.168    -0.142    stopwatch_inst/sec1_reg[3]_0[0]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.048    -0.094 r  stopwatch_inst/sec1[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.094    stopwatch_inst/sec1[1]_i_1__1_n_0
    SLICE_X41Y53         FDCE                                         r  stopwatch_inst/sec1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    stopwatch_inst/clk_out1
    SLICE_X41Y53         FDCE                                         r  stopwatch_inst/sec1_reg[1]/C
                         clock pessimism              0.114    -0.436    
    SLICE_X41Y53         FDCE (Hold_fdce_C_D)         0.105    -0.331    stopwatch_inst/sec1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 stopwatch_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            stopwatch_inst/sec1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.859%)  route 0.169ns (47.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X41Y54         FDCE                                         r  stopwatch_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  stopwatch_inst/sec1_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.141    stopwatch_inst/sec1_reg[3]_0[0]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.049    -0.092 r  stopwatch_inst/sec1[3]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.092    stopwatch_inst/sec1[3]_i_2__1_n_0
    SLICE_X41Y53         FDCE                                         r  stopwatch_inst/sec1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    stopwatch_inst/clk_out1
    SLICE_X41Y53         FDCE                                         r  stopwatch_inst/sec1_reg[3]/C
                         clock pessimism              0.114    -0.436    
    SLICE_X41Y53         FDCE (Hold_fdce_C_D)         0.107    -0.329    stopwatch_inst/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         166.667     165.418    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X39Y56     digit_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X39Y56     digit_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X39Y56     digit_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X39Y56     digit_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X38Y56     digit_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         166.667     165.667    SLICE_X39Y56     digit_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X40Y54     alarm_inst/hrs0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X40Y54     alarm_inst/hrs0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X38Y56     digit_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X38Y56     digit_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X39Y56     digit_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X38Y56     digit_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X38Y56     digit_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.290ns  (logic 3.999ns (32.536%)  route 8.291ns (67.464%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=48, routed)          1.592     2.110    timer_inst/sec0_reg[3]_0[1]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.234 r  timer_inst/seg_data_OBUF[6]_inst_i_8/O
                         net (fo=9, routed)           1.631     3.866    timer_inst/sec1[2]
    SLICE_X45Y50         LUT5 (Prop_lut5_I0_O)        0.124     3.990 r  timer_inst/seg_data_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           1.000     4.990    timer_inst/seg_data_OBUF[5]_inst_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  timer_inst/seg_data_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.375     5.489    timer_inst/seg_data_OBUF[5]_inst_i_5_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.613 r  timer_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.693     9.305    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    12.290 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.290    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.071ns  (logic 4.234ns (35.075%)  route 7.837ns (64.925%))
  Logic Levels:           6  (FDPE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          1.456     1.974    timer_inst/sec0_reg[3]_0[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.098 f  timer_inst/seg_data_OBUF[6]_inst_i_10/O
                         net (fo=9, routed)           1.353     3.452    timer_inst/hrs0[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I3_O)        0.150     3.602 r  timer_inst/seg_data_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           1.003     4.605    timer_inst/seg_data_OBUF[7]_inst_i_25_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.931 r  timer_inst/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.803     5.734    timer_inst/seg_data_OBUF[7]_inst_i_7_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  timer_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.221     9.079    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    12.071 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.071    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.867ns  (logic 3.981ns (33.551%)  route 7.885ns (66.449%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          1.456     1.974    timer_inst/sec0_reg[3]_0[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.098 r  timer_inst/seg_data_OBUF[6]_inst_i_10/O
                         net (fo=9, routed)           1.358     3.457    timer_inst/hrs0[3]
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.124     3.581 r  timer_inst/seg_data_OBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.799     4.380    timer_inst/seg_data_OBUF[7]_inst_i_16_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124     4.504 r  timer_inst/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=5, routed)           0.449     4.953    timer_inst/seg_data_OBUF[7]_inst_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.077 r  timer_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.822     8.899    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    11.867 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.867    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.430ns  (logic 4.255ns (37.230%)  route 7.175ns (62.770%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=48, routed)          1.010     1.528    timer_inst/sec0_reg[3]_0[1]
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     1.652 r  timer_inst/seg_data_OBUF[7]_inst_i_31/O
                         net (fo=9, routed)           1.696     3.348    timer_inst/min0[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.152     3.500 r  timer_inst/seg_data_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.649     4.149    timer_inst/seg_data_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.332     4.481 r  timer_inst/seg_data_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     5.282    timer_inst/seg_data_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.406 r  timer_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.019     8.425    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    11.430 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.430    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.401ns  (logic 3.976ns (34.874%)  route 7.425ns (65.126%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          1.456     1.974    timer_inst/sec0_reg[3]_0[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.098 r  timer_inst/seg_data_OBUF[6]_inst_i_10/O
                         net (fo=9, routed)           1.358     3.457    timer_inst/hrs0[3]
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.124     3.581 r  timer_inst/seg_data_OBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.799     4.380    timer_inst/seg_data_OBUF[7]_inst_i_16_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124     4.504 r  timer_inst/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=5, routed)           0.317     4.821    timer_inst/seg_data_OBUF[7]_inst_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  timer_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.494     8.439    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    11.401 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.401    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.184ns  (logic 4.258ns (38.069%)  route 6.927ns (61.931%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=48, routed)          1.349     1.867    timer_inst/sec0_reg[3]_0[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.991 f  timer_inst/seg_data_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.178     3.169    timer_inst/sec0[2]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.150     3.319 r  timer_inst/seg_data_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.648     3.967    timer_inst/seg_data_OBUF[3]_inst_i_5_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.332     4.299 r  timer_inst/seg_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.658     4.957    timer_inst/seg_data_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.124     5.081 r  timer_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.093     8.175    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    11.184 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.184    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 4.002ns (36.995%)  route 6.815ns (63.005%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=48, routed)          1.349     1.867    timer_inst/sec0_reg[3]_0[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.991 r  timer_inst/seg_data_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.178     3.169    timer_inst/sec0[2]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.124     3.293 r  timer_inst/seg_data_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     4.008    timer_inst/seg_data_OBUF[2]_inst_i_5_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.132 r  timer_inst/seg_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.474     4.605    timer_inst/seg_data_OBUF[2]_inst_i_2_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I1_O)        0.124     4.729 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.100     7.829    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988    10.817 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.817    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 3.667ns (36.894%)  route 6.272ns (63.106%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg_com_reg[0]/Q
                         net (fo=12, routed)          1.292     1.748    seg_com_OBUF[0]
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.872 r  seg_data_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.140     3.011    seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.840     6.976    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963     9.939 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.939    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            mode_trigger_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 1.454ns (15.943%)  route 7.663ns (84.057%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.208     4.538    debounce_btn0_inst/reset
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.662 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=247, routed)         4.455     9.117    rst
    SLICE_X37Y56         FDCE                                         f  mode_trigger_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            mode_trigger_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 1.454ns (15.943%)  route 7.663ns (84.057%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.208     4.538    debounce_btn0_inst/reset
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.662 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=247, routed)         4.455     9.117    rst
    SLICE_X37Y56         FDCE                                         f  mode_trigger_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg_com_reg[5]/Q
                         net (fo=12, routed)          0.139     0.280    seg_com_OBUF[5]
    SLICE_X41Y48         FDCE                                         r  seg_com_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.692%)  route 0.149ns (51.308%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[2]/Q
                         net (fo=12, routed)          0.149     0.290    seg_com_OBUF[2]
    SLICE_X41Y48         FDCE                                         r  seg_com_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE                         0.000     0.000 r  mode_trigger_reg[0]/C
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  mode_trigger_reg[0]/Q
                         net (fo=2, routed)           0.070     0.198    debounce_btn0_inst/mode_trigger_reg[1][0]
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.099     0.297 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000     0.297    debounce_btn0_inst_n_41
    SLICE_X37Y56         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.460%)  route 0.183ns (56.540%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg_com_reg[5]/Q
                         net (fo=12, routed)          0.183     0.324    seg_com_OBUF[5]
    SLICE_X37Y48         FDCE                                         r  seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_sequential_c_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.164ns (45.045%)  route 0.200ns (54.955%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.200     0.364    c_state[0]
    SLICE_X38Y55         FDCE                                         r  FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.141ns (35.018%)  route 0.262ns (64.982%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=13, routed)          0.262     0.403    seg_com_OBUF[1]
    SLICE_X41Y48         FDCE                                         r  seg_com_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.141ns (33.086%)  route 0.285ns (66.914%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[4]/Q
                         net (fo=13, routed)          0.285     0.426    seg_com_OBUF[4]
    SLICE_X41Y48         FDCE                                         r  seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.141ns (32.447%)  route 0.294ns (67.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=13, routed)          0.294     0.435    seg_com_OBUF[1]
    SLICE_X37Y48         FDCE                                         r  seg_com_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.110%)  route 0.235ns (52.890%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  led_reg[7]/Q
                         net (fo=2, routed)           0.235     0.399    clock_inst/led_reg[7]_0[0]
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.444 r  clock_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000     0.444    clock_inst_n_29
    SLICE_X42Y46         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.141ns (31.422%)  route 0.308ns (68.578%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[0]/Q
                         net (fo=12, routed)          0.308     0.449    seg_com_OBUF[0]
    SLICE_X37Y48         FDPE                                         r  seg_com_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.950ns  (logic 4.149ns (34.724%)  route 7.800ns (65.276%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  clock_inst/min1_reg[1]/Q
                         net (fo=8, routed)           1.117     0.475    timer_inst/seg_data_OBUF[2]_inst_i_4_0[1]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.599 r  timer_inst/seg_data_OBUF[7]_inst_i_18/O
                         net (fo=9, routed)           1.418     2.018    timer_inst/min1[1]
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.152     2.170 r  timer_inst/seg_data_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.287     2.457    timer_inst/seg_data_OBUF[4]_inst_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I5_O)        0.326     2.783 r  timer_inst/seg_data_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.156     3.939    timer_inst/seg_data_OBUF[4]_inst_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124     4.063 r  timer_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.822     7.885    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    10.852 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.852    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.685ns  (logic 3.999ns (34.222%)  route 7.686ns (65.778%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    timer_inst/clk_out1
    SLICE_X42Y57         FDCE                                         r  timer_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.581 f  timer_inst/hrs0_reg[2]/Q
                         net (fo=12, routed)          1.185     0.604    timer_inst/hrs0_1[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     0.728 f  timer_inst/seg_data_OBUF[7]_inst_i_22/O
                         net (fo=9, routed)           1.190     1.918    timer_inst/hrs0[2]
    SLICE_X43Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.042 r  timer_inst/seg_data_OBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.799     2.841    timer_inst/seg_data_OBUF[7]_inst_i_16_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  timer_inst/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=5, routed)           0.819     3.784    timer_inst/seg_data_OBUF[7]_inst_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.908 r  timer_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.693     7.601    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    10.586 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.586    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.639ns  (logic 4.236ns (36.395%)  route 7.403ns (63.605%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    timer_inst/clk_out1
    SLICE_X42Y57         FDCE                                         r  timer_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.581 f  timer_inst/hrs0_reg[2]/Q
                         net (fo=12, routed)          1.185     0.604    timer_inst/hrs0_1[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     0.728 f  timer_inst/seg_data_OBUF[7]_inst_i_22/O
                         net (fo=9, routed)           1.191     1.919    timer_inst/hrs0[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.152     2.071 r  timer_inst/seg_data_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           1.003     3.074    timer_inst/seg_data_OBUF[7]_inst_i_25_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I0_O)        0.326     3.400 r  timer_inst/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.803     4.203    timer_inst/seg_data_OBUF[7]_inst_i_7_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.327 r  timer_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.221     7.548    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    10.540 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.540    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/min0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.370ns  (logic 4.386ns (38.580%)  route 6.983ns (61.420%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    alarm_inst/clk_out1
    SLICE_X36Y53         FDCE                                         r  alarm_inst/min0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.478    -0.619 r  alarm_inst/min0_reg[1]/Q
                         net (fo=6, routed)           0.818     0.200    timer_inst/seg_data_OBUF[2]_inst_i_7_1[1]
    SLICE_X37Y54         LUT6 (Prop_lut6_I2_O)        0.295     0.495 r  timer_inst/seg_data_OBUF[7]_inst_i_31/O
                         net (fo=9, routed)           1.696     2.191    timer_inst/min0[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.152     2.343 r  timer_inst/seg_data_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.649     2.992    timer_inst/seg_data_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.332     3.324 r  timer_inst/seg_data_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.801     4.125    timer_inst/seg_data_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.249 r  timer_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.019     7.268    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    10.273 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.273    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.075ns  (logic 3.914ns (35.341%)  route 7.161ns (64.659%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  clock_inst/min1_reg[1]/Q
                         net (fo=8, routed)           1.117     0.475    timer_inst/seg_data_OBUF[2]_inst_i_4_0[1]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.599 r  timer_inst/seg_data_OBUF[7]_inst_i_18/O
                         net (fo=9, routed)           1.418     2.018    timer_inst/min1[1]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124     2.142 r  timer_inst/seg_data_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.426     2.567    timer_inst/seg_data_OBUF[1]_inst_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.691 r  timer_inst/seg_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.706     3.398    timer_inst/seg_data_OBUF[1]_inst_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.522 r  timer_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.494     7.015    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962     9.977 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.977    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.851ns  (logic 4.258ns (39.240%)  route 6.593ns (60.760%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.656    -1.096    clock_inst/clk_out1
    SLICE_X38Y50         FDCE                                         r  clock_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.578 f  clock_inst/sec0_reg[2]/Q
                         net (fo=7, routed)           1.015     0.438    timer_inst/seg_data_OBUF[1]_inst_i_5_0[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  timer_inst/seg_data_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.178     1.740    timer_inst/sec0[2]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.150     1.890 r  timer_inst/seg_data_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.648     2.538    timer_inst/seg_data_OBUF[3]_inst_i_5_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.332     2.870 r  timer_inst/seg_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.658     3.528    timer_inst/seg_data_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.652 r  timer_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.093     6.745    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010     9.755 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.755    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.576ns  (logic 3.926ns (37.120%)  route 6.650ns (62.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    clk_6mhz
    SLICE_X39Y56         FDCE                                         r  digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.419    -0.678 r  digit_reg[3]/Q
                         net (fo=10, routed)          1.574     0.896    p_3_in[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I2_O)        0.296     1.192 r  seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.801     1.994    seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124     2.118 r  seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.434     2.552    seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.840     6.516    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963     9.479 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.479    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.483ns  (logic 4.002ns (38.173%)  route 6.481ns (61.827%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.656    -1.096    clock_inst/clk_out1
    SLICE_X38Y50         FDCE                                         r  clock_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.578 r  clock_inst/sec0_reg[2]/Q
                         net (fo=7, routed)           1.015     0.438    timer_inst/seg_data_OBUF[1]_inst_i_5_0[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     0.562 r  timer_inst/seg_data_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.178     1.740    timer_inst/sec0[2]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.124     1.864 r  timer_inst/seg_data_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.715     2.578    timer_inst/seg_data_OBUF[2]_inst_i_5_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.702 r  timer_inst/seg_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.474     3.176    timer_inst/seg_data_OBUF[2]_inst_i_2_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.300 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.100     6.400    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988     9.388 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.388    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.520ns  (logic 0.952ns (21.063%)  route 3.568ns (78.937%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X44Y56         FDCE                                         r  clock_inst/hrs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  clock_inst/hrs0_reg[1]/Q
                         net (fo=13, routed)          1.037     0.395    clock_inst/hrs0_reg[3]_0[1]
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.124     0.519 f  clock_inst/led[7]_i_14/O
                         net (fo=1, routed)           0.636     1.155    clock_inst/led[7]_i_14_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124     1.279 f  clock_inst/led[7]_i_9/O
                         net (fo=1, routed)           1.092     2.371    clock_inst/led[7]_i_9_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     2.495 f  clock_inst/led[7]_i_4/O
                         net (fo=1, routed)           0.804     3.298    clock_inst/led[7]_i_4_n_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.124     3.422 r  clock_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000     3.422    clock_inst_n_29
    SLICE_X42Y46         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 0.634ns (40.141%)  route 0.945ns (59.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    debounce_btn0_inst/clk_out1
    SLICE_X36Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.580 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.469    -0.111    debounce_btn0_inst/for_mode_button
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.116     0.005 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.476     0.482    debounce_btn0_inst_n_42
    SLICE_X37Y56         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.208ns  (logic 0.518ns (42.891%)  route 0.690ns (57.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    debounce_btn0_inst/clk_out1
    SLICE_X36Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.418    -1.307 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.690    -0.617    debounce_btn0_inst/for_mode_button
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.100    -0.517 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.517    debounce_btn0_inst_n_41
    SLICE_X37Y56         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.308ns  (logic 0.511ns (39.055%)  route 0.797ns (60.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    debounce_btn0_inst/clk_out1
    SLICE_X36Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.418    -1.307 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.397    -0.910    debounce_btn0_inst/for_mode_button
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.093    -0.817 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.400    -0.417    debounce_btn0_inst_n_42
    SLICE_X37Y56         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.630ns  (logic 0.567ns (34.789%)  route 1.063ns (65.211%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    clock_inst/clk_out1
    SLICE_X45Y54         FDCE                                         r  clock_inst/hrs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDCE (Prop_fdce_C_Q)         0.367    -1.358 r  clock_inst/hrs1_reg[0]/Q
                         net (fo=13, routed)          0.562    -0.796    clock_inst/hrs1_reg[3]_0[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.100    -0.696 f  clock_inst/led[7]_i_3/O
                         net (fo=1, routed)           0.501    -0.195    clock_inst/led[7]_i_3_n_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.100    -0.095 r  clock_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    clock_inst_n_29
    SLICE_X42Y46         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.549ns (51.728%)  route 1.445ns (48.272%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    alarm_inst/clk_out1
    SLICE_X41Y52         FDCE                                         r  alarm_inst/hrs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.310 f  alarm_inst/hrs1_reg[2]/Q
                         net (fo=8, routed)           0.142    -0.168    timer_inst/seg_data_OBUF[2]_inst_i_3_1[2]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.123 f  timer_inst/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=8, routed)           0.179     0.056    timer_inst/hrs1[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.101 r  timer_inst/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.137     0.239    timer_inst/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I2_O)        0.045     0.284 r  timer_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.987     1.271    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         1.273     2.544 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.544    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/sec1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.527ns (49.671%)  route 1.547ns (50.329%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X41Y53         FDCE                                         r  stopwatch_inst/sec1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.311 f  stopwatch_inst/sec1_reg[1]/Q
                         net (fo=5, routed)           0.251    -0.059    timer_inst/seg_data_OBUF[2]_inst_i_4_2[1]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.014 f  timer_inst/seg_data_OBUF[7]_inst_i_18/O
                         net (fo=9, routed)           0.128     0.114    timer_inst/min1[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.159 r  timer_inst/seg_data_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.166     0.325    timer_inst/seg_data_OBUF[2]_inst_i_4_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.370 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.002     1.372    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         1.251     2.623 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.623    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.621ns (52.175%)  route 1.485ns (47.825%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    alarm_inst/clk_out1
    SLICE_X41Y52         FDCE                                         r  alarm_inst/hrs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.310 r  alarm_inst/hrs1_reg[0]/Q
                         net (fo=8, routed)           0.195    -0.115    timer_inst/seg_data_OBUF[2]_inst_i_3_1[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.070 r  timer_inst/seg_data_OBUF[7]_inst_i_10/O
                         net (fo=7, routed)           0.250     0.180    timer_inst/hrs1[0]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.048     0.228 r  timer_inst/seg_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.084     0.312    timer_inst/seg_data_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.118     0.430 r  timer_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.957     1.387    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         1.269     2.655 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.655    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.128ns  (logic 1.435ns (45.880%)  route 1.693ns (54.120%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clk_6mhz
    SLICE_X38Y56         FDCE                                         r  digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  digit_reg[4]/Q
                         net (fo=10, routed)          0.293     0.005    digit_reg_n_0_[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.050 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.400     1.450    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         1.226     2.677 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.677    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.253ns  (logic 1.607ns (49.410%)  route 1.646ns (50.590%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    alarm_inst/clk_out1
    SLICE_X41Y52         FDCE                                         r  alarm_inst/hrs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.310 r  alarm_inst/hrs1_reg[2]/Q
                         net (fo=8, routed)           0.142    -0.168    timer_inst/seg_data_OBUF[2]_inst_i_3_1[2]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.123 r  timer_inst/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=8, routed)           0.213     0.091    timer_inst/hrs1[2]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.048     0.139 r  timer_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.185     0.324    timer_inst/seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.118     0.442 r  timer_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.105     1.547    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         1.255     2.802 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.802    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/sec1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.542ns (46.788%)  route 1.754ns (53.212%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    alarm_inst/clk_out1
    SLICE_X39Y52         FDCE                                         r  alarm_inst/sec1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.323 r  alarm_inst/sec1_reg[1]/Q
                         net (fo=6, routed)           0.138    -0.185    timer_inst/seg_data_OBUF[2]_inst_i_2_1[1]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.099    -0.086 r  timer_inst/seg_data_OBUF[6]_inst_i_6/O
                         net (fo=9, routed)           0.287     0.202    timer_inst/sec1[1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.045     0.247 r  timer_inst/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.329    timer_inst/seg_data_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.374 r  timer_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.247     1.621    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         1.225     2.846 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.846    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.429ns  (logic 1.479ns (43.125%)  route 1.950ns (56.875%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X41Y54         FDCE                                         r  stopwatch_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  stopwatch_inst/sec1_reg[0]/Q
                         net (fo=6, routed)           0.162    -0.148    timer_inst/seg_data_OBUF[2]_inst_i_4_2[0]
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.103 r  timer_inst/seg_data_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           0.451     0.348    timer_inst/min1[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.393 r  timer_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.337     1.730    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         1.248     2.978 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.978    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    25.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    26.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    23.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    23.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip[1]
                            (input port)
  Destination:            stopwatch_inst/min1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 1.853ns (18.695%)  route 8.061ns (81.305%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip[1] (IN)
                         net (fo=0)                   0.000     0.000    dip[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.168     6.497    gen_clock_en_m_inst/dip_IBUF[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.621 r  gen_clock_en_m_inst/msec0[3]_i_11/O
                         net (fo=1, routed)           0.518     7.140    gen_clock_en_m_inst/msec0[3]_i_11_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  gen_clock_en_m_inst/msec0[3]_i_7/O
                         net (fo=1, routed)           0.302     7.566    gen_clock_en_m_inst/msec0[3]_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.690 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     9.082    stopwatch_inst/msec00
    SLICE_X41Y54         LUT3 (Prop_lut3_I2_O)        0.152     9.234 r  stopwatch_inst/min1[3]_i_1__2/O
                         net (fo=4, routed)           0.680     9.914    stopwatch_inst/min10
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.483    -1.723    stopwatch_inst/clk_out1
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[0]/C

Slack:                    inf
  Source:                 dip[1]
                            (input port)
  Destination:            stopwatch_inst/min1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 1.853ns (18.695%)  route 8.061ns (81.305%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip[1] (IN)
                         net (fo=0)                   0.000     0.000    dip[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.168     6.497    gen_clock_en_m_inst/dip_IBUF[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.621 r  gen_clock_en_m_inst/msec0[3]_i_11/O
                         net (fo=1, routed)           0.518     7.140    gen_clock_en_m_inst/msec0[3]_i_11_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  gen_clock_en_m_inst/msec0[3]_i_7/O
                         net (fo=1, routed)           0.302     7.566    gen_clock_en_m_inst/msec0[3]_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.690 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     9.082    stopwatch_inst/msec00
    SLICE_X41Y54         LUT3 (Prop_lut3_I2_O)        0.152     9.234 r  stopwatch_inst/min1[3]_i_1__2/O
                         net (fo=4, routed)           0.680     9.914    stopwatch_inst/min10
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.483    -1.723    stopwatch_inst/clk_out1
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[1]/C

Slack:                    inf
  Source:                 dip[1]
                            (input port)
  Destination:            stopwatch_inst/min1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 1.853ns (18.695%)  route 8.061ns (81.305%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip[1] (IN)
                         net (fo=0)                   0.000     0.000    dip[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.168     6.497    gen_clock_en_m_inst/dip_IBUF[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.621 r  gen_clock_en_m_inst/msec0[3]_i_11/O
                         net (fo=1, routed)           0.518     7.140    gen_clock_en_m_inst/msec0[3]_i_11_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  gen_clock_en_m_inst/msec0[3]_i_7/O
                         net (fo=1, routed)           0.302     7.566    gen_clock_en_m_inst/msec0[3]_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.690 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     9.082    stopwatch_inst/msec00
    SLICE_X41Y54         LUT3 (Prop_lut3_I2_O)        0.152     9.234 r  stopwatch_inst/min1[3]_i_1__2/O
                         net (fo=4, routed)           0.680     9.914    stopwatch_inst/min10
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.483    -1.723    stopwatch_inst/clk_out1
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[2]/C

Slack:                    inf
  Source:                 dip[1]
                            (input port)
  Destination:            stopwatch_inst/min1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 1.853ns (18.695%)  route 8.061ns (81.305%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip[1] (IN)
                         net (fo=0)                   0.000     0.000    dip[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.168     6.497    gen_clock_en_m_inst/dip_IBUF[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.621 r  gen_clock_en_m_inst/msec0[3]_i_11/O
                         net (fo=1, routed)           0.518     7.140    gen_clock_en_m_inst/msec0[3]_i_11_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  gen_clock_en_m_inst/msec0[3]_i_7/O
                         net (fo=1, routed)           0.302     7.566    gen_clock_en_m_inst/msec0[3]_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.690 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     9.082    stopwatch_inst/msec00
    SLICE_X41Y54         LUT3 (Prop_lut3_I2_O)        0.152     9.234 r  stopwatch_inst/min1[3]_i_1__2/O
                         net (fo=4, routed)           0.680     9.914    stopwatch_inst/min10
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.483    -1.723    stopwatch_inst/clk_out1
    SLICE_X42Y51         FDCE                                         r  stopwatch_inst/min1_reg[3]/C

Slack:                    inf
  Source:                 dip[1]
                            (input port)
  Destination:            stopwatch_inst/min0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.681ns  (logic 1.825ns (18.855%)  route 7.856ns (81.145%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip[1] (IN)
                         net (fo=0)                   0.000     0.000    dip[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.168     6.497    gen_clock_en_m_inst/dip_IBUF[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.621 r  gen_clock_en_m_inst/msec0[3]_i_11/O
                         net (fo=1, routed)           0.518     7.140    gen_clock_en_m_inst/msec0[3]_i_11_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  gen_clock_en_m_inst/msec0[3]_i_7/O
                         net (fo=1, routed)           0.302     7.566    gen_clock_en_m_inst/msec0[3]_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.690 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     9.082    stopwatch_inst/msec00
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     9.206 r  stopwatch_inst/min0[3]_i_1__2/O
                         net (fo=4, routed)           0.475     9.681    stopwatch_inst/min00
    SLICE_X43Y54         FDCE                                         r  stopwatch_inst/min0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    stopwatch_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  stopwatch_inst/min0_reg[0]/C

Slack:                    inf
  Source:                 dip[1]
                            (input port)
  Destination:            stopwatch_inst/min0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.681ns  (logic 1.825ns (18.855%)  route 7.856ns (81.145%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip[1] (IN)
                         net (fo=0)                   0.000     0.000    dip[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.168     6.497    gen_clock_en_m_inst/dip_IBUF[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.621 r  gen_clock_en_m_inst/msec0[3]_i_11/O
                         net (fo=1, routed)           0.518     7.140    gen_clock_en_m_inst/msec0[3]_i_11_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  gen_clock_en_m_inst/msec0[3]_i_7/O
                         net (fo=1, routed)           0.302     7.566    gen_clock_en_m_inst/msec0[3]_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.690 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     9.082    stopwatch_inst/msec00
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     9.206 r  stopwatch_inst/min0[3]_i_1__2/O
                         net (fo=4, routed)           0.475     9.681    stopwatch_inst/min00
    SLICE_X43Y54         FDCE                                         r  stopwatch_inst/min0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    stopwatch_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  stopwatch_inst/min0_reg[1]/C

Slack:                    inf
  Source:                 dip[1]
                            (input port)
  Destination:            stopwatch_inst/min0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.681ns  (logic 1.825ns (18.855%)  route 7.856ns (81.145%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip[1] (IN)
                         net (fo=0)                   0.000     0.000    dip[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.168     6.497    gen_clock_en_m_inst/dip_IBUF[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.621 r  gen_clock_en_m_inst/msec0[3]_i_11/O
                         net (fo=1, routed)           0.518     7.140    gen_clock_en_m_inst/msec0[3]_i_11_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  gen_clock_en_m_inst/msec0[3]_i_7/O
                         net (fo=1, routed)           0.302     7.566    gen_clock_en_m_inst/msec0[3]_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.690 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     9.082    stopwatch_inst/msec00
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     9.206 r  stopwatch_inst/min0[3]_i_1__2/O
                         net (fo=4, routed)           0.475     9.681    stopwatch_inst/min00
    SLICE_X43Y54         FDCE                                         r  stopwatch_inst/min0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    stopwatch_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  stopwatch_inst/min0_reg[2]/C

Slack:                    inf
  Source:                 dip[1]
                            (input port)
  Destination:            stopwatch_inst/min0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.681ns  (logic 1.825ns (18.855%)  route 7.856ns (81.145%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip[1] (IN)
                         net (fo=0)                   0.000     0.000    dip[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.168     6.497    gen_clock_en_m_inst/dip_IBUF[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.621 r  gen_clock_en_m_inst/msec0[3]_i_11/O
                         net (fo=1, routed)           0.518     7.140    gen_clock_en_m_inst/msec0[3]_i_11_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  gen_clock_en_m_inst/msec0[3]_i_7/O
                         net (fo=1, routed)           0.302     7.566    gen_clock_en_m_inst/msec0[3]_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.690 r  gen_clock_en_m_inst/msec0[3]_i_1/O
                         net (fo=9, routed)           1.393     9.082    stopwatch_inst/msec00
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.124     9.206 r  stopwatch_inst/min0[3]_i_1__2/O
                         net (fo=4, routed)           0.475     9.681    stopwatch_inst/min00
    SLICE_X43Y54         FDCE                                         r  stopwatch_inst/min0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    stopwatch_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  stopwatch_inst/min0_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/btn_in_d_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 1.454ns (15.216%)  route 8.099ns (84.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.208     4.538    debounce_btn0_inst/reset
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.662 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=247, routed)         4.891     9.552    debounce_btn0_inst/rst
    SLICE_X37Y62         FDCE                                         f  debounce_btn0_inst/btn_in_d_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.478    -1.728    debounce_btn0_inst/clk_out1
    SLICE_X37Y62         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 1.454ns (15.216%)  route 8.099ns (84.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.208     4.538    debounce_btn0_inst/reset
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.662 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=247, routed)         4.891     9.552    debounce_btn0_inst/rst
    SLICE_X36Y62         FDCE                                         f  debounce_btn0_inst/o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.478    -1.728    debounce_btn0_inst/clk_out1
    SLICE_X36Y62         FDCE                                         r  debounce_btn0_inst/o_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/sec1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.254ns (39.692%)  route 0.386ns (60.308%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=48, routed)          0.330     0.494    debounce_btn0_inst/hrs1_reg[0][1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I1_O)        0.045     0.539 r  debounce_btn0_inst/sec1[0]_i_3/O
                         net (fo=1, routed)           0.056     0.595    clock_inst/sec1_reg[0]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.640 r  clock_inst/sec1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.640    clock_inst/sec1[0]_i_1_n_0
    SLICE_X38Y54         FDCE                                         r  clock_inst/sec1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X38Y54         FDCE                                         r  clock_inst/sec1_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/min0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.931%)  route 0.495ns (66.069%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.351     0.515    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.560 r  debounce_btn0_inst/min0[0]_i_3/O
                         net (fo=1, routed)           0.144     0.704    clock_inst/min0_reg[0]_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.749 r  clock_inst/min0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.749    clock_inst/min0[0]_i_1_n_0
    SLICE_X37Y53         FDCE                                         r  clock_inst/min0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X37Y53         FDCE                                         r  clock_inst/min0_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/sec0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.254ns (33.632%)  route 0.501ns (66.368%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.387     0.551    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.045     0.596 r  debounce_btn0_inst/sec0[3]_i_4__0/O
                         net (fo=3, routed)           0.114     0.710    timer_inst/sec0_reg[1]_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.755 r  timer_inst/sec0[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.755    timer_inst/p_1_in[1]
    SLICE_X36Y52         FDCE                                         r  timer_inst/sec0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    timer_inst/clk_out1
    SLICE_X36Y52         FDCE                                         r  timer_inst/sec0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/min1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.254ns (31.978%)  route 0.540ns (68.022%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.358     0.522    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.567 r  debounce_btn0_inst/min1[0]_i_3/O
                         net (fo=1, routed)           0.183     0.749    clock_inst/min1_reg[0]_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock_inst/min1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    clock_inst/min1[0]_i_1_n_0
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  clock_inst/min1_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/sec1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.322ns (38.785%)  route 0.508ns (61.215%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=48, routed)          0.330     0.494    debounce_btn0_inst/hrs1_reg[0][1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I3_O)        0.045     0.539 r  debounce_btn0_inst/sec1[0]_i_3__0/O
                         net (fo=1, routed)           0.178     0.717    timer_inst/sec1_reg[0]_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.113     0.830 r  timer_inst/sec1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.830    timer_inst/sec1[0]_i_1__0_n_0
    SLICE_X38Y52         FDCE                                         r  timer_inst/sec1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    timer_inst/clk_out1
    SLICE_X38Y52         FDCE                                         r  timer_inst/sec1_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/sec0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.323ns (38.774%)  route 0.510ns (61.226%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.387     0.551    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.048     0.599 r  debounce_btn0_inst/sec0[3]_i_5/O
                         net (fo=3, routed)           0.123     0.722    clock_inst/sec0_reg[1]_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.111     0.833 r  clock_inst/sec0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.833    clock_inst/p_1_in[1]
    SLICE_X37Y50         FDCE                                         r  clock_inst/sec0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clock_inst/clk_out1
    SLICE_X37Y50         FDCE                                         r  clock_inst/sec0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            alarm_inst/hrs0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.254ns (29.671%)  route 0.602ns (70.329%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.423     0.587    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.632 r  debounce_btn0_inst/hrs0[3]_i_5/O
                         net (fo=4, routed)           0.179     0.811    alarm_inst/hrs01__0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.856 r  alarm_inst/hrs0[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.856    alarm_inst/hrs0[1]_i_1__1_n_0
    SLICE_X40Y54         FDCE                                         r  alarm_inst/hrs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    alarm_inst/clk_out1
    SLICE_X40Y54         FDCE                                         r  alarm_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            alarm_inst/hrs0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.254ns (29.637%)  route 0.603ns (70.363%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.423     0.587    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.632 r  debounce_btn0_inst/hrs0[3]_i_5/O
                         net (fo=4, routed)           0.180     0.812    alarm_inst/hrs01__0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.857 r  alarm_inst/hrs0[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.857    alarm_inst/hrs0[2]_i_1__1_n_0
    SLICE_X40Y54         FDCE                                         r  alarm_inst/hrs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    alarm_inst/clk_out1
    SLICE_X40Y54         FDCE                                         r  alarm_inst/hrs0_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/sec0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.254ns (29.596%)  route 0.604ns (70.404%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.387     0.551    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.045     0.596 r  debounce_btn0_inst/sec0[3]_i_4__0/O
                         net (fo=3, routed)           0.217     0.813    timer_inst/sec0_reg[1]_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.858 r  timer_inst/sec0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.858    timer_inst/p_1_in[3]
    SLICE_X36Y52         FDCE                                         r  timer_inst/sec0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    timer_inst/clk_out1
    SLICE_X36Y52         FDCE                                         r  timer_inst/sec0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/min1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.321ns (37.145%)  route 0.543ns (62.855%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=48, routed)          0.358     0.522    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.046     0.568 r  debounce_btn0_inst/min1[0]_i_3__0/O
                         net (fo=1, routed)           0.186     0.753    timer_inst/min1_reg[0]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.111     0.864 r  timer_inst/min1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.864    timer_inst/min1[0]_i_1__0_n_0
    SLICE_X41Y56         FDCE                                         r  timer_inst/min1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  timer_inst/min1_reg[0]/C





