{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741968470201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741968470216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 16:07:50 2025 " "Processing started: Fri Mar 14 16:07:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741968470216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968470216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGBuddy -c FPGBuddy_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGBuddy -c FPGBuddy_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968470216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741968471122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741968471122 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "FPGBuddy.qsys " "Elaborating Platform Designer system entity \"FPGBuddy.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968483666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:09 Progress: Loading platform-designer/FPGBuddy.qsys " "2025.03.14.16:08:09 Progress: Loading platform-designer/FPGBuddy.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968489401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:10 Progress: Reading input file " "2025.03.14.16:08:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968490583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:10 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2025.03.14.16:08:10 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968490758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:12 Progress: Parameterizing module accelerometer_spi " "2025.03.14.16:08:12 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968492608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:12 Progress: Adding button \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:12 Progress: Adding button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968492608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:12 Progress: Parameterizing module button " "2025.03.14.16:08:12 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968492669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:12 Progress: Adding clk \[clock_source 18.1\] " "2025.03.14.16:08:12 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968492671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:12 Progress: Parameterizing module clk " "2025.03.14.16:08:12 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968492830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:12 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2025.03.14.16:08:12 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968492846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module cpu " "2025.03.14.16:08:13 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:13 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module hex0 " "2025.03.14.16:08:13 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding hex1 \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:13 Progress: Adding hex1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module hex1 " "2025.03.14.16:08:13 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding hex2 \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:13 Progress: Adding hex2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module hex2 " "2025.03.14.16:08:13 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding hex3 \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:13 Progress: Adding hex3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module hex3 " "2025.03.14.16:08:13 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding hex4 \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:13 Progress: Adding hex4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module hex4 " "2025.03.14.16:08:13 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding hex5 \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:13 Progress: Adding hex5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module hex5 " "2025.03.14.16:08:13 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.03.14.16:08:13 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module jtag_uart " "2025.03.14.16:08:13 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding led \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:13 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module led " "2025.03.14.16:08:13 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding onchip_flash \[altera_onchip_flash 18.1\] " "2025.03.14.16:08:13 Progress: Adding onchip_flash \[altera_onchip_flash 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module onchip_flash " "2025.03.14.16:08:13 Progress: Parameterizing module onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2025.03.14.16:08:13 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module onchip_memory " "2025.03.14.16:08:13 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding switch \[altera_avalon_pio 18.1\] " "2025.03.14.16:08:13 Progress: Adding switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module switch " "2025.03.14.16:08:13 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2025.03.14.16:08:13 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module sysid_qsys " "2025.03.14.16:08:13 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding timer_main \[altera_avalon_timer 18.1\] " "2025.03.14.16:08:13 Progress: Adding timer_main \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module timer_main " "2025.03.14.16:08:13 Progress: Parameterizing module timer_main" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding timer_poll \[altera_avalon_timer 18.1\] " "2025.03.14.16:08:13 Progress: Adding timer_poll \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module timer_poll " "2025.03.14.16:08:13 Progress: Parameterizing module timer_poll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2025.03.14.16:08:13 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing module uart " "2025.03.14.16:08:13 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Building connections " "2025.03.14.16:08:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Parameterizing connections " "2025.03.14.16:08:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:13 Progress: Validating " "2025.03.14.16:08:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968493575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.14.16:08:15 Progress: Done reading input file " "2025.03.14.16:08:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968495287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGBuddy.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "FPGBuddy.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968497310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGBuddy.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "FPGBuddy.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968497312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGBuddy.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "FPGBuddy.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968497312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGBuddy.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "FPGBuddy.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968497312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGBuddy.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "FPGBuddy.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968497312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGBuddy: Generating FPGBuddy \"FPGBuddy\" for QUARTUS_SYNTH " "FPGBuddy: Generating FPGBuddy \"FPGBuddy\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968498390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968511926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"FPGBuddy\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"FPGBuddy\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968512023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'FPGBuddy_button' " "Button: Starting RTL generation for module 'FPGBuddy_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968512038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=FPGBuddy_button --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0003_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0003_button_gen//FPGBuddy_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=FPGBuddy_button --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0003_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0003_button_gen//FPGBuddy_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968512038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'FPGBuddy_button' " "Button: Done RTL generation for module 'FPGBuddy_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968512379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"FPGBuddy\" instantiated altera_avalon_pio \"button\" " "Button: \"FPGBuddy\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968512390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"FPGBuddy\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"FPGBuddy\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968513777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'FPGBuddy_hex0' " "Hex0: Starting RTL generation for module 'FPGBuddy_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968513793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=FPGBuddy_hex0 --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0004_hex0_gen//FPGBuddy_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=FPGBuddy_hex0 --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0004_hex0_gen//FPGBuddy_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968513793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'FPGBuddy_hex0' " "Hex0: Done RTL generation for module 'FPGBuddy_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"FPGBuddy\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"FPGBuddy\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'FPGBuddy_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'FPGBuddy_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=FPGBuddy_jtag_uart --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0005_jtag_uart_gen//FPGBuddy_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=FPGBuddy_jtag_uart --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0005_jtag_uart_gen//FPGBuddy_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'FPGBuddy_jtag_uart' " "Jtag_uart: Done RTL generation for module 'FPGBuddy_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"FPGBuddy\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"FPGBuddy\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'FPGBuddy_led' " "Led: Starting RTL generation for module 'FPGBuddy_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=FPGBuddy_led --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0006_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0006_led_gen//FPGBuddy_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=FPGBuddy_led --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0006_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0006_led_gen//FPGBuddy_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'FPGBuddy_led' " "Led: Done RTL generation for module 'FPGBuddy_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"FPGBuddy\" instantiated altera_avalon_pio \"led\" " "Led: \"FPGBuddy\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash: Generating top-level entity altera_onchip_flash " "Onchip_flash: Generating top-level entity altera_onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash: \"FPGBuddy\" instantiated altera_onchip_flash \"onchip_flash\" " "Onchip_flash: \"FPGBuddy\" instantiated altera_onchip_flash \"onchip_flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'FPGBuddy_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'FPGBuddy_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FPGBuddy_onchip_memory --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0008_onchip_memory_gen//FPGBuddy_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FPGBuddy_onchip_memory --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0008_onchip_memory_gen//FPGBuddy_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968514919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'FPGBuddy_onchip_memory' " "Onchip_memory: Done RTL generation for module 'FPGBuddy_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"FPGBuddy\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"FPGBuddy\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'FPGBuddy_switch' " "Switch: Starting RTL generation for module 'FPGBuddy_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=FPGBuddy_switch --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0009_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0009_switch_gen//FPGBuddy_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=FPGBuddy_switch --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0009_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0009_switch_gen//FPGBuddy_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'FPGBuddy_switch' " "Switch: Done RTL generation for module 'FPGBuddy_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"FPGBuddy\" instantiated altera_avalon_pio \"switch\" " "Switch: \"FPGBuddy\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"FPGBuddy\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"FPGBuddy\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_main: Starting RTL generation for module 'FPGBuddy_timer_main' " "Timer_main: Starting RTL generation for module 'FPGBuddy_timer_main'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_main:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=FPGBuddy_timer_main --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0011_timer_main_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0011_timer_main_gen//FPGBuddy_timer_main_component_configuration.pl  --do_build_sim=0  \] " "Timer_main:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=FPGBuddy_timer_main --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0011_timer_main_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0011_timer_main_gen//FPGBuddy_timer_main_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968515810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_main: Done RTL generation for module 'FPGBuddy_timer_main' " "Timer_main: Done RTL generation for module 'FPGBuddy_timer_main'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968516171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_main: \"FPGBuddy\" instantiated altera_avalon_timer \"timer_main\" " "Timer_main: \"FPGBuddy\" instantiated altera_avalon_timer \"timer_main\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968516171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'FPGBuddy_uart' " "Uart: Starting RTL generation for module 'FPGBuddy_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968516195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=FPGBuddy_uart --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0012_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0012_uart_gen//FPGBuddy_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=FPGBuddy_uart --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0012_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0012_uart_gen//FPGBuddy_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968516195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'FPGBuddy_uart' " "Uart: Done RTL generation for module 'FPGBuddy_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968516742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"FPGBuddy\" instantiated altera_avalon_uart \"uart\" " "Uart: \"FPGBuddy\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968516758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968539238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968539880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968540540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968541224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968541993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968542720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968543404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968544049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968544710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968545386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968546011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968546687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968547386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968548163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968548906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968549625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968550327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968551088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968551810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"FPGBuddy\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"FPGBuddy\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968567954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"FPGBuddy\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"FPGBuddy\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968567967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"FPGBuddy\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"FPGBuddy\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968567976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'FPGBuddy_cpu_cpu' " "Cpu: Starting RTL generation for module 'FPGBuddy_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968568018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=FPGBuddy_cpu_cpu --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0015_cpu_gen//FPGBuddy_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=FPGBuddy_cpu_cpu --dir=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/clark/AppData/Local/Temp/alt0161_5633029396765689888.dir/0015_cpu_gen//FPGBuddy_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968568018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:28 (*) Starting Nios II generation " "Cpu: # 2025.03.14 16:09:28 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:28 (*)   Checking for plaintext license. " "Cpu: # 2025.03.14 16:09:28 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.14 16:09:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.14 16:09:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:29 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.14 16:09:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:29 (*)   Plaintext license not found. " "Cpu: # 2025.03.14 16:09:29 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:29 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2025.03.14 16:09:29 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:29 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.03.14 16:09:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:29 (*)   Creating all objects for CPU " "Cpu: # 2025.03.14 16:09:29 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:31 (*)   Generating RTL from CPU objects " "Cpu: # 2025.03.14 16:09:31 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:31 (*)   Creating plain-text RTL " "Cpu: # 2025.03.14 16:09:31 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.14 16:09:32 (*) Done Nios II generation " "Cpu: # 2025.03.14 16:09:32 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'FPGBuddy_cpu_cpu' " "Cpu: Done RTL generation for module 'FPGBuddy_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968572966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968573020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968573022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968573042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968573044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968573049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968573081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/FPGBuddy/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968573109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968574751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968576327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968576336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968576346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FPGBuddy: Done \"FPGBuddy\" with 41 modules, 71 files " "FPGBuddy: Done \"FPGBuddy\" with 41 modules, 71 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968576347 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "FPGBuddy.qsys " "Finished elaborating Platform Designer system entity \"FPGBuddy.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968577783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgbuddy_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgbuddy_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_top " "Found entity 1: FPGBuddy_top" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/fpgbuddy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/fpgbuddy.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy " "Found entity 1: FPGBuddy" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_accelerometer_spi " "Found entity 1: FPGBuddy_accelerometer_spi" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_button " "Found entity 1: FPGBuddy_button" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_button.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_cpu " "Found entity 1: FPGBuddy_cpu" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_cpu_cpu_register_bank_a_module " "Found entity 1: FPGBuddy_cpu_cpu_register_bank_a_module" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGBuddy_cpu_cpu_register_bank_b_module " "Found entity 2: FPGBuddy_cpu_cpu_register_bank_b_module" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPGBuddy_cpu_cpu_nios2_oci_debug " "Found entity 3: FPGBuddy_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPGBuddy_cpu_cpu_nios2_oci_break " "Found entity 4: FPGBuddy_cpu_cpu_nios2_oci_break" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPGBuddy_cpu_cpu_nios2_oci_xbrk " "Found entity 5: FPGBuddy_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPGBuddy_cpu_cpu_nios2_oci_dbrk " "Found entity 6: FPGBuddy_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "7 FPGBuddy_cpu_cpu_nios2_oci_itrace " "Found entity 7: FPGBuddy_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "8 FPGBuddy_cpu_cpu_nios2_oci_td_mode " "Found entity 8: FPGBuddy_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "9 FPGBuddy_cpu_cpu_nios2_oci_dtrace " "Found entity 9: FPGBuddy_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "10 FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "11 FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "12 FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "13 FPGBuddy_cpu_cpu_nios2_oci_fifo " "Found entity 13: FPGBuddy_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPGBuddy_cpu_cpu_nios2_oci_pib " "Found entity 14: FPGBuddy_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "15 FPGBuddy_cpu_cpu_nios2_oci_im " "Found entity 15: FPGBuddy_cpu_cpu_nios2_oci_im" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "16 FPGBuddy_cpu_cpu_nios2_performance_monitors " "Found entity 16: FPGBuddy_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "17 FPGBuddy_cpu_cpu_nios2_avalon_reg " "Found entity 17: FPGBuddy_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "18 FPGBuddy_cpu_cpu_ociram_sp_ram_module " "Found entity 18: FPGBuddy_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "19 FPGBuddy_cpu_cpu_nios2_ocimem " "Found entity 19: FPGBuddy_cpu_cpu_nios2_ocimem" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "20 FPGBuddy_cpu_cpu_nios2_oci " "Found entity 20: FPGBuddy_cpu_cpu_nios2_oci" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""} { "Info" "ISGN_ENTITY_NAME" "21 FPGBuddy_cpu_cpu " "Found entity 21: FPGBuddy_cpu_cpu" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_cpu_cpu_debug_slave_sysclk " "Found entity 1: FPGBuddy_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_cpu_cpu_debug_slave_tck " "Found entity 1: FPGBuddy_cpu_cpu_debug_slave_tck" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_cpu_cpu_debug_slave_wrapper " "Found entity 1: FPGBuddy_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_cpu_cpu_test_bench " "Found entity 1: FPGBuddy_cpu_cpu_test_bench" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_test_bench.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_hex0 " "Found entity 1: FPGBuddy_hex0" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_hex0.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_irq_mapper " "Found entity 1: FPGBuddy_irq_mapper" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_irq_mapper.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_jtag_uart_sim_scfifo_w " "Found entity 1: FPGBuddy_jtag_uart_sim_scfifo_w" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578697 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGBuddy_jtag_uart_scfifo_w " "Found entity 2: FPGBuddy_jtag_uart_scfifo_w" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578697 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPGBuddy_jtag_uart_sim_scfifo_r " "Found entity 3: FPGBuddy_jtag_uart_sim_scfifo_r" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578697 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPGBuddy_jtag_uart_scfifo_r " "Found entity 4: FPGBuddy_jtag_uart_scfifo_r" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578697 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPGBuddy_jtag_uart " "Found entity 5: FPGBuddy_jtag_uart" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_led " "Found entity 1: FPGBuddy_led" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_led.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0 " "Found entity 1: FPGBuddy_mm_interconnect_0" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_avalon_st_adapter " "Found entity 1: FPGBuddy_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: FPGBuddy_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: FPGBuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: FPGBuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_cmd_demux " "Found entity 1: FPGBuddy_mm_interconnect_0_cmd_demux" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968578972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968578972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_cmd_demux_001 " "Found entity 1: FPGBuddy_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_cmd_mux " "Found entity 1: FPGBuddy_mm_interconnect_0_cmd_mux" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_cmd_mux_004 " "Found entity 1: FPGBuddy_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgbuddy_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgbuddy_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_router_default_decode " "Found entity 1: FPGBuddy_mm_interconnect_0_router_default_decode" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579102 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGBuddy_mm_interconnect_0_router " "Found entity 2: FPGBuddy_mm_interconnect_0_router" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgbuddy_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgbuddy_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_router_001_default_decode " "Found entity 1: FPGBuddy_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579134 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGBuddy_mm_interconnect_0_router_001 " "Found entity 2: FPGBuddy_mm_interconnect_0_router_001" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgbuddy_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgbuddy_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_router_002_default_decode " "Found entity 1: FPGBuddy_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579144 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGBuddy_mm_interconnect_0_router_002 " "Found entity 2: FPGBuddy_mm_interconnect_0_router_002" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgbuddy_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgbuddy_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_router_003_default_decode " "Found entity 1: FPGBuddy_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579153 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGBuddy_mm_interconnect_0_router_003 " "Found entity 2: FPGBuddy_mm_interconnect_0_router_003" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgbuddy_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgbuddy_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at fpgbuddy_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_router_006_default_decode " "Found entity 1: FPGBuddy_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579162 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGBuddy_mm_interconnect_0_router_006 " "Found entity 2: FPGBuddy_mm_interconnect_0_router_006" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_rsp_demux " "Found entity 1: FPGBuddy_mm_interconnect_0_rsp_demux" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_rsp_demux_004 " "Found entity 1: FPGBuddy_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_rsp_mux " "Found entity 1: FPGBuddy_mm_interconnect_0_rsp_mux" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_mm_interconnect_0_rsp_mux_001 " "Found entity 1: FPGBuddy_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_onchip_memory " "Found entity 1: FPGBuddy_onchip_memory" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_switch " "Found entity 1: FPGBuddy_switch" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_switch.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_sysid_qsys " "Found entity 1: FPGBuddy_sysid_qsys" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_sysid_qsys.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_timer_main.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_timer_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_timer_main " "Found entity 1: FPGBuddy_timer_main" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_timer_main.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_timer_main.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGBuddy_uart_tx " "Found entity 1: FPGBuddy_uart_tx" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579356 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGBuddy_uart_rx_stimulus_source " "Found entity 2: FPGBuddy_uart_rx_stimulus_source" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579356 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPGBuddy_uart_rx " "Found entity 3: FPGBuddy_uart_rx" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579356 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPGBuddy_uart_regs " "Found entity 4: FPGBuddy_uart_regs" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579356 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPGBuddy_uart " "Found entity 5: FPGBuddy_uart" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/fpgbuddy/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/fpgbuddy/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/fpgbuddy/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/fpgbuddy/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/fpgbuddy/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579486 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579572 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579572 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579572 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579572 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968579614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579946 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579946 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579946 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579946 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579946 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579946 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/fpgbuddy/submodules/altera_reset_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/fpgbuddy/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968579990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968579990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968580000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968580000 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968580015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968580015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968580023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968580023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968580034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968580034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/fpgbuddy/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741968580057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/fpgbuddy/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968580062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968580062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fpgbuddy/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fpgbuddy/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "db/ip/fpgbuddy/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968580173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968580173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGBuddy_top " "Elaborating entity \"FPGBuddy_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741968580629 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR FPGBuddy_top.sv(9) " "Output port \"DRAM_ADDR\" at FPGBuddy_top.sv(9) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580636 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA FPGBuddy_top.sv(10) " "Output port \"DRAM_BA\" at FPGBuddy_top.sv(10) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580636 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B FPGBuddy_top.sv(39) " "Output port \"VGA_B\" at FPGBuddy_top.sv(39) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580636 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G FPGBuddy_top.sv(40) " "Output port \"VGA_G\" at FPGBuddy_top.sv(40) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580636 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R FPGBuddy_top.sv(42) " "Output port \"VGA_R\" at FPGBuddy_top.sv(42) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580636 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N FPGBuddy_top.sv(11) " "Output port \"DRAM_CAS_N\" at FPGBuddy_top.sv(11) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE FPGBuddy_top.sv(12) " "Output port \"DRAM_CKE\" at FPGBuddy_top.sv(12) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK FPGBuddy_top.sv(13) " "Output port \"DRAM_CLK\" at FPGBuddy_top.sv(13) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N FPGBuddy_top.sv(14) " "Output port \"DRAM_CS_N\" at FPGBuddy_top.sv(14) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM FPGBuddy_top.sv(16) " "Output port \"DRAM_LDQM\" at FPGBuddy_top.sv(16) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N FPGBuddy_top.sv(17) " "Output port \"DRAM_RAS_N\" at FPGBuddy_top.sv(17) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM FPGBuddy_top.sv(18) " "Output port \"DRAM_UDQM\" at FPGBuddy_top.sv(18) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N FPGBuddy_top.sv(19) " "Output port \"DRAM_WE_N\" at FPGBuddy_top.sv(19) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS FPGBuddy_top.sv(41) " "Output port \"VGA_HS\" at FPGBuddy_top.sv(41) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS FPGBuddy_top.sv(43) " "Output port \"VGA_VS\" at FPGBuddy_top.sv(43) has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741968580637 "|FPGBuddy_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy FPGBuddy:u0 " "Elaborating entity \"FPGBuddy\" for hierarchy \"FPGBuddy:u0\"" {  } { { "FPGBuddy_top.sv" "u0" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_accelerometer_spi FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi " "Elaborating entity \"FPGBuddy_accelerometer_spi\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "accelerometer_spi" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpgbuddy_accelerometer_spi.v(226) " "Verilog HDL assignment warning at fpgbuddy_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741968580745 "|FPGBuddy_top|FPGBuddy:u0|FPGBuddy_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fpgbuddy_accelerometer_spi.v(241) " "Verilog HDL assignment warning at fpgbuddy_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741968580746 "|FPGBuddy_top|FPGBuddy:u0|FPGBuddy_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" "Auto_Init_Controller" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741968580776 "|FPGBuddy_top|FPGBuddy:u0|FPGBuddy_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" "Serial_Bus_Controller" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741968580834 "|FPGBuddy_top|FPGBuddy:u0|FPGBuddy_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741968580873 "|FPGBuddy_top|FPGBuddy:u0|FPGBuddy_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_button FPGBuddy:u0\|FPGBuddy_button:button " "Elaborating entity \"FPGBuddy_button\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_button:button\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "button" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu FPGBuddy:u0\|FPGBuddy_cpu:cpu " "Elaborating entity \"FPGBuddy_cpu\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "cpu" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu " "Elaborating entity \"FPGBuddy_cpu_cpu\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu.v" "cpu" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968580945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_test_bench FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_test_bench:the_FPGBuddy_cpu_cpu_test_bench " "Elaborating entity \"FPGBuddy_cpu_cpu_test_bench\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_test_bench:the_FPGBuddy_cpu_cpu_test_bench\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_test_bench" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968581131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_register_bank_a_module FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a " "Elaborating entity \"FPGBuddy_cpu_cpu_register_bank_a_module\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "FPGBuddy_cpu_cpu_register_bank_a" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968581158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968581743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968581768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968581768 ""}  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968581768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968581921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968581921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_a_module:FPGBuddy_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968581927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_register_bank_b_module FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_b_module:FPGBuddy_cpu_cpu_register_bank_b " "Elaborating entity \"FPGBuddy_cpu_cpu_register_bank_b_module\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_register_bank_b_module:FPGBuddy_cpu_cpu_register_bank_b\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "FPGBuddy_cpu_cpu_register_bank_b" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968581993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_debug FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_debug:the_FPGBuddy_cpu_cpu_nios2_oci_debug " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_debug\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_debug:the_FPGBuddy_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_debug" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_debug:the_FPGBuddy_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_debug:the_FPGBuddy_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_debug:the_FPGBuddy_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_debug:the_FPGBuddy_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_debug:the_FPGBuddy_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_debug:the_FPGBuddy_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582255 ""}  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968582255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_break FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_break:the_FPGBuddy_cpu_cpu_nios2_oci_break " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_break\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_break:the_FPGBuddy_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_break" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_xbrk FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_xbrk:the_FPGBuddy_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_xbrk:the_FPGBuddy_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_dbrk FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_dbrk:the_FPGBuddy_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_dbrk:the_FPGBuddy_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_itrace FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_itrace:the_FPGBuddy_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_itrace\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_itrace:the_FPGBuddy_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_dtrace FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_dtrace:the_FPGBuddy_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_dtrace:the_FPGBuddy_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_td_mode FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_dtrace:the_FPGBuddy_cpu_cpu_nios2_oci_dtrace\|FPGBuddy_cpu_cpu_nios2_oci_td_mode:FPGBuddy_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_dtrace:the_FPGBuddy_cpu_cpu_nios2_oci_dtrace\|FPGBuddy_cpu_cpu_nios2_oci_td_mode:FPGBuddy_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "FPGBuddy_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_fifo FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_fifo:the_FPGBuddy_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_fifo\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_fifo:the_FPGBuddy_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_fifo:the_FPGBuddy_cpu_cpu_nios2_oci_fifo\|FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_fifo:the_FPGBuddy_cpu_cpu_nios2_oci_fifo\|FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_fifo:the_FPGBuddy_cpu_cpu_nios2_oci_fifo\|FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_fifo:the_FPGBuddy_cpu_cpu_nios2_oci_fifo\|FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_fifo:the_FPGBuddy_cpu_cpu_nios2_oci_fifo\|FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc:the_FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_fifo:the_FPGBuddy_cpu_cpu_nios2_oci_fifo\|FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc:the_FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_pib FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_pib:the_FPGBuddy_cpu_cpu_nios2_oci_pib " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_pib\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_pib:the_FPGBuddy_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_pib" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_oci_im FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_im:the_FPGBuddy_cpu_cpu_nios2_oci_im " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_oci_im\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_oci_im:the_FPGBuddy_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_oci_im" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_avalon_reg FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_avalon_reg:the_FPGBuddy_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_avalon_reg\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_avalon_reg:the_FPGBuddy_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_nios2_ocimem FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem " "Elaborating entity \"FPGBuddy_cpu_cpu_nios2_ocimem\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_nios2_ocimem" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_ociram_sp_ram_module FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram " "Elaborating entity \"FPGBuddy_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "FPGBuddy_cpu_cpu_ociram_sp_ram" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968582754 ""}  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968582754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968582881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968582881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_nios2_ocimem:the_FPGBuddy_cpu_cpu_nios2_ocimem\|FPGBuddy_cpu_cpu_ociram_sp_ram_module:FPGBuddy_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_debug_slave_wrapper FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"FPGBuddy_cpu_cpu_debug_slave_wrapper\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "the_FPGBuddy_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_debug_slave_tck FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|FPGBuddy_cpu_cpu_debug_slave_tck:the_FPGBuddy_cpu_cpu_debug_slave_tck " "Elaborating entity \"FPGBuddy_cpu_cpu_debug_slave_tck\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|FPGBuddy_cpu_cpu_debug_slave_tck:the_FPGBuddy_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" "the_FPGBuddy_cpu_cpu_debug_slave_tck" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968582972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_cpu_cpu_debug_slave_sysclk FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|FPGBuddy_cpu_cpu_debug_slave_sysclk:the_FPGBuddy_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"FPGBuddy_cpu_cpu_debug_slave_sysclk\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|FPGBuddy_cpu_cpu_debug_slave_sysclk:the_FPGBuddy_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" "the_FPGBuddy_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968583062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" "FPGBuddy_cpu_cpu_debug_slave_phy" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968583216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968583225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968583226 ""}  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968583226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968583236 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968583250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968585199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_cpu:cpu\|FPGBuddy_cpu_cpu:cpu\|FPGBuddy_cpu_cpu_nios2_oci:the_FPGBuddy_cpu_cpu_nios2_oci\|FPGBuddy_cpu_cpu_debug_slave_wrapper:the_FPGBuddy_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FPGBuddy_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968585433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_hex0 FPGBuddy:u0\|FPGBuddy_hex0:hex0 " "Elaborating entity \"FPGBuddy_hex0\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_hex0:hex0\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "hex0" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968585511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_jtag_uart FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart " "Elaborating entity \"FPGBuddy_jtag_uart\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "jtag_uart" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968585541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_jtag_uart_scfifo_w FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w " "Elaborating entity \"FPGBuddy_jtag_uart_scfifo_w\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "the_FPGBuddy_jtag_uart_scfifo_w" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968585561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "wfifo" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968586234 ""}  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968586234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968586346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968586346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968586399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968586399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968586454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968586454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968586587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968586587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968586706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968586706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968586831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968586831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_w:the_FPGBuddy_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_jtag_uart_scfifo_r FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_r:the_FPGBuddy_jtag_uart_scfifo_r " "Elaborating entity \"FPGBuddy_jtag_uart_scfifo_r\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|FPGBuddy_jtag_uart_scfifo_r:the_FPGBuddy_jtag_uart_scfifo_r\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "the_FPGBuddy_jtag_uart_scfifo_r" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968586891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "FPGBuddy_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968587458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968587458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968587458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968587458 ""}  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968587458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_jtag_uart:jtag_uart\|alt_jtag_atlantic:FPGBuddy_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_led FPGBuddy:u0\|FPGBuddy_led:led " "Elaborating entity \"FPGBuddy_led\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_led:led\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "led" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash FPGBuddy:u0\|altera_onchip_flash:onchip_flash " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "onchip_flash" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741968587646 "|FPGBuddy_top|FPGBuddy:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968587776 ""}  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968587776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968587931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968587931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968587931 ""}  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968587931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968587983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"FPGBuddy:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "db/ip/fpgbuddy/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_onchip_memory FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory " "Elaborating entity \"FPGBuddy_onchip_memory\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "onchip_memory" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" "the_altsyncram" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32200 " "Parameter \"maximum_depth\" = \"32200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32200 " "Parameter \"numwords_a\" = \"32200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741968588337 ""}  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741968588337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oc1 " "Found entity 1: altsyncram_1oc1" {  } { { "db/altsyncram_1oc1.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/altsyncram_1oc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968588464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968588464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1oc1 FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated " "Elaborating entity \"altsyncram_1oc1\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968588653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968588653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_1oc1.tdf" "decode3" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/altsyncram_1oc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968588783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968588783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_1oc1.tdf" "mux2" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/altsyncram_1oc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_switch FPGBuddy:u0\|FPGBuddy_switch:switch " "Elaborating entity \"FPGBuddy_switch\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_switch:switch\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "switch" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_sysid_qsys FPGBuddy:u0\|FPGBuddy_sysid_qsys:sysid_qsys " "Elaborating entity \"FPGBuddy_sysid_qsys\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "sysid_qsys" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_timer_main FPGBuddy:u0\|FPGBuddy_timer_main:timer_main " "Elaborating entity \"FPGBuddy_timer_main\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_timer_main:timer_main\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "timer_main" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_uart FPGBuddy:u0\|FPGBuddy_uart:uart " "Elaborating entity \"FPGBuddy_uart\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_uart:uart\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "uart" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_uart_tx FPGBuddy:u0\|FPGBuddy_uart:uart\|FPGBuddy_uart_tx:the_FPGBuddy_uart_tx " "Elaborating entity \"FPGBuddy_uart_tx\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_uart:uart\|FPGBuddy_uart_tx:the_FPGBuddy_uart_tx\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "the_FPGBuddy_uart_tx" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_uart_rx FPGBuddy:u0\|FPGBuddy_uart:uart\|FPGBuddy_uart_rx:the_FPGBuddy_uart_rx " "Elaborating entity \"FPGBuddy_uart_rx\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_uart:uart\|FPGBuddy_uart_rx:the_FPGBuddy_uart_rx\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "the_FPGBuddy_uart_rx" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_uart_rx_stimulus_source FPGBuddy:u0\|FPGBuddy_uart:uart\|FPGBuddy_uart_rx:the_FPGBuddy_uart_rx\|FPGBuddy_uart_rx_stimulus_source:the_FPGBuddy_uart_rx_stimulus_source " "Elaborating entity \"FPGBuddy_uart_rx_stimulus_source\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_uart:uart\|FPGBuddy_uart_rx:the_FPGBuddy_uart_rx\|FPGBuddy_uart_rx_stimulus_source:the_FPGBuddy_uart_rx_stimulus_source\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "the_FPGBuddy_uart_rx_stimulus_source" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968588976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_uart_regs FPGBuddy:u0\|FPGBuddy_uart:uart\|FPGBuddy_uart_regs:the_FPGBuddy_uart_regs " "Elaborating entity \"FPGBuddy_uart_regs\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_uart:uart\|FPGBuddy_uart_regs:the_FPGBuddy_uart_regs\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "the_FPGBuddy_uart_regs" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FPGBuddy_mm_interconnect_0\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "mm_interconnect_0" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_data_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "onchip_flash_data_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968589984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "button_s1_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_main_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_main_s1_translator\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "timer_main_s1_translator" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 2741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 2947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 3031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 3072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_data_agent\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "onchip_flash_data_agent" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router:router " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router:router\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "router" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_default_decode FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router:router\|FPGBuddy_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_default_decode\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router:router\|FPGBuddy_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_001 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_001\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "router_001" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_001_default_decode FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_001:router_001\|FPGBuddy_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_001_default_decode\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_001:router_001\|FPGBuddy_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_002 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_002\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "router_002" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_002_default_decode FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_002:router_002\|FPGBuddy_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_002_default_decode\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_002:router_002\|FPGBuddy_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_003 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_003\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "router_003" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968590991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_003_default_decode FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_003:router_003\|FPGBuddy_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_003_default_decode\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_003:router_003\|FPGBuddy_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_006 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_006\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "router_006" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_router_006_default_decode FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_006:router_006\|FPGBuddy_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"FPGBuddy_mm_interconnect_0_router_006_default_decode\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_router_006:router_006\|FPGBuddy_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_cmd_demux FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"FPGBuddy_mm_interconnect_0_cmd_demux\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_cmd_demux_001 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_cmd_demux_001\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_cmd_mux FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"FPGBuddy_mm_interconnect_0_cmd_mux\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_cmd_mux_004 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_cmd_mux_004\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 5828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_rsp_demux FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"FPGBuddy_mm_interconnect_0_rsp_demux\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 6095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_rsp_demux_004 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_rsp_demux_004\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 6169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_rsp_mux FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"FPGBuddy_mm_interconnect_0_rsp_mux\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 6544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_rsp_mux_001 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_rsp_mux_001\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 6573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 6639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968591922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741968591941 "|FPGBuddy_top|FPGBuddy:u0|FPGBuddy_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741968591943 "|FPGBuddy_top|FPGBuddy:u0|FPGBuddy_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741968591943 "|FPGBuddy_top|FPGBuddy:u0|FPGBuddy_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 6705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_avalon_st_adapter FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"FPGBuddy_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 6734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|FPGBuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|FPGBuddy_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_avalon_st_adapter_001 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0.v" 6763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|FPGBuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"FPGBuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_mm_interconnect_0:mm_interconnect_0\|FPGBuddy_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|FPGBuddy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGBuddy_irq_mapper FPGBuddy:u0\|FPGBuddy_irq_mapper:irq_mapper " "Elaborating entity \"FPGBuddy_irq_mapper\" for hierarchy \"FPGBuddy:u0\|FPGBuddy_irq_mapper:irq_mapper\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "irq_mapper" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FPGBuddy:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FPGBuddy:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/fpgbuddy/fpgbuddy.v" "rst_controller" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/fpgbuddy.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FPGBuddy:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FPGBuddy:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/fpgbuddy/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FPGBuddy:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FPGBuddy:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/fpgbuddy/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968592356 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1741968595584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.03.14.16:10:00 Progress: Loading sld17decd59/alt_sld_fab_wrapper_hw.tcl " "2025.03.14.16:10:00 Progress: Loading sld17decd59/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968600908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968605256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968605479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968610070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968610205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968610356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968610533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968610566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968610567 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1741968611316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld17decd59/alt_sld_fab.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/sld17decd59/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968611726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968611726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968611890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968611890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968611954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968611954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968612069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968612069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968612215 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968612215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968612215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741968612336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968612336 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741968620031 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[14\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[14\]\" and its non-tri-state driver." {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1741968620236 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1741968620236 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741968620236 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1741968620236 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2878 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 3878 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 44 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 352 -1 0 } } { "db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 61 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 3500 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_jtag_uart.v" 398 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 43 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_uart.v" 42 -1 0 } } { "db/ip/fpgbuddy/submodules/fpgbuddy_timer_main.v" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/db/ip/fpgbuddy/submodules/fpgbuddy_timer_main.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741968620268 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741968620268 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[14\]~synth " "Node \"ARDUINO_IO\[14\]~synth\"" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741968622411 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741968622411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741968622412 "|FPGBuddy_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741968622412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968622839 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "275 " "275 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741968626641 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741968626928 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741968626928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968627183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/output_files/FPGBuddy_top.map.smsg " "Generated suppressed messages file C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/output_files/FPGBuddy_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968629397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741968632353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741968632353 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741968633339 "|FPGBuddy_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741968633339 "|FPGBuddy_top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "FPGBuddy_top.sv" "" { Text "C:/Users/clark/Documents/eie-y2/info-processing-labs/PROJECT_NIOS/zipthis/quartus/FPGBuddy_top.sv" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741968633339 "|FPGBuddy_top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1741968633339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4252 " "Implemented 4252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741968633341 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741968633341 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1741968633341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3821 " "Implemented 3821 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741968633341 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1741968633341 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1741968633341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741968633341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5027 " "Peak virtual memory: 5027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741968633498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 16:10:33 2025 " "Processing ended: Fri Mar 14 16:10:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741968633498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741968633498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:55 " "Total CPU time (on all processors): 00:03:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741968633498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741968633498 ""}
