

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Thu Dec 19 06:39:25 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+----------+
    |   Latency   |   Interval  | Pipeline |
    | min |  max  | min |  max  |   Type   |
    +-----+-------+-----+-------+----------+
    |   23|  67631|   24|  67632| dataflow |
    +-----+-------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-------+-----+-------+---------+
        |                                |                      |   Latency   |   Interval  | Pipeline|
        |            Instance            |        Module        | min |  max  | min |  max  |   Type  |
        +--------------------------------+----------------------+-----+-------+-----+-------+---------+
        |grp_Loop_Output_Row_proc_fu_56  |Loop_Output_Row_proc  |   23|  67631|   23|  67631|   none  |
        +--------------------------------+----------------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col) nounwind" [conv2D.c:78]   --->   Operation 3 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row) nounwind" [conv2D.c:78]   --->   Operation 4 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_in) nounwind" [conv2D.c:78]   --->   Operation 5 'read' 'col_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_in) nounwind" [conv2D.c:78]   --->   Operation 6 'read' 'row_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (4.37ns)   --->   "call fastcc void @Loop_Output_Row_proc(i32 %row_in_read, i32 %kernel_size_row_read, i32 %col_in_read, i32 %kernel_size_col_read, [10000 x i32]* %in_data, [1000 x i32]* %kernel, [10000 x i32]* %out_data)" [conv2D.c:78]   --->   Operation 7 'call' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:87]   --->   Operation 8 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %in_data) nounwind, !map !23"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_data) nounwind, !map !29"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %row_in) nounwind, !map !33"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %col_in) nounwind, !map !39"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %kernel) nounwind, !map !43"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_row) nounwind, !map !49"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_col) nounwind, !map !53"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @Loop_Output_Row_proc(i32 %row_in_read, i32 %kernel_size_row_read, i32 %col_in_read, i32 %kernel_size_col_read, [10000 x i32]* %in_data, [1000 x i32]* %kernel, [10000 x i32]* %out_data)" [conv2D.c:78]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:110]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_size_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_size_col_read (read                ) [ 001]
kernel_size_row_read (read                ) [ 001]
col_in_read          (read                ) [ 001]
row_in_read          (read                ) [ 001]
StgValue_8           (specdataflowpipeline) [ 000]
StgValue_9           (specbitsmap         ) [ 000]
StgValue_10          (specbitsmap         ) [ 000]
StgValue_11          (specbitsmap         ) [ 000]
StgValue_12          (specbitsmap         ) [ 000]
StgValue_13          (specbitsmap         ) [ 000]
StgValue_14          (specbitsmap         ) [ 000]
StgValue_15          (specbitsmap         ) [ 000]
StgValue_16          (spectopmodule       ) [ 000]
StgValue_17          (call                ) [ 000]
StgValue_18          (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_size_row">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_row"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_size_col">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_col"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Output_Row_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2D_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="kernel_size_col_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_col_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="kernel_size_row_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_row_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="col_in_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_in_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="row_in_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_in_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_Loop_Output_Row_proc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="0" index="3" bw="32" slack="0"/>
<pin id="61" dir="0" index="4" bw="32" slack="0"/>
<pin id="62" dir="0" index="5" bw="32" slack="0"/>
<pin id="63" dir="0" index="6" bw="32" slack="0"/>
<pin id="64" dir="0" index="7" bw="32" slack="0"/>
<pin id="65" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="kernel_size_col_read_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_size_col_read "/>
</bind>
</comp>

<comp id="79" class="1005" name="kernel_size_row_read_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_size_row_read "/>
</bind>
</comp>

<comp id="84" class="1005" name="col_in_read_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_in_read "/>
</bind>
</comp>

<comp id="89" class="1005" name="row_in_read_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_in_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="14" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="12" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="38" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="44" pin="2"/><net_sink comp="56" pin=3"/></net>

<net id="70"><net_src comp="32" pin="2"/><net_sink comp="56" pin=4"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="77"><net_src comp="32" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="82"><net_src comp="38" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="87"><net_src comp="44" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="56" pin=3"/></net>

<net id="92"><net_src comp="50" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {1 2 }
 - Input state : 
	Port: conv2D : in_data | {1 2 }
	Port: conv2D : row_in | {1 }
	Port: conv2D : col_in | {1 }
	Port: conv2D : kernel | {1 2 }
	Port: conv2D : kernel_size_row | {1 }
	Port: conv2D : kernel_size_col | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_Loop_Output_Row_proc_fu_56 |    0    |    5    | 24.9032 |   1648  |   1440  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          | kernel_size_col_read_read_fu_32 |    0    |    0    |    0    |    0    |    0    |
|   read   | kernel_size_row_read_read_fu_38 |    0    |    0    |    0    |    0    |    0    |
|          |      col_in_read_read_fu_44     |    0    |    0    |    0    |    0    |    0    |
|          |      row_in_read_read_fu_50     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    5    | 24.9032 |   1648  |   1440  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     col_in_read_reg_84    |   32   |
|kernel_size_col_read_reg_74|   32   |
|kernel_size_row_read_reg_79|   32   |
|     row_in_read_reg_89    |   32   |
+---------------------------+--------+
|           Total           |   128  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_Output_Row_proc_fu_56 |  p1  |   2  |  32  |   64   ||    9    |
| grp_Loop_Output_Row_proc_fu_56 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Loop_Output_Row_proc_fu_56 |  p3  |   2  |  32  |   64   ||    9    |
| grp_Loop_Output_Row_proc_fu_56 |  p4  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   256  ||  7.076  ||    36   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    5   |   24   |  1648  |  1440  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   31   |  1776  |  1476  |
+-----------+--------+--------+--------+--------+--------+
