

================================================================
== Vitis HLS Report for 'ode_fpga'
================================================================
* Date:           Sat Jun 24 07:23:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  36.128 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1293|     1293|  0.129 ms|  0.129 ms|  1293|  1293|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_vel_der_fu_216              |vel_der              |      415|      415|  41.500 us|  41.500 us|  415|  415|       no|
        |grp_ode_fpga_Pipeline_1_fu_243  |ode_fpga_Pipeline_1  |        5|        5|   0.500 us|   0.500 us|    5|    5|       no|
        |grp_ode_fpga_Pipeline_2_fu_253  |ode_fpga_Pipeline_2  |        5|        5|   0.500 us|   0.500 us|    5|    5|       no|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 2          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 3          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 4          |        6|        6|         2|          -|          -|     3|        no|
        |- update_vel_pos  |     1251|     1251|       417|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    278|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   36|    2564|   6658|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    194|    -|
|Register         |        -|    -|    1598|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   36|    4162|   7130|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   16|       3|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |mux_32_85_1_1_U60               |mux_32_85_1_1        |        0|   0|     0|    14|    0|
    |mux_32_85_1_1_U61               |mux_32_85_1_1        |        0|   0|     0|    14|    0|
    |grp_ode_fpga_Pipeline_1_fu_243  |ode_fpga_Pipeline_1  |        0|   0|     4|    73|    0|
    |grp_ode_fpga_Pipeline_2_fu_253  |ode_fpga_Pipeline_2  |        0|   0|     4|    84|    0|
    |grp_vel_der_fu_216              |vel_der              |        0|  36|  2556|  6473|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |Total                           |                     |        0|  36|  2564|  6658|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ptr_sum_fu_370_p2  |         +|   0|  0|  11|           3|           2|
    |dr_dt_V_0_fu_637_p2    |         +|   0|  0|  92|          85|          85|
    |empty_80_fu_311_p2     |         +|   0|  0|  10|           2|           1|
    |empty_81_fu_317_p2     |         +|   0|  0|  20|          15|          15|
    |empty_82_fu_364_p2     |         +|   0|  0|  10|           2|           1|
    |empty_83_fu_380_p2     |         +|   0|  0|  20|          15|          15|
    |empty_84_fu_428_p2     |         +|   0|  0|  10|           2|           1|
    |empty_85_fu_471_p2     |         +|   0|  0|  10|           2|           1|
    |i_10_fu_526_p2         |         +|   0|  0|  10|           2|           1|
    |sum2_fu_477_p2         |         +|   0|  0|  11|           3|           2|
    |empty_79_fu_287_p2     |         -|   0|  0|  20|          15|          15|
    |empty_88_fu_590_p2     |         -|   0|  0|  14|           6|           6|
    |exitcond105_fu_358_p2  |      icmp|   0|  0|   8|           2|           2|
    |exitcond116_fu_305_p2  |      icmp|   0|  0|   8|           2|           2|
    |exitcond83_fu_465_p2   |      icmp|   0|  0|   8|           2|           2|
    |exitcond94_fu_422_p2   |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln95_fu_520_p2    |      icmp|   0|  0|   8|           2|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 278|         162|         155|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         15|    1|         15|
    |c_address0             |  14|          3|    3|          9|
    |i_fu_128               |   9|          2|    2|          4|
    |in_r_address0          |  14|          3|   15|         45|
    |loop_index20_t_fu_112  |   9|          2|    2|          4|
    |loop_index23_t_fu_96   |   9|          2|    2|          4|
    |loop_index26_t_fu_80   |   9|          2|    2|          4|
    |loop_index29_t_fu_64   |   9|          2|    2|          4|
    |out_r_address0         |  14|          3|    6|         18|
    |out_r_ce0              |  14|          3|    1|          3|
    |out_r_d0               |  14|          3|   85|        255|
    |out_r_we0              |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 194|         43|  122|        368|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  14|   0|   14|          0|
    |cr_V_2_1_fu_104                              |  85|   0|   85|          0|
    |cr_V_2_2_fu_108                              |  85|   0|   85|          0|
    |cr_V_2_fu_100                                |  85|   0|   85|          0|
    |cv_V_2_1_fu_120                              |  85|   0|   85|          0|
    |cv_V_2_2_fu_124                              |  85|   0|   85|          0|
    |cv_V_2_fu_116                                |  85|   0|   85|          0|
    |dr_dt_V_2_1_fu_136                           |  85|   0|   85|          0|
    |dr_dt_V_2_2_fu_140                           |  85|   0|   85|          0|
    |dr_dt_V_2_fu_132                             |  85|   0|   85|          0|
    |dv_dt_V_2_1_fu_148                           |  85|   0|   85|          0|
    |dv_dt_V_2_2_fu_152                           |  85|   0|   85|          0|
    |dv_dt_V_2_fu_144                             |  85|   0|   85|          0|
    |empty_79_reg_725                             |  14|   0|   15|          1|
    |empty_80_reg_738                             |   2|   0|    2|          0|
    |empty_82_reg_780                             |   2|   0|    2|          0|
    |empty_84_reg_822                             |   2|   0|    2|          0|
    |empty_85_reg_864                             |   2|   0|    2|          0|
    |empty_88_reg_967                             |   5|   0|    6|          1|
    |grp_ode_fpga_Pipeline_1_fu_243_ap_start_reg  |   1|   0|    1|          0|
    |grp_ode_fpga_Pipeline_2_fu_253_ap_start_reg  |   1|   0|    1|          0|
    |grp_vel_der_fu_216_ap_start_reg              |   1|   0|    1|          0|
    |i_10_reg_929                                 |   2|   0|    2|          0|
    |i_9_reg_917                                  |   2|   0|    2|          0|
    |i_fu_128                                     |   2|   0|    2|          0|
    |loop_index20_t_fu_112                        |   2|   0|    2|          0|
    |loop_index20_t_load_reg_857                  |   2|   0|    2|          0|
    |loop_index23_t_fu_96                         |   2|   0|    2|          0|
    |loop_index23_t_load_reg_815                  |   2|   0|    2|          0|
    |loop_index26_t_fu_80                         |   2|   0|    2|          0|
    |loop_index26_t_load_reg_773                  |   2|   0|    2|          0|
    |loop_index29_t_fu_64                         |   2|   0|    2|          0|
    |loop_index29_t_load_reg_731                  |   2|   0|    2|          0|
    |r_in_V_2_1_fu_72                             |  85|   0|   85|          0|
    |r_in_V_2_2_fu_76                             |  85|   0|   85|          0|
    |r_in_V_2_fu_68                               |  85|   0|   85|          0|
    |v_in_V_2_1_fu_88                             |  85|   0|   85|          0|
    |v_in_V_2_2_fu_92                             |  85|   0|   85|          0|
    |v_in_V_2_fu_84                               |  85|   0|   85|          0|
    |zext_ln95_reg_921                            |   2|   0|   32|         30|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1598|   0| 1630|         32|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|out_r_address0  |  out|    6|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|   85|   ap_memory|         out_r|         array|
|out_offset      |   in|   64|     ap_none|    out_offset|        scalar|
|in_r_address0   |  out|   15|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|   85|   ap_memory|          in_r|         array|
|in_offset       |   in|   64|     ap_none|     in_offset|        scalar|
|c_address0      |  out|    3|   ap_memory|             c|         array|
|c_ce0           |  out|    1|   ap_memory|             c|         array|
|c_q0            |   in|   85|   ap_memory|             c|         array|
|mu              |   in|   85|     ap_none|            mu|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

