\doxysubsubsubsection{IOPORT Clock Sleep Enable Disable}
\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable}\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}


Enable or disable the IOPORT clock during Low Power (Sleep) mode.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the IOPORT clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
IOPORT clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN})}

\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPSMENR, \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN})}

