#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 25 19:51:38 2022
# Process ID: 12400
# Current directory: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20840 C:\Users\yvvan\Documents\Research\Approximate Computing\mac_array_2x2\mac_array_2x2.xpr
# Log file: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 796.738 ; gain = 145.820
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_2x2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_2x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sources_1/new/mac_array_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sim_1/new/mac_array_2x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_2x2_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.sim/sim_1/behav/xsim'
"xelab -wto a8ec2c8c1bc24f83b4c13fb61c5c9baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_2x2_tb_behav xil_defaultlib.mac_array_2x2_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a8ec2c8c1bc24f83b4c13fb61c5c9baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_2x2_tb_behav xil_defaultlib.mac_array_2x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_2x2
Compiling module xil_defaultlib.mac_array_2x2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_2x2_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/Research/Approximate -notrace
couldn't read file "C:/Users/yvvan/Documents/Research/Approximate": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 25 19:58:05 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_2x2_tb_behav -key {Behavioral:sim_1:Functional:mac_array_2x2_tb} -tclbatch {mac_array_2x2_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2_tb_behav.wcfg}
source mac_array_2x2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sim_1/new/mac_array_2x2_tb.v" Line 188
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_2x2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 844.457 ; gain = 20.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_2x2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_2x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sources_1/new/mac_array_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sim_1/new/mac_array_2x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_2x2_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.sim/sim_1/behav/xsim'
"xelab -wto a8ec2c8c1bc24f83b4c13fb61c5c9baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_2x2_tb_behav xil_defaultlib.mac_array_2x2_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a8ec2c8c1bc24f83b4c13fb61c5c9baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_2x2_tb_behav xil_defaultlib.mac_array_2x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_2x2
Compiling module xil_defaultlib.mac_array_2x2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_2x2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_2x2_tb_behav -key {Behavioral:sim_1:Functional:mac_array_2x2_tb} -tclbatch {mac_array_2x2_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2_tb_behav.wcfg}
source mac_array_2x2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 720 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.srcs/sim_1/new/mac_array_2x2_tb.v" Line 188
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_2x2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 855.590 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Mon Apr 25 20:01:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_array_2x2/mac_array_2x2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 02:49:14 2022...
