#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Apr 19 17:08:20 2017
# Process ID: 13042
# Log file: /home/taishi/LDPCerb/analysis/work/synth.log
# Journal file: 
#-----------------------------------------------------------
source synth.tcl
# set top Ctrl
# set work work
# create_project -in_memory -part xc7v2000tflg1925-1
# read_verilog {
# Ctrl.v
# row.v
# add.v
# }
# read_xdc clk.xdc
# synth_design -top ${top} -directive runtimeoptimized -part xc7v2000tflg1925-1
Command: synth_design -top Ctrl -directive runtimeoptimized -part xc7v2000tflg1925-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -781 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 867.090 ; gain = 143.734 ; free physical = 118 ; free virtual = 5183
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ctrl' [/home/taishi/LDPCerb/analysis/Ctrl.v:3]
	Parameter zStateInit bound to: 0 - type: integer 
	Parameter zStateRow bound to: 1 - type: integer 
	Parameter zStateColumn bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'row' [/home/taishi/LDPCerb/analysis/row.v:2]
INFO: [Synth 8-256] done synthesizing module 'row' (1#1263) [/home/taishi/LDPCerb/analysis/row.v:2]
INFO: [Synth 8-638] synthesizing module 'add' [/home/taishi/LDPCerb/analysis/add.v:3]
INFO: [Synth 8-256] done synthesizing module 'add' (2#1263) [/home/taishi/LDPCerb/analysis/add.v:3]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (3#1263) [/home/taishi/LDPCerb/analysis/Ctrl.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 979.324 ; gain = 255.969 ; free physical = 136 ; free virtual = 5073
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 979.324 ; gain = 255.969 ; free physical = 147 ; free virtual = 5074
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7v2000t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7v2000t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7v2000t/flg1925/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/taishi/LDPCerb/analysis/clk.xdc]
Finished Parsing XDC File [/home/taishi/LDPCerb/analysis/clk.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1810.402 ; gain = 0.000 ; free physical = 118 ; free virtual = 4391
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 145 ; free virtual = 4392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 145 ; free virtual = 4392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 149 ; free virtual = 4391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 123 ; free virtual = 4385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ctrl__GB0     |           1|     28554|
|2     |ctrl__GB1     |           1|     15221|
|3     |ctrl__GB2     |           1|      8435|
|4     |ctrl__GB3     |           1|     10324|
|5     |ctrl__GB4     |           1|     30725|
|6     |ctrl__GB5     |           1|     46278|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    101 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 100   
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 402   
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 106   
	 244 Input     12 Bit        Muxes := 1     
	 358 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 101   
	   2 Input      1 Bit        Muxes := 204   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    101 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 100   
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 50    
+---Registers : 
	               12 Bit    Registers := 400   
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 103   
	 244 Input     12 Bit        Muxes := 1     
	 358 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 101   
	   2 Input      1 Bit        Muxes := 202   
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module row 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 123 ; free virtual = 4383
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 121 ; free virtual = 1934
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 121 ; free virtual = 1934

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ctrl__GB0     |           1|     28554|
|2     |ctrl__GB1     |           1|     15221|
|3     |ctrl__GB2     |           1|      8435|
|4     |ctrl__GB3     |           1|     10324|
|5     |ctrl__GB4     |           1|     30725|
|6     |ctrl__GB5     |           1|     46278|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_state_reg[2] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 129 ; free virtual = 1687
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 129 ; free virtual = 1687

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ctrl__GB0     |           1|     22126|
|2     |ctrl__GB1     |           1|      5795|
|3     |ctrl__GB2     |           1|      4800|
|4     |ctrl__GB3     |           1|      5724|
|5     |ctrl__GB4     |           1|      2882|
|6     |ctrl__GB5     |           1|       412|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 129 ; free virtual = 1686
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading work/.Xil_taishi/Vivado-13042-shirasu/realtime/Ctrl_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 121 ; free virtual = 1700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:25 . Memory (MB): peak = 1810.402 ; gain = 1087.047 ; free physical = 137 ; free virtual = 1693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ctrl__GB1     |           1|      5795|
|2     |ctrl__GB4     |           1|      2882|
|3     |ctrl_GT0      |           1|     33062|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:38 . Memory (MB): peak = 1880.336 ; gain = 1156.980 ; free physical = 132 ; free virtual = 1641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1892.312 ; gain = 1168.957 ; free physical = 121 ; free virtual = 1635
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:40 . Memory (MB): peak = 1892.312 ; gain = 1168.957 ; free physical = 121 ; free virtual = 1635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:41 . Memory (MB): peak = 1892.312 ; gain = 1168.957 ; free physical = 121 ; free virtual = 1635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1237|
|3     |LUT1   |   224|
|4     |LUT2   |  3364|
|5     |LUT3   |  3057|
|6     |LUT4   |  1537|
|7     |LUT5   |  1453|
|8     |LUT6   |  3670|
|9     |MUXF7  |  1150|
|10    |MUXF8  |   361|
|11    |FDCE   |  4935|
|12    |FDRE   |    13|
|13    |FDSE   |    12|
|14    |IBUF   |  1203|
|15    |OBUF   |   108|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 22325|
|2     |  add    |add    |  3724|
|3     |  row    |row    |  4684|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:42 . Memory (MB): peak = 1892.312 ; gain = 1168.957 ; free physical = 120 ; free virtual = 1635
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1896.227 ; gain = 249.055 ; free physical = 3498 ; free virtual = 5093
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:01:43 . Memory (MB): peak = 1896.227 ; gain = 1172.871 ; free physical = 3497 ; free virtual = 5094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/taishi/LDPCerb/analysis/clk.xdc]
Finished Parsing XDC File [/home/taishi/LDPCerb/analysis/clk.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:01:45 . Memory (MB): peak = 1896.227 ; gain = 1082.137 ; free physical = 3439 ; free virtual = 5097
# report_utilization -file ${work}/${top}_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1896.227 ; gain = 0.000 ; free physical = 3392 ; free virtual = 5096
# report_timing_summary -file ${work}/${top}_timing_summary_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2481.766 ; gain = 585.539 ; free physical = 2831 ; free virtual = 4645
# report_timing -nworst 50 -file ${work}/${top}_timing_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 50 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -781 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2486.766 ; gain = 1.996 ; free physical = 2826 ; free virtual = 4640

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d416a09b

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2486.766 ; gain = 0.000 ; free physical = 2825 ; free virtual = 4640

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 101 cells.
Phase 2 Constant Propagation | Checksum: fc029db3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2486.766 ; gain = 0.000 ; free physical = 2824 ; free virtual = 4640

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3807 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1c3e2221

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2486.766 ; gain = 0.000 ; free physical = 2823 ; free virtual = 4640
Ending Logic Optimization Task | Checksum: 1c3e2221

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2486.766 ; gain = 0.000 ; free physical = 2823 ; free virtual = 4640
Implement Debug Cores | Checksum: 35876e67
Logic Optimization | Checksum: 35876e67

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 1c3e2221

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2486.766 ; gain = 0.000 ; free physical = 2823 ; free virtual = 4640
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -781 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 0c22cf7d

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2832.105 ; gain = 0.004 ; free physical = 2401 ; free virtual = 4218

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2832.105 ; gain = 0.000 ; free physical = 2401 ; free virtual = 4218
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2832.105 ; gain = 0.000 ; free physical = 2401 ; free virtual = 4218

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2832.105 ; gain = 0.004 ; free physical = 2401 ; free virtual = 4218
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 1311 I/O ports
 while the target  device: 7v2000t package: flg1925, contains only 1200 available user I/O. The target device has 1200 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
ERROR: [Place 30-68] Instance clk_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance clk_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[32]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[33]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[34]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[35]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[36]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[37]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[38]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[39]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[40]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[41]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[42]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[43]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[44]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[45]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[46]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[47]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[48]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[49]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[50]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[51]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[52]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[53]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[54]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[55]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[56]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[57]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[58]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[59]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[60]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[61]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[62]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[63]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[64]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[65]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[66]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[67]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[68]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[69]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[70]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[71]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[72]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[73]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[74]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[75]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[76]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[77]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[78]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[79]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[80]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[81]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[82]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[83]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[84]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[85]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[86]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[87]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[88]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[89]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[90]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[91]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[92]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[93]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[94]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[95]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[96]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[97]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance estimate_OBUF[98]_inst (OBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2968.168 ; gain = 136.066 ; free physical = 2401 ; free virtual = 4218
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b467a264

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2968.168 ; gain = 136.066 ; free physical = 2385 ; free virtual = 4218
Phase 2.1 Placer Initialization Core | Checksum: b467a264

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2968.168 ; gain = 136.066 ; free physical = 2385 ; free virtual = 4218
Phase 2 Placer Initialization | Checksum: b467a264

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2968.168 ; gain = 136.066 ; free physical = 2385 ; free virtual = 4218
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: b467a264

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2968.168 ; gain = 136.066 ; free physical = 2385 ; free virtual = 4218
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances

    while executing
"place_design"
    (file "synth.tcl" line 34)
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 17:10:43 2017...
