# ğŸ§  5-Stage Pipelined RISC-V Processor (RV32I)

[![GitHub stars](https://img.shields.io/github/stars/waynaali/5-Stage-Pipelined-RISC-V-Processor)](https://github.com/waynaali/5-Stage-Pipelined-RISC-V-Processor/stargazers)
[![GitHub issues](https://img.shields.io/github/issues/waynaali/5-Stage-Pipelined-RISC-V-Processor)](https://github.com/waynaali/5-Stage-Pipelined-RISC-V-Processor/issues)
[![License](https://img.shields.io/github/license/waynaali/5-Stage-Pipelined-RISC-V-Processor)](LICENSE)

This repository implements a **5-stage pipelined RISC-V processor** in **SystemVerilog**, based on the classic computer architecture pipeline architecture (IF â†’ ID â†’ EX â†’ MEM â†’ WB).

---

## ğŸš€ Project Summary

This project demonstrates an RTL design of a **pipelined RISC-V processor** that processes multiple instructions in parallel by dividing execution into five stages. It includes:

ğŸŸ¢ Instruction Fetch (IF)  
ğŸŸ¡ Instruction Decode (ID)  
ğŸ”µ Execute (EX)  
ğŸ”´ Memory Access (MEM)  
ğŸŸ£ Write Back (WB)

> ğŸ’¡ Compared to a single-cycle implementation, pipelining improves throughput by overlapping instruction execution without requiring additional hardware for every instruction cycle.

---

## ğŸ§± Pipeline Stages Explained

| Stage | Purpose |
|-------|---------|
| **IF** | Fetch instruction from instruction memory |
| **ID** | Decode instruction & read registers |
| **EX** | Execute ALU operations |
| **MEM** | Access data memory |
| **WB** | Write back result into register file |

---

## ğŸ“ Directory Structure

```

5-Stage-Pipelined-RISC-V-Processor/
â”œâ”€â”€ doc/                  # Block diagrams, waveforms, verification images
â”œâ”€â”€ srcs/                 # All SystemVerilog source files
â”œâ”€â”€ tb/                   # Testbench files
â”œâ”€â”€ README.md             # This documentation
â””â”€â”€ .gitignore

````

---

## âš™ï¸ Features

âœ” Implements RV32I ISA base subset  
âœ” 5 pipeline stages (IF, ID, EX, MEM, WB)  
âœ” Forwarding & hazard handling  
âœ” Modular RTL design  
âœ” Testbench for simulation

---

## ğŸ›  How to Use (Simulation)

1. Clone the repository:

```bash
git clone https://github.com/waynaali/5-Stage-Pipelined-RISC-V-Processor.git
cd 5-Stage-Pipelined-RISC-V-Processor
````

2. Compile using your simulator (ModelSim/Questa):

```bash
vlog srcs/*.sv tb/*.sv
vsim tb
run -all
```

---

## ğŸ“¸ Waveforms & Docs

Check `doc/` for:

ğŸ“Œ Pipeline diagrams
ğŸ“Œ Simulation waveforms
ğŸ“Œ Verification screenshots

These help visualize hazards, forwarding, and register updates.

---

## ğŸ“œ License

This project is licensed under the **MIT License** â€” see **LICENSE** for details.
Feel free to reuse and build upon this work! ([GitHub][1])

---

## ğŸ™Œ Acknowledgments

âœ” Inspired by RISC-V pipeline design concepts
âœ” Based on open documentation and computer architecture texts
âœ” Thank you for exploring this implementation!
