Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep 21 20:50:18 2021
| Host         : ROG-112-18 running 64-bit major release  (build 9200)
| Command      : report_methodology -file state_methodology_drc_routed.rpt -pb state_methodology_drc_routed.pb -rpx state_methodology_drc_routed.rpx
| Design       : state
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 23         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell debounce2/current_state[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) current_state_reg[0]/CLR, current_state_reg[1]/CLR
current_state_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED0 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on sseg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on sseg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on sseg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on sseg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on sseg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on sseg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on sseg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on sseg[7] relative to clock(s) sys_clk_pin
Related violations: <none>


