<module name="VIP1_VPDMA" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VIP_PID" acronym="VIP_PID" offset="0x0" width="32" description="PID VIP VPDMA register">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x0" description="PID of VPDMA module" range="" rwaccess="R"/>
  </register>
  <register id="VIP_LIST_ADDR" acronym="VIP_LIST_ADDR" offset="0x4" width="32" description="The location of a new list to begin processing.">
    <bitfield id="VIP_LIST_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Location of a new list of descriptors. This register must be written with the VPDMA Configuration Location after reset." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_LIST_ATTR" acronym="VIP_LIST_ATTR" offset="0x8" width="32" description="The attributes of a new list. This register should always be written after.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LIST_NUM" width="3" begin="26" end="24" resetval="0x0" description="The list number that should be assigned to the list located atVIP_LIST_ADDR. If the list is still active this will block all future list writes until the list is available." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP" width="1" begin="20" end="20" resetval="0x0" description="This bit is written with the LIST_NUMBER field to stop a self-modifying list. When this bit is written a one the list specified by the LIST_NUMBER is sent a stop signal and will finish the current frame of transfers and then free the list resources." range="" rwaccess="RW"/>
    <bitfield id="RDY" width="1" begin="19" end="19" resetval="0x0" description="This bit is low when a new list cannot be written to theVIP_LIST_ADDR register. The reasons this bit would be low are at initial startup if the LIST_MANAGER State Machine image has not completed loading. It also would be low if the last write to the VIP_LIST_ATTR attempted to start a list that is currently active. When this bit is low any writes to the list address register will cause access to not be accepted until this bit has set by the previous list having completed." range="" rwaccess="R"/>
    <bitfield id="LIST_TYPE" width="3" begin="18" end="16" resetval="0x0" description="The type of list that has been generated.\\n0: Normal List\\n1: Self-Modifying List\\n2: List Doorbell\\nOthers Reserved for future use" range="" rwaccess="RW"/>
    <bitfield id="LIST_SIZE" width="16" begin="15" end="0" resetval="0x0" description="Number of 128 bit word in the new list of descriptors. Writes to this register will activate the list in the list stack of the list manager and begin transfer of the list into VPDMA. This size can not be 0." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_LIST_STAT_SYNC" acronym="VIP_LIST_STAT_SYNC" offset="0xC" width="32" description="The register is used for processor to List Manager syncronization and status registers for the list.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LIST7_BUSY" width="1" begin="23" end="23" resetval="0x0" description="The list 7 is currently running. Any attempt to load a new list to list 7 will result in the LM_ADDR and LM_ATTR registers to be locked until the list is complete and this value goes to 0." range="" rwaccess="R"/>
    <bitfield id="LIST6_BUSY" width="1" begin="22" end="22" resetval="0x0" description="The list 6 is currently running. Any attempt to load a new list to list 6 will result in the LM_ADDR and LM_ATTR registers to be locked until the list is complete and this value goes to 0." range="" rwaccess="R"/>
    <bitfield id="LIST5_BUSY" width="1" begin="21" end="21" resetval="0x0" description="The list 5 is currently running. Any attempt to load a new list to list 5 will result in the LM_ADDR and LM_ATTR registers to be locked until the list is complete and this value goes to 0." range="" rwaccess="R"/>
    <bitfield id="LIST4_BUSY" width="1" begin="20" end="20" resetval="0x0" description="The list 4 is currently running. Any attempt to load a new list to list 4 will result in the LM_ADDR and LM_ATTR registers to be locked until the list is complete and this value goes to 0." range="" rwaccess="R"/>
    <bitfield id="LIST3_BUSY" width="1" begin="19" end="19" resetval="0x0" description="The list 3 is currently running. Any attempt to load a new list to list 3 will result in the LM_ADDR and LM_ATTR registers to be locked until the list is complete and this value goes to 0." range="" rwaccess="R"/>
    <bitfield id="LIST2_BUSY" width="1" begin="18" end="18" resetval="0x0" description="The list 2 is currently running. Any attempt to load a new list to list 2 will result in the LM_ADDR and LM_ATTR registers to be locked until the list is complete and this value goes to 0." range="" rwaccess="R"/>
    <bitfield id="LIST1_BUSY" width="1" begin="17" end="17" resetval="0x0" description="The list 1 is currently running. Any attempt to load a new list to list 1 will result in the LM_ADDR and LM_ATTR registers to be locked until the list is complete and this value goes to 0." range="" rwaccess="R"/>
    <bitfield id="LIST0_BUSY" width="1" begin="16" end="16" resetval="0x0" description="The list 0 is currently running. Any attempt to load a new list to list 0 will result in the LM_ADDR and LM_ATTR registers to be locked until the list is complete and this value goes to 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_LISTS7" width="1" begin="7" end="7" resetval="0x0" description="Writing a 1 to this field causes a sync event to fire that clears a Control Descriptor in List 7 waiting on it." range="" rwaccess="RW"/>
    <bitfield id="SYNC_LISTS6" width="1" begin="6" end="6" resetval="0x0" description="Writing a 1 to this field causes a sync event to fire that clears a Control Descriptor in List 6 waiting on it." range="" rwaccess="RW"/>
    <bitfield id="SYNC_LISTS5" width="1" begin="5" end="5" resetval="0x0" description="Writing a 1 to this field causes a sync event to fire that clears a Control Descriptor in List 5 waiting on it." range="" rwaccess="RW"/>
    <bitfield id="SYNC_LISTS4" width="1" begin="4" end="4" resetval="0x0" description="Writing a 1 to this field causes a sync event to fire that clears a Control Descriptor in List 4 waiting on it." range="" rwaccess="RW"/>
    <bitfield id="SYNC_LISTS3" width="1" begin="3" end="3" resetval="0x0" description="Writing a 1 to this field causes a sync event to fire that clears a Control Descriptor in List 3 waiting on it." range="" rwaccess="RW"/>
    <bitfield id="SYNC_LISTS2" width="1" begin="2" end="2" resetval="0x0" description="Writing a 1 to this field causes a sync event to fire that clears a Control Descriptor in List 2 waiting on it." range="" rwaccess="RW"/>
    <bitfield id="SYNC_LISTS1" width="1" begin="1" end="1" resetval="0x0" description="Writing a 1 to this field causes a sync event to fire that clears a Control Descriptor in List 1 waiting on it." range="" rwaccess="RW"/>
    <bitfield id="SYNC_LISTS0" width="1" begin="0" end="0" resetval="0x0" description="Writing a 1 to this field causes a sync event to fire that clears a Control Descriptor in List 0 waiting on it." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_BG_RGB" acronym="VIP_BG_RGB" offset="0x18" width="32" description="The registers used to set the background color for RGB">
    <bitfield id="RED" width="8" begin="31" end="24" resetval="0x0" description="The red value to give on an RGB data port for a blank pixel when using virtual video buffering" range="" rwaccess="RW"/>
    <bitfield id="GREEN" width="8" begin="23" end="16" resetval="0x0" description="The green value to give on an RGB data port for a blank pixel when using virtual video buffering" range="" rwaccess="RW"/>
    <bitfield id="BLUE" width="8" begin="15" end="8" resetval="0x0" description="The blue value to give on an RGB data port for a blank pixel when using virtual video buffering" range="" rwaccess="RW"/>
    <bitfield id="BLEND" width="8" begin="7" end="0" resetval="0x0" description="The blend value to give on an RGB data port for a blank pixel when using virtual video buffering" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_BG_YUV" acronym="VIP_BG_YUV" offset="0x1C" width="32" description="The registers used to set the background color for YUV">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Y" width="8" begin="23" end="16" resetval="0x0" description="The Y value to give on a YUV data port for a blank pixel when using virtual video buffering" range="" rwaccess="RW"/>
    <bitfield id="CR" width="8" begin="15" end="8" resetval="0x0" description="The Cr value to give on a YUV data port for a blank pixel when using virtual video buffering" range="" rwaccess="RW"/>
    <bitfield id="CB" width="8" begin="7" end="0" resetval="0x0" description="The Cb value to give on a YUV data port for a blank pixel when using virtual video buffering" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_VPDMA_SETUP" acronym="VIP_VPDMA_SETUP" offset="0x30" width="32" description="Configures global parameters that are shared by all clients.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEC_BASE_CH" width="1" begin="0" end="0" resetval="0x0" description="Use Secondary Channels for Mosaic mode" range="" rwaccess="RW"/>
  </register>
  <register id="VIP_MAX_SIZE1" acronym="VIP_MAX_SIZE1" offset="0x34" width="32" description="Configures maximum width and maximum height global parameters that are shared by all clients to allow for configurable max width and max height when setting is 1 in write descriptor.">
    <bitfield id="MAX_WIDTH" width="16" begin="31" end="16" resetval="0x0" description="The maximum width to use for setting of max_width 1 in a write descriptor. The value is the number of pixels + 1 so if 1024 pixels are required then set the value to 1023." range="" rwaccess="RW"/>
    <bitfield id="MAX_HEIGHT" width="16" begin="15" end="0" resetval="0x0" description="The maximum height to use for setting of max_height 1 in a write descriptor. The value is the number of lines + 1 so if 1024 lines are required then set the value to 1023." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_MAX_SIZE2" acronym="VIP_MAX_SIZE2" offset="0x38" width="32" description="Configures maximum width and maximum height global parameters that are shared by all clients to allow for configurable max width and max height when setting is 2 in write descriptor.">
    <bitfield id="MAX_WIDTH" width="16" begin="31" end="16" resetval="0x0" description="The maximum width to use for setting of max_width 2 in a write descriptor. The value is the number of pixels + 1 so if 1024 pixels are required then set the value to 1023." range="" rwaccess="RW"/>
    <bitfield id="MAX_HEIGHT" width="16" begin="15" end="0" resetval="0x0" description="The maximum height to use for setting of max_height 2 in a write descriptor. The value is the number of lines + 1 so if 1024 lines are required then set the value to 1023." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_MAX_SIZE3" acronym="VIP_MAX_SIZE3" offset="0x3C" width="32" description="Configures maximum width and maximum height global parameters that are shared by all clients to allow for configurable max width and max height when setting is 3 in write descriptor.">
    <bitfield id="MAX_WIDTH" width="16" begin="31" end="16" resetval="0x0" description="The maximum width to use for setting of max_width 3 in a write descriptor. The value is the number of pixels + 1 so if 1024 pixels are required then set the value to 1023." range="" rwaccess="RW"/>
    <bitfield id="MAX_HEIGHT" width="16" begin="15" end="0" resetval="0x0" description="The maximum height to use for setting of max_height 3 in a write descriptor. The value is the number of lines + 1 so if 1024 lines are required then set the value to 1023." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL0_INT_STAT" acronym="VIP_INT0_CHANNEL0_INT_STAT" offset="0x40" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="INT_STAT_GRPX3" width="1" begin="31" end="31" resetval="0x0" description="The last read DMA transaction has occurred for channel grpx3 and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client grpx3_data will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_GRPX2" width="1" begin="30" end="30" resetval="0x0" description="The last read DMA transaction has occurred for channel grpx2 and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client grpx2_data will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_GRPX1" width="1" begin="29" end="29" resetval="0x0" description="The last read DMA transaction has occurred for channel grpx1 and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client grpx1_data will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_SCALER_OUT" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_out. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client sc_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_SCALER_CHROMA" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_SCALER_LUMA" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_SCALER" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel hq_scaler. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client dei_sc_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_HQ_MV_OUT" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel hq_mv_out. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client dei_hq_mv_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_HQ_MV" width="1" begin="12" end="12" resetval="0x0" description="The last read DMA transaction has occurred for channel hq_mv and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client dei_hq_mv_in will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_HQ_VID3_CHROMA" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid3_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID3_LUMA" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid3_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID2_CHROMA" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid2_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID2_LUMA" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid2_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID1_CHROMA" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid1_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID1_LUMA" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid1_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL0_INT_MASK" acronym="VIP_INT0_CHANNEL0_INT_MASK" offset="0x44" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="INT_MASK_GRPX3" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Graphcis 2 Data should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX2" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Graphics 1 Data should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX1" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Graphics 0 Data should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_SCALER_OUT" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Low Cost DEI Scalar Write to Memory should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_SCALER_CHROMA" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_SCALER_LUMA" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_SCALER" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for High Quality DEI Scaler Write to Memory should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_HQ_MV_OUT" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Low Cost DEI Motion Vector Write should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_HQ_MV" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Low Cost DEI Motion Vector should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_HQ_VID3_CHROMA" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID3_LUMA" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID2_CHROMA" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID2_LUMA" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID1_CHROMA" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID1_LUMA" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL1_INT_STAT" acronym="VIP_INT0_CHANNEL1_INT_STAT" offset="0x48" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC9" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC8" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC7" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC6" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC5" width="1" begin="27" end="27" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC4" width="1" begin="26" end="26" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC3" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC2" width="1" begin="24" end="24" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC1" width="1" begin="23" end="23" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC0" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC15" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC14" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC13" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC12" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC11" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC10" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC9" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC8" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC7" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC6" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC5" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC4" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC3" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC2" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC1" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC0" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="VIP_INT0_CHANNEL1_INT_MASK" acronym="VIP_INT0_CHANNEL1_INT_MASK" offset="0x4C" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC9" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 9 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC8" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 8 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC7" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 7 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC6" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 6 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC5" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 5 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC4" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 4 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC3" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 3 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC2" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 2 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC1" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 1 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC0" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 0 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC15" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 15 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC14" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 14 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC13" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 13 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC12" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 12 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC11" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 11 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC10" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 10 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC9" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 9 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC8" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 8 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC7" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 7 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC6" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 6 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC5" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 5 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC4" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 4 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC3" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 3 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC2" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 2 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC1" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 1 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC0" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 0 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="VIP_INT0_CHANNEL2_INT_STAT" acronym="VIP_INT0_CHANNEL2_INT_STAT" offset="0x50" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC9" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC8" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC7" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC6" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC5" width="1" begin="27" end="27" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC4" width="1" begin="26" end="26" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC3" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC2" width="1" begin="24" end="24" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC1" width="1" begin="23" end="23" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC0" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC15" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC14" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC13" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC12" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC11" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC10" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC9" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC8" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC7" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC6" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC5" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC4" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC3" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC2" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC1" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC0" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC15" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC14" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC13" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC12" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC11" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC10" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL2_INT_MASK" acronym="VIP_INT0_CHANNEL2_INT_MASK" offset="0x54" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC9" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 9 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC8" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 8 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC7" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 7 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC6" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 6 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC5" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 5 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC4" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 4 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC3" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 3 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC2" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 2 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC1" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 1 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC0" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 0 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC15" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 15 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC14" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 14 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC13" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 13 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC12" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 12 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC11" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 11 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC10" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 10 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC9" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 9 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC8" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 8 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC7" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 7 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC6" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 6 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC5" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 5 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC4" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 4 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC3" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 3 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC2" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 2 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC1" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 1 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC0" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 0 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC15" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 15 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC14" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 14 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC13" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 13 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC12" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 12 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC11" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 11 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC10" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 10 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL3_INT_STAT" acronym="VIP_INT0_CHANNEL3_INT_STAT" offset="0x58" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC3" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC2" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC1" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC0" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC15" width="1" begin="27" end="27" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC14" width="1" begin="26" end="26" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC13" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC12" width="1" begin="24" end="24" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC11" width="1" begin="23" end="23" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC10" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC9" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC8" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC7" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC6" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC5" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC4" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC3" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC2" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC1" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC0" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTB_RGB" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_portb_rgb. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTA_RGB" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_porta_rgb. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_up_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTB_CHROMA" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_portb_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTB_LUMA" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_portb_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTA_CHROMA" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_porta_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTA_LUMA" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_porta_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC15" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC14" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC13" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC12" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC11" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC10" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL3_INT_MASK" acronym="VIP_INT0_CHANNEL3_INT_MASK" offset="0x5C" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC3" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 3 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC2" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 2 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC1" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 1 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC0" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 0 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC15" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 15 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC14" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 14 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC13" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 13 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC12" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 12 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC11" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 11 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC10" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 10 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC9" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 9 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC8" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 8 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC7" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 7 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC6" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 6 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC5" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 5 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC4" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 4 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC3" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 3 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC2" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 2 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC1" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 1 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC0" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 0 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTB_RGB" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 1 Port B RGB Data should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTA_RGB" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 1 Port A RGB Data should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTB_CHROMA" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTB_LUMA" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTA_CHROMA" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTA_LUMA" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC15" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 15 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC14" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 14 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC13" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 13 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC12" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 12 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC11" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 11 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC10" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 10 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL4_INT_STAT" acronym="VIP_INT0_CHANNEL4_INT_STAT" offset="0x60" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC3" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC2" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC1" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC0" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC15" width="1" begin="27" end="27" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC14" width="1" begin="26" end="26" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC13" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC12" width="1" begin="24" end="24" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC11" width="1" begin="23" end="23" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC10" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC9" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC8" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC7" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC6" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC5" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC4" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC3" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC2" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC1" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC0" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC15" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC14" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC13" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC12" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC11" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC10" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC9" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC8" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC7" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC6" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC5" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC4" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL4_INT_MASK" acronym="VIP_INT0_CHANNEL4_INT_MASK" offset="0x64" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC3" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 3 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC2" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 2 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC1" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 1 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC0" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 0 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC15" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 15 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC14" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 14 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC13" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 13 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC12" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 12 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC11" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 11 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC10" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 10 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC9" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 9 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC8" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 8 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC7" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 7 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC6" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 6 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC5" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 5 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC4" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 4 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC3" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 3 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC2" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 2 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC1" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 1 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC0" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 0 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC15" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 15 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC14" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 14 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC13" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 13 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC12" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 12 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC11" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 11 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC10" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 10 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC9" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 9 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC8" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 8 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC7" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 7 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC6" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 6 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC5" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 5 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC4" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 4 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL5_INT_STAT" acronym="VIP_INT0_CHANNEL5_INT_STAT" offset="0x68" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="INT_STAT_TRANSCODE2_CHROMA" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel transcode2_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_TRANSCODE2_LUMA" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel transcode2_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_TRANSCODE1_CHROMA" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel transcode1_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_TRANSCODE1_LUMA" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel transcode1_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_AUX_IN" width="1" begin="27" end="27" resetval="0x0" description="The last read DMA transaction has occurred for channel aux_in and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client comp_wrbk will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_PIP_FRAME" width="1" begin="26" end="26" resetval="0x0" description="The last read DMA transaction has occurred for channel pip_frame and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client pip_wrbk will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_POST_COMP_WR" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel post_comp_wr. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client hdmi_wrbk_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VBI_SD_VENC" width="1" begin="24" end="24" resetval="0x0" description="The last read DMA transaction has occurred for channel vbi_sd_venc and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client vbi_sdvenc will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_NF_LAST_CHROMA" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel nf_last_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_NF_LAST_LUMA" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel nf_last_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_NF_WRITE_CHROMA" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel nf_write_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_NF_WRITE_LUMA" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel nf_write_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_OTHER" width="1" begin="18" end="18" resetval="0x0" description="This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTB_RGB" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_portb_rgb. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTA_RGB" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_porta_rgb. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_up_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTB_CHROMA" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_portb_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTB_LUMA" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_portb_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTA_CHROMA" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_porta_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTA_LUMA" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_porta_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC15" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC14" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC13" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC12" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC11" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC10" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC9" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC8" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC7" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC6" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC5" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC4" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CHANNEL5_INT_MASK" acronym="VIP_INT0_CHANNEL5_INT_MASK" offset="0x6C" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="INT_MASK_TRANSCODE2_CHROMA" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE2_LUMA" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE1_CHROMA" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE1_LUMA" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_AUX_IN" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Auxilary Data for the Compositor Frame From Memory should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_PIP_FRAME" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for PIP Data for the Compositor Frame From Memory should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_POST_COMP_WR" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Post Compositer Writeback to Memory should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VBI_SD_VENC" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for SD Video Encoder VBI Data should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_NF_LAST_CHROMA" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_LAST_LUMA" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_WRITE_CHROMA" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_WRITE_LUMA" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_OTHER" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTB_RGB" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 2 Port B RGB Data should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTA_RGB" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 2 Port A RGB Data should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTB_CHROMA" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTB_LUMA" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTA_CHROMA" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTA_LUMA" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC15" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 15 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC14" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 14 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC13" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 13 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC12" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 12 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC11" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 11 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC10" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 10 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC9" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 9 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC8" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 8 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC7" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 7 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC6" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 6 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC5" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 5 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC4" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 4 should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CLIENT0_INT_STAT" acronym="VIP_INT0_CLIENT0_INT_STAT" offset="0x78" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="INT_STAT_GRPX1_DATA" width="1" begin="31" end="31" resetval="0x0" description="The client interface grpx1_data has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_COMP_WRBK" width="1" begin="30" end="30" resetval="0x0" description="The client interface comp_wrbk has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_SC_OUT" width="1" begin="29" end="29" resetval="0x0" description="The client interface sc_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="28" end="21" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_SC_IN_LUMA" width="1" begin="20" end="20" resetval="0x0" description="The client interface sc_in_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_SC_IN_CHROMA" width="1" begin="19" end="19" resetval="0x0" description="The client interface sc_in_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_PIP_WRBK" width="1" begin="18" end="18" resetval="0x0" description="The client interface pip_wrbk has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_SC_OUT" width="1" begin="17" end="17" resetval="0x0" description="The client interface dei_sc_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_DEI_HQ_MV_OUT" width="1" begin="15" end="15" resetval="0x0" description="The client interface dei_hq_mv_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_DEI_HQ_MV_IN" width="1" begin="12" end="12" resetval="0x0" description="The client interface dei_hq_mv_in has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_DEI_HQ_3_CHROMA" width="1" begin="5" end="5" resetval="0x0" description="The client interface dei_hq_3_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_3_LUMA" width="1" begin="4" end="4" resetval="0x0" description="The client interface dei_hq_3_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_2_CHROMA" width="1" begin="3" end="3" resetval="0x0" description="The client interface dei_hq_2_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_2_LUMA" width="1" begin="2" end="2" resetval="0x0" description="The client interface dei_hq_2_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_1_LUMA" width="1" begin="1" end="1" resetval="0x0" description="The client interface dei_hq_1_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_1_CHROMA" width="1" begin="0" end="0" resetval="0x0" description="The client interface dei_hq_1_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CLIENT0_INT_MASK" acronym="VIP_INT0_CLIENT0_INT_MASK" offset="0x7C" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="INT_MASK_GRPX1_DATA" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_COMP_WRBK" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_SC_OUT" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="28" end="21" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_SC_IN_LUMA" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_SC_IN_CHROMA" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_PIP_WRBK" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_SC_OUT" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_DEI_HQ_MV_OUT" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_DEI_HQ_MV_IN" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_DEI_HQ_3_CHROMA" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_3_LUMA" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_2_CHROMA" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_2_LUMA" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_1_LUMA" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_1_CHROMA" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_CLIENT1_INT_STAT" acronym="VIP_INT0_CLIENT1_INT_STAT" offset="0x80" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_VIP2_ANC_B" width="1" begin="29" end="29" resetval="0" description="The client interface vip2_anc_b has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_ANC_A" width="1" begin="28" end="28" resetval="0" description="The client interface vip2_anc_a has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_ANC_B" width="1" begin="27" end="27" resetval="0" description="The client interface vip1_anc_b has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_ANC_A" width="1" begin="26" end="26" resetval="0" description="The client interface vip1_anc_a has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_TRANS2_LUMA" width="1" begin="25" end="25" resetval="0" description="The client interface trans2_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_TRANS2_CHROMA" width="1" begin="24" end="24" resetval="0" description="The client interface trans2_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_TRANS1_LUMA" width="1" begin="23" end="23" resetval="0" description="The client interface trans1_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_TRANS1_CHROMA" width="1" begin="22" end="22" resetval="0" description="The client interface trans1_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_HDMI_WRBK_OUT" width="1" begin="21" end="21" resetval="0" description="The client interface hdmi_wrbk_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VPI_CTL" width="1" begin="20" end="20" resetval="0" description="The client interface vpi_ctl has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VBI_SDVENC" width="1" begin="19" end="19" resetval="0" description="The client interface vbi_sdvenc has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_NF_420_UV_OUT" width="1" begin="17" end="17" resetval="0" description="The client interface nf_420_uv_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_NF_420_Y_OUT" width="1" begin="16" end="16" resetval="0" description="The client interface nf_420_y_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_NF_420_UV_IN" width="1" begin="15" end="15" resetval="0" description="The client interface nf_420_uv_in has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_NF_420_Y_IN" width="1" begin="14" end="14" resetval="0" description="The client interface nf_420_y_in has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_NF_422_IN" width="1" begin="13" end="13" resetval="0" description="The client interface nf_422_in has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX3_ST" width="1" begin="12" end="12" resetval="0" description="The client interface grpx3_st has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX2_ST" width="1" begin="11" end="11" resetval="0" description="The client interface grpx2_st has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX1_ST" width="1" begin="10" end="10" resetval="0" description="The client interface grpx1_st has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_UP_UV" width="1" begin="9" end="9" resetval="0" description="The client interface vip2_up_uv has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_UP_Y" width="1" begin="8" end="8" resetval="0" description="The client interface vip2_up_y has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_LO_UV" width="1" begin="7" end="7" resetval="0" description="The client interface vip2_lo_uv has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_LO_Y" width="1" begin="6" end="6" resetval="0" description="The client interface vip2_lo_y has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_UP_UV" width="1" begin="5" end="5" resetval="0" description="The client interface vip1_up_uv has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_UP_Y" width="1" begin="4" end="4" resetval="0" description="The client interface vip1_up_y has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_LO_UV" width="1" begin="3" end="3" resetval="0" description="The client interface vip1_lo_uv has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_LO_Y" width="1" begin="2" end="2" resetval="0" description="The client interface vip1_lo_y has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX3_DATA" width="1" begin="1" end="1" resetval="0" description="The client interface grpx3_data has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX2_DATA" width="1" begin="0" end="0" resetval="0" description="The client interface grpx2_data has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
  </register>
  <register id="VIP_INT0_CLIENT1_INT_MASK" acronym="VIP_INT0_CLIENT1_INT_MASK" offset="0x84" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_VIP2_ANC_B" width="1" begin="29" end="29" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_ANC_A" width="1" begin="28" end="28" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_ANC_B" width="1" begin="27" end="27" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_ANC_A" width="1" begin="26" end="26" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANS2_LUMA" width="1" begin="25" end="25" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANS2_CHROMA" width="1" begin="24" end="24" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANS1_LUMA" width="1" begin="23" end="23" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANS1_CHROMA" width="1" begin="22" end="22" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HDMI_WRBK_OUT" width="1" begin="21" end="21" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VPI_CTL" width="1" begin="20" end="20" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VBI_SDVENC" width="1" begin="19" end="19" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_NF_420_UV_OUT" width="1" begin="17" end="17" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_420_Y_OUT" width="1" begin="16" end="16" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_420_UV_IN" width="1" begin="15" end="15" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_420_Y_IN" width="1" begin="14" end="14" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_422_IN" width="1" begin="13" end="13" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX3_ST" width="1" begin="12" end="12" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX2_ST" width="1" begin="11" end="11" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX1_ST" width="1" begin="10" end="10" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_UP_UV" width="1" begin="9" end="9" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_UP_Y" width="1" begin="8" end="8" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_LO_UV" width="1" begin="7" end="7" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_LO_Y" width="1" begin="6" end="6" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_UP_UV" width="1" begin="5" end="5" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_UP_Y" width="1" begin="4" end="4" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_LO_UV" width="1" begin="3" end="3" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_LO_Y" width="1" begin="2" end="2" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX3_DATA" width="1" begin="1" end="1" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX2_DATA" width="1" begin="0" end="0" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_LIST0_INT_STAT" acronym="VIP_INT0_LIST0_INT_STAT" offset="0x88" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int0.">
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT15" width="1" begin="31" end="31" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 15. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT14" width="1" begin="30" end="30" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 14. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT13" width="1" begin="29" end="29" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 13. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT12" width="1" begin="28" end="28" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 12. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT11" width="1" begin="27" end="27" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 11. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT10" width="1" begin="26" end="26" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 10. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT9" width="1" begin="25" end="25" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 9. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT8" width="1" begin="24" end="24" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 8. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT7" width="1" begin="23" end="23" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 7. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT6" width="1" begin="22" end="22" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 6. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT5" width="1" begin="21" end="21" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 5. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT4" width="1" begin="20" end="20" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 4. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT3" width="1" begin="19" end="19" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 3. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT2" width="1" begin="18" end="18" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 2. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT1" width="1" begin="17" end="17" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 1. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT0" width="1" begin="16" end="16" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 0. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST7_NOTIFY" width="1" begin="15" end="15" resetval="0x0" description="A channel set by List 7 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST7_COMPLETE" width="1" begin="14" end="14" resetval="0x0" description="List 7 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST6_NOTIFY" width="1" begin="13" end="13" resetval="0x0" description="A channel set by List 6 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST6_COMPLETE" width="1" begin="12" end="12" resetval="0x0" description="List 6 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST5_NOTIFY" width="1" begin="11" end="11" resetval="0x0" description="A channel set by List 5 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST5_COMPLETE" width="1" begin="10" end="10" resetval="0x0" description="List 5 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST4_NOTIFY" width="1" begin="9" end="9" resetval="0x0" description="A channel set by List 4 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST4_COMPLETE" width="1" begin="8" end="8" resetval="0x0" description="List 4 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST3_NOTIFY" width="1" begin="7" end="7" resetval="0x0" description="A channel set by List 3 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST3_COMPLETE" width="1" begin="6" end="6" resetval="0x0" description="List 3 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST2_NOTIFY" width="1" begin="5" end="5" resetval="0x0" description="A channel set by List 2 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST2_COMPLETE" width="1" begin="4" end="4" resetval="0x0" description="List 2 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST1_NOTIFY" width="1" begin="3" end="3" resetval="0x0" description="A channel set by List 1 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST1_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="List 1 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST0_NOTIFY" width="1" begin="1" end="1" resetval="0x0" description="A channel set by List 0 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST0_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="List 0 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT0_LIST0_INT_MASK" acronym="VIP_INT0_LIST0_INT_MASK" offset="0x8C" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int0.">
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT15" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT14" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT13" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT12" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT11" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT10" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT9" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT8" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT7" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT6" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT5" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT4" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT3" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT2" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT1" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT0" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST7_NOTIFY" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST7_COMPLETE" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST6_NOTIFY" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST6_COMPLETE" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST5_NOTIFY" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST5_COMPLETE" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST4_NOTIFY" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST4_COMPLETE" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST3_NOTIFY" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST3_COMPLETE" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST2_NOTIFY" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST2_COMPLETE" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST1_NOTIFY" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST1_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST0_NOTIFY" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST0_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int0. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL0_INT_STAT" acronym="VIP_INT1_CHANNEL0_INT_STAT" offset="0x90" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="INT_STAT_GRPX3" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_out. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client sc_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_GRPX2" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_out. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client sc_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_GRPX1" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_out. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client sc_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_SCALER_OUT" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_out. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client sc_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_SCALER_CHROMA" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_SCALER_LUMA" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel scaler_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_SCALER" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel hq_scaler. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client dei_sc_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_HQ_MV_OUT" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel hq_mv_out. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client dei_hq_mv_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_HQ_MV" width="1" begin="12" end="12" resetval="0x0" description="The last read DMA transaction has occurred for channel hq_mv and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client dei_hq_mv_in will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_HQ_VID3_CHROMA" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid3_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID3_LUMA" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid3_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID2_CHROMA" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid2_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID2_LUMA" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid2_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID1_CHROMA" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid1_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_HQ_VID1_LUMA" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel hq_vid1_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL0_INT_MASK" acronym="VIP_INT1_CHANNEL0_INT_MASK" offset="0x94" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="INT_MASK_GRPX3" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Graphcis 2 Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX2" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Graphics 1 Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX1" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Graphics 0 Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_SCALER_OUT" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Low Cost DEI Scalar Write to Memory should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_SCALER_CHROMA" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_SCALER_LUMA" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_SCALER" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for High Quality DEI Scaler Write to Memory should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_HQ_MV_OUT" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Low Cost DEI Motion Vector Write should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_HQ_MV" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Low Cost DEI Motion Vector should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_HQ_VID3_CHROMA" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID3_LUMA" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID2_CHROMA" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID2_LUMA" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID1_CHROMA" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HQ_VID1_LUMA" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL1_INT_STAT" acronym="VIP_INT1_CHANNEL1_INT_STAT" offset="0x98" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC9" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC8" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC7" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC6" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC5" width="1" begin="27" end="27" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC4" width="1" begin="26" end="26" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC3" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC2" width="1" begin="24" end="24" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC1" width="1" begin="23" end="23" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC0" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC15" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC14" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC13" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC12" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC11" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC10" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC9" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC8" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC7" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC6" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC5" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC4" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC3" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC2" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC1" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTA_SRC0" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_porta_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="VIP_INT1_CHANNEL1_INT_MASK" acronym="VIP_INT1_CHANNEL1_INT_MASK" offset="0x9C" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC9" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 9 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC8" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 8 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC7" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 7 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC6" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 6 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC5" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 5 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC4" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 4 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC3" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 3 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC2" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 2 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC1" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 1 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC0" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 0 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC15" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 15 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC14" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 14 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC13" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 13 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC12" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 12 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC11" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 11 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC10" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 10 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC9" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 9 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC8" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 8 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC7" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 7 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC6" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 6 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC5" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 5 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC4" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 4 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC3" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 3 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC2" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 2 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC1" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 1 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTA_SRC0" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for Video Input 1 Port A Channel 0 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="VIP_INT1_CHANNEL2_INT_STAT" acronym="VIP_INT1_CHANNEL2_INT_STAT" offset="0xA0" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC9" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC8" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC7" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC6" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC5" width="1" begin="27" end="27" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC4" width="1" begin="26" end="26" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC3" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC2" width="1" begin="24" end="24" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC1" width="1" begin="23" end="23" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC0" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC15" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC14" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC13" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC12" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC11" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC10" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC9" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC8" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC7" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC6" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC5" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC4" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC3" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC2" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC1" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCA_SRC0" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_anca_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC15" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC14" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC13" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC12" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC11" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_PORTB_SRC10" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_portb_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL2_INT_MASK" acronym="VIP_INT1_CHANNEL2_INT_MASK" offset="0xA4" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC9" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 9 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC8" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 8 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC7" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 7 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC6" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 6 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC5" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 5 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC4" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 4 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC3" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 3 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC2" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 2 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC1" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 1 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC0" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 0 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC15" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 15 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC14" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 14 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC13" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 13 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC12" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 12 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC11" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 11 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC10" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 10 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC9" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 9 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC8" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 8 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC7" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 7 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC6" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 6 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC5" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 5 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC4" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 4 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC3" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 3 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC2" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 2 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC1" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 1 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCA_SRC0" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for Video Input 1 Port A Ancillary Data Channel 0 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC15" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 15 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC14" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 14 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC13" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 13 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC12" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 12 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC11" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 11 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_PORTB_SRC10" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for Video Input 1 Port B Channel 10 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL3_INT_STAT" acronym="VIP_INT1_CHANNEL3_INT_STAT" offset="0xA8" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC3" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC2" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC1" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC0" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC15" width="1" begin="27" end="27" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC14" width="1" begin="26" end="26" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC13" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC12" width="1" begin="24" end="24" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC11" width="1" begin="23" end="23" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC10" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC9" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC8" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC7" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC6" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC5" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC4" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC3" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC2" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC1" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTA_SRC0" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_porta_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTB_RGB" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_portb_rgb. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTA_RGB" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_porta_rgb. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_up_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTB_CHROMA" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_portb_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTB_LUMA" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_portb_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTA_CHROMA" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_porta_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_PORTA_LUMA" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_porta_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC15" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC14" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC13" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC12" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC11" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP1_MULT_ANCB_SRC10" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel vip1_mult_ancb_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip1_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL3_INT_MASK" acronym="VIP_INT1_CHANNEL3_INT_MASK" offset="0xAC" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC3" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 3 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC2" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 2 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC1" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 1 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC0" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 0 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC15" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 15 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC14" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 14 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC13" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 13 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC12" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 12 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC11" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 11 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC10" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 10 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC9" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 9 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC8" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 8 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC7" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 7 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC6" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 6 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC5" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 5 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC4" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 4 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC3" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 3 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC2" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 2 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC1" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 1 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTA_SRC0" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Video Input 2 Port A Channel 0 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTB_RGB" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 1 Port B RGB Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTA_RGB" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 1 Port A RGB Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTB_CHROMA" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTB_LUMA" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTA_CHROMA" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_PORTA_LUMA" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC15" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 15 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC14" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 14 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC13" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 13 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC12" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 12 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC11" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 11 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_MULT_ANCB_SRC10" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for Video Input 1 Port B Ancillary Data Channel 10 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL4_INT_STAT" acronym="VIP_INT1_CHANNEL4_INT_STAT" offset="0xB0" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC3" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC2" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC1" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC0" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC15" width="1" begin="27" end="27" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC14" width="1" begin="26" end="26" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC13" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC12" width="1" begin="24" end="24" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC11" width="1" begin="23" end="23" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC10" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC9" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC8" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC7" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC6" width="1" begin="18" end="18" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC5" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC4" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC3" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src3. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC2" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src2. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC1" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src1. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCA_SRC0" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_anca_src0. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_a then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC15" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC14" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC13" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC12" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC11" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC10" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC9" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC8" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC7" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC6" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC5" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_PORTB_SRC4" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_portb_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_uv then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL4_INT_MASK" acronym="VIP_INT1_CHANNEL4_INT_MASK" offset="0xB4" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC3" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 3 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC2" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 2 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC1" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 1 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC0" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 0 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC15" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 15 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC14" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 14 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC13" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 13 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC12" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 12 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC11" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 11 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC10" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 10 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC9" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 9 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC8" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 8 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC7" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 7 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC6" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 6 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC5" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 5 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC4" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 4 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC3" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 3 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC2" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 2 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC1" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 1 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCA_SRC0" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for Video Input 2 Port A Ancillary Data Channel 0 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC15" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 15 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC14" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 14 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC13" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 13 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC12" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 12 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC11" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 11 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC10" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 10 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC9" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 9 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC8" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 8 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC7" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 7 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC6" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 6 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC5" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 5 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_PORTB_SRC4" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for Video Input 2 Port B Channel 4 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL5_INT_STAT" acronym="VIP_INT1_CHANNEL5_INT_STAT" offset="0xB8" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="INT_STAT_TRANSCODE2_CHROMA" width="1" begin="31" end="31" resetval="0x0" description="The last write DMA transaction has completed for channel transcode2_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_TRANSCODE2_LUMA" width="1" begin="30" end="30" resetval="0x0" description="The last write DMA transaction has completed for channel transcode2_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_TRANSCODE1_CHROMA" width="1" begin="29" end="29" resetval="0x0" description="The last write DMA transaction has completed for channel transcode1_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_TRANSCODE1_LUMA" width="1" begin="28" end="28" resetval="0x0" description="The last write DMA transaction has completed for channel transcode1_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_AUX_IN" width="1" begin="27" end="27" resetval="0x0" description="The last read DMA transaction has occurred for channel aux_in and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client comp_wrbk will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_PIP_FRAME" width="1" begin="26" end="26" resetval="0x0" description="The last read DMA transaction has occurred for channel pip_frame and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client pip_wrbk will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_POST_COMP_WR" width="1" begin="25" end="25" resetval="0x0" description="The last write DMA transaction has completed for channel post_comp_wr. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client hdmi_wrbk_out then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VBI_SD_VENC" width="1" begin="24" end="24" resetval="0x0" description="The last read DMA transaction has occurred for channel vbi_sd_venc and the channel is free to be updated for the next transfer. This will fire before the destination has received the data as it will have just been stored in the internal buffer. The client vbi_sdvenc will now accept a new descriptor from the List Manager. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_NF_LAST_CHROMA" width="1" begin="22" end="22" resetval="0x0" description="The last write DMA transaction has completed for channel nf_last_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_NF_LAST_LUMA" width="1" begin="21" end="21" resetval="0x0" description="The last write DMA transaction has completed for channel nf_last_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_NF_WRITE_CHROMA" width="1" begin="20" end="20" resetval="0x0" description="The last write DMA transaction has completed for channel nf_write_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_NF_WRITE_LUMA" width="1" begin="19" end="19" resetval="0x0" description="The last write DMA transaction has completed for channel nf_write_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_OTHER" width="1" begin="18" end="18" resetval="0x0" description="This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTB_RGB" width="1" begin="17" end="17" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_portb_rgb. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_lo_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTA_RGB" width="1" begin="16" end="16" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_porta_rgb. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_up_y then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTB_CHROMA" width="1" begin="15" end="15" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_portb_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTB_LUMA" width="1" begin="14" end="14" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_portb_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTA_CHROMA" width="1" begin="13" end="13" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_porta_chroma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_PORTA_LUMA" width="1" begin="12" end="12" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_porta_luma. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC15" width="1" begin="11" end="11" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src15. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC14" width="1" begin="10" end="10" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src14. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC13" width="1" begin="9" end="9" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src13. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC12" width="1" begin="8" end="8" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src12. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC11" width="1" begin="7" end="7" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src11. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC10" width="1" begin="6" end="6" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src10. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC9" width="1" begin="5" end="5" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src9. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC8" width="1" begin="4" end="4" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src8. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC7" width="1" begin="3" end="3" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src7. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC6" width="1" begin="2" end="2" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src6. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC5" width="1" begin="1" end="1" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src5. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_VIP2_MULT_ANCB_SRC4" width="1" begin="0" end="0" resetval="0x0" description="The last write DMA transaction has completed for channel vip2_mult_ancb_src4. All data from the channel has been sent and received by the external memory. If a new channel has not been setup for the client vip2_anc_b then the client will be fully empty at this point. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CHANNEL5_INT_MASK" acronym="VIP_INT1_CHANNEL5_INT_MASK" offset="0xBC" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="INT_MASK_TRANSCODE2_CHROMA" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE2_LUMA" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE1_CHROMA" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE1_LUMA" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_AUX_IN" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Auxilary Data for the Compositor Frame From Memory should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_PIP_FRAME" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for PIP Data for the Compositor Frame From Memory should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_POST_COMP_WR" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Post Compositer Writeback to Memory should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VBI_SD_VENC" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for SD Video Encoder VBI Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_NF_LAST_CHROMA" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_LAST_LUMA" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_WRITE_CHROMA" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_WRITE_LUMA" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_OTHER" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTB_RGB" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 2 Port B RGB Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTA_RGB" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 2 Port A RGB Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTB_CHROMA" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTB_LUMA" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTA_CHROMA" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTA_LUMA" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC15" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 15 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC14" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 14 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC13" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 13 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC12" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 12 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC11" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 11 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC10" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 10 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC9" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 9 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC8" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 8 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC7" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 7 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC6" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 6 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC5" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 5 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_MULT_ANCB_SRC4" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for Video Input 2 Port B Ancillary Data Channel 4 should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CLIENT0_INT_STAT" acronym="VIP_INT1_CLIENT0_INT_STAT" offset="0xC8" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="INT_MASK_TRANSCODE2_CHROMA" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE2_LUMA" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE1_CHROMA" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANSCODE1_LUMA" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_AUX_IN" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for Auxilary Data for the Compositor Frame From Memory should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_PIP_FRAME" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for PIP Data for the Compositor Frame From Memory should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_POST_COMP_WR" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for Post Compositer Writeback to Memory should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VBI_SD_VENC" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for SD Video Encoder VBI Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_NF_LAST_CHROMA" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_LAST_LUMA" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_WRITE_CHROMA" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_WRITE_LUMA" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_READ" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for Noise Filter Input Data 422 Interleaved should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTB_RGB" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for Video Input 2 Port B RGB Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_PORTA_RGB" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for Video Input 2 Port A RGB Data should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_MV_OUT" width="1" begin="15" end="15" resetval="0x0" description="The client interface dei_hq_mv_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_DEI_HQ_MV_IN" width="1" begin="12" end="12" resetval="0x0" description="The client interface dei_hq_mv_in has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_DEI_HQ_3_CHROMA" width="1" begin="5" end="5" resetval="0x0" description="The client interface dei_hq_3_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_3_LUMA" width="1" begin="4" end="4" resetval="0x0" description="The client interface dei_hq_3_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_2_CHROMA" width="1" begin="3" end="3" resetval="0x0" description="The client interface dei_hq_2_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_2_LUMA" width="1" begin="2" end="2" resetval="0x0" description="The client interface dei_hq_2_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_1_LUMA" width="1" begin="1" end="1" resetval="0x0" description="The client interface dei_hq_1_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_DEI_HQ_1_CHROMA" width="1" begin="0" end="0" resetval="0x0" description="The client interface dei_hq_1_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CLIENT0_INT_MASK" acronym="VIP_INT1_CLIENT0_INT_MASK" offset="0xCC" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="INT_MASK_GRPX1_DATA" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_COMP_WRBK" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_SC_OUT" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="28" end="21" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_SC_IN_LUMA" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_SC_IN_CHROMA" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_PIP_WRBK" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_SC_OUT" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_DEI_HQ_MV_OUT" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_DEI_HQ_MV_IN" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_DEI_HQ_3_CHROMA" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_3_LUMA" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_2_CHROMA" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_2_LUMA" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_1_LUMA" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_DEI_HQ_1_CHROMA" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_CLIENT1_INT_STAT" acronym="VIP_INT1_CLIENT1_INT_STAT" offset="0xD0" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_VIP2_ANC_B" width="1" begin="29" end="29" resetval="0" description="The client interface vip2_anc_b has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_ANC_A" width="1" begin="28" end="28" resetval="0" description="The client interface vip2_anc_a has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_ANC_B" width="1" begin="27" end="27" resetval="0" description="The client interface vip1_anc_b has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_ANC_A" width="1" begin="26" end="26" resetval="0" description="The client interface vip1_anc_a has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_TRANS2_LUMA" width="1" begin="25" end="25" resetval="0" description="The client interface trans2_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_TRANS2_CHROMA" width="1" begin="24" end="24" resetval="0" description="The client interface trans2_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_TRANS1_LUMA" width="1" begin="23" end="23" resetval="0" description="The client interface trans1_luma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_TRANS1_CHROMA" width="1" begin="22" end="22" resetval="0" description="The client interface trans1_chroma has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_HDMI_WRBK_OUT" width="1" begin="21" end="21" resetval="0" description="The client interface hdmi_wrbk_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VPI_CTL" width="1" begin="20" end="20" resetval="0" description="The client interface vpi_ctl has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VBI_SDVENC" width="1" begin="19" end="19" resetval="0" description="The client interface vbi_sdvenc has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_STAT_NF_420_UV_OUT" width="1" begin="17" end="17" resetval="0" description="The client interface nf_420_uv_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_NF_420_Y_OUT" width="1" begin="16" end="16" resetval="0" description="The client interface nf_420_y_out has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_NF_420_UV_IN" width="1" begin="15" end="15" resetval="0" description="The client interface nf_420_uv_in has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_NF_420_Y_IN" width="1" begin="14" end="14" resetval="0" description="The client interface nf_420_y_in has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_NF_422_IN" width="1" begin="13" end="13" resetval="0" description="The client interface nf_422_in has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX3_ST" width="1" begin="12" end="12" resetval="0" description="The client interface grpx3_st has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX2_ST" width="1" begin="11" end="11" resetval="0" description="The client interface grpx2_st has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX1_ST" width="1" begin="10" end="10" resetval="0" description="The client interface grpx1_st has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_UP_UV" width="1" begin="9" end="9" resetval="0" description="The client interface vip2_up_uv has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_UP_Y" width="1" begin="8" end="8" resetval="0" description="The client interface vip2_up_y has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_LO_UV" width="1" begin="7" end="7" resetval="0" description="The client interface vip2_lo_uv has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP2_LO_Y" width="1" begin="6" end="6" resetval="0" description="The client interface vip2_lo_y has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_UP_UV" width="1" begin="5" end="5" resetval="0" description="The client interface vip1_up_uv has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_UP_Y" width="1" begin="4" end="4" resetval="0" description="The client interface vip1_up_y has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_LO_UV" width="1" begin="3" end="3" resetval="0" description="The client interface vip1_lo_uv has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_VIP1_LO_Y" width="1" begin="2" end="2" resetval="0" description="The client interface vip1_lo_y has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having received the End of Frame signal from the transmitting module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX3_DATA" width="1" begin="1" end="1" resetval="0" description="The client interface grpx3_data has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
    <bitfield id="INT_STAT_GRPX2_DATA" width="1" begin="0" end="0" resetval="0" description="The client interface grpx2_data has reached its current configured interrupt event as specified by the last received control descriptor for this client. If no control descriptor has been configured this will default to having sent the End of Frame signal to the receiving module. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW W0toClr"/>
  </register>
  <register id="VIP_INT1_CLIENT1_INT_MASK" acronym="VIP_INT1_CLIENT1_INT_MASK" offset="0xD4" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_VIP2_ANC_B" width="1" begin="29" end="29" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_ANC_A" width="1" begin="28" end="28" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_ANC_B" width="1" begin="27" end="27" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_ANC_A" width="1" begin="26" end="26" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANS2_LUMA" width="1" begin="25" end="25" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANS2_CHROMA" width="1" begin="24" end="24" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANS1_LUMA" width="1" begin="23" end="23" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_TRANS1_CHROMA" width="1" begin="22" end="22" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_HDMI_WRBK_OUT" width="1" begin="21" end="21" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VPI_CTL" width="1" begin="20" end="20" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VBI_SDVENC" width="1" begin="19" end="19" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_MASK_NF_420_UV_OUT" width="1" begin="17" end="17" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_420_Y_OUT" width="1" begin="16" end="16" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_420_UV_IN" width="1" begin="15" end="15" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_420_Y_IN" width="1" begin="14" end="14" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_NF_422_IN" width="1" begin="13" end="13" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX3_ST" width="1" begin="12" end="12" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX2_ST" width="1" begin="11" end="11" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX1_ST" width="1" begin="10" end="10" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_UP_UV" width="1" begin="9" end="9" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_UP_Y" width="1" begin="8" end="8" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_LO_UV" width="1" begin="7" end="7" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP2_LO_Y" width="1" begin="6" end="6" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_UP_UV" width="1" begin="5" end="5" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_UP_Y" width="1" begin="4" end="4" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_LO_UV" width="1" begin="3" end="3" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_VIP1_LO_Y" width="1" begin="2" end="2" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX3_DATA" width="1" begin="1" end="1" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_GRPX2_DATA" width="1" begin="0" end="0" resetval="0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_LIST0_INT_STAT" acronym="VIP_INT1_LIST0_INT_STAT" offset="0xD8" width="32" description="This register gives the information of the interrupts that have triggered since last cleared by the process that is servicing vpdma_int1.">
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT15" width="1" begin="31" end="31" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 15. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT14" width="1" begin="30" end="30" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 14. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT13" width="1" begin="29" end="29" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 13. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT12" width="1" begin="28" end="28" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 12. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT11" width="1" begin="27" end="27" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 11. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT10" width="1" begin="26" end="26" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 10. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT9" width="1" begin="25" end="25" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 9. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT8" width="1" begin="24" end="24" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 8. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT7" width="1" begin="23" end="23" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 7. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT6" width="1" begin="22" end="22" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 6. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT5" width="1" begin="21" end="21" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 5. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT4" width="1" begin="20" end="20" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 4. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT3" width="1" begin="19" end="19" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 3. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT2" width="1" begin="18" end="18" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 2. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT1" width="1" begin="17" end="17" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 1. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_CONTROL_DESCRIPTOR_INT0" width="1" begin="16" end="16" resetval="0x0" description="A Send Interrupt Control Descriptor has been received by the list manager with a source value of 0. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST7_NOTIFY" width="1" begin="15" end="15" resetval="0x0" description="A channel set by List 7 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST7_COMPLETE" width="1" begin="14" end="14" resetval="0x0" description="List 7 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST6_NOTIFY" width="1" begin="13" end="13" resetval="0x0" description="A channel set by List 6 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST6_COMPLETE" width="1" begin="12" end="12" resetval="0x0" description="List 6 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST5_NOTIFY" width="1" begin="11" end="11" resetval="0x0" description="A channel set by List 5 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST5_COMPLETE" width="1" begin="10" end="10" resetval="0x0" description="List 5 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST4_NOTIFY" width="1" begin="9" end="9" resetval="0x0" description="A channel set by List 4 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST4_COMPLETE" width="1" begin="8" end="8" resetval="0x0" description="List 4 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST3_NOTIFY" width="1" begin="7" end="7" resetval="0x0" description="A channel set by List 3 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST3_COMPLETE" width="1" begin="6" end="6" resetval="0x0" description="List 3 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST2_NOTIFY" width="1" begin="5" end="5" resetval="0x0" description="A channel set by List 2 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST2_COMPLETE" width="1" begin="4" end="4" resetval="0x0" description="List 2 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST1_NOTIFY" width="1" begin="3" end="3" resetval="0x0" description="A channel set by List 1 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST1_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="List 1 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST0_NOTIFY" width="1" begin="1" end="1" resetval="0x0" description="A channel set by List 0 has completed and the Notify bit had been set in the descriptor for that channel. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
    <bitfield id="INT_STAT_LIST0_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="List 0 has completed and a new list can be loaded. This event will cause a one to be set in this register until cleared by software. Write a 1 to this field to clear the value." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_INT1_LIST0_INT_MASK" acronym="VIP_INT1_LIST0_INT_MASK" offset="0xDC" width="32" description="The register gives the information of the interrupts that should be masked and not generate an interrupt for vpdma_int1.">
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT15" width="1" begin="31" end="31" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT14" width="1" begin="30" end="30" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT13" width="1" begin="29" end="29" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT12" width="1" begin="28" end="28" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT11" width="1" begin="27" end="27" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT10" width="1" begin="26" end="26" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT9" width="1" begin="25" end="25" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT8" width="1" begin="24" end="24" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT7" width="1" begin="23" end="23" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT6" width="1" begin="22" end="22" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT5" width="1" begin="21" end="21" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT4" width="1" begin="20" end="20" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT3" width="1" begin="19" end="19" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT2" width="1" begin="18" end="18" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT1" width="1" begin="17" end="17" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_CONTROL_DESCRIPTOR_INT0" width="1" begin="16" end="16" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST7_NOTIFY" width="1" begin="15" end="15" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST7_COMPLETE" width="1" begin="14" end="14" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST6_NOTIFY" width="1" begin="13" end="13" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST6_COMPLETE" width="1" begin="12" end="12" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST5_NOTIFY" width="1" begin="11" end="11" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST5_COMPLETE" width="1" begin="10" end="10" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST4_NOTIFY" width="1" begin="9" end="9" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST4_COMPLETE" width="1" begin="8" end="8" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST3_NOTIFY" width="1" begin="7" end="7" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST3_COMPLETE" width="1" begin="6" end="6" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST2_NOTIFY" width="1" begin="5" end="5" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST2_COMPLETE" width="1" begin="4" end="4" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST1_NOTIFY" width="1" begin="3" end="3" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST1_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST0_NOTIFY" width="1" begin="1" end="1" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_LIST0_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="The interrupt for should generate an interrupt on interrupt vpdma_int1. Write a 1 for the interrupt event to trigger the interrupt signal." range="" rwaccess="RW"/>
  </register>
  <register id="VIP_PERF_MON0" acronym="VIP_PERF_MON0" offset="0x200" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: vip2_anc_b 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: vip2_anc_b 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON1" acronym="VIP_PERF_MON1" offset="0x204" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON2" acronym="VIP_PERF_MON2" offset="0x208" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON3" acronym="VIP_PERF_MON3" offset="0x20C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON4" acronym="VIP_PERF_MON4" offset="0x210" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON5" acronym="VIP_PERF_MON5" offset="0x214" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON6" acronym="VIP_PERF_MON6" offset="0x218" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON7" acronym="VIP_PERF_MON7" offset="0x21C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON8" acronym="VIP_PERF_MON8" offset="0x220" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON9" acronym="VIP_PERF_MON9" offset="0x224" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON10" acronym="VIP_PERF_MON10" offset="0x228" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON11" acronym="VIP_PERF_MON11" offset="0x22C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON12" acronym="VIP_PERF_MON12" offset="0x230" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON13" acronym="VIP_PERF_MON13" offset="0x234" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON14" acronym="VIP_PERF_MON14" offset="0x238" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON15" acronym="VIP_PERF_MON15" offset="0x23C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON16" acronym="VIP_PERF_MON16" offset="0x240" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON17" acronym="VIP_PERF_MON17" offset="0x244" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON18" acronym="VIP_PERF_MON18" offset="0x248" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON19" acronym="VIP_PERF_MON19" offset="0x24C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON20" acronym="VIP_PERF_MON20" offset="0x250" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON21" acronym="VIP_PERF_MON21" offset="0x254" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON22" acronym="VIP_PERF_MON22" offset="0x258" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON23" acronym="VIP_PERF_MON23" offset="0x25C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON24" acronym="VIP_PERF_MON24" offset="0x260" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON25" acronym="VIP_PERF_MON25" offset="0x264" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON26" acronym="VIP_PERF_MON26" offset="0x268" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON27" acronym="VIP_PERF_MON27" offset="0x26C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON28" acronym="VIP_PERF_MON28" offset="0x270" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON29" acronym="VIP_PERF_MON29" offset="0x274" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON30" acronym="VIP_PERF_MON30" offset="0x278" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON31" acronym="VIP_PERF_MON31" offset="0x27C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON32" acronym="VIP_PERF_MON32" offset="0x280" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3: vip1_lo_y" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3: vip1_lo_y" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON33" acronym="VIP_PERF_MON33" offset="0x284" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: vip1_lo_y 3: vip1_lo_uv" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: vip1_lo_y 3: vip1_lo_uv" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON34" acronym="VIP_PERF_MON34" offset="0x288" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip1_lo_y 1: 2: vip1_lo_uv 3: vip1_up_y" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip1_lo_y 1: 2: vip1_lo_uv 3: vip1_up_y" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON35" acronym="VIP_PERF_MON35" offset="0x28C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip1_lo_uv 1: vip1_lo_y 2: vip1_up_y 3: vip1_up_uv" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip1_lo_uv 1: vip1_lo_y 2: vip1_up_y 3: vip1_up_uv" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON36" acronym="VIP_PERF_MON36" offset="0x290" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip1_up_y 1: vip1_lo_uv 2: vip1_up_uv 3: vip2_lo_y" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip1_up_y 1: vip1_lo_uv 2: vip1_up_uv 3: vip2_lo_y" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON37" acronym="VIP_PERF_MON37" offset="0x294" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip1_up_uv 1: vip1_up_y 2: vip2_lo_y 3: vip2_lo_uv" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip1_up_uv 1: vip1_up_y 2: vip2_lo_y 3: vip2_lo_uv" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON38" acronym="VIP_PERF_MON38" offset="0x298" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip2_lo_y 1: vip1_up_uv 2: vip2_lo_uv 3: vip2_up_y" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip2_lo_y 1: vip1_up_uv 2: vip2_lo_uv 3: vip2_up_y" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON39" acronym="VIP_PERF_MON39" offset="0x29C" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip2_lo_uv 1: vip2_lo_y 2: vip2_up_y 3: vip2_up_uv" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip2_lo_uv 1: vip2_lo_y 2: vip2_up_y 3: vip2_up_uv" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON40" acronym="VIP_PERF_MON40" offset="0x2A0" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip2_up_y 1: vip2_lo_uv 2: vip2_up_uv 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip2_up_y 1: vip2_lo_uv 2: vip2_up_uv 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON41" acronym="VIP_PERF_MON41" offset="0x2A4" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip2_up_uv 1: vip2_up_y 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip2_up_uv 1: vip2_up_y 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON42" acronym="VIP_PERF_MON42" offset="0x2A8" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: vip2_up_uv 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: vip2_up_uv 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON43" acronym="VIP_PERF_MON43" offset="0x2AC" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON44" acronym="VIP_PERF_MON44" offset="0x2B0" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON45" acronym="VIP_PERF_MON45" offset="0x2B4" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON46" acronym="VIP_PERF_MON46" offset="0x2B8" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON47" acronym="VIP_PERF_MON47" offset="0x2BC" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON48" acronym="VIP_PERF_MON48" offset="0x2C0" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON49" acronym="VIP_PERF_MON49" offset="0x2C4" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON50" acronym="VIP_PERF_MON50" offset="0x2C8" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3: vpi_ctl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3: vpi_ctl" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON51" acronym="VIP_PERF_MON51" offset="0x2CC" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: vpi_ctl 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: vpi_ctl 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON52" acronym="VIP_PERF_MON52" offset="0x2D0" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vpi_ctl 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vpi_ctl 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON53" acronym="VIP_PERF_MON53" offset="0x2D4" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: vpi_ctl 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: vpi_ctl 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON54" acronym="VIP_PERF_MON54" offset="0x2D8" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON55" acronym="VIP_PERF_MON55" offset="0x2DC" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON56" acronym="VIP_PERF_MON56" offset="0x2E0" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: 3: vip1_anc_a" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: 3: vip1_anc_a" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON57" acronym="VIP_PERF_MON57" offset="0x2E4" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: 1: 2: vip1_anc_a 3: vip1_anc_b" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: 1: 2: vip1_anc_a 3: vip1_anc_b" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON58" acronym="VIP_PERF_MON58" offset="0x2E8" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip1_anc_a 1: 2: vip1_anc_b 3: vip2_anc_a" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip1_anc_a 1: 2: vip1_anc_b 3: vip2_anc_a" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON59" acronym="VIP_PERF_MON59" offset="0x2EC" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip1_anc_b 1: vip1_anc_a 2: vip2_anc_a 3: vip2_anc_b" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip1_anc_b 1: vip1_anc_a 2: vip2_anc_a 3: vip2_anc_b" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON60" acronym="VIP_PERF_MON60" offset="0x2F0" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip2_anc_a 1: vip1_anc_b 2: vip2_anc_b 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip2_anc_a 1: vip1_anc_b 2: vip2_anc_b 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP_PERF_MON61" acronym="VIP_PERF_MON61" offset="0x2F4" width="32" description="The register can be used to capture timing differences between events in the VPDMA\\n">
    <bitfield id="CAPTURE_MODE" width="2" begin="31" end="30" resetval="0x0" description="Sets how the counter should be updated. Updating this value will also clear the current counter stored value. 0: Running Average 1: Minimum Value 2: Maximum Value 3: Last Value" range="" rwaccess="RW"/>
    <bitfield id="STOP_CLIENT" width="2" begin="29" end="28" resetval="0x0" description="Sets the client whose event stops the performance monitor counter. 0: vip2_anc_b 1: vip2_anc_a 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STOP_COUNT" width="3" begin="26" end="24" resetval="0x0" description="Sets the value that stops the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_CLIENT" width="2" begin="21" end="20" resetval="0x0" description="Sets the client whose event starts the performance monitor counter. 0: vip2_anc_b 1: vip2_anc_a 2: 3:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_COUNT" width="3" begin="18" end="16" resetval="0x0" description="Sets the value that starts the performance monitor counter. 0: command request 1: command accept 2: data request 3: data rcvd 4: data empty 5: data full 6: frame start 7: frame end" range="" rwaccess="RW"/>
    <bitfield id="CURR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="The current value of the perfomance monitor counter" range="" rwaccess="R"/>
  </register>
  <register id="VIP0_LO_Y_CSTAT" acronym="VIP0_LO_Y_CSTAT" offset="0x388" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP0_LO_UV_CSTAT" acronym="VIP0_LO_UV_CSTAT" offset="0x38C" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP0_UP_Y_CSTAT" acronym="VIP0_UP_Y_CSTAT" offset="0x390" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP0_UP_UV_CSTAT" acronym="VIP0_UP_UV_CSTAT" offset="0x394" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP1_LO_Y_CSTAT" acronym="VIP1_LO_Y_CSTAT" offset="0x398" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP1_LO_UV_CSTAT" acronym="VIP1_LO_UV_CSTAT" offset="0x39C" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP1_UP_Y_CSTAT" acronym="VIP1_UP_Y_CSTAT" offset="0x3A0" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP1_UP_UV_CSTAT" acronym="VIP1_UP_UV_CSTAT" offset="0x3A4" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VPI_CTL_CSTAT" acronym="VPI_CTL_CSTAT" offset="0x3D0" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP0_ANC_A_CSTAT" acronym="VIP0_ANC_A_CSTAT" offset="0x3E8" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP0_ANC_B_CSTAT" acronym="VIP0_ANC_B_CSTAT" offset="0x3EC" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP1_ANC_A_CSTAT" acronym="VIP1_ANC_A_CSTAT" offset="0x3F0" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles..This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VIP1_ANC_B_CSTAT" acronym="VIP1_ANC_B_CSTAT" offset="0x3F4" width="32" description="The register holds status information and control for the client.\\n">
    <bitfield id="REQ_DELAY" width="8" begin="31" end="24" resetval="0x0" description="The minimum number of clock cycles between requests being issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins and the first request of a frame will go as soon as possible." range="" rwaccess="RW"/>
    <bitfield id="REQ_RATE" width="8" begin="23" end="16" resetval="0x0" description="The number of clock cycles between the last two requests issued. This value is multiplied by 32 to get the actual number of cycles.This value is only accurate for the current frame. The internal counters used to calculate the rate are reset when a new frame begins." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Signals if the client is currently active. This bit is set as soon as we the channel is received by the client from the list manager and is cleared when the channel is cleared from the shared memory." range="" rwaccess="R"/>
    <bitfield id="DMA_ACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Signals if the client is currently actively sending DMA requests" range="" rwaccess="R"/>
    <bitfield id="FRAME_START" width="4" begin="13" end="10" resetval="0x0" description="The source of the start frame event for the client.\\n0 : Change in value of hdmi_field_id\\n1 : Change in value of dvo2_field_id\\n2 : Change in value of hdcomp_field_id\\n3 : Change in value of sd_field_id\\n4 : Use List Manager Internal Field0\\n5 : Use List Manager Internal Field1\\n6 : Use List Manager Internal Field2\\n7 : Start on channel active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
