
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= B_MEM.Out=>B_WB.In                                     Premise(F9)
	S12= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F10)
	S13= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F11)
	S14= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F12)
	S15= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F22)
	S25= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F23)
	S26= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F24)
	S27= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F27)
	S30= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F28)
	S31= IR_MEM.Out=>FU.IR_MEM                                  Premise(F29)
	S32= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F30)
	S33= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F31)
	S34= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F32)
	S35= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F33)
	S36= ALUOut_MEM.Out=>FU.InMEM                               Premise(F34)
	S37= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F35)
	S38= IMMU.Addr=>IAddrReg.In                                 Premise(F36)
	S39= PC.Out=>ICache.IEA                                     Premise(F37)
	S40= ICache.IEA=addr                                        Path(S5,S39)
	S41= ICache.Hit=ICacheHit(addr)                             ICache-Search(S40)
	S42= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S40,S3)
	S43= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S41,S20)
	S44= FU.ICacheHit=ICacheHit(addr)                           Path(S41,S28)
	S45= ICache.Out=>ICacheReg.In                               Premise(F38)
	S46= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S42,S45)
	S47= PC.Out=>IMMU.IEA                                       Premise(F39)
	S48= IMMU.IEA=addr                                          Path(S5,S47)
	S49= CP0.ASID=>IMMU.PID                                     Premise(F40)
	S50= IMMU.PID=pid                                           Path(S4,S49)
	S51= IMMU.Addr={pid,addr}                                   IMMU-Search(S50,S48)
	S52= IAddrReg.In={pid,addr}                                 Path(S51,S38)
	S53= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S50,S48)
	S54= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S53,S21)
	S55= IR_MEM.Out=>IR_DMMU1.In                                Premise(F41)
	S56= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F42)
	S57= ICache.Out=>IR_ID.In                                   Premise(F43)
	S58= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S42,S57)
	S59= ICache.Out=>IR_IMMU.In                                 Premise(F44)
	S60= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S42,S59)
	S61= IR_DMMU2.Out=>IR_WB.In                                 Premise(F45)
	S62= IR_MEM.Out=>IR_WB.In                                   Premise(F46)
	S63= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F47)
	S64= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F48)
	S65= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F49)
	S66= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F50)
	S67= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F51)
	S68= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F52)
	S69= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F53)
	S70= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F54)
	S71= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F55)
	S72= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F56)
	S73= IR_EX.Out31_26=>CU_EX.Op                               Premise(F57)
	S74= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F58)
	S75= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F59)
	S76= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F60)
	S77= IR_ID.Out31_26=>CU_ID.Op                               Premise(F61)
	S78= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F62)
	S79= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F63)
	S80= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F64)
	S81= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F65)
	S82= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F66)
	S83= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F67)
	S84= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F68)
	S85= IR_WB.Out31_26=>CU_WB.Op                               Premise(F69)
	S86= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F70)
	S87= CtrlA_EX=0                                             Premise(F71)
	S88= CtrlB_EX=0                                             Premise(F72)
	S89= CtrlALUOut_MEM=0                                       Premise(F73)
	S90= CtrlALUOut_DMMU1=0                                     Premise(F74)
	S91= CtrlALUOut_DMMU2=0                                     Premise(F75)
	S92= CtrlALUOut_WB=0                                        Premise(F76)
	S93= CtrlA_MEM=0                                            Premise(F77)
	S94= CtrlA_WB=0                                             Premise(F78)
	S95= CtrlB_MEM=0                                            Premise(F79)
	S96= CtrlB_WB=0                                             Premise(F80)
	S97= CtrlICache=0                                           Premise(F81)
	S98= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S97)
	S99= CtrlIMMU=0                                             Premise(F82)
	S100= CtrlIR_DMMU1=0                                        Premise(F83)
	S101= CtrlIR_DMMU2=0                                        Premise(F84)
	S102= CtrlIR_EX=0                                           Premise(F85)
	S103= CtrlIR_ID=1                                           Premise(F86)
	S104= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S58,S103)
	S105= CtrlIR_IMMU=0                                         Premise(F87)
	S106= CtrlIR_MEM=0                                          Premise(F88)
	S107= CtrlIR_WB=0                                           Premise(F89)
	S108= CtrlGPR=0                                             Premise(F90)
	S109= CtrlIAddrReg=0                                        Premise(F91)
	S110= CtrlPC=0                                              Premise(F92)
	S111= CtrlPCInc=1                                           Premise(F93)
	S112= PC[Out]=addr+4                                        PC-Inc(S1,S110,S111)
	S113= PC[CIA]=addr                                          PC-Inc(S1,S110,S111)
	S114= CtrlIMem=0                                            Premise(F94)
	S115= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S114)
	S116= CtrlICacheReg=0                                       Premise(F95)
	S117= CtrlASIDIn=0                                          Premise(F96)
	S118= CtrlCP0=0                                             Premise(F97)
	S119= CP0[ASID]=pid                                         CP0-Hold(S0,S118)
	S120= CtrlEPCIn=0                                           Premise(F98)
	S121= CtrlExCodeIn=0                                        Premise(F99)
	S122= CtrlIRMux=0                                           Premise(F100)
	S123= GPR[rS]=a                                             Premise(F101)
	S124= GPR[rT]=b                                             Premise(F102)

ID	S125= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S104)
	S126= IR_ID.Out31_26=0                                      IR-Out(S104)
	S127= IR_ID.Out25_21=rS                                     IR-Out(S104)
	S128= IR_ID.Out20_16=rT                                     IR-Out(S104)
	S129= IR_ID.Out15_11=rD                                     IR-Out(S104)
	S130= IR_ID.Out10_6=0                                       IR-Out(S104)
	S131= IR_ID.Out5_0=37                                       IR-Out(S104)
	S132= PC.Out=addr+4                                         PC-Out(S112)
	S133= PC.CIA=addr                                           PC-Out(S113)
	S134= PC.CIA31_28=addr[31:28]                               PC-Out(S113)
	S135= CP0.ASID=pid                                          CP0-Read-ASID(S119)
	S136= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F200)
	S137= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F201)
	S138= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F202)
	S139= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F203)
	S140= A_MEM.Out=>A_WB.In                                    Premise(F204)
	S141= B_MEM.Out=>B_WB.In                                    Premise(F205)
	S142= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F206)
	S143= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F207)
	S144= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F208)
	S145= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F209)
	S146= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F210)
	S147= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F211)
	S148= FU.Bub_IF=>CU_IF.Bub                                  Premise(F212)
	S149= FU.Halt_IF=>CU_IF.Halt                                Premise(F213)
	S150= ICache.Hit=>CU_IF.ICacheHit                           Premise(F214)
	S151= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F215)
	S152= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F216)
	S153= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F217)
	S154= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F218)
	S155= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F219)
	S156= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F220)
	S157= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F221)
	S158= ICache.Hit=>FU.ICacheHit                              Premise(F222)
	S159= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F223)
	S160= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F224)
	S161= IR_MEM.Out=>FU.IR_MEM                                 Premise(F225)
	S162= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F226)
	S163= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F227)
	S164= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F228)
	S165= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F229)
	S166= ALUOut_MEM.Out=>FU.InMEM                              Premise(F230)
	S167= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F231)
	S168= IMMU.Addr=>IAddrReg.In                                Premise(F232)
	S169= PC.Out=>ICache.IEA                                    Premise(F233)
	S170= ICache.IEA=addr+4                                     Path(S132,S169)
	S171= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S170)
	S172= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S171,S150)
	S173= FU.ICacheHit=ICacheHit(addr+4)                        Path(S171,S158)
	S174= ICache.Out=>ICacheReg.In                              Premise(F234)
	S175= PC.Out=>IMMU.IEA                                      Premise(F235)
	S176= IMMU.IEA=addr+4                                       Path(S132,S175)
	S177= CP0.ASID=>IMMU.PID                                    Premise(F236)
	S178= IMMU.PID=pid                                          Path(S135,S177)
	S179= IMMU.Addr={pid,addr+4}                                IMMU-Search(S178,S176)
	S180= IAddrReg.In={pid,addr+4}                              Path(S179,S168)
	S181= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S178,S176)
	S182= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S181,S151)
	S183= IR_MEM.Out=>IR_DMMU1.In                               Premise(F237)
	S184= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F238)
	S185= ICache.Out=>IR_ID.In                                  Premise(F239)
	S186= ICache.Out=>IR_IMMU.In                                Premise(F240)
	S187= IR_DMMU2.Out=>IR_WB.In                                Premise(F241)
	S188= IR_MEM.Out=>IR_WB.In                                  Premise(F242)
	S189= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F243)
	S190= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F244)
	S191= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F245)
	S192= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F246)
	S193= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F247)
	S194= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F248)
	S195= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F249)
	S196= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F250)
	S197= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F251)
	S198= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F252)
	S199= IR_EX.Out31_26=>CU_EX.Op                              Premise(F253)
	S200= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F254)
	S201= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F255)
	S202= CU_ID.IRFunc1=rT                                      Path(S128,S201)
	S203= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F256)
	S204= CU_ID.IRFunc2=rS                                      Path(S127,S203)
	S205= IR_ID.Out31_26=>CU_ID.Op                              Premise(F257)
	S206= CU_ID.Op=0                                            Path(S126,S205)
	S207= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F258)
	S208= CU_ID.IRFunc=37                                       Path(S131,S207)
	S209= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F259)
	S210= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F260)
	S211= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F261)
	S212= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F262)
	S213= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F263)
	S214= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F264)
	S215= IR_WB.Out31_26=>CU_WB.Op                              Premise(F265)
	S216= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F266)
	S217= CtrlA_EX=1                                            Premise(F267)
	S218= CtrlB_EX=1                                            Premise(F268)
	S219= CtrlALUOut_MEM=0                                      Premise(F269)
	S220= CtrlALUOut_DMMU1=0                                    Premise(F270)
	S221= CtrlALUOut_DMMU2=0                                    Premise(F271)
	S222= CtrlALUOut_WB=0                                       Premise(F272)
	S223= CtrlA_MEM=0                                           Premise(F273)
	S224= CtrlA_WB=0                                            Premise(F274)
	S225= CtrlB_MEM=0                                           Premise(F275)
	S226= CtrlB_WB=0                                            Premise(F276)
	S227= CtrlICache=0                                          Premise(F277)
	S228= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S98,S227)
	S229= CtrlIMMU=0                                            Premise(F278)
	S230= CtrlIR_DMMU1=0                                        Premise(F279)
	S231= CtrlIR_DMMU2=0                                        Premise(F280)
	S232= CtrlIR_EX=1                                           Premise(F281)
	S233= CtrlIR_ID=0                                           Premise(F282)
	S234= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S104,S233)
	S235= CtrlIR_IMMU=0                                         Premise(F283)
	S236= CtrlIR_MEM=0                                          Premise(F284)
	S237= CtrlIR_WB=0                                           Premise(F285)
	S238= CtrlGPR=0                                             Premise(F286)
	S239= GPR[rS]=a                                             GPR-Hold(S123,S238)
	S240= GPR[rT]=b                                             GPR-Hold(S124,S238)
	S241= CtrlIAddrReg=0                                        Premise(F287)
	S242= CtrlPC=0                                              Premise(F288)
	S243= CtrlPCInc=0                                           Premise(F289)
	S244= PC[CIA]=addr                                          PC-Hold(S113,S243)
	S245= PC[Out]=addr+4                                        PC-Hold(S112,S242,S243)
	S246= CtrlIMem=0                                            Premise(F290)
	S247= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S115,S246)
	S248= CtrlICacheReg=0                                       Premise(F291)
	S249= CtrlASIDIn=0                                          Premise(F292)
	S250= CtrlCP0=0                                             Premise(F293)
	S251= CP0[ASID]=pid                                         CP0-Hold(S119,S250)
	S252= CtrlEPCIn=0                                           Premise(F294)
	S253= CtrlExCodeIn=0                                        Premise(F295)
	S254= CtrlIRMux=0                                           Premise(F296)

EX	S255= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S234)
	S256= IR_ID.Out31_26=0                                      IR-Out(S234)
	S257= IR_ID.Out25_21=rS                                     IR-Out(S234)
	S258= IR_ID.Out20_16=rT                                     IR-Out(S234)
	S259= IR_ID.Out15_11=rD                                     IR-Out(S234)
	S260= IR_ID.Out10_6=0                                       IR-Out(S234)
	S261= IR_ID.Out5_0=37                                       IR-Out(S234)
	S262= PC.CIA=addr                                           PC-Out(S244)
	S263= PC.CIA31_28=addr[31:28]                               PC-Out(S244)
	S264= PC.Out=addr+4                                         PC-Out(S245)
	S265= CP0.ASID=pid                                          CP0-Read-ASID(S251)
	S266= ALU.Func=6'b000001                                    Premise(F297)
	S267= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F298)
	S268= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F299)
	S269= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F300)
	S270= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F301)
	S271= A_MEM.Out=>A_WB.In                                    Premise(F302)
	S272= B_MEM.Out=>B_WB.In                                    Premise(F303)
	S273= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F304)
	S274= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F305)
	S275= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F306)
	S276= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F307)
	S277= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F308)
	S278= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F309)
	S279= FU.Bub_IF=>CU_IF.Bub                                  Premise(F310)
	S280= FU.Halt_IF=>CU_IF.Halt                                Premise(F311)
	S281= ICache.Hit=>CU_IF.ICacheHit                           Premise(F312)
	S282= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F313)
	S283= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F314)
	S284= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F315)
	S285= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F316)
	S286= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F317)
	S287= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F318)
	S288= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F319)
	S289= ICache.Hit=>FU.ICacheHit                              Premise(F320)
	S290= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F321)
	S291= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F322)
	S292= IR_MEM.Out=>FU.IR_MEM                                 Premise(F323)
	S293= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F324)
	S294= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F325)
	S295= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F326)
	S296= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F327)
	S297= ALUOut_MEM.Out=>FU.InMEM                              Premise(F328)
	S298= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F329)
	S299= IMMU.Addr=>IAddrReg.In                                Premise(F330)
	S300= PC.Out=>ICache.IEA                                    Premise(F331)
	S301= ICache.IEA=addr+4                                     Path(S264,S300)
	S302= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S301)
	S303= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S302,S281)
	S304= FU.ICacheHit=ICacheHit(addr+4)                        Path(S302,S289)
	S305= ICache.Out=>ICacheReg.In                              Premise(F332)
	S306= PC.Out=>IMMU.IEA                                      Premise(F333)
	S307= IMMU.IEA=addr+4                                       Path(S264,S306)
	S308= CP0.ASID=>IMMU.PID                                    Premise(F334)
	S309= IMMU.PID=pid                                          Path(S265,S308)
	S310= IMMU.Addr={pid,addr+4}                                IMMU-Search(S309,S307)
	S311= IAddrReg.In={pid,addr+4}                              Path(S310,S299)
	S312= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S309,S307)
	S313= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S312,S282)
	S314= IR_MEM.Out=>IR_DMMU1.In                               Premise(F335)
	S315= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F336)
	S316= ICache.Out=>IR_ID.In                                  Premise(F337)
	S317= ICache.Out=>IR_IMMU.In                                Premise(F338)
	S318= IR_DMMU2.Out=>IR_WB.In                                Premise(F339)
	S319= IR_MEM.Out=>IR_WB.In                                  Premise(F340)
	S320= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F341)
	S321= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F342)
	S322= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F343)
	S323= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F344)
	S324= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F345)
	S325= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F346)
	S326= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F347)
	S327= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F348)
	S328= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F349)
	S329= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F350)
	S330= IR_EX.Out31_26=>CU_EX.Op                              Premise(F351)
	S331= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F352)
	S332= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F353)
	S333= CU_ID.IRFunc1=rT                                      Path(S258,S332)
	S334= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F354)
	S335= CU_ID.IRFunc2=rS                                      Path(S257,S334)
	S336= IR_ID.Out31_26=>CU_ID.Op                              Premise(F355)
	S337= CU_ID.Op=0                                            Path(S256,S336)
	S338= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F356)
	S339= CU_ID.IRFunc=37                                       Path(S261,S338)
	S340= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F357)
	S341= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F358)
	S342= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F359)
	S343= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F360)
	S344= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F361)
	S345= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F362)
	S346= IR_WB.Out31_26=>CU_WB.Op                              Premise(F363)
	S347= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F364)
	S348= CtrlA_EX=0                                            Premise(F365)
	S349= CtrlB_EX=0                                            Premise(F366)
	S350= CtrlALUOut_MEM=1                                      Premise(F367)
	S351= CtrlALUOut_DMMU1=0                                    Premise(F368)
	S352= CtrlALUOut_DMMU2=0                                    Premise(F369)
	S353= CtrlALUOut_WB=0                                       Premise(F370)
	S354= CtrlA_MEM=0                                           Premise(F371)
	S355= CtrlA_WB=0                                            Premise(F372)
	S356= CtrlB_MEM=0                                           Premise(F373)
	S357= CtrlB_WB=0                                            Premise(F374)
	S358= CtrlICache=0                                          Premise(F375)
	S359= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S228,S358)
	S360= CtrlIMMU=0                                            Premise(F376)
	S361= CtrlIR_DMMU1=0                                        Premise(F377)
	S362= CtrlIR_DMMU2=0                                        Premise(F378)
	S363= CtrlIR_EX=0                                           Premise(F379)
	S364= CtrlIR_ID=0                                           Premise(F380)
	S365= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S234,S364)
	S366= CtrlIR_IMMU=0                                         Premise(F381)
	S367= CtrlIR_MEM=1                                          Premise(F382)
	S368= CtrlIR_WB=0                                           Premise(F383)
	S369= CtrlGPR=0                                             Premise(F384)
	S370= GPR[rS]=a                                             GPR-Hold(S239,S369)
	S371= GPR[rT]=b                                             GPR-Hold(S240,S369)
	S372= CtrlIAddrReg=0                                        Premise(F385)
	S373= CtrlPC=0                                              Premise(F386)
	S374= CtrlPCInc=0                                           Premise(F387)
	S375= PC[CIA]=addr                                          PC-Hold(S244,S374)
	S376= PC[Out]=addr+4                                        PC-Hold(S245,S373,S374)
	S377= CtrlIMem=0                                            Premise(F388)
	S378= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S247,S377)
	S379= CtrlICacheReg=0                                       Premise(F389)
	S380= CtrlASIDIn=0                                          Premise(F390)
	S381= CtrlCP0=0                                             Premise(F391)
	S382= CP0[ASID]=pid                                         CP0-Hold(S251,S381)
	S383= CtrlEPCIn=0                                           Premise(F392)
	S384= CtrlExCodeIn=0                                        Premise(F393)
	S385= CtrlIRMux=0                                           Premise(F394)

MEM	S386= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S365)
	S387= IR_ID.Out31_26=0                                      IR-Out(S365)
	S388= IR_ID.Out25_21=rS                                     IR-Out(S365)
	S389= IR_ID.Out20_16=rT                                     IR-Out(S365)
	S390= IR_ID.Out15_11=rD                                     IR-Out(S365)
	S391= IR_ID.Out10_6=0                                       IR-Out(S365)
	S392= IR_ID.Out5_0=37                                       IR-Out(S365)
	S393= PC.CIA=addr                                           PC-Out(S375)
	S394= PC.CIA31_28=addr[31:28]                               PC-Out(S375)
	S395= PC.Out=addr+4                                         PC-Out(S376)
	S396= CP0.ASID=pid                                          CP0-Read-ASID(S382)
	S397= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F395)
	S398= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F396)
	S399= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F397)
	S400= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F398)
	S401= A_MEM.Out=>A_WB.In                                    Premise(F399)
	S402= B_MEM.Out=>B_WB.In                                    Premise(F400)
	S403= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F401)
	S404= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F402)
	S405= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F403)
	S406= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F404)
	S407= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F405)
	S408= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F406)
	S409= FU.Bub_IF=>CU_IF.Bub                                  Premise(F407)
	S410= FU.Halt_IF=>CU_IF.Halt                                Premise(F408)
	S411= ICache.Hit=>CU_IF.ICacheHit                           Premise(F409)
	S412= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F410)
	S413= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F411)
	S414= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F412)
	S415= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F413)
	S416= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F414)
	S417= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F415)
	S418= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F416)
	S419= ICache.Hit=>FU.ICacheHit                              Premise(F417)
	S420= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F418)
	S421= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F419)
	S422= IR_MEM.Out=>FU.IR_MEM                                 Premise(F420)
	S423= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F421)
	S424= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F422)
	S425= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F423)
	S426= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F424)
	S427= ALUOut_MEM.Out=>FU.InMEM                              Premise(F425)
	S428= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F426)
	S429= IMMU.Addr=>IAddrReg.In                                Premise(F427)
	S430= PC.Out=>ICache.IEA                                    Premise(F428)
	S431= ICache.IEA=addr+4                                     Path(S395,S430)
	S432= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S431)
	S433= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S432,S411)
	S434= FU.ICacheHit=ICacheHit(addr+4)                        Path(S432,S419)
	S435= ICache.Out=>ICacheReg.In                              Premise(F429)
	S436= PC.Out=>IMMU.IEA                                      Premise(F430)
	S437= IMMU.IEA=addr+4                                       Path(S395,S436)
	S438= CP0.ASID=>IMMU.PID                                    Premise(F431)
	S439= IMMU.PID=pid                                          Path(S396,S438)
	S440= IMMU.Addr={pid,addr+4}                                IMMU-Search(S439,S437)
	S441= IAddrReg.In={pid,addr+4}                              Path(S440,S429)
	S442= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S439,S437)
	S443= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S442,S412)
	S444= IR_MEM.Out=>IR_DMMU1.In                               Premise(F432)
	S445= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F433)
	S446= ICache.Out=>IR_ID.In                                  Premise(F434)
	S447= ICache.Out=>IR_IMMU.In                                Premise(F435)
	S448= IR_DMMU2.Out=>IR_WB.In                                Premise(F436)
	S449= IR_MEM.Out=>IR_WB.In                                  Premise(F437)
	S450= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F438)
	S451= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F439)
	S452= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F440)
	S453= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F441)
	S454= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F442)
	S455= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F443)
	S456= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F444)
	S457= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F445)
	S458= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F446)
	S459= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F447)
	S460= IR_EX.Out31_26=>CU_EX.Op                              Premise(F448)
	S461= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F449)
	S462= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F450)
	S463= CU_ID.IRFunc1=rT                                      Path(S389,S462)
	S464= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F451)
	S465= CU_ID.IRFunc2=rS                                      Path(S388,S464)
	S466= IR_ID.Out31_26=>CU_ID.Op                              Premise(F452)
	S467= CU_ID.Op=0                                            Path(S387,S466)
	S468= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F453)
	S469= CU_ID.IRFunc=37                                       Path(S392,S468)
	S470= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F454)
	S471= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F455)
	S472= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F456)
	S473= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F457)
	S474= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F458)
	S475= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F459)
	S476= IR_WB.Out31_26=>CU_WB.Op                              Premise(F460)
	S477= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F461)
	S478= CtrlA_EX=0                                            Premise(F462)
	S479= CtrlB_EX=0                                            Premise(F463)
	S480= CtrlALUOut_MEM=0                                      Premise(F464)
	S481= CtrlALUOut_DMMU1=1                                    Premise(F465)
	S482= CtrlALUOut_DMMU2=0                                    Premise(F466)
	S483= CtrlALUOut_WB=1                                       Premise(F467)
	S484= CtrlA_MEM=0                                           Premise(F468)
	S485= CtrlA_WB=1                                            Premise(F469)
	S486= CtrlB_MEM=0                                           Premise(F470)
	S487= CtrlB_WB=1                                            Premise(F471)
	S488= CtrlICache=0                                          Premise(F472)
	S489= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S359,S488)
	S490= CtrlIMMU=0                                            Premise(F473)
	S491= CtrlIR_DMMU1=1                                        Premise(F474)
	S492= CtrlIR_DMMU2=0                                        Premise(F475)
	S493= CtrlIR_EX=0                                           Premise(F476)
	S494= CtrlIR_ID=0                                           Premise(F477)
	S495= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S365,S494)
	S496= CtrlIR_IMMU=0                                         Premise(F478)
	S497= CtrlIR_MEM=0                                          Premise(F479)
	S498= CtrlIR_WB=1                                           Premise(F480)
	S499= CtrlGPR=0                                             Premise(F481)
	S500= GPR[rS]=a                                             GPR-Hold(S370,S499)
	S501= GPR[rT]=b                                             GPR-Hold(S371,S499)
	S502= CtrlIAddrReg=0                                        Premise(F482)
	S503= CtrlPC=0                                              Premise(F483)
	S504= CtrlPCInc=0                                           Premise(F484)
	S505= PC[CIA]=addr                                          PC-Hold(S375,S504)
	S506= PC[Out]=addr+4                                        PC-Hold(S376,S503,S504)
	S507= CtrlIMem=0                                            Premise(F485)
	S508= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S378,S507)
	S509= CtrlICacheReg=0                                       Premise(F486)
	S510= CtrlASIDIn=0                                          Premise(F487)
	S511= CtrlCP0=0                                             Premise(F488)
	S512= CP0[ASID]=pid                                         CP0-Hold(S382,S511)
	S513= CtrlEPCIn=0                                           Premise(F489)
	S514= CtrlExCodeIn=0                                        Premise(F490)
	S515= CtrlIRMux=0                                           Premise(F491)

WB	S516= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S495)
	S517= IR_ID.Out31_26=0                                      IR-Out(S495)
	S518= IR_ID.Out25_21=rS                                     IR-Out(S495)
	S519= IR_ID.Out20_16=rT                                     IR-Out(S495)
	S520= IR_ID.Out15_11=rD                                     IR-Out(S495)
	S521= IR_ID.Out10_6=0                                       IR-Out(S495)
	S522= IR_ID.Out5_0=37                                       IR-Out(S495)
	S523= PC.CIA=addr                                           PC-Out(S505)
	S524= PC.CIA31_28=addr[31:28]                               PC-Out(S505)
	S525= PC.Out=addr+4                                         PC-Out(S506)
	S526= CP0.ASID=pid                                          CP0-Read-ASID(S512)
	S527= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F686)
	S528= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F687)
	S529= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F688)
	S530= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F689)
	S531= A_MEM.Out=>A_WB.In                                    Premise(F690)
	S532= B_MEM.Out=>B_WB.In                                    Premise(F691)
	S533= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F692)
	S534= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F693)
	S535= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F694)
	S536= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F695)
	S537= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F696)
	S538= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F697)
	S539= FU.Bub_IF=>CU_IF.Bub                                  Premise(F698)
	S540= FU.Halt_IF=>CU_IF.Halt                                Premise(F699)
	S541= ICache.Hit=>CU_IF.ICacheHit                           Premise(F700)
	S542= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F701)
	S543= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F702)
	S544= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F703)
	S545= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F704)
	S546= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F705)
	S547= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F706)
	S548= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F707)
	S549= ICache.Hit=>FU.ICacheHit                              Premise(F708)
	S550= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F709)
	S551= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F710)
	S552= IR_MEM.Out=>FU.IR_MEM                                 Premise(F711)
	S553= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F712)
	S554= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F713)
	S555= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F714)
	S556= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F715)
	S557= ALUOut_MEM.Out=>FU.InMEM                              Premise(F716)
	S558= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F717)
	S559= IMMU.Addr=>IAddrReg.In                                Premise(F718)
	S560= PC.Out=>ICache.IEA                                    Premise(F719)
	S561= ICache.IEA=addr+4                                     Path(S525,S560)
	S562= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S561)
	S563= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S562,S541)
	S564= FU.ICacheHit=ICacheHit(addr+4)                        Path(S562,S549)
	S565= ICache.Out=>ICacheReg.In                              Premise(F720)
	S566= PC.Out=>IMMU.IEA                                      Premise(F721)
	S567= IMMU.IEA=addr+4                                       Path(S525,S566)
	S568= CP0.ASID=>IMMU.PID                                    Premise(F722)
	S569= IMMU.PID=pid                                          Path(S526,S568)
	S570= IMMU.Addr={pid,addr+4}                                IMMU-Search(S569,S567)
	S571= IAddrReg.In={pid,addr+4}                              Path(S570,S559)
	S572= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S569,S567)
	S573= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S572,S542)
	S574= IR_MEM.Out=>IR_DMMU1.In                               Premise(F723)
	S575= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F724)
	S576= ICache.Out=>IR_ID.In                                  Premise(F725)
	S577= ICache.Out=>IR_IMMU.In                                Premise(F726)
	S578= IR_DMMU2.Out=>IR_WB.In                                Premise(F727)
	S579= IR_MEM.Out=>IR_WB.In                                  Premise(F728)
	S580= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F729)
	S581= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F730)
	S582= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F731)
	S583= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F732)
	S584= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F733)
	S585= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F734)
	S586= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F735)
	S587= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F736)
	S588= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F737)
	S589= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F738)
	S590= IR_EX.Out31_26=>CU_EX.Op                              Premise(F739)
	S591= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F740)
	S592= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F741)
	S593= CU_ID.IRFunc1=rT                                      Path(S519,S592)
	S594= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F742)
	S595= CU_ID.IRFunc2=rS                                      Path(S518,S594)
	S596= IR_ID.Out31_26=>CU_ID.Op                              Premise(F743)
	S597= CU_ID.Op=0                                            Path(S517,S596)
	S598= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F744)
	S599= CU_ID.IRFunc=37                                       Path(S522,S598)
	S600= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F745)
	S601= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F746)
	S602= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F747)
	S603= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F748)
	S604= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F749)
	S605= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F750)
	S606= IR_WB.Out31_26=>CU_WB.Op                              Premise(F751)
	S607= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F752)
	S608= CtrlA_EX=0                                            Premise(F753)
	S609= CtrlB_EX=0                                            Premise(F754)
	S610= CtrlALUOut_MEM=0                                      Premise(F755)
	S611= CtrlALUOut_DMMU1=0                                    Premise(F756)
	S612= CtrlALUOut_DMMU2=0                                    Premise(F757)
	S613= CtrlALUOut_WB=0                                       Premise(F758)
	S614= CtrlA_MEM=0                                           Premise(F759)
	S615= CtrlA_WB=0                                            Premise(F760)
	S616= CtrlB_MEM=0                                           Premise(F761)
	S617= CtrlB_WB=0                                            Premise(F762)
	S618= CtrlICache=0                                          Premise(F763)
	S619= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S489,S618)
	S620= CtrlIMMU=0                                            Premise(F764)
	S621= CtrlIR_DMMU1=0                                        Premise(F765)
	S622= CtrlIR_DMMU2=0                                        Premise(F766)
	S623= CtrlIR_EX=0                                           Premise(F767)
	S624= CtrlIR_ID=0                                           Premise(F768)
	S625= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S495,S624)
	S626= CtrlIR_IMMU=0                                         Premise(F769)
	S627= CtrlIR_MEM=0                                          Premise(F770)
	S628= CtrlIR_WB=0                                           Premise(F771)
	S629= CtrlGPR=1                                             Premise(F772)
	S630= CtrlIAddrReg=0                                        Premise(F773)
	S631= CtrlPC=0                                              Premise(F774)
	S632= CtrlPCInc=0                                           Premise(F775)
	S633= PC[CIA]=addr                                          PC-Hold(S505,S632)
	S634= PC[Out]=addr+4                                        PC-Hold(S506,S631,S632)
	S635= CtrlIMem=0                                            Premise(F776)
	S636= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S508,S635)
	S637= CtrlICacheReg=0                                       Premise(F777)
	S638= CtrlASIDIn=0                                          Premise(F778)
	S639= CtrlCP0=0                                             Premise(F779)
	S640= CP0[ASID]=pid                                         CP0-Hold(S512,S639)
	S641= CtrlEPCIn=0                                           Premise(F780)
	S642= CtrlExCodeIn=0                                        Premise(F781)
	S643= CtrlIRMux=0                                           Premise(F782)

POST	S619= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S489,S618)
	S625= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S495,S624)
	S633= PC[CIA]=addr                                          PC-Hold(S505,S632)
	S634= PC[Out]=addr+4                                        PC-Hold(S506,S631,S632)
	S636= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S508,S635)
	S640= CP0[ASID]=pid                                         CP0-Hold(S512,S639)

