(define_attr "length" ""
         (const_int 4))

;; Only support Coolidge, but keep flexibility as long as it does not
;; cost too much

(define_attr "arch" "coolidge" (const (symbol_ref "k1_arch_schedule")))

(define_attr "only_64b" "yes,no" (const_string "no"))

;; (define_attr "enabled" ""
;;   (cond [(eq_attr "only_64b" "no") (const_int 1)
;;          (and (eq_attr "only_64b" "yes")
;;               (ne (symbol_ref "TARGET_64") (const_int 0)))
;;          (const_int 1)]
;;         (const_int 0)))
;; 
	
(define_c_enum "unspec"
  [     
        UNSPEC_AWAIT
        UNSPEC_BARRIER
        UNSPEC_DOZE
        UNSPEC_SLEEP
        UNSPEC_STOP
        UNSPEC_SCALL
        UNSPEC_DPURGE
        UNSPEC_DPURGEL
        UNSPEC_DINVALL
        UNSPEC_LDC
        UNSPEC_ALCLR
        UNSPEC_GET
        UNSPEC_SET
        UNSPEC_SET_PS
        UNSPEC_SETCARRY
        UNSPEC_STSU
        UNSPEC_IINVALS
        UNSPEC_DFLUSH
        UNSPEC_SBMM8
        UNSPEC_SBMMT8
        UNSPEC_TLS
        UNSPEC_LDD
        UNSPEC_SDD
        UNSPEC_DINVAL
        UNSPEC_IINVAL
        UNSPEC_DFLUSHL
        UNSPEC_DTOUCHL
        UNSPEC_DZEROL
        UNSPEC_LDU
        UNSPEC_ITOUCHL
        UNSPEC_RAISE
        UNSPEC_CLEAR
        UNSPEC_STSUD
        UNSPEC_RXOR
        UNSPEC_CDS
        UNSPEC_FSDIV
        UNSPEC_FSISR
        UNSPEC_FSDIVD
        UNSPEC_FSISRD
        UNSPEC_FSDIVWP
        UNSPEC_FSISRWP
        UNSPEC_LBSU
        UNSPEC_LBZU
        UNSPEC_LHSU
        UNSPEC_LHZU
        UNSPEC_ADDHP
        UNSPEC_ABDHP
        UNSPEC_FCMA
        UNSPEC_FDMS
        UNSPEC_SBFHP
        UNSPEC_SLLHPS
        UNSPEC_SRAHPS
        UNSPEC_LANDHP
        UNSPEC_SYNC
        UNSPEC_WAITIT
        UNSPEC_WFXL
        UNSPEC_WFXL_PS
        UNSPEC_WFXM
        UNSPEC_WFXM_PS
        UNSPEC_FDMAWD
        UNSPEC_FDMA
        UNSPEC_FDMSWD
        UNSPEC_FCMAWD
        UNSPEC_FCMSWD
        UNSPEC_FCMS
        UNSPEC_LWZU
        UNSPEC_SYNCGROUP
        UNSPEC_LOOPDO
        UNSPEC_LOOPDO_END
        UNSPEC_ACSWAP
        UNSPEC_AFADDD
        UNSPEC_AFADDW
        UNSPEC_LOAD
        UNSPEC_FPRN
        UNSPEC_FCDIV
        UNSPEC_FSINV
        UNSPEC_FSINVN
        UNSPEC_FCDIVD
        UNSPEC_FSINVD
        UNSPEC_FSINVND
        UNSPEC_FCDIVWP
        UNSPEC_FSINVWP
        UNSPEC_FSINVNWP
        UNSPEC_TLBDINVAL
        UNSPEC_TLBIINVAL
        UNSPEC_TLBPROBE
        UNSPEC_TLBREAD
        UNSPEC_TLBWRITE
        UNSPEC_RAISE1
        UNSPEC_ABD
        UNSPEC_FENCE
        UNSPEC_FLOAT
        UNSPEC_FLOATU
        UNSPEC_FIXED
        UNSPEC_FIXEDU
        UNSPEC_PIC
        UNSPEC_GOT
        UNSPEC_GOTOFF
        UNSPEC_PCREL
        UNSPEC_GETCARRY
        UNSPEC_ADDCD
        UNSPEC_SAT
        UNSPEC_ABDHQ
        UNSPEC_FWIDENLHW
        UNSPEC_FWIDENLHWP
        UNSPEC_FWIDENMHW
        UNSPEC_FWIDENMHWP
        UNSPEC_FNARROWWH
        UNSPEC_LHPZ
        UNSPEC_LHPZU
        UNSPEC_LHPZN
        UNSPEC_LHPZUN
   ]
)


;; Register numbers
(include "k1c-registers.md")

;; Iterators
(include "iterators.md")

;; Instruction classification types
(include "types.md")

;; Scheduling classes
(include "coolidge.md")

;; Constraints
(include "constraints.md")

;; Predicates
(include "predicates.md")

;; lsu_load,lsu_load_x,lsu_store,lsu_store_x
;; (define_attr "enabled" ""
;;   (cond [
;;          (and (eq_attr "type" "lsu_load")
;;               (eq (symbol_ref "K1_FORCE_UNCACHED_LSU") (const_int 1)))
;; 	 (const_int 0)
;; 
;;          (and (eq_attr "type" "lsu_load_x")
;;               (eq (symbol_ref "K1_FORCE_UNCACHED_LSU") (const_int 1)))
;; 	 (const_int 0)
;; 
;;          (and (eq_attr "type" "lsu_store")
;;               (eq (symbol_ref "K1_FORCE_UNCACHED_LSU") (const_int 1)))
;; 	 (const_int 0)
;; 
;;          (and (eq_attr "type" "lsu_store_x")
;;               (eq (symbol_ref "K1_FORCE_UNCACHED_LSU") (const_int 1)))
;; 	 (const_int 0)
;;         ]
;;         (const_int 1)))


;; -------------------------------------------------------------------
;; Moves
;; -------------------------------------------------------------------


;; Only used when K1_FORCE_UNCACHED_LSU is used

;; general insn for materializing symbol in paired register
;; Will also capture more complex move : @gotoff('sym' + offset)

;;  (define_insn "*movdi_real_immediate"
;;     [(set (match_operand:DI 0 "register_operand"   "=r,  r,   r")
;;           (match_operand:DI 1 "const_int_operand" "I16, I43, i"))]
;;   "1"
;;  {
;;   switch(which_alternative){
;;   case 0:
;;   case 1:
;;        return "maked %0 = %1";
;;   case 2:
;;        return "maked %d0 = %d1";
;;   default : gcc_unreachable ();
;;   }
;;  }
;;  [(set_attr "type" "alud_tiny,alud_tiny_x,alud_z")
;;   (set_attr "length" "4,8,16")])
;; 
;;  (define_insn "*movdi_real_k1b"
;;     [(set (match_operand:DI 0 "nonimmediate_operand" "=r, r, r, a, m")
;;           (match_operand:DI 1 "general_operand"      " r, a, m, r, r"))]
;;     "   1
;;      && !(immediate_operand(operands[1], DImode) && memory_operand(operands[0], DImode))
;;      && !(memory_operand(operands[0], DImode) && memory_operand(operands[1], DImode))
;;      && !((memory_operand(operands[0], DImode) || memory_operand(operands[1], DImode)) && K1_FORCE_UNCACHED_LSU)"
;;  {
;;   switch(which_alternative){
;;   case 0:
;;        return "copyd %0 = %1";
;;   case 1:
;;   case 2:
;;        return "ld%m1 %0 = %1";
;;   case 3:
;;   case 4:
;;        return "sd%m0 %0 = %1";
;;   default : gcc_unreachable ();
;;   }
;;  }
;;  [(set_attr "type" "alud_lite, lsu_load, lsu_load_x, lsu_store, lsu_store_x")
;;   (set_attr "length" "4,4,8,4,8")])
 

;; FIXME AUTO: How to correctly model movti for reg/reg without breaking it.
;; 128bits can be handled by LSU, but there is no other insn for moving them.
;; (define_expand "movti"
;;   [(set (match_operand:TI 0 "nonimmediate_operand" "")
;; 	(match_operand:TI 1 "nonimmediate_operand" ""))]
;;   ""
;;   "
;;     if (GET_CODE (operands[0]) == MEM)
;;       operands[1] = force_reg (TImode, operands[1]);

;;     if (GET_CODE (operands[1]) == MEM)
;;       operands[0] = force_reg (TImode, operands[0]);
;;   "
;; )
;; ;; Split 128bits move in 2 64bits moves
;; (define_split
;;   [(set (match_operand:TI 0 "register_operand" "")
;;         (match_operand:TI 1 "register_operand" ""))]
;;   ""
;;   [(parallel [(set (subreg:DI (match_dup 0) 0)
;;                    (subreg:DI (match_dup 1) 0))
;;   	      (set (subreg:DI (match_dup 0) 1)
;; 	           (subreg:DI (match_dup 1) 1))])]
;; )


;;  (define_insn "*movti"
;;    [(set (match_operand:TI 0 "nonimmediate_operand" "=Ca,Cm,Za,Zm, r, r, r, r")
;;          (match_operand:TI 1 "nonimmediate_operand" "  r, r, r, r,Ca,Cm,Za,Zm"))]
;;    "register_operand(operands[0], TImode) != register_operand(operands[1], TImode)"
;;    {
;;      switch(which_alternative){
;;        case 0: case 1: case 2: case 3:
;;          return "sq%m0 %0 = %1";
;;        case 4: case 5: case 6: case 7:
;;          return "lq%m1 %0 = %1";
;;        default:
;;          gcc_unreachable();
;;      }
;;    }
;;  [(set_attr "type" "lsu_store, lsu_store_x, lsu_store, lsu_store_x,
;;                     lsu_load, lsu_load_x, lsu_load_uncached, lsu_load_uncached_x")
;;   (set_attr "length" "4,8,4,8,4,8,4,8")])

(define_expand "store_multiple"
  [(match_par_dup 3 [(set (match_operand:DI 0 "" "")
			  (match_operand:DI 1 "" ""))
		     (use (match_operand:DI 2 "" ""))])]
  ""
  "
{
  int regno;
  int count;
  rtx to;
  rtx op0;
  int i;

  count = INTVAL (operands[2]);
  regno = REGNO (operands[1]);

  if (GET_CODE (operands[2]) != CONST_INT
      || GET_MODE(operands[1]) != DImode
      || (count != 2 && !(count == 4 && !DISABLE_OCTUBLE_MEM))
      || ((count == 2) && (regno & 1))
      || ((count == 4) && (regno & 3))
      || GET_CODE (operands[0]) != MEM
      || GET_CODE (operands[1]) != REG
      || REGNO (operands[1]) >= 64)
    FAIL;


  operands[3] = gen_rtx_PARALLEL (VOIDmode, rtvec_alloc (count /* + 1 */));
  to = force_reg (DImode, XEXP (operands[0], 0));
  op0 = replace_equiv_address (operands[0], to);

  XVECEXP (operands[3], 0, 0)
    = gen_rtx_SET (VOIDmode, adjust_address_nv (op0, DImode, 0), operands[1]);

/*  XVECEXP (operands[3], 0, 1) = gen_rtx_CLOBBER (VOIDmode,
 *						 gen_rtx_SCRATCH (DImode));
 */
  for (i = 1; i < count; i++)
    XVECEXP (operands[3], 0, i /* + 1 */)
      = gen_rtx_SET (VOIDmode,
		     adjust_address_nv (op0, DImode, i * UNITS_PER_WORD),
		     gen_rtx_REG (DImode, regno + i));
}")


(define_expand "load_multiple"
  [(match_par_dup 3 [(set (match_operand:DI 0 "" "")
			  (match_operand:DI 1 "" ""))
		     (use (match_operand:DI 2 "" ""))])]
  ""
  "
{
  int regno;
  int count;
  rtx op1;
  int i;

  count = INTVAL (operands[2]);
  regno = REGNO (operands[0]);

  /* Support only loading a constant number of fixed-point registers from
     memory and only bother with this if more than two; the machine
     doesn't support more than eight.  */
  if (GET_CODE (operands[2]) != CONST_INT
      || GET_MODE(operands[0]) != DImode
      || (count != 2 && !(count == 4 && !DISABLE_OCTUBLE_MEM))
      || ((count == 2) && (regno & 1))
      || ((count == 4) && (regno & 3))
      || GET_CODE (operands[1]) != MEM
      || GET_CODE (operands[0]) != REG
      || REGNO (operands[0]) >= 64)
    FAIL;

  operands[3] = gen_rtx_PARALLEL (VOIDmode, rtvec_alloc (count));
  op1 = replace_equiv_address (operands[1],
			       force_reg (DImode, XEXP (operands[1], 0)));

  for (i = 0; i < count; i++)
    XVECEXP (operands[3], 0, i)
      = gen_rtx_SET (DImode, gen_rtx_REG (DImode, regno + i),
		     adjust_address_nv (op1, DImode, i * 8));
}")

(define_insn "*lq_multiple_cached"
  [(match_parallel 0 "load_multiple_operation"
    [(set (match_operand:DI 2 "register_operand" "=r")
          (mem:DI (match_operand:P 1 "register_operand" "r")))
     (set (match_operand:DI 3 "register_operand" "=r")
          (mem:DI (plus:P (match_dup 1) (const_int 8))))])]
  "!(REGNO(operands[2]) & 1) && !k1_is_uncached_mem_op(SET_SRC(XVECEXP (operands[0], 0, 1)))"
  "lq %Q2 = 0[%1]"
  [(set_attr "type" "lsu_load")
   (set_attr "length" "4")])

(define_insn "*lq_multiple_uncached"
  [(match_parallel 0 "load_multiple_operation"
    [(set (match_operand:DI 2 "register_operand" "=r")
          (mem:DI (match_operand:P 1 "register_operand" "r")))
     (set (match_operand:DI 3 "register_operand" "=r")
          (mem:DI (plus:P (match_dup 1) (const_int 8))))])]
  "!(REGNO(operands[2]) & 1) && k1_is_uncached_mem_op(SET_SRC(XVECEXP (operands[0], 0, 1)))"
  "lq.u %Q2 = 0[%1]"
  [(set_attr "type" "lsu_load_uncached")
   (set_attr "length" "4")])

(define_insn "*lo_multiple_cached"
  [(match_parallel 0 "load_multiple_operation"
    [(set (match_operand:DI 2 "register_operand" "=r")
          (mem:DI (match_operand:P 1 "register_operand" "r")))
     (set (match_operand:DI 3 "register_operand" "=r")
          (mem:DI (plus:P (match_dup 1) (const_int 8))))
     (set (match_operand:DI 4 "register_operand" "=r")
          (mem:DI (plus:P (match_dup 1) (const_int 16))))
     (set (match_operand:DI 5 "register_operand" "=r")
          (mem:DI (plus:P (match_dup 1) (const_int 24))))])]
  "!DISABLE_OCTUBLE_MEM && !(REGNO(operands[2]) & 0x3) && !k1_is_uncached_mem_op(SET_SRC(XVECEXP (operands[0], 0, 1)))"
  "lo %O2 = 0[%1]"
  [(set_attr "type" "lsu_load")
   (set_attr "length" "4")])

(define_insn "*lo_multiple_uncached"
  [(match_parallel 0 "load_multiple_operation"
    [(set (match_operand:DI 2 "register_operand" "=r")
          (mem:DI (match_operand:P 1 "register_operand" "r")))
     (set (match_operand:DI 3 "register_operand" "=r")
          (mem:DI (plus:P (match_dup 1) (const_int 8))))
     (set (match_operand:DI 4 "register_operand" "=r")
          (mem:DI (plus:P (match_dup 1) (const_int 16))))
     (set (match_operand:DI 5 "register_operand" "=r")
          (mem:DI (plus:P (match_dup 1) (const_int 24))))])]
  "!DISABLE_OCTUBLE_MEM && !(REGNO(operands[2]) & 0x3) && k1_is_uncached_mem_op(SET_SRC(XVECEXP (operands[0], 0, 1)))"
  "lo.u %O2 = 0[%1]"
  [(set_attr "type" "lsu_load_uncached")
   (set_attr "length" "4")])

(define_insn "*sq_multiple_cached"
  [(match_parallel 0 "store_multiple_operation"
    [(set (mem:DI (match_operand:P 1 "register_operand" "r"))
          (match_operand:DI 2 "register_operand" "r"))
     (set (mem:DI (plus:P (match_dup 1) (const_int 8)))
          (match_operand:DI 3 "register_operand" "r")
          )])]
  "!(REGNO(operands[2]) & 1) && !k1_is_uncached_mem_op(SET_DEST(XVECEXP (operands[0], 0, 1)))"
  "sq 0[%1] = %Q2"
  [(set_attr "type" "lsu_store")
   (set_attr "length" "4")])

(define_insn "*sq_multiple_uncached"
  [(match_parallel 0 "store_multiple_operation"
    [(set (mem:DI (match_operand:P 1 "register_operand" "r"))
          (match_operand:DI 2 "register_operand" "r"))
     (set (mem:DI (plus:P (match_dup 1) (const_int 8)))
          (match_operand:DI 3 "register_operand" "r")
          )])]
  "!(REGNO(operands[2]) & 1) && k1_is_uncached_mem_op(SET_DEST(XVECEXP (operands[0], 0, 1)))"
  "sq.u 0[%1] = %Q2"
  [(set_attr "type" "lsu_store")
   (set_attr "length" "4")])

(define_insn "*so_multiple_cached"
  [(match_parallel 0 "store_multiple_operation"
    [(set (mem:DI (match_operand:P 1 "register_operand" "r"))
          (match_operand:DI 2 "register_operand" "r"))
     (set (mem:DI (plus:P (match_dup 1) (const_int 8)))
          (match_operand:DI 3 "register_operand" "r"))
     (set (mem:DI (plus:P (match_dup 1) (const_int 16)))
          (match_operand:DI 4 "register_operand" "r"))
     (set (mem:DI (plus:P (match_dup 1) (const_int 24)))
          (match_operand:DI 5 "register_operand" "r"))])]
  "!DISABLE_OCTUBLE_MEM && !(REGNO(operands[2]) & 0x3) && !k1_is_uncached_mem_op(SET_DEST(XVECEXP (operands[0], 0, 1)))"
  "so 0[%1] = %O2"
  [(set_attr "type" "lsu_store")
   (set_attr "length" "4")])

(define_insn "*so_multiple_uncached"
  [(match_parallel 0 "store_multiple_operation"
    [(set (mem:DI (match_operand:P 1 "register_operand" "r"))
          (match_operand:DI 2 "register_operand" "r"))
     (set (mem:DI (plus:P (match_dup 1) (const_int 8)))
          (match_operand:DI 3 "register_operand" "r"))
     (set (mem:DI (plus:P (match_dup 1) (const_int 16)))
          (match_operand:DI 4 "register_operand" "r"))
     (set (mem:DI (plus:P (match_dup 1) (const_int 24)))
          (match_operand:DI 5 "register_operand" "r"))])]
  "!DISABLE_OCTUBLE_MEM && !(REGNO(operands[2]) & 0x3) && k1_is_uncached_mem_op(SET_DEST(XVECEXP (operands[0], 0, 1)))"
  "so.u 0[%1] = %O2"
  [(set_attr "type" "lsu_store")
   (set_attr "length" "4")])

;; (define_expand "load_multiple"
;;   [(match_operand:DI 0 "register_operand" "")
;;    (match_operand:DI 1 "memory_operand" "")
;;    (match_operand:DI 2 "const_int_operand" "")]
;;  ""
;; {
;;   rtx indreg;
;;   indreg = XEXP (operands[1], 0);

;;   if (!REG_P(indreg)
;;       || ((regno >= K1C_GRF_FIRST_REGNO)
;;           && (regno <= K1C_GRF_LAST_REGNO)
;;           && (regno % 2 != 0))) {
;;      return FAIL;
;;   }
;; })



;; ========================= move ========================
;;

;; FIXME AUTO: add size info for 'reg[reg]' addressing (currently falling back to lsu.x)
;; FIXME AUTO: reservations for coolidge are not OK

(define_expand "mov<mode>"
   [(set (match_operand:ALLIF 0 "nonimmediate_operand" "")
         (match_operand:ALLIF 1 "general_operand"      ""))]
   ""
   "
    if (GET_CODE (operands[0]) == MEM)
        operands[1] = force_reg (<MODE>mode, operands[1]);

    if (CONSTANT_P (operands[1]))
    {
        k1_expand_mov_constant (operands);
        DONE;
    }
   "
)

;; FIXME AUTO: refine set insn to bundle it when possible. T7808
(define_insn "*mov<mode>_all"
    [(set (match_operand:ALLIF 0 "nonimmediate_operand" "=r, r,           r,  r, a, m, r , r , r , r , r,  RXX, r")
          (match_operand:ALLIF 1 "general_operand"      "r,  I16H16, I43H43, nF, r, r, Ca, Cm, Za, Zm, RXX,  r, S"))]
  "register_operand (operands[0], <MODE>mode) || register_operand (operands[1], <MODE>mode)"
{
  switch (which_alternative)
    {
    case 0:
      return "copyd %0 = %1";
    case 1: case 2: case 3: case 12:
      return "make %0 = %1";
    case 4: case 5:
      return "s<lsusize>%m0 %0 = %1";
    case 6: case 7: case 8: case 9:
      return "l<lsusize><lsusext>%C1%m1 %0 = %1";
    case 10:
     return "get %0 = %1";
    case 11:
     return "set %0 = %1";
    default:
      gcc_unreachable ();
    }
}
[(set_attr "type"    "tiny, tiny, tiny_x, tiny_y, lsu_store, lsu_store_x, lsu_load, lsu_load_x, lsu_load_uncached, lsu_load_uncached_x, bcu_get, all, tiny<symlen1>")
 (set_attr "length"  "4,    4,         8,     12,         4,           8,        4,          8,                 4,                   8,       4,   4, <symlen2>")
 (set (attr "disabled")
      (cond [(and (eq_attr "alternative" "12")
                  (match_test "<MODE>mode != Pmode")) (const_string "yes")]
	     (const_string "no")))]
)

;; ========================= jump ========================
;;

(define_insn "jump"
  [(set (pc) (label_ref (match_operand 0)))]
  ""
  "goto %0"
[(set_attr "type" "bcu")
 (set_attr "class" "branch")]
)

(define_expand "indirect_jump"
  [(set (pc) (match_operand 0 "address_operand"))])

(define_insn "*indirect_jump_<mode>"
  [(set (pc) (match_operand:P 0 "address_operand" "r"))]
  ""
  "igoto %0"
[(set_attr "type" "bcu")
 (set_attr "class" "jump")]
)

(define_expand "tablejump"
  [(set (pc)
	(match_operand:SI 0 "register_operand"))
   (use (label_ref (match_operand 1 "")))]
  "can_create_pseudo_p ()"
{
  k1_expand_tablejump (operands[0], operands[1]);
  DONE;
})

(define_insn "tablejump_real_<mode>"
  [(parallel [(set (pc)
                   (match_operand:P 0 "register_operand" "r"))
              (use (label_ref (match_operand 1 "")))]
  )]
  "<MODE>mode == Pmode"
  "igoto %0"
[(set_attr "type" "bcu")
 (set_attr "class" "jump")]
)

(define_insn "nop"
  [(const_int 0)]
  ""
  "nop"
[(set_attr "type" "all")]
)

(define_expand "allocate_stack"
[(use (match_operand 0 "" ""))
 (use (match_operand 1 "" ""))]
 "can_create_pseudo_p () && flag_stack_check == FULL_BUILTIN_STACK_CHECK"
{
        k1_expand_stack_check_allocate_stack (operands[0], operands[1]);
        DONE;
})

(define_insn "addsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (plus:SI (match_operand:SI 1 "register_operand" "r,r,r")
                 (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37")))]
  ""
  "addw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

;; zero-extend version of the above insn
(define_insn "*addsi3_zext"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r")
        (zero_extend:DI
             (plus:SI (match_operand:SI 1 "register_operand" "r,r,r")
	              (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37"))))]
  ""
  "addw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")])

(define_insn "addcd"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(plus:DI (plus:DI (match_operand:DI 1 "register_operand" "r")
		          (match_operand:DI 2 "register_operand" "r"))
                 (unspec:DI [(reg:SI K1C_CS_REGNO)] UNSPEC_GETCARRY)))
   (set (reg:SI K1C_CS_REGNO) (unspec:SI [(reg:SI K1C_CS_REGNO)
                                          (match_dup 1)
                                          (match_dup 2)] UNSPEC_SETCARRY))
  ]
  ""
  "addcd %0 = %1, %2"
[(set_attr "type" "alu_full_odd")
 (set_attr "length" "4")]
)

(define_insn "addcid"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(plus:DI (match_operand:DI 1 "register_operand" "r")
		 (match_operand:DI 2 "register_operand" "r")))
   (set (reg:SI K1C_CS_REGNO) (unspec:SI [(match_dup 1)
                                      (match_dup 2)] UNSPEC_SETCARRY))
  ]
  ""
  "addcid %0 = %1, %2"
[(set_attr "type" "alu_full_odd")
 (set_attr "length" "4")])

(define_insn "adddi3"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
	(plus:DI (match_operand:DI 1 "register_operand" "r,r,r,r")
		 (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i")))]
""
"addd %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")])

(define_insn "sub<mode>3_x2"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(minus:SIDI (match_operand:SIDI 1 "register_operand" "r")
                    (ashift:SIDI (match_operand:SIDI 2 "register_operand" "r")
                                 (const_int 1))))]
  ""
  "sbfx2<SIDI:suffix> %0 = %2, %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

(define_insn "sub<mode>3_mult_x2"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(minus:SIDI (match_operand:SIDI 1 "register_operand" "r")
                    (mult:SIDI (match_operand:SIDI 2 "register_operand" "r")
		               (const_int 2))))]
  ""
  "sbfx2<SIDI:suffix> %0 = %2, %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

(define_insn "sub<mode>3_x4"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(minus:SIDI (match_operand:SIDI 1 "register_operand" "r")
	            (ashift:SIDI (match_operand:SIDI 2 "register_operand" "r")
		                 (const_int 2))))]
  ""
  "sbfx4<SIDI:suffix> %0 = %2, %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

(define_insn "sub<mode>3_mult_x4"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(minus:SIDI (match_operand:SIDI 1 "register_operand" "r")
	            (mult:SIDI (match_operand:SIDI 2 "register_operand" "r")
		               (const_int 4))))]
  ""
  "sbfx4<SIDI:suffix> %0 = %2, %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

(define_insn "sub<mode>3_x8"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(minus:SIDI (match_operand:SIDI 1 "register_operand" "r")
	            (ashift:SIDI (match_operand:SIDI 2 "register_operand" "r")
		                 (const_int 3))))]
  ""
  "sbfx8<SIDI:suffix> %0 = %2, %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

(define_insn "sub<mode>3_mult_x8"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(minus:SIDI (match_operand:SIDI 1 "register_operand" "r")
	            (mult:SIDI (match_operand:SIDI 2 "register_operand" "r")
		               (const_int 8))))]
  ""
  "sbfx8<SIDI:suffix> %0 = %2, %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

(define_insn "sub<mode>3_x16"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(minus:SIDI (match_operand:SIDI 1 "register_operand" "r")
	            (ashift:SIDI (match_operand:SIDI 2 "register_operand" "r")
		                 (const_int 4))))]
  ""
  "sbfx16<SIDI:suffix> %0 = %2, %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

(define_insn "sub<mode>3_mult_x16"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(minus:SIDI (match_operand:SIDI 1 "register_operand" "r")
	            (mult:SIDI (match_operand:SIDI 2 "register_operand" "r")
		               (const_int 16))))]
  ""
  "sbfx16<SIDI:suffix> %0 = %2, %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

(define_insn "subsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
	(minus:SI (match_operand:SI 1 "k1_alu_op3_operand" "r,I10,B37")
	          (match_operand:SI 2 "register_operand" "r,r,r")))]
  ""
  "sbfw %0 = %2, %1"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")])

;; zero-extend version of the above insn
(define_insn "*subsi3_zext"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r")
        (zero_extend:DI
             (minus:SI (match_operand:SI 1 "k1_alu_op3_operand" "r,I10,B37")
                       (match_operand:SI 2 "register_operand" "r,r,r"))))]
  ""
  "sbfw %0 = %2, %1"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")])

(define_insn "subdi3"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
	(minus:DI (match_operand:DI 1 "k1_alu_op3_operand" "r,I10,B37,i")
 		  (match_operand:DI 2 "register_operand" "r,r,r,r")))]
  ""
  "sbfd %0 = %2, %1"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")])

;; MAU ISA

(define_insn "mul<mode>3"
  [(set (match_operand:SIDI 0 "register_operand" "=r,r,r,r")
	(mult:SIDI (match_operand:SIDI 1 "register_operand" "r,r,r,r")
		   (match_operand:SIDI 2 "k1_mau_op3_operand" "r,I10,B37,i")))]
  ""
  "mul<SIDI:sfx> %0 = %1, %2"
[(set (attr "type")
      (cond [(eq_attr "alternative" "0") (const_string "mau")
             (and (eq_attr "alternative" "1")
                  (match_test "<MODE>mode == SImode")) (const_string "mau_x")
             (and (eq_attr "alternative" "1")
                  (match_test "<MODE>mode == DImode")) (const_string "mau")
             (eq_attr "alternative" "2") (const_string "mau_x")]
	     (const_string "mau_y")))

 (set (attr "length")
      (cond [(eq_attr "alternative" "0") (const_string "4")
             (and (eq_attr "alternative" "1")
                  (match_test "<MODE>mode == SImode")) (const_string "8")
             (and (eq_attr "alternative" "1")
                  (match_test "<MODE>mode == DImode")) (const_string "4")
             (eq_attr "alternative" "2") (const_string "8")]
	     (const_string "12")))])

(define_expand "mulsidi3"
  [(set (match_operand:DI 0 "register_operand" "")
	(mult:DI (sign_extend:DI (match_operand:SI 1 "register_operand" ""))
		 (match_operand:SI 2 "k1_mau_op3_operand" "")))]
  ""
{
   if(!CONST_INT_P(operands[2])) {
        operands[2] = gen_rtx_SIGN_EXTEND(DImode, operands[2]);
   }
}
)

(define_insn "*mulsidi3_reg"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(mult:DI (sign_extend:DI (match_operand:SI 1 "register_operand" "r"))
		 (sign_extend:DI (match_operand:SI 2 "register_operand" "r"))))]
  ""
  "mulwd %0 = %1, %2"
[(set_attr "type" "mau")
 (set_attr "length" "4")])

(define_insn "*mulsidi3_imm"
  [(set (match_operand:DI 0 "register_operand" "=r,r")
	(mult:DI (sign_extend:DI (match_operand:SI 1 "register_operand" "r,r"))
		 (match_operand:SI 2 "immediate_operand" "I10,i")))]
  ""
  "mulwd %0 = %1, %2"
[(set_attr "type" "mau,mau_x")
 (set_attr "length" "4,8")])

(define_expand "umulsidi3"
  [(set (match_operand:DI 0 "register_operand" )
	(mult:DI (zero_extend:DI (match_operand:SI 1 "register_operand" ))
		 (match_operand:SI 2 "register_or_u32immediate" )))]
  ""
{
   if(!CONST_INT_P(operands[2])) {
        operands[2] = gen_rtx_ZERO_EXTEND(DImode, operands[2]);
   }
})

(define_insn "*umulsidi3_reg"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(mult:DI (zero_extend:DI (match_operand:SI 1 "register_operand" "r"))
		 (zero_extend:DI (match_operand:SI 2 "register_operand" "r"))))]
  ""
  "muluwd %0 = %1, %2"
[(set_attr "type" "mau")
 (set_attr "length" "4")])

(define_insn "*umulsidi3_imm"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(mult:DI (zero_extend:DI (match_operand:SI 1 "register_operand" "r"))
		 (match_operand:SI 2 "uimmediate_operand" "i")))]
  ""
  "muluwd %0 = %1, %2"
[(set_attr "type" "mau_x")
 (set_attr "length" "8")])

(define_expand "usmulsidi3"
  [(set (match_operand:DI 0 "register_operand" "")
	(mult:DI (match_operand 1 "register_or_u32immediate" "")
		 (sign_extend:DI (match_operand:SI 2 "register_operand" ""))))]
  ""
{
   if(!CONST_INT_P(operands[1])) {
        operands[1] = gen_rtx_ZERO_EXTEND(DImode, operands[1]);
   }
})

(define_insn "*usmulsidi3_imm"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(mult:DI (match_operand:SI 1 "uimmediate_operand" "i")
                 (sign_extend:DI (match_operand:SI 2 "register_operand" "r"))))]
  ""
  "mulsuwd %0 = %2, %1"
[(set_attr "type" "mau_x")
 (set_attr "length" "8")])

(define_insn "*usmulsidi3_reg"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(mult:DI (zero_extend:DI (match_operand:SI 1 "register_operand" "r"))
		 (sign_extend:DI (match_operand:SI 2 "register_operand" "r"))))]
  ""
  "mulsuwd %0 = %2, %1"
[(set_attr "type" "mau")
 (set_attr "length" "4")]
)

;; multiply/add

(define_insn "madd<mode><mode>4"
  [(set (match_operand:SIDI 0 "register_operand" "=r,r,r")
        (plus:SIDI (mult:SIDI (match_operand:SIDI 1 "register_operand" "r,r,r")
                              (match_operand:SIDI 2 "k1_mau_op3_operand" "r,B32,i"))
                   (match_operand:SIDI 3 "register_operand" "0,0,0")))]
  ""
  "madd<SIDI:sfx> %0 = %1, %2"
[(set_attr "type" "mau_acc,mau_acc_x,mau_acc_y")
 (set_attr "length" "4,8,12")]
)

(define_expand "maddsidi4"
   [(set (match_operand:DI 0 "register_operand" "")
         (plus:DI (mult:DI (sign_extend:DI (match_operand:SI 1 "register_operand" ""))
                           (match_operand:SI 2 "k1_mau_op3_operand" ""))
                  (match_operand:DI 3 "register_operand" "")))]
  ""
  {
      if(!CONST_INT_P(operands[2])) {
          operands[2] = gen_rtx_SIGN_EXTEND(DImode, operands[2]);
      }
  }
)

(define_expand "umaddsidi4"
   [(set (match_operand:DI 0 "register_operand" "")
         (plus:DI (mult:DI (zero_extend:DI (match_operand:SI 1 "register_operand" ""))
                           (match_operand:SI 2 "k1_mau_op3_operand" ""))
                  (match_operand:DI 3 "register_operand" "")))]
  ""
  {
      if(!CONST_INT_P(operands[2])) {
          operands[2] = gen_rtx_ZERO_EXTEND(DImode, operands[2]);
      }
  }
)

(define_insn "*<ssfx>maddsidi4_reg"
  [(set (match_operand:DI 0 "register_operand" "=r")
        (plus:DI (mult:DI (ANY_EXTEND:DI (match_operand:SI 1 "register_operand" "r"))
                          (ANY_EXTEND:DI (match_operand:SI 2 "register_operand" "r")))
                 (match_operand:DI 3 "register_operand" "0")))]
  ""
  "madd<ssfx>wd %0 = %1, %2"
[(set_attr "type" "mau_acc")
 (set_attr "length" "4")])

(define_insn "*<ssfx>maddsidi4_immediate"
  [(set (match_operand:DI 0 "register_operand" "=r")
        (plus:DI (mult:DI (ANY_EXTEND:DI (match_operand:SI 1 "register_operand" "r"))
                          (match_operand:SI 2 "k1_imm_pic_operand" "i"))
                 (match_operand:DI 3 "register_operand" "0")))]
  ""
  "madd<ssfx>wd %0 = %1, %2"
[(set_attr "type" "mau_acc_x")
 (set_attr "length" "8")])

;; multiply/subtract

(define_insn "msub<mode><mode>4"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
  	(minus:SIDI (match_operand:SIDI 3 "register_operand" "0")
                    (mult:SIDI (match_operand:SIDI 1 "register_operand" "r")
                               (match_operand:SIDI 2 "register_operand" "r"))))]

  ""
  "msbf<SIDI:sfx> %0 = %1, %2"
[(set_attr "type" "mau_acc")
 (set_attr "length" "4")])

(define_expand "msubsidi4"
   [(set (match_operand:DI 0 "register_operand" "")
         (minus:DI (match_operand:DI 3 "register_operand" "")
                   (mult:DI (sign_extend:DI (match_operand:SI 1 "register_operand" ""))
                            (match_operand:SI 2 "k1_mau_op3_operand" ""))))]
  ""
  {
      if(!CONST_INT_P(operands[2])) {
          operands[2] = gen_rtx_SIGN_EXTEND(DImode, operands[2]);
      }
  }
)

(define_expand "umsubsidi4"
   [(set (match_operand:DI 0 "register_operand" "")
         (minus:DI (match_operand:DI 3 "register_operand" "")
                   (mult:DI (zero_extend:DI (match_operand:SI 1 "register_operand" ""))
                            (match_operand:SI 2 "k1_mau_op3_operand" ""))))]
  ""
  {
      if(!CONST_INT_P(operands[2])) {
          operands[2] = gen_rtx_ZERO_EXTEND(DImode, operands[2]);
      }
  }
)

(define_insn "*<ssfx>msubsidi4_reg"
  [(set (match_operand:DI 0 "register_operand" "=r")
        (minus:DI (match_operand:DI 3 "register_operand" "0")
                  (mult:DI (ANY_EXTEND:DI (match_operand:SI 1 "register_operand" "r"))
                           (ANY_EXTEND:DI (match_operand:SI 2 "register_operand" "r")))))]
  ""
  "msbf<ssfx>wd %0 = %1, %2"
[(set_attr "type" "mau_acc")
 (set_attr "length" "4")])

(define_insn "*<ssfx>msubsidi4_immediate"
  [(set (match_operand:DI 0 "register_operand" "=r")
        (minus:DI (match_operand:DI 3 "register_operand" "0")
                  (mult:DI (ANY_EXTEND:DI (match_operand:SI 1 "register_operand" "r"))
                           (match_operand:SI 2 "k1_imm_pic_operand" "i"))))]
  ""
  "msbf<ssfx>wd %0 = %1, %2"
[(set_attr "type" "mau_acc_x")
 (set_attr "length" "8")])

;; max/min

(define_insn "<spfx>min<mode>3"
  [(set (match_operand:SIDI 0 "register_operand" "=r,r,r,r")
	(MIN_UMIN:SIDI (match_operand:SIDI 1 "register_operand" "r,r,r,r")
                       (match_operand:SIDI 2 "k1_alu_op3_operand" "r,I10,B37,i")))]
  ""
  "min<ssfx><sfx> %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")])

(define_insn "<spfx>max<mode>3"
  [(set (match_operand:SIDI 0 "register_operand" "=r,r,r,r")
	(MAX_UMAX:SIDI (match_operand:SIDI 1 "register_operand" "r,r,r,r")
                       (match_operand:SIDI 2 "k1_alu_op3_operand" "r,I10,B37,i")))]
  ""
  "max<ssfx><sfx> %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")])

;; Disable the immediate operand, there is a bug in the description
;; that needs to be fixed
;; (define_insn "maxs"
;; [(set (match_operand:SI 0 "register_operand" "=r,=r,=r")
;;       (smax:SI (match_operand:SI 1 "register_operand" "r,r,r")
;;                (match_operand:SI 2 "nonmemory_operand" "r,I10,i")))
;;  (set (match_operand:SI 3 "register_operand" "=r,=r,=r")
;;       (if_then_else:SI (gt (match_dup 2)
;;                            (match_dup 1))
;;              (match_operand:SI 5 "register_operand" "r,r,r")
;;              (match_operand:SI 4 "register_operand" "r,r,r"))) 
;; ]
;;   ""
;;   "maxs %0 = %1, %2? %3 = %4, %5"
;; [(set_attr "type" "alud,alud,alud_y")
;;  (set_attr "length" "8,8,12")]
;; )

;; FIXME AUTO: disabled maxs insn as it's not in coolidge ATM. Maybe it won't make it again...
;; (define_insn "maxs"
;; [(set (match_operand:SI 0 "register_operand" "=r,=r")
;;       (smax:SI (match_operand:SI 1 "register_operand" "r,r")
;;                (match_operand:SI 2 "nonmemory_operand" "r,I10")))
;;  (set (match_operand:SI 3 "register_operand" "=r,r")
;;       (if_then_else:SI (gt (match_dup 1)
;;                            (match_dup 2))
;;              (match_operand:SI 4 "register_operand" "r,r")
;;              (match_operand:SI 5 "register_operand" "r,r")))
;; ]
;;   ""
;;   "maxs %0 = %1, %2? %3 = %4, %5"
;; [(set_attr "type" "alud_x,alud_x")
;;  (set_attr "length" "8,8")]
;; )


;; Disable the immediate operand, there is a bug in the description
;; that needs to be fixed
;; (define_insn "maxus"
;; [(set (match_operand:SI 0 "register_operand" "=r,=r,=r")
;;       (umax:SI (match_operand:SI 1 "register_operand" "r,r,r")
;;                (match_operand:SI 2 "nonmemory_operand" "r,I10,i")))
;;  (set (match_operand:SI 3 "register_operand" "=r,=r,=r")
;;       (if_then_else:SI (gtu (match_dup 2)
;;                             (match_dup 1))
;;              (match_operand:SI 5 "register_operand" "r,r,r")
;;              (match_operand:SI 4 "register_operand" "r,r,r"))) 
;; ]
;;   ""
;;   "maxus %0 = %1, %2, %3 = %4, %5"
;; [(set_attr "type" "alud,alud,alud_y")
;;  (set_attr "length" "8,8,12")]
;; )

;; (define_insn "maxus"
;; [(set (match_operand:SI 0 "register_operand" "=r,r")
;;       (umax:SI (match_operand:SI 1 "register_operand" "r,r")
;;                (match_operand:SI 2 "nonmemory_operand" "r,I10")))
;;  (set (match_operand:SI 3 "register_operand" "=r,r")
;;       (if_then_else:SI (gtu (match_dup 1)
;;                             (match_dup 2))
;;              (match_operand:SI 4 "register_operand" "r,r")
;;              (match_operand:SI 5 "register_operand" "r,r"))) 
;; ]
;;   ""
;;   "maxus %0 = %1, %2, %3 = %4, %5"
;; [(set_attr "type" "alud_x,alud_x")
;;  (set_attr "length" "8,8")]
;; )


;; Disable the immediate operand, there is a bug in the description
;; that needs to be fixed
;; (define_insn "mins"
;; [(set (match_operand:SI 0 "register_operand" "=r,=r,=r")
;;       (smin:SI (match_operand:SI 1 "register_operand" "r,r,r")
;;                (match_operand:SI 2 "nonmemory_operand" "r,I10,i")))
;;  (set (match_operand:SI 3 "register_operand" "=r,=r,=r")
;;       (if_then_else:SI (lt (match_dup 2)
;;                            (match_dup 1))
;;              (match_operand:SI 5 "register_operand" "r,r,r")
;;              (match_operand:SI 4 "register_operand" "r,r,r"))) 
;; ]
;;   ""
;;   "mins %0 = %1, %2, %3 = %4, %5"
;; [(set_attr "type" "alud,alud,alud_y")
;;  (set_attr "length" "8,8,12")]
;; )

;; (define_insn "mins"
;; [(set (match_operand:SI 0 "register_operand" "=r,r")
;;       (smin:SI (match_operand:SI 1 "register_operand" "r,r")
;;                (match_operand:SI 2 "nonmemory_operand" "r,I10")))
;;  (set (match_operand:SI 3 "register_operand" "=r,r")
;;       (if_then_else:SI (lt (match_dup 1)
;;                            (match_dup 2))
;;              (match_operand:SI 4 "register_operand" "r,r")
;;              (match_operand:SI 5 "register_operand" "r,r"))) 
;; ]
;;   ""
;;   "mins %0 = %1, %2, %3 = %4, %5"
;; [(set_attr "type" "alud_x,alud_x")
;;  (set_attr "length" "8,8")]
;; )

;; Disable the immediate operand, there is a bug in the description
;; that needs to be fixed
;; (define_insn "minus"
;; [(set (match_operand:SI 0 "register_operand" "=r,=r,=r")
;;       (umin:SI (match_operand:SI 1 "register_operand" "r,r,r")
;;                (match_operand:SI 2 "nonmemory_operand" "r,I10,i")))
;;  (set (match_operand:SI 3 "register_operand" "=r,=r,=r")
;;       (if_then_else:SI (ltu (match_dup 2)
;;                             (match_dup 1))
;;              (match_operand:SI 5 "register_operand" "r,r,r")
;;              (match_operand:SI 4 "register_operand" "r,r,r"))) 
;; ]
;;   ""
;;   "minus %0 = %1, %2, %3 = %4, %5"
;; [(set_attr "type" "alud,alud,alud_y")
;;  (set_attr "length" "8,8,12")]
;; )

;; (define_insn "minus"
;; [(set (match_operand:SI 0 "register_operand" "=r,r")
;;       (umin:SI (match_operand:SI 1 "register_operand" "r,r")
;;                (match_operand:SI 2 "nonmemory_operand" "r,I10")))
;;  (set (match_operand:SI 3 "register_operand" "=r,r")
;;       (if_then_else:SI (ltu (match_dup 1)
;;                             (match_dup 2))
;;              (match_operand:SI 4 "register_operand" "r,r")
;;              (match_operand:SI 5 "register_operand" "r,r")))
;; ]
;;   ""
;;   "minus %0 = %1, %2, %3 = %4, %5"
;; [(set_attr "type" "alud_x,alud_x")
;;  (set_attr "length" "8,8")]
;; )

(define_insn "*zxh_and"
  [(set (match_operand:SI 0 "register_operand" "=r")
	(and:SI (match_operand:SI 1 "register_operand" "r")
                (const_int 65535) ))]
  ""
  "zxhd %0 = %1"
[(set_attr "type" "lite")]
)

;; Useless with 64bits registers
;; (define_split 
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (ior:DI (and:DI (match_operand:DI 1 "register_operand" "")
;;                        (const_int -4294967296))
;;                (zero_extend:DI (subreg:SI (match_dup 1) 0))))]
;;  ""
;;  [(set (match_dup 0) (match_dup 1))]
;;  {}
;; )
;; 
;; (define_split 
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (xor:DI (and:DI (match_operand:DI 1 "register_operand" "")
;;                        (const_int -4294967296))
;;                (zero_extend:DI (subreg:SI (match_dup 1) 0))))]
;;  ""
;;  [(set (match_dup 0) (match_dup 1))]
;;  {}
;; )

;; (define_insn_and_split "*DI_shift_low"
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (ashift:DI (match_operand:DI 1 "register_operand" "")
;;                   (const_int 32)))]
;;  ""
;;  "DI_shift_low not split !"
;;  ""
;;  [(set (match_dup 3) (match_dup 4))
;;   (set (match_dup 5) (match_dup 6))]
;;  {
;;         if (!reload_completed
;;             && !reg_mentioned_p (operands[0], operands[1]))
;;                 emit_clobber (operands[0]);
;;                 
;;         /* The order of the subparts setter matter for correctness if operands[0] == operands[1] */
;;         operands[5] = gen_lowpart (SImode, operands[0]);
;;         operands[6] = const0_rtx;
;;         operands[3] = gen_highpart (SImode, operands[0]);
;;         operands[4] = gen_lowpart (SImode, operands[1]);
;; }
;; )

;; (define_insn_and_split "*DI_shift_high"
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (lshiftrt:DI (match_operand:DI 1 "register_operand" "")
;;                     (const_int 32)))]
;;  ""
;;  "DI_shift_high not split !"
;;  ""
;;  [(set (match_dup 3) (match_dup 4))
;;   (set (match_dup 5) (match_dup 6))]
;;  {
;;         if (!reload_completed
;;             && !reg_mentioned_p (operands[0], operands[1]))
;;                 emit_clobber (operands[0]);
;; 
;;         /* The order of the subparts setter matter for correctness if operands[0] == operands[1] */
;;         operands[5] = gen_highpart (SImode, operands[0]);
;;         operands[6] = const0_rtx;
;;         operands[3] = gen_lowpart (SImode, operands[0]);
;;         operands[4] = gen_highpart (SImode, operands[1]);
;; }
;; )

;; (define_insn_and_split "*swap_words"
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (ior:DI (and:DI (match_operand:DI 1 "register_operand" "")
;;                        (const_int -4294967296))
;;                (lshiftrt:DI (match_operand:DI 2 "register_operand" "")
;;                             (const_int 32))))]
;;  ""
;;  "swap_words not split !"
;;  ""
;;  [(set (match_dup 3) (match_dup 4))
;;   (set (match_dup 5) (match_dup 6))]
;;  {
;;         if (!reload_completed
;;             && (!reg_mentioned_p (operands[0], operands[1])
;;                 && !reg_mentioned_p (operands[0], operands[2])))
;;                 emit_clobber (operands[0]);
;; 
;;         operands[3] = gen_lowpart (SImode, operands[0]);
;;         operands[4] = gen_highpart (SImode, operands[2]);
;;         operands[5] = gen_highpart (SImode, operands[0]);
;;         operands[6] = gen_highpart (SImode, operands[1]);
;; }
;; )
;; 
;; (define_insn_and_split "*swap_words2"
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (xor:DI (and:DI (match_operand:DI 1 "register_operand" "")
;;                        (const_int -4294967296))
;;                (lshiftrt:DI (match_operand:DI 2 "register_operand" "")
;;                             (const_int 32))))]
;;  ""
;;  "swap_words2 not split !"
;;  ""
;;  [(set (match_dup 3) (match_dup 4))
;;   (set (match_dup 5) (match_dup 6))]
;;  {
;;         if (!reload_completed
;;             && (!reg_mentioned_p (operands[0], operands[1])
;;                 && !reg_mentioned_p (operands[0], operands[2])))
;;                 emit_clobber (operands[0]);
;; 
;;         operands[3] = gen_lowpart (SImode, operands[0]);
;;         operands[4] = gen_highpart (SImode, operands[2]);
;;         operands[5] = gen_highpart (SImode, operands[0]);
;;         operands[6] = gen_highpart (SImode, operands[1]);
;; }
;; )

;; (define_insn_and_split  "*DI_or_and_shift"
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (ior:DI (ashift:DI (match_operand:DI 1 "register_operand" "")
;;                           (const_int 32))
;;                (match_operand:DI 2 "register_operand" "")))]
;;  ""
;;  "DI_or_and_shift not split !"
;;  ""
;;  [(set (match_dup 5) (ior:SI (match_dup 6) (match_dup 7)))
;;   (set (match_dup 3) (match_dup 4))
;;  ]
;;  {
;;         if (!reload_completed   
;;             && (!reg_mentioned_p (operands[0], operands[1])
;;                 && !reg_mentioned_p (operands[0], operands[2])))
;;                 emit_clobber (operands[0]);
;; 
;;         operands[3] = gen_lowpart (SImode, operands[0]);
;;         operands[4] = gen_lowpart (SImode, operands[2]);
;;         operands[5] = gen_highpart (SImode, operands[0]);
;;         operands[6] = gen_lowpart (SImode, operands[1]);
;;         operands[7] = gen_highpart (SImode, operands[2]);
;;  }
;; )

;; (define_insn_and_split  "*DI_xor_and_shift"
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (xor:DI (ashift:DI (match_operand:DI 1 "register_operand" "")
;;                           (const_int 32))
;;                (match_operand:DI 2 "register_operand" "")))]
;;  ""
;;  "DI_xor_and_shift not split !"
;;  ""
;;  [(set (match_dup 5) (xor:SI (match_dup 6) (match_dup 7)))
;;   (set (match_dup 3) (match_dup 4))
;;  ]
;;  {
;;         if (!reload_completed   
;;             && (!reg_mentioned_p (operands[0], operands[1])
;;                 && !reg_mentioned_p (operands[0], operands[2])))
;;                 emit_clobber (operands[0]);
;; 
;;         operands[3] = gen_lowpart (SImode, operands[0]);
;;         operands[4] = gen_lowpart (SImode, operands[2]);
;;         operands[5] = gen_highpart (SImode, operands[0]);
;;         operands[6] = gen_lowpart (SImode, operands[1]);
;;         operands[7] = gen_highpart (SImode, operands[2]);
;;  }
;; )

;; (define_insn_and_split  "*DI_and_and_shift"
;;  [(set (match_operand:DI 0 "register_operand" "")
;;        (and:DI (ashift:DI (match_operand:DI 1 "register_operand" "")
;;                           (const_int 32))
;;                (match_operand:DI 2 "register_operand" "")))]
;;  ""
;;  "DI_xor_and_shift not split !"
;;  ""
;;  [(set (match_dup 5) (and:SI (match_dup 6) (match_dup 7)))
;;   (set (match_dup 3) (const_int 0))
;;  ]
;;  {
;;         if (!reload_completed   
;;             && (!reg_mentioned_p (operands[0], operands[1])
;;                 && !reg_mentioned_p (operands[0], operands[2])))
;;                 emit_clobber (operands[0]);
;; 
;;         operands[3] = gen_lowpart (SImode, operands[0]);
;;         operands[5] = gen_highpart (SImode, operands[0]);
;;         operands[6] = gen_lowpart (SImode, operands[1]);
;;         operands[7] = gen_highpart (SImode, operands[2]);
;;  }
;; )

(define_insn "andsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (and:SI (match_operand:SI 1 "register_operand" "r,r,r")
                (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37")))]
  ""
  "andw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

(define_insn "*nandw"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (ior:SI (not:SI (match_operand:SI 1 "register_operand" "r,r,r"))
                (not:SI (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37"))))]
  ""
  "nandw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

(define_insn "*andnw"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (and:SI (not:SI (match_operand:SI 1 "register_operand" "r,r,r"))
                (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37")))]
  ""
  "andnw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

(define_insn "anddi3"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
        (and:DI (match_operand:DI 1 "register_operand" "r,r,r,r")
                (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i")))]
  ""
  "andd %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")]
)

(define_insn "*nandd"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
        (ior:DI (not:DI (match_operand:DI 1 "register_operand" "r,r,r,r"))
                (not:DI (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i"))))]
  ""
  "nandd %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")]
)

(define_insn "*andnd"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
        (and:DI (not:DI (match_operand:DI 1 "register_operand" "r,r,r,r"))
                (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i")))]
  ""
  "andnd %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")]
)

(define_insn "iorsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (ior:SI (match_operand:SI 1 "register_operand" "r,r,r")
                (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37")))]
  ""
  "orw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

(define_insn "*norw"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (and:SI (not:SI (match_operand:SI 1 "register_operand" "r,r,r"))
                (not:SI (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37"))))]
  ""
  "norw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

(define_insn "*ornw"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (ior:SI (not:SI (match_operand:SI 1 "register_operand" "r,r,r"))
                (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37")))]
  ""
  "ornw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

(define_insn "iordi3"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
        (ior:DI (match_operand:DI 1 "register_operand" "r,r,r,r")
                (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i")))]
  ""
  "ord %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")]
)

(define_insn "*nord"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
        (and:DI (not:DI (match_operand:DI 1 "register_operand" "r,r,r,r"))
                (not:DI (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i"))))]
  ""
  "nord %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")]
)

(define_insn "*ornd"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
        (ior:DI (not:DI (match_operand:DI 1 "register_operand" "r,r,r,r"))
                (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i")))]
  ""
  "ornd %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")]
)

(define_insn "xorsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (xor:SI (match_operand:SI 1 "register_operand" "r,r,r")
                (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37")))]
  ""
  "xorw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

(define_insn "*nxorw"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (not:SI (xor:SI (match_operand:SI 1 "register_operand" "r,r,r")
                (match_operand:SI 2 "k1_alu_op3_operand" "r,I10,B37"))))]
  ""
  "nxorw %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")]
)

(define_insn "xordi3"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
        (xor:DI (match_operand:DI 1 "register_operand" "r,r,r,r")
                (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i")))]
  ""
  "xord %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")]
)

(define_insn "*nxord"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
        (not:DI (xor:DI (match_operand:DI 1 "register_operand" "r,r,r,r")
                (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i"))))]
  ""
  "nxord %0 = %1, %2"
[(set_attr "type" "tiny,tiny,tiny_x,tiny_y")
 (set_attr "length" "4,4,8,12")]
)

;; (define_insn "*xor_x"
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;; 	(xor:SI (match_operand:SI 1 "register_operand" "r")
;; 		 (match_operand 2 "immediate_operand" "i")))]
;;   "current_pass->tv_id != TV_CPROP"
;;   "xord %0 = %1, %2"
;; [(set_attr "type" "tiny_x")
;;  (set_attr "length" "8")]
;; )


(define_insn "ashlsi3"
  [(set (match_operand:SI            0 "register_operand" "=r,r")
	(ashift:SI (match_operand:SI 1 "register_operand" "r,r")
		   (match_operand:SI 2 "sat_shift_operand" "r,U06")))]
  ""
  "sllw %0 = %1, %2"
[(set_attr "type" "tiny,tiny")]
)

(define_insn "ashrsi3"
  [(set (match_operand:SI            0 "register_operand" "=r,r")
	(ashiftrt:SI (match_operand:SI 1 "register_operand" "r,r")
		     (match_operand:SI 2 "sat_shift_operand" "r,U06")))]
  ""
  "sraw %0 = %1, %2"
[(set_attr "type" "tiny,tiny")]
)

(define_insn "lshrsi3"
  [(set (match_operand:SI            0 "register_operand" "=r,r")
	(lshiftrt:SI (match_operand:SI 1 "register_operand" "r,r")
		     (match_operand:SI 2 "sat_shift_operand" "r,U06")))]
  ""
  "srlw %0 = %1, %2"
[(set_attr "type" "tiny,tiny")]
)

;; PLACEHOLDER for shift insn for Bostan

(define_insn "ashldi3"
  [(set (match_operand:DI            0 "register_operand" "=r,r")
	(ashift:DI (match_operand:DI 1 "register_operand" "r,r")
		   (match_operand:SI 2 "shiftd_operand" "r,U06")))]
  ""
  "slld %0 = %1, %2"
[(set_attr "type" "tiny,tiny")
])

(define_insn "ashrdi3"
  [(set (match_operand:DI            0 "register_operand" "=r,r")
	(ashiftrt:DI (match_operand:DI 1 "register_operand" "r,r")
		     (match_operand:SI 2 "shiftd_operand" "r,U06")))]
  ""
  "srad %0 = %1, %2"
[(set_attr "type" "tiny,tiny")])

(define_insn "lshrdi3"
  [(set (match_operand:DI            0 "register_operand" "=r,r")
	(lshiftrt:DI (match_operand:DI 1 "register_operand" "r,r")
		     (match_operand:SI 2 "shiftd_operand" "r,U06")))]
  ""
  "srld %0 = %1, %2"
[(set_attr "type" "tiny,tiny")])

(define_insn "rol"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
	(rotate:SI (match_operand:SI 1 "register_operand" "r,r")
		   (match_operand:SI 2 "rotate_operand" "r,U05")))]
  ""
  "rolw %0 = %1, %2"
[(set_attr "type" "lite,lite")])

(define_insn "ror"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
	(rotatert:SI (match_operand:SI 1 "register_operand" "r,r")
	  	     (match_operand:SI 2 "rotate_operand" "r,U05")))]
  ""
  "rorw %0 = %1, %2"
[(set_attr "type" "lite,lite")
])

(define_expand "rotrsi3"
  [(set (match_operand:SI 0 "register_operand" "")
	(rotatert:SI (match_operand:SI 1 "register_operand" "")
	  	     (match_operand:SI 2 "rotate_operand" "")))]
""
)

(define_expand "rotlsi3"
  [(set (match_operand:SI 0 "register_operand" "")
	(rotate:SI (match_operand:SI 1 "register_operand" "")
	           (match_operand:SI 2 "rotate_operand" "")))]
  ""
)

(define_insn "abs<mode>2"
  [(set (match_operand:SIDI           0 "register_operand" "=r")
	(abs:SIDI (match_operand:SIDI 1 "register_operand" "r")))]
  ""
  "abs<SIDI:cbvar> %0 = %1"
[(set_attr "type" "lite")]
)

;; ctzw/ctzd clzw/clzd
;; candidate for TINY promotion
(define_insn "c<c_tl>z<mode>2"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(ANY_ZERO_COUNT:SIDI (match_operand:SIDI 1 "register_operand" "r")))]
  ""
  "c<c_tl>z<sfx> %0 = %1"
[(set_attr "type" "lite")])

(define_insn "popcountsi2"
  [(set (match_operand:SI            0 "register_operand" "=r")
	(popcount:SI (match_operand:SI 1 "register_operand" "r")))]
  ""
  "cbsw %0 = %1"
[(set_attr "type" "lite")])

;; FIXME when updating GCC, popcountdi2 could rely on this insn
;; As of 4.9, this is not possible.
;; (define_insn "cbsdl"
;;   [(set (match_operand:SI  0 "register_operand" "=r")
;; 	(subreg:SI (popcount:DI (match_operand:DI 1 "register_operand" "r")) 0)) ]
;;   ""
;;   "cbsdl %0 = %1"
;; [(set_attr "type" "alud_lite")
;;  (set_attr "length" "4")])

(define_insn "popcountdi2"
  [(set (match_operand:DI            0 "register_operand" "=r")
	(popcount:DI (match_operand:DI 1 "register_operand" "r")))]
  ""
  "cbsd %0 = %1"
[(set_attr "type" "lite")
 (set_attr "length" "4")])

;; (define_expand "popcountdi2"
;;   [(match_operand:DI 0 "register_operand" "r")
;;    (match_operand:DI 1 "register_operand" "r")]
;;   ""
;;   {
;;   rtx reg = gen_reg_rtx (SImode);
;;   emit_insn (gen_cbsdl (reg, operands[1]));
;;   emit_insn (gen_extend_insn (operands[0], reg, DImode, SImode, 1));
;;   
;;   DONE;
;;  })

(define_insn "one_cmplsi2"
  [(set (match_operand:SI         0 "register_operand" "=r")
	(not:SI (match_operand:SI 1 "register_operand" "r")))]
  ""
  "xorw %0 = %1, -1"
[(set_attr "type" "tiny")]
)

(define_insn "one_cmpldi2"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(not:DI (match_operand:DI 1 "register_operand" "r")))]
  ""
  "notd %0 = %1"
[(set_attr "type" "tiny")
 (set_attr "length" "4")]
)

;; (define_insn_and_split "one_cmpldi2"
;;   [(set (match_operand:DI 0 "register_operand" "=r")
;; 	(not:DI (match_operand:DI 1 "register_operand" "r")))]
;;   ""
;;   "notd %d0 = %d1"
;; 
;; ;; FIXME : the split was done post-reload and thus need not to clobber anything ?!
;; 
;; "!reload_completed"
;;  [(set (match_dup 3)
;;        (not:SI (match_dup 4)))
;;   (set (match_dup 5)
;;        (not:SI (match_dup 6)))]
;; {
;;         /* Reload completed, no need to clobber the output.   */
;; 	   operands[3] = gen_lowpart (SImode, operands[0]);
;;        	   operands[4] = gen_lowpart (SImode, operands[1]);
;; 	   operands[5] = gen_highpart (SImode, operands[0]);
;; 	   operands[6] = gen_highpart (SImode, operands[1]);
;; }
;; [(set_attr "type" "alud_x")
;;  (set_attr "length" "8")]
;; )

(define_insn "negsi2"
  [(set (match_operand:SI            0 "register_operand" "=r")
	(neg:SI (match_operand:SI 1 "register_operand" "r")))]
  ""
  "negw %0 = %1"
[(set_attr "type" "tiny")]
)

(define_insn "negdi2"
  [(set (match_operand:DI            0 "register_operand" "=r")
	(neg:DI (match_operand:DI 1 "register_operand" "r")))]
  ""
  "negd %0 = %1"
[(set_attr "type" "tiny")
])

(define_insn "extv"
  [(set (match_operand:SI 0 "register_operand" "=r")
	(sign_extract:SI (match_operand:SI 1 "register_operand" "r")
                         (match_operand:SI 2 "sixbits_unsigned_operand" "i")
                         (match_operand:SI 3 "sixbits_unsigned_operand" "i")))]
  ""
  "extfs %0 = %1, %3+%2-1, %3"
[(set_attr "type" "lite")
])

(define_insn "extzv"
  [(set (match_operand:SI 0 "register_operand" "=r")
	(zero_extract:SI (match_operand:SI 1 "register_operand" "r")
                         (match_operand:SI 2 "sixbits_unsigned_operand" "i")
                         (match_operand:SI 3 "sixbits_unsigned_operand" "i")))]
  ""
  "extfz %0 = %1, %3+%2-1, %3"
[(set_attr "type" "lite")]
)

(define_expand "insv"
  [(set (zero_extract:SI (match_operand:SI 0 "register_operand" "+r")
                         (match_operand:SI 1 "sixbits_unsigned_operand" "i")
                         (match_operand:SI 2 "sixbits_unsigned_operand" "i"))
        (match_operand:SI 3 "register_operand" "r"))]
  ""
  {}
)

(define_insn "*insf"
  [(set (zero_extract:SI (match_operand:SI 0 "register_operand" "+r")
                         (match_operand:SI 2 "sixbits_unsigned_operand" "i")
                         (match_operand:SI 3 "sixbits_unsigned_operand" "i"))
        (match_operand:SI 1 "register_operand" "r"))]
  ""
  "insf %0 = %1, %3+%2-1, %3"
[(set_attr "type" "lite")]
)


;; FIXME AUTO: Add immediate variants. Current ISA only supports 32bit imm.
(define_insn "*addx2<lsusize>"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
        (plus:SIDI (mult:SIDI (match_operand:SIDI 1 "register_operand" "r")
                              (const_int 2))
                (match_operand:SIDI 2 "register_operand" "r")
                ))]
  ""
  "addx2<lsusize> %0 = %1, %2"
[(set_attr "type" "lite")]
)

;; FIXME AUTO: Add immediate variants. Current ISA only supports 32bit imm.
(define_insn "*addx2<lsusize>_2"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
        (plus:SIDI (ashift:SIDI (match_operand:SIDI 1 "register_operand" "r")
                                (const_int 1))
                   (match_operand:SIDI 2 "register_operand" "r")
                ))]
  ""
  "addx2<lsusize> %0 = %1, %2"
[(set_attr "type" "lite")]
)

;; FIXME AUTO: Add immediate variants. Current ISA only supports 32bit imm.
(define_insn "*addx4<lsusize>"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
        (plus:SIDI (mult:SIDI (match_operand:SIDI 1 "register_operand" "r")
                              (const_int 4))
                (match_operand:SIDI 2 "register_operand" "r")
                ))]
  ""
  "addx4<lsusize> %0 = %1, %2"
[(set_attr "type" "lite")]
)

;; FIXME AUTO: Add immediate variants. Current ISA only supports 32bit imm.
(define_insn "*addx4<lsusize>_2"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
        (plus:SIDI (ashift:SIDI (match_operand:SIDI 1 "register_operand" "r")
                                (const_int 2))
                   (match_operand:SIDI 2 "register_operand" "r")
                ))]
  ""
  "addx4<lsusize> %0 = %1, %2"
[(set_attr "type" "lite")]
)

;; FIXME AUTO: Add immediate variants. Current ISA only supports 32bit imm.
(define_insn "*addx8<lsusize>"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
        (plus:SIDI (mult:SIDI (match_operand:SIDI 1 "register_operand" "r")
                              (const_int 8))
                (match_operand:SIDI 2 "register_operand" "r")
                ))]
  ""
  "addx8<lsusize> %0 = %1, %2"
[(set_attr "type" "lite")]
)

;; FIXME AUTO: Add immediate variants. Current ISA only supports 32bit imm.
(define_insn "*addx8<lsusize>_2"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
        (plus:SIDI (ashift:SIDI (match_operand:SIDI 1 "register_operand" "r")
                                (const_int 3))
                   (match_operand:SIDI 2 "register_operand" "r")
                ))]
  ""
  "addx8<lsusize> %0 = %1, %2"
[(set_attr "type" "lite")]
)

;; FIXME AUTO: Add immediate variants. Current ISA only supports 32bit imm.
(define_insn "*addx16<lsusize>"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
        (plus:SIDI (mult:SIDI (match_operand:SIDI 1 "register_operand" "r")
                              (const_int 16))
                (match_operand:SIDI 2 "register_operand" "r")
                ))]
  ""
  "addx16<lsusize> %0 = %1, %2"
[(set_attr "type" "lite")]
)

;; FIXME AUTO: Add immediate variants. Current ISA only supports 32bit imm.
(define_insn "*addx16<lsusize>_2"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
        (plus:SIDI (ashift:SIDI (match_operand:SIDI 1 "register_operand" "r")
                                (const_int 4))
                   (match_operand:SIDI 2 "register_operand" "r")
                ))]
  ""
  "addx16<lsusize> %0 = %1, %2"
[(set_attr "type" "lite")]
)

;; FIXME AUTO: refine insn to bundle it when possible. T7808
(define_insn "set_volatile"
   [(set (match_operand:DI 0 "system_register_operand" "=RXX")
         (unspec_volatile:DI [(match_operand:DI 1 "register_operand" "r")] UNSPEC_SET))
    (set (match_operand:SI 2 "" "") 
         (unspec:SI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "set %0 = %1"
[(set_attr "type" "all")]
)

(define_insn "set_ps_volatile"
   [(set (match_operand:DI 0 "system_register_operand" "=RXX")
         (unspec:DI [(match_operand:DI 1 "register_operand" "r")] UNSPEC_SET))
    (unspec_volatile [(const_int 0)] UNSPEC_SET_PS)
    (set (match_operand:SI 2 "" "") 
         (unspec:SI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "set %0 = %1"
[(set_attr "type" "all")]
)

(define_insn "get_volatile"
   [(set (match_operand:DI 0 "register_operand" "=r")
         (unspec_volatile:DI [(match_operand:DI 1 "system_register_operand" "RXX")] UNSPEC_GET))
    (set (match_operand:SI 2 "" "") 
         (unspec:SI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "get %0 = %1"
[(set_attr "type" "bcu_get")]
)

(define_insn "add_pcrel_<mode>"
  [(set (match_operand:P 0 "register_operand" "=r")
        (const:P (unspec:P [(label_ref (match_operand 1 "" "" ))] UNSPEC_PCREL)))
   (use (label_ref (match_dup 1)))]
 ""
 "pcrel %0 = @pcrel(%1)"
[(set_attr "type" "alu_y")
 (set_attr "length" "12")])


(define_insn "set_gotp_<mode>"
   [(set (match_operand 0 "pmode_register_operand" "=r")
         (unspec:P [(const_int 0)] UNSPEC_PIC))]
   ""
   "pcrel %0 = @gotaddr()"
[(set_attr "type" "alu_x")
 (set_attr "length" "8")]
)

(define_insn "get<mode>"
   [(set (match_operand:ALLP 0 "register_operand" "=r") 
         (match_operand:ALLP 1 "system_register_operand" "RXX"))]
   ""
   "get %0 = %1"
[(set_attr "type" "bcu_get")]
)

;; FIXME AUTO: Disabling get builtin. Ref T7705
;; (define_insn "iget"
;;   [(set (match_operand:DI 0 "register_operand" "+r")
;;         (unspec_volatile:DI [(match_operand 1 "register_operand" "0")] UNSPEC_IGET))]
;;   ""
;;   "iget %0"
;; [(set_attr "type" "bcu_get")]
;; )

;; (define_insn "get<mode>_r"
;;    [(set (match_operand:ALLP 0 "register_operand" "=r")
;;          (unspec_volatile:ALLP [(match_operand:ALLP 1 "register_operand" "r") (match_dup 0)] UNSPEC_IGET))
;;     (set (match_operand:SI 2 "" "")
;;          (unspec:SI [(match_dup 2)] UNSPEC_SYNC))]
;;    ""
;;    "iget %0"
;; [(set_attr "type" "bcu_get")]
;; )

;; FIXME AUTO: refine insn to bundle it when possible. T7808
(define_insn "*set_<mode>"
   [(set (match_operand:ALLP 0 "system_register_operand" "=RXX")
         (match_operand:ALLP 1 "register_operand" "r"))]
   ""
   "set %0 = %1"
[(set_attr "type" "all")]
)

;; FIXME AUTO: refine insn to bundle it when possible. T7808
(define_insn "wfxl"
   [(set (match_operand:DI 0 "system_register_operand" "=RXX")
         (unspec_volatile:DI [(match_operand:DI 1 "register_operand" "r")] UNSPEC_WFXL))
    (set (match_operand:DI 2 "" "") 
         (unspec:DI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "wfxl %0, %1"
[(set_attr "type" "all")]
)

(define_insn "wfxl_ps"
   [(set (match_operand:DI 0 "system_register_operand" "=RXX")
         (unspec_volatile:DI [(match_operand:DI 1 "register_operand" "r")] UNSPEC_WFXL_PS))
    (set (match_operand:DI 2 "" "") 
         (unspec:DI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "wfxl %0, %1"
[(set_attr "type" "all")]
)

(define_insn "wfxm"
   [(set (match_operand:DI 0 "system_register_operand" "=RXX")
         (unspec_volatile:DI [(match_operand:DI 1 "register_operand" "r")] UNSPEC_WFXM))
    (set (match_operand:DI 2 "" "") 
         (unspec:DI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "wfxm %0, %1"
[(set_attr "type" "all")]
)

(define_insn "wfxm_ps"
   [(set (match_operand:DI 0 "system_register_operand" "=RXX")
         (unspec_volatile:DI [(match_operand:DI 1 "register_operand" "r")] UNSPEC_WFXM_PS))
    (set (match_operand:DI 2 "" "") 
         (unspec:DI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "wfxm %0, %1"
[(set_attr "type" "all")]
)

(define_insn "syncgroup"
   [(unspec [(match_operand:DI 0 "register_operand" "r")] UNSPEC_SYNCGROUP)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:DI 1 "" "")
         (unspec:DI [(match_dup 1)] UNSPEC_SYNC))]
   ""
   "syncgroup %0"
[(set_attr "type" "all")]
)

(define_insn "await"
   [(unspec_volatile [(const_int 0)] UNSPEC_AWAIT)
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "await"
[(set_attr "type" "all")]
)

(define_insn "barrier"
   [(unspec_volatile [(const_int 0)] UNSPEC_BARRIER)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "barrier"
[(set_attr "type" "all")]
)

(define_insn "doze"
   [(unspec_volatile [(const_int 0)] UNSPEC_DOZE)
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "doze"
[(set_attr "type" "all")]
)

(define_insn "sleep"
   [(unspec_volatile [(const_int 0)] UNSPEC_SLEEP)
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "sleep"
[(set_attr "type" "all")]
)

(define_insn "stop"
   [(unspec_volatile [(const_int 0)] UNSPEC_STOP)
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "stop"
[(set_attr "type" "all")]
)

(define_insn "waitit"
   [(set (match_operand:SI 0 "register_operand" "=r")
         (unspec_volatile:SI [(match_operand:SI 1 "register_operand" "0")] UNSPEC_WAITIT))
    (set (match_operand:SI 2 "" "")
         (unspec:SI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "waitit %0"
[(set_attr "type" "all")]
)

(define_insn "ctrapsi4"
      [(trap_if (match_operator 0 "comparison_operator"
                [(match_operand 1 "register_operand")
                 (match_operand 2 "immediate_operand")])
                (match_operand 3 "const_int_operand" "i"))]
  ""
  "cb.w%0z %1? _stack_overflow_detected"
[(set_attr "type" "bcu")
 (set_attr "class" "branch")]
)

(define_insn "scall_<mode>"
   [(set (reg:SI 0)
         (call 
	    (mem:SI (unspec:SI [(match_operand 0 "immediate_operand" "i")] UNSPEC_SCALL))
	    (const_int 0)))
    
    (use (reg:SI 0))
    (use (reg:SI 1))
    (use (reg:SI 2))
    (use (reg:SI 3))
    (use (reg:SI 4))
    (use (reg:SI 5))
    (use (reg:SI 6))
    (use (reg:SI 7))
    (clobber (match_operand:P 1 "system_register_operand" "=RXX")) /* LINK_REG */
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 2 "" "") 
         (unspec:SI [(match_dup 2)] UNSPEC_SYNC))]
   ""
   "scall %0"
[(set_attr "type" "all")]
)

(define_insn "mos_dinval_scall"
   [(unspec_volatile:SI [(const_int 1026)] UNSPEC_SCALL)
    (clobber (reg:SI 0))
    (clobber (reg:SI 1))
    (clobber (reg:SI 2))
    (clobber (reg:SI 3))
    (clobber (reg:SI 4))
    (clobber (reg:SI 5))
    (clobber (reg:SI 6))
    (clobber (reg:SI 7))
    (clobber (reg:SI 8))
    (clobber (reg:SI 9))
    (clobber (reg:SI 11))
    (clobber (reg:SI 32))
    (clobber (reg:SI 33))
    (clobber (reg:SI 34))
    (clobber (reg:SI 35))
    (clobber (mem:BLK (scratch)))]
    ""
   "scall 1056"
 [(set_attr "type" "all")
  ]
 )

(define_insn "mos_dflush_scall"
   [(unspec_volatile:SI [(const_int 1027)] UNSPEC_SCALL)
    (clobber (reg:SI 0))
    (clobber (reg:SI 1))
    (clobber (reg:SI 2))
    (clobber (reg:SI 3))
    (clobber (reg:SI 4))
    (clobber (reg:SI 5))
    (clobber (reg:SI 6))
    (clobber (reg:SI 7))
    (clobber (reg:SI 8))
    (clobber (reg:SI 9))
    (clobber (reg:SI 11))
    (clobber (reg:SI 32))
    (clobber (reg:SI 33))
    (clobber (reg:SI 34))
    (clobber (reg:SI 35))
    (clobber (mem:BLK (scratch)))]
    ""
   "scall 1065"
 [(set_attr "type" "all")
  ]
)

(define_insn "fence"
   [(unspec_volatile [(const_int 0)] UNSPEC_FENCE)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "fence"
[(set_attr "type" "lsu")]
)

(define_insn "dinval"
   [(unspec [(const_int 0)] UNSPEC_DINVAL)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "dinval"
[(set_attr "type" "lsu")]
)

(define_insn "iinval"
   [(unspec_volatile [(const_int 0)] UNSPEC_IINVAL)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "iinval "
[(set_attr "type" "lsu")]
)

(define_insn "dinvall"
   [(unspec [(match_operand:SI 0 "memory_operand" "a,m")] UNSPEC_DINVALL)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 1 "" "")
         (unspec:SI [(match_dup 1)] UNSPEC_SYNC))]
   ""
   "dinvall%m0 %0"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu,lsu_x")]
)

(define_insn "iinvals"
   [(unspec_volatile [(match_operand:SI 0 "memory_operand" "a,m")] UNSPEC_IINVALS)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 1 "" "") 
         (unspec:SI [(match_dup 1)] UNSPEC_SYNC))]
   ""
   "iinvals%m0 %0"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu,lsu_x")]
)

(define_insn "itouchl"
   [(unspec_volatile [(match_operand:SI 0 "memory_operand" "a,m")] UNSPEC_ITOUCHL)
    (set (match_operand:SI 1 "" "") 
         (unspec:SI [(match_dup 1)] UNSPEC_SYNC))]
   ""
   "itouchl%m0 %0"
[(set_attr "length" "4,8")
(set_attr "type" "lsu,lsu_x")]
)

(define_insn "dtouchl_<mode>"
  [(prefetch (match_operand:P 0 "address_operand" "A,p")
             (match_operand:SI 1 "" "")
             (match_operand:SI 2 "" ""))]
   ""
   "dtouchl%m0 %a0"
[(set_attr "length" "4,8")
(set_attr "type" "lsu,lsu_x")]
)

(define_expand "prefetch"
  [(prefetch (match_operand    0 "address_operand" "p")
             (match_operand:SI 1 "" "")
             (match_operand:SI 2 "" ""))]
   ""
{
        rtx (*gen_dtouchl) (rtx target, rtx op1, rtx op2) = (!TARGET_32) ? gen_dtouchl_di : gen_dtouchl_si;
	rtx addr = force_reg (Pmode, operands[0]);
	emit_insn (gen_dtouchl(addr, operands[1], operands[2]));
	DONE;
})

(define_insn "dzerol"
   [(unspec [(match_operand:SI 0 "memory_operand" "a,m")] UNSPEC_DZEROL)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 1 "" "") 
         (unspec:SI [(match_dup 1)] UNSPEC_SYNC))]
   ""
   "dzerol%m0 %0"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu,lsu_x")]
)

(define_insn "tlbdinval"
   [(unspec_volatile [(const_int 0)] UNSPEC_TLBDINVAL)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "tlbdinval "
[(set_attr "type" "all")]
)

(define_insn "tlbiinval"
   [(unspec_volatile [(const_int 0)] UNSPEC_TLBIINVAL)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "tlbiinval "
[(set_attr "type" "all")]
)

(define_insn "tlbprobe"
   [(unspec_volatile [(const_int 0)] UNSPEC_TLBPROBE)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec_volatile [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "tlbprobe "
[(set_attr "type" "all")]
)

(define_insn "tlbread"
   [(unspec_volatile [(const_int 0)] UNSPEC_TLBREAD)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "tlbread "
[(set_attr "type" "all")]
)

(define_insn "tlbwrite"
   [(unspec_volatile [(const_int 0)] UNSPEC_TLBWRITE)
    (clobber (mem:BLK (scratch)))
    (set (match_operand:SI 0 "" "") 
         (unspec:SI [(match_dup 0)] UNSPEC_SYNC))]
   ""
   "tlbwrite "
[(set_attr "type" "all")]
)

(define_insn "alclr<lsusize>"
   [(set (match_operand:SIDI 0 "register_operand" "=r,r")
         (unspec_volatile:SIDI [(match_operand:SIDI 1 "memory_operand" "a,m")]
          UNSPEC_ALCLR))]
   ""
   "alclr<lsusize> %0 = %1"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_atomic,lsu_atomic_x")]
)

;; (define_expand "acws"
;;   [(parallel
;;     [(set (match_operand:TI 0 "register_operand" "")
;;           (unspec:TI [(match_operand:DI 1 "memory_operand" "")] UNSPEC_ACSWAP))
;;      (set (match_dup 1)
;;           (unspec:DI
;;            [(match_dup 1)
;;             (match_operand:TI 2 "register_operand" "")]
;;            UNSPEC_ACSWAP))])]
;;    ""
;;    {}
;; )

;; FIXME AUTO: acswap* can only have 10 or 37 bits offset, not more.
(define_insn "acswap<lsusize>"
    [(set (match_operand:TI 0 "register_operand" "+r,r")
          (unspec_volatile:TI [(match_operand:SIDI 1 "memory_operand" "+a,m")] UNSPEC_ACSWAP))
     (set (match_dup 1)
          (unspec:SIDI
           [(match_dup 1)
            (match_dup 0)]
           UNSPEC_ACSWAP))]
   ""
   "acswap<lsusize> %1 = %0"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_atomic,lsu_atomic_x")]
)

;; FIXME AUTO: fix atomic afaddd
(define_insn "afaddd"
[(set (match_operand:DI 0 "register_operand" "=r,r")
      (unspec_volatile:DI
	  [(match_operand:DI 1 "memory_operand" "+a,m")
	   (match_operand:SI 3 "const_int_operand")]		;; model
       UNSPEC_AFADDD))
   (set (match_dup 1)
	(plus:DI (match_dup 1)
                 (subreg:SI (match_operand:DI 2 "nonmemory_operand" "0,0") 0)))
]
   ""
   "afaddd%m0 %1 = %0"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_atomic,lsu_atomic_x")]
)

;; FIXME AUTO: fix atomic afaddw
(define_insn "afaddw"
[(set (match_operand:SI 0 "register_operand" "=r,r")
      (unspec_volatile:SI
	  [(match_operand:DI 1 "memory_operand" "+a,m")
	   (match_operand:SI 3 "const_int_operand")]		;; model
       UNSPEC_AFADDW))
   (set (match_dup 1)
	(plus:DI (match_dup 1)
                 (subreg:SI (match_operand:SI 2 "nonmemory_operand" "0,0") 0)))
]
   ""
   "afaddw%m0 %1 = %0"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_atomic,lsu_atomic_x")]
)

(define_expand "memory_barrier"
  [(clobber (mem:BLK (scratch)))]
  ""
  {
  	emit_insn (gen_dinval (k1_sync_reg_rtx));
	emit_insn (gen_fence (k1_sync_reg_rtx));
  }
)

;; FIXME AUTO: disable CWS insn.
;; (define_expand "sync_compare_and_swapsi"
;;   [(use (match_operand:SI 0 "register_operand" ""))   ; Result = old memory if successful
;;    (use (match_operand:SI 1 "memory_operand" ""))     ; Memory location
;;    (use (match_operand:SI 2 "register_operand" ""))   ; Old value to compare against
;;    (use (match_operand:SI 3 "register_operand" ""))]  ; New value to store if successful
;;   ""
;;   {
;; 	rtx reg = gen_reg_rtx (TImode);
;; 	emit_insn (gen_rtx_CLOBBER (DImode, reg));
;; 
;; 	emit_move_insn (gen_lowpart(SImode, gen_lowpart (DImode, reg)), operands[3]);
;; 	emit_move_insn (gen_lowpart(SImode, gen_highpart (DImode, reg)), operands[2]);
;; 
;; 	emit_insn (gen_memory_barrier ());
;; 	emit_insn (gen_acws (reg, operands[1], reg));
;; 	
;; 	emit_move_insn (operands[0], gen_lowpart (SImode, reg));
;; 	
;; 	DONE;
;;   }
;; )
;; 

; `sync_old_addmode', `sync_old_submode'
; `sync_old_iormode', `sync_old_andmode'
; `sync_old_xormode', `sync_old_nandmode'

;; FIXME AUTO: disabling sync/atomic expanders
;; (define_code_iterator sync_it [plus ior xor minus and mult])
;; (define_code_attr sync_op [(plus "add") (ior "ior") (xor "xor") (minus "sub") (and "and") (mult "nand")])
;; (define_code_attr sync_op_code [(plus "PLUS") (ior "IOR") (xor "XOR") (minus "MINUS") (and "AND") (mult "NOT")])

;; (define_expand "sync_old_<sync_op>si"
;;   [(set (match_operand:SI 0 "register_operand" "")                 ; Result = old memory if successful
;;   	(sync_it:SI (match_operand:SI 1 "memory_operand" "")       ; Memory location
;; 		    (match_operand:SI 2 "nonmemory_operand" "")))] ; Value
;;   ""
;;   {
;; 	k1_expand_old_sync_instruction (<sync_op_code>, operands[0], operands[1], operands[2]);
;; 	DONE;
;;   }
;; )
;; 
;; (define_expand "sync_new_<sync_op>si"
;;   [(set (match_operand:SI 0 "register_operand" "")                 ; Result = old memory if successful
;;   	(sync_it:SI (match_operand:SI 1 "memory_operand" "")       ; Memory location
;; 		    (match_operand:SI 2 "nonmemory_operand" "")))] ; Value
;;   ""
;;   {
;; 	k1_expand_new_sync_instruction (<sync_op_code>, operands[0], operands[1], operands[2]);
;; 	DONE;
;;   }
;; )
;; 
;; (define_expand "sync_<sync_op>si"
;;   [(set (match_operand:SI 0 "memory_operand" "")                 ; Memory
;;   	(sync_it:SI (match_dup 0)      
;; 		    (match_operand:SI 1 "nonmemory_operand" "")))] ; Value
;;   ""
;;   {
;; 	k1_expand_sync_instruction (<sync_op_code>, operands[0], operands[1]);
;; 	DONE;
;;   }
;; )
;; 
;; (define_expand "sync_lock_test_and_setsi"
;;   [(use (match_operand:SI 0 "register_operand" ""))   ; Result = old memory if successful
;;    (use (match_operand:SI 1 "memory_operand" ""))     ; Memory location
;;    (use (match_operand:SI 2 "register_operand" ""))]  ; New value to store if successful
;;   ""
;;   {
;; 	k1_expand_old_sync_instruction (SET, operands[0], operands[1], operands[2]);
;; 	DONE;
;;   }
;; )


(define_insn "ldu"
   [(set (match_operand:DI 0 "register_operand" "=r,r")
         (unspec:DI [(match_operand:DI 1 "memory_operand" "a,m")] UNSPEC_LDU))
    (clobber (mem:BLK (scratch)))
   ]
   ""
   "ld.u%m1 %0 = %1"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")]
)

(define_insn "lwzu"
   [(set (match_operand:SI 0 "register_operand" "=r,r")
         (unspec:SI [(match_operand:SI 1 "memory_operand" "a,m")] UNSPEC_LWZU))
    (clobber (mem:BLK (scratch)))
   ]
   ""
   "lwz.u%m1 %0 = %1"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")]
)

;; (define_insn "movqi_real"
;;    [(set (match_operand:QI 0 "nonimmediate_operand" "=r,r,r,r,a,m")
;;          (match_operand:QI 1 "general_operand"      "I08,r,a,m,r,r"))]
;;    "(!(memory_operand(operands[0], QImode) && immediate_operand(operands[1], QImode))) /* MEM = IMM */
;;      && !(memory_operand(operands[0], QImode) && memory_operand(operands[1], QImode)) /* MEM = MEM */
;;      && !((memory_operand(operands[0], QImode) || memory_operand(operands[1], QImode)) && K1_FORCE_UNCACHED_LSU)
;; "
;; 
;;    "@
;;    make %0 = %1
;;    copy %0 = %1
;;    lbs%m1  %0 = %1
;;    lbs%m1  %0 = %1
;;    sb%m0   %0 = %1
;;    sb%m0   %0 = %1"
;; [(set_attr "type" "tiny,tiny,lsu_load,lsu_load_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,4,4,8,4,8")]
;; )

;; (define_insn "movqi_real_uncached"
;;    [(set (match_operand:QI 0 "nonimmediate_operand" "=r,r,a,m")
;;          (match_operand:QI 1 "nonimmediate_operand" " a,m,r,r"))]
;;    "!(register_operand(operands[0], QImode) && register_operand(operands[1], QImode))
;;     && !(memory_operand(operands[0], QImode) && memory_operand(operands[1], QImode)) /* MEM = MEM */
;;     && K1_FORCE_UNCACHED_LSU"
;;    "@
;;    lbs.u%m1  %0 = %1
;;    lbs.u%m1  %0 = %1
;;    sb%m0   %0 = %1
;;    sb%m0   %0 = %1"
;; [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8,4,8")]
;; )

;; (define_expand "movqi"
;;    [(set (match_operand:QI 0 "nonimmediate_operand" "")
;;          (match_operand:QI 1 "general_operand" ""))]
;;    ""
;; {
;;         if (MEM_P (operands[0])) {
;;            operands[1] = force_reg (QImode, operands[1]);
;;         }
;; })

;; (define_insn "*movhi_real"
;;    [(set (match_operand:HI 0 "nonimmediate_operand" "=r,  r, r, r, r, a, m")
;;          (match_operand 1 "general_operand"         "I16, i ,r, a, m, r, r"))]
;;    "(!immediate_operand(operands[1], HImode) || !memory_operand(operands[0], HImode))
;;     && !(memory_operand(operands[0], HImode) && memory_operand(operands[1], HImode)) /* MEM = MEM */
;;     && !((memory_operand(operands[0], HImode) || memory_operand(operands[1], HImode)) && K1_FORCE_UNCACHED_LSU)"
;; {
;;     switch (which_alternative) {
;;     	   case 0:
;;     	   case 1: return "make %0 = %1";
;; 	   case 2: return "copy %0 = %1";
;; 	   case 3:
;; 	   case 4: return "lhs%m1 %0 = %1";
;;            case 5:
;;            case 6: return "sh%m0 %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "tiny,tiny_x,tiny,lsu_load,lsu_load_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8,4,4,8,4,8")]
;; )

;; (define_insn "*movhi_real_uncached"
;;    [(set (match_operand:HI 0 "nonimmediate_operand" "=r, r, a, m")
;;          (match_operand 1    "nonimmediate_operand" " a, m, r, r"))]
;;    "!(memory_operand(operands[0], HImode) && memory_operand(operands[1], HImode))
;;     && !(register_operand(operands[0], HImode) && register_operand(operands[1], HImode))
;;     && K1_FORCE_UNCACHED_LSU"
;; 
;; {
;;     switch (which_alternative) {
;;     	   case 0:
;;     	   case 1: return "lhs.u%m1 %0 = %1";
;; 	   case 2:
;; 	   case 3: return "sh%m0 %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8,4,8")]
;; )

;; (define_expand "movhi"
;;    [(set (match_operand:HI 0 "nonimmediate_operand" )
;;          (match_operand:HI 1 "general_operand" ))]
;;    ""
;; {
;; 	if (k1_expand_mov (operands)) {
;; 	   DONE;
;; 	}
;; 
;;         // if (MEM_P (operands[0])) {
;;         //    operands[1] = force_reg (HImode, operands[1]);
;;         // }
;; }
;; )


(define_insn "lhsu"
   [(set (match_operand:HI 0 "register_operand" "=r,r")
         (unspec:HI [(match_operand:HI 1 "memory_operand" "a,m")] UNSPEC_LHSU))
    (clobber (mem:BLK (scratch)))
   ]
   ""
   "lhs.u%m1 %0 = %1"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")]
)

(define_insn "lhzu"
   [(set (match_operand:HI 0 "register_operand" "=r,r")
         (unspec:HI [(match_operand:HI 1 "memory_operand" "a,m")] UNSPEC_LHZU))
    (clobber (mem:BLK (scratch)))
   ]
   ""
   "lhz.u%m1 %0 = %1"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")]
)

;; FIXME AUTO: add size info for 'reg[reg]' addressing (currently falling back to lsu.x)
(define_insn "*l<mode><ANY_EXTEND:lsext>"
   [(set (match_operand:DI 0 "register_operand"                       "=r, r,  r,  r")
         (ANY_EXTEND:DI (match_operand:ALL_SMALL_I 1 "memory_operand" "Ca, Cm, Za, Zm")))]
   ""
   "l<ALL_SMALL_I:lsusize><ANY_EXTEND:lsext>%C1%m1 %0 = %1"
[(set_attr "length" "4,8,4,8")
 (set_attr "type" "lsu_load,lsu_load_x,lsu_load_uncached,lsu_load_uncached_x")]
)

;; FIXME AUTO: add size info for 'reg[reg]' addressing (currently falling back to lsu.x)
;;  (define_insn "*l<mode><ANY_EXTEND:lsext>_uncached"
;;     [(set (match_operand:DI 0 "register_operand" "=r,r")
;;           (ANY_EXTEND:DI (match_operand:ALL_SMALL_I 1 "memory_operand" "a,m")))]
;;     "K1_FORCE_UNCACHED_LSU"
;;     "l<ALL_SMALL_I:lsusize><ANY_EXTEND:lsext>u%m1 %0 = %1"
;;  [(set_attr "length" "4,8")
;;   (set_attr "type" "lsu_load,lsu_load_x")]
;;  )

(define_insn "lbsu"
   [(set (match_operand:QI 0 "register_operand" "=r,r")
         (unspec:QI [(match_operand:QI 1 "memory_operand" "a,m")] UNSPEC_LBSU))
    (clobber (mem:BLK (scratch)))
   ]
   ""
   "lbs.u%m1 %0 = %1"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")]
)

(define_insn "lbzu"
   [(set (match_operand:QI 0 "register_operand" "=r,r")
         (unspec:QI [(match_operand:QI 1 "memory_operand" "a,m")] UNSPEC_LBZU))
    (clobber (mem:BLK (scratch)))
   ]
   ""
   "lbz.u%m1 %0 = %1"
[(set_attr "length" "4,8")
 (set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")]
)

;; (define_insn "*real_movsi"
;;    [(set (match_operand:SI 0 "nonimmediate_operand" "=r, r, r, a, m, r  , r")
;;          (match_operand:SI 1 "movsi_operand"         "r, a, m, r, r, I16, i"))]
;;    "   !(immediate_operand(operands[1], SImode) && memory_operand(operands[0], SImode))
;;     && !(memory_operand(operands[0], SImode) && memory_operand(operands[1], SImode))
;;     && !((memory_operand(operands[0], SImode) || memory_operand(operands[1], SImode)) && K1_FORCE_UNCACHED_LSU)"
;; {
;;     switch (which_alternative) {
;;     	   case 0: return "copy %0 = %1";
;; 	   case 1:
;;     	   case 2: return "lws%m1 %0 = %1";
;; 	   case 3:
;;     	   case 4: return "sw%m0 %0 = %1";
;;            case 5:
;;     	   case 6: return "make %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "tiny,lsu_load,lsu_load_x,lsu_store,lsu_store_x,tiny,tiny_x")
;;  (set_attr "length" "4,4,8,4,8,4,8")]
;; )

;; Only used when K1_FORCE_UNCACHED_LSU is used
;; (define_insn "*movsi_uncached"
;;    [(set (match_operand:SI 0 "nonimmediate_operand" "=r, r, a, m")
;;          (match_operand:SI 1 "nonimmediate_operand" " a, m, r, r"))]
;;    "   !(memory_operand(operands[0], SImode) && memory_operand(operands[1], SImode))
;;     && !(register_operand(operands[0], SImode) && register_operand(operands[1], SImode))
;;     && K1_FORCE_UNCACHED_LSU"
;; {
;;     switch (which_alternative) {
;;     	   case 0:
;; 	   case 1: return "lws.u%m1 %0 = %1";
;;     	   case 2:
;; 	   case 3: return "sw%m0 %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8,4,8")]
;; )

;; (define_expand "movsi"
;;    [(set (match_operand:SI 0 "nonimmediate_operand" "")
;;          (match_operand:SI 1 "general_operand" ""))]
;;    ""
;; {
;; 	if (k1_expand_mov (operands)) {
;; 	   DONE;
;; 	}
;; })

/* We define an explicit movsf pattern rather than relying on the movsi, 
   because movsi will generate (subreg:SF (reg:SI)) kind of patterns that 
   make our work when looking for mems to pack more difficult. */
;; (define_insn "movsf_real"
;;    [(set (match_operand:SF 0 "nonimmediate_operand" "=r,r,r,a,m,r,r")
;;          (match_operand 1 "general_operand" "r,a,m,r,r,H16,F"))]
;;    "(!immediate_operand(operands[1], SFmode) || !memory_operand(operands[0], SFmode))
;;     && !((memory_operand(operands[0], SFmode) || memory_operand(operands[1], SFmode)) && K1_FORCE_UNCACHED_LSU)"
;; {
;;     switch (which_alternative) {
;;     	   case 0: return "copy %0 = %1";
;; 	   case 1:
;;     	   case 2: return "lw%m1 %0 = %1";
;; 	   case 3:
;;     	   case 4: return "sw%m0 %0 = %1";
;; 	   case 5:
;; 	   case 6: return "make %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "tiny,lsu_load,lsu_load_x,lsu_store,lsu_store_x,tiny,tiny_x")
;;  (set_attr "length" "4,4,8,4,8,4,8")]
;; )

;; (define_insn "*movsf_uncached"
;;    [(set (match_operand:SF 0 "nonimmediate_operand" "=r,r,a,m")
;;          (match_operand 1    "nonimmediate_operand" " a,m,r,r"))]
;;  "   !(memory_operand(operands[0], SFmode) && memory_operand(operands[1], SFmode))
;;   && !(register_operand(operands[0], SFmode) && register_operand(operands[1], SFmode))
;;   && K1_FORCE_UNCACHED_LSU"
;; {
;;     switch (which_alternative) {
;;     	   case 0:
;; 	   case 1: return "lw.u%m1 %0 = %1";
;;     	   case 2:
;; 	   case 3: return "sw%m0 %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8,4,8")]
;; )

;; (define_expand "movsf"
;;    [(set (match_operand:SF 0 "nonimmediate_operand" )
;;          (match_operand:SF 1 "general_operand" ))]
;;    ""
;; {
;;         if (MEM_P (operands[0])) {
;;            operands[1] = force_reg (SFmode, operands[1]);
;;         }
;; })

;; FIXME AUTO: Disabled double patterns
;;  (define_insn "*double_loadsi<mode>"
;;     [(set (subreg:SI (match_operand:DI 0 "register_operand" "=r,=r") 0)
;;           (subreg:SI (match_operand:DI 1 "memory_operand" "a,m") 0))
;;      (set (subreg:SISIZE (match_dup 0) 4)
;;           (subreg:SISIZE (match_operand:DI 2 "memory_operand" "1,1") 4))
;;      (unspec [(const_int 0)] UNSPEC_LOAD)]
;;     "!K1_FORCE_UNCACHED_LSU"
;;     {
;;  	return "ld%m1 %0 = %1";
;;     }
;;  [(set_attr "type" "lsu_load,lsu_load_x")
;;   (set_attr "length" "4,8")]
;;  )

;;  (define_insn "*double_loadsi_uncached<mode>"
;;     [(set (subreg:SI (match_operand:DI 0 "register_operand" "=r,=r") 0)
;;           (subreg:SI (match_operand:DI 1 "memory_operand" "a,m") 0))
;;      (set (subreg:SISIZE (match_dup 0) 4)
;;           (subreg:SISIZE (match_operand:DI 2 "memory_operand" "1,1") 4))
;;      (unspec [(const_int 0)] UNSPEC_LOAD)]
;;     "K1_FORCE_UNCACHED_LSU"
;;     {
;;  	return "ld.u%m1 %0 = %1";
;;     }
;;  [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")
;;   (set_attr "length" "4,8")]
;;  )
;;  (define_insn "*double_loadsf<mode>"
;;     [(set (subreg:SF (match_operand:DI 0 "register_operand" "=r,=r") 0)
;;           (subreg:SF (match_operand:DI 1 "memory_operand" "a,m") 0))
;;      (set (subreg:SISIZE (match_dup 0) 4)
;;           (subreg:SISIZE (match_operand:DI 2 "memory_operand" "1,1") 4))
;;      (unspec [(const_int 0)] UNSPEC_LOAD)]
;;     "!K1_FORCE_UNCACHED_LSU"
;;     {
;;  	return "ld%m1 %0 = %1";
;;     }
;;  [(set_attr "type" "lsu_load,lsu_load_x")
;;   (set_attr "length" "4,8")]
;;  )

;;  (define_insn "*double_loadsf_uncached<mode>"
;;     [(set (subreg:SF (match_operand:DI 0 "register_operand" "=r,=r") 0)
;;           (subreg:SF (match_operand:DI 1 "memory_operand" "a,m") 0))
;;      (set (subreg:SISIZE (match_dup 0) 4)
;;           (subreg:SISIZE (match_operand:DI 2 "memory_operand" "1,1") 4))
;;      (unspec [(const_int 0)] UNSPEC_LOAD)]
;;     "K1_FORCE_UNCACHED_LSU"
;;     {
;;  	return "ld.u%m1 %0 = %1";
;;     }
;;  [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")
;;   (set_attr "length" "4,8")]
;;  )

;; (define_insn "*double_loadv2hi<mode>"
;;    [(set (subreg:V2HI (match_operand:DI 0 "register_operand" "=r,=r") 0)
;;          (subreg:V2HI (match_operand:DI 1 "memory_operand" "a,m") 0))
;;     (set (subreg:SISIZE (match_dup 0) 4)
;;          (subreg:SISIZE (match_operand:DI 2 "packed_memory_operand" "1,1") 4))
;;     (unspec [(const_int 0)] UNSPEC_LOAD)]
;;    "!K1_FORCE_UNCACHED_LSU"
;;    {
;; 	return "ld%m1 %0 = %1";
;;    }
;; [(set_attr "type" "lsu_load,lsu_load_x")
;;  (set_attr "length" "4,8")]
;; )
;; 
;; (define_insn "*double_loadv2hi_uncached<mode>"
;;    [(set (subreg:V2HI (match_operand:DI 0 "register_operand" "=r,=r") 0)
;;          (subreg:V2HI (match_operand:DI 1 "memory_operand" "a,m") 0))
;;     (set (subreg:SISIZE (match_dup 0) 4)
;;          (subreg:SISIZE (match_operand:DI 2 "packed_memory_operand" "1,1") 4))
;;     (unspec [(const_int 0)] UNSPEC_LOAD)]
;;    "K1_FORCE_UNCACHED_LSU"
;;    {
;; 	return "ld%m1 %0 = %1";
;;    }
;; [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")
;;  (set_attr "length" "4,8")]
;; )
;;  (define_expand "double_load"
;;     [(parallel [(set (match_operand 0 "register_operand" "=r,=r")
;;                      (match_operand 1 "" ""))
;;                 (set (match_operand 2 "register_operand" "=r,=r")
;;  	            (match_operand 3 "" ""))
;;  	       (unspec [(const_int 0)] UNSPEC_LOAD)])]
;;     ""
;;     {}
;;  )
;;  (define_insn "*double_storesi<mode>"
;;     [(set (subreg:SI (match_operand:DI 0 "memory_operand" "=a,=m") 0)
;;           (subreg:SI (match_operand:DI 1 "register_operand" "r,r") 0))
;;      (set (subreg:SISIZE (match_operand:DI 2 "memory_operand" "=0,=0") 4)
;;           (subreg:SISIZE (match_dup 1) 4))
;;      (unspec [(const_int 0)] UNSPEC_LOAD)]
;;     "!K1_FORCE_UNCACHED_LSU"
;;     {
;;  	return "sd%m0 %0 = %1";
;;     }
;;  [(set_attr "type" "lsu_store,lsu_store_x")
;;   (set_attr "length" "4,8")]
;;  )
;;  (define_insn "*double_storesf<mode>"
;;     [(set (subreg:SF (match_operand:DI 0 "memory_operand" "=a,=m") 0)
;;           (subreg:SF (match_operand:DI 1 "register_operand" "r,r") 0))
;;      (set (subreg:SISIZE (match_operand:DI 2 "packed_memory_operand" "=0,=0") 4)
;;           (subreg:SISIZE (match_dup 1) 4))
;;      (unspec [(const_int 0)] UNSPEC_LOAD)]
;;     "!K1_FORCE_UNCACHED_LSU"
;;     {
;;  	return "sd%m0 %0 = %1";
;;     }
;;  [(set_attr "type" "lsu_store,lsu_store_x")
;;   (set_attr "length" "4,8")]
;;  )
;; (define_insn "*double_storev2hi<mode>"
;;    [(set (subreg:V2HI (match_operand:DI 0 "memory_operand" "=a,=m") 0)
;;          (subreg:V2HI (match_operand:DI 1 "register_operand" "r,r") 0))
;;     (set (subreg:SISIZE (match_operand:DI 2 "memory_operand" "=0,=0") 4)
;;          (subreg:SISIZE (match_dup 1) 4))
;;     (unspec [(const_int 0)] UNSPEC_LOAD)]
;;    "!K1_FORCE_UNCACHED_LSU"
;;    {
;; 	return "sd%m0 %0 = %1";
;;    }
;; [(set_attr "type" "lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8")]
;; )
;;  (define_expand "double_store"
;;     [(parallel [(set (match_operand 0 "" "")
;;                      (match_operand 1 "register_operand" "r,r"))
;;                 (set (match_operand 2 "" "")
;;  	            (match_operand 3 "register_operand" "r,r"))
;;  	       (unspec [(const_int 0)] UNSPEC_LOAD)])]
;;     ""
;;     {
;;     }
;;  )

;; (define_expand "movdi"
;;    [(set (match_operand:DI 0 "nonimmediate_operand" )
;;          (match_operand:DI 1 "general_operand" ))]
;;    ""
;; {
;; 	if (k1_expand_mov (operands)) {
;; 	   DONE;
;; 	}
;; 
;; /*        if (MEM_P(operands[0]) && can_create_pseudo_p()) {
;;            rtx reg = gen_reg_rtx(DImode);
;;            emit_move_insn (reg, operands[1]);
;;            operands[1] = reg;
;;         }
;; 	*/
;; }
;; )

;; general insn for materializing symbol in paired register
;; Will also capture more complex move : @gotoff('sym' + offset)

;; FIXME AUTO: coolidge lacks materialization of 64bits symbol
;; (define_insn "*movdi_symbol_k1b"
;;    [(set (match_operand:DI 0 "register_operand" "=r")
;;          (match_operand:DI 1 "k1_symbol_operand" "S"))]
;; ""
;; "maked %0 = %1"
;; [(set_attr "type" "alud_tiny_x")
;;  (set_attr "length" "8")])

;; (define_insn "*movdi_real_immediate"
;;    [(set (match_operand:DI 0 "register_operand"   "=r,  r")
;;          (match_operand:DI 1 "const_int_43b_operand" "I16, I43"))]
;;  ""
;; "maked %0 = %1"
;; [(set_attr "type" "alud_tiny,alud_tiny_x")
;;  (set_attr "length" "4,8")])

;; (define_insn "*movdi_real_k1b"
;;    [(set (match_operand:DI 0 "nonimmediate_operand" "=r, r, r, a, m")
;;          (match_operand:DI 1 "general_operand"      " r, a, m, r, r"))]
;;     "  !(memory_operand(operands[0], DImode) && immediate_operand(operands[1], DImode))
;;     && !(memory_operand(operands[0], DImode) && memory_operand(operands[1], DImode))
;;     && !((memory_operand(operands[0], DImode) || memory_operand(operands[1], DImode)) && K1_FORCE_UNCACHED_LSU)"
;; {
;;  switch(which_alternative){
;;  case 0:
;;       return "copyd %0 = %1";
;;  case 1:
;;  case 2:
;;       return "ld%m1 %0 = %1";
;;  case 3:
;;  case 4:
;;       return "sd%m0 %0 = %1";
;;  default : gcc_unreachable ();
;;  }
;; }
;; [(set_attr "type" "alud_lite, lsu_load, lsu_load_x, lsu_store, lsu_store_x")
;;  (set_attr "length" "4,4,8,4,8")])

;; FIXME AUTO: disable zero extend until insn are back
;; (define_insn "*zero_extendqisi2_uncached"
;;   [(set (match_operand:SI 0 "register_operand" "=r,r")
;; 	(zero_extend:SI (match_operand:QI 1 "memory_operand" "a,m")))]
;;   "K1_FORCE_UNCACHED_LSU"
;;   "@
;;   lbzu%m1 %0 = %1
;;   lbzu%m1 %0 = %1"
;;   [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")]
;; )

;; FIXME AUTO: disable zero extend until insn are back
;; (define_insn "*zero_extendhisi2_uncached"
;;   [(set (match_operand:SI 0 "register_operand" "=r,r")
;; 	(zero_extend:SI (match_operand:HI 1 "memory_operand" "a,m")))]
;;   "K1_FORCE_UNCACHED_LSU"
;;   "@
;;   lhzu%m1 %0 = %1
;;   lhzu%m1 %0 = %1"
;;   [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")]
;; )

;; FIXME AUTO: disable zero extend until insn are back
;; (define_insn "*extendqisi2_uncached"
;;   [(set (match_operand:SI 0 "register_operand" "=r,r")
;; 	(sign_extend:SI (match_operand:QI 1 "memory_operand" "a,m")))]
;;   "K1_FORCE_UNCACHED_LSU"
;;   "@
;;   lbsu%m1 %0 = %1
;;   lbsu%m1 %0 = %1"
;;   [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")])

;; FIXME AUTO: disable extend until insn are back
;; (define_insn "*extendhisi2_uncached"
;;   [(set (match_operand:SI 0 "register_operand" "=r,r")
;; 	(sign_extend:SI (match_operand:HI 1 "memory_operand" "a,m")))]
;;    "K1_FORCE_UNCACHED_LSU"
;;   "@
;;   lhs%m1 %0 = %1
;;   lhs%m1 %0 = %1"
;;   [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x")])


;; FIXME AUTO: add size info for 'reg[reg]' addressing (currently falling back to lsu.x)
(define_insn "extend<mode>di2"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r,r")
	(sign_extend:DI (match_operand:ALL_SMALL_I 1 "nonimmediate_operand" "r,Ca,Cm,Za,Zm")))]
  ""
  "@
  sx<lsusize>d %0 = %1
  l<lsusize>s%m1 %0 = %1
  l<lsusize>s%m1 %0 = %1
  l<lsusize>s%m1.u %0 = %1
  l<lsusize>s%m1.u %0 = %1"
  [(set_attr "type" "lite,lsu_load,lsu_load_x,lsu_load_uncached,lsu_load_uncached_x")
   (set_attr "length" "4,4,8,4,8")])

(define_insn "zero_extend<mode>di2"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r,r")
	(zero_extend:DI (match_operand:ALL_SMALL_I 1 "nonimmediate_operand" "r,Ca,Cm,Za,Zm")))]
  ""
  "@
  zx<lsusize>d %0 = %1
  l<lsusize>z%m1 %0 = %1
  l<lsusize>z%m1 %0 = %1
  l<lsusize>z%m1.u %0 = %1
  l<lsusize>z%m1.u %0 = %1"
  [(set_attr "type" "lite,lsu_load,lsu_load_x,lsu_load_uncached,lsu_load_uncached_x")
   (set_attr "length" "4,4,8,4,8")])

(define_insn "stsu"
  [(set (match_operand:SI 0 "register_operand" "=r")
	(unspec:SI [(match_operand:SI 1 "register_operand" "r")
		    (match_operand:SI 2 "register_operand" "r")] UNSPEC_STSU))]
  ""
  "stsuw %0 = %1, %2"
[(set_attr "type" "lite")]
)

(define_insn "stsud"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(unspec:DI [(match_operand:DI 1 "register_operand" "r")
		    (match_operand:DI 2 "register_operand" "r")] UNSPEC_STSUD))]
  ""
  "stsud %0 = %1, %2"
  [(set_attr "type" "lite")
   (set_attr "length" "4")]
)

(define_expand "bswapdi2"
  [(set (match_operand:DI 0 "register_operand")
        (bswap:DI (match_operand:DI 1 "k1_alu_op3_operand")))]
  ""
{
	/* multiply by transposed identity */
	rtx inv_mat = gen_rtx_CONST_INT(VOIDmode, 0x0102040810204080);
	emit_insn(gen_sbmm8(operands[0], operands[1], inv_mat));
	DONE;
})

(define_insn "sbmm8"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
	(unspec:DI [(match_operand:DI 1 "register_operand" "r,r,r,r")
		    (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,B37,i")] UNSPEC_SBMM8))]
""
"sbmm8 %0 = %1, %2"
[(set_attr "type" "lite,lite,lite_x,lite_y")
 (set_attr "length" "4,4,8,12")])

(define_insn "sbmmt8"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
	(unspec:DI [(match_operand:DI 1 "register_operand" "r,r,r,r")
		    (match_operand:DI 2 "k1_alu_op3_operand" "r,I10,I37,i")] UNSPEC_SBMMT8))]
""
"sbmmt8 %0 = %1, %2"
[(set_attr "type" "lite,lite,lite_x,lite_y")
 (set_attr "length" "4,4,8,12")])

(define_insn "*icall_<mode>"
  [(call (mem:P (match_operand:P 0 "register_operand" "r"))
         (match_operand 1 "general_operand" ""))
   (clobber (reg:DI K1C_RA_REGNO))]
  ""
  "icall %0"
[(set_attr "type" "bcu")
 (set_attr "class" "link")]
)

(define_expand "call"
  [(parallel [(call (match_operand 0 "memory_operand" "")
		    (match_operand 1 "general_operand" ""))
	      (clobber (reg:DI K1C_RA_REGNO))])]
  ""
{
  rtx callee = XEXP (operands[0], 0);
  if (!jump_operand (operands[0], Pmode))
      XEXP (operands[0], 0) = force_reg (Pmode, callee);
})

(define_insn "*call_<mode>"
  [(call (match_operand:P 0 "jump_operand" "")
         (match_operand 1 "" ""))
   (clobber (reg:DI K1C_RA_REGNO))]
  ""
  "call %0"
[(set_attr "type" "bcu")
 (set_attr "class" "call")])

(define_expand "call_value"
  [(parallel [(set (match_operand 0 "" "")
		   (call (match_operand 1 "memory_operand" "")
			 (match_operand 2 "general_operand" "")))
	      (clobber (reg:DI K1C_RA_REGNO))])]
  ""
{
  rtx callee = XEXP (operands[1], 0);
  if (!jump_operand (operands[1], Pmode))
      XEXP (operands[1], 0) = force_reg (Pmode, callee);
})

(define_insn "*call_value_<mode>"
  [(set (match_operand 0 "" "")
        (call (match_operand:P 1 "jump_operand" "")
              (match_operand 2 "" "")))
   (clobber (reg:DI K1C_RA_REGNO))]
  ""
  "call %1"
[(set_attr "type" "bcu")
 (set_attr "class" "call")])

(define_expand "sibcall_value"
  [(parallel
    [(set (match_operand 0 "" "")
	  (call (match_operand 1 "memory_operand" "")
	  	(match_operand 2 "general_operand" "")))
     (return)])]
  ""
{
  rtx callee = XEXP (operands[1], 0);
  if (!jump_operand (operands[1], Pmode))
      XEXP (operands[1], 0) = force_reg (Pmode, callee);
})

(define_insn "*sibcall_value_<mode>"
  [(set (match_operand 0 "" "")
        (call (match_operand:P 1 "jump_operand" "")
              (match_operand 2 "" "")))
   (return)]
  ""
  "goto %1"
[(set_attr "type" "bcu")
 (set_attr "class" "branch")])

(define_expand "sibcall"
  [(parallel
    [(call (match_operand 0 "memory_operand" "")
	   (match_operand 1 "general_operand" ""))
     (return)])]
  ""
{
  rtx callee = XEXP (operands[0], 0);
  if (!jump_operand (operands[0], Pmode))
      XEXP (operands[0], 0) = force_reg (Pmode, callee);
})

(define_insn "*sibcall_<mode>"
  [(call (match_operand:P 0 "jump_operand" "")
         (match_operand 1 "" ""))
   (return)]
  ""
  "goto %0"
[(set_attr "type" "bcu")
 (set_attr "class" "branch")])

;;
;; These pattern were used for indirect sibcall
;; but a bug prevent their correct usage
;; and leads to incorrect code (jump to random address)
;; See T1118

;; (define_insn "*isibcall_value_real_<mode>"
;;     [(set (match_operand 0 "" "")
;; 	  (call (mem:P (match_operand:P 1 "register_operand" "Cs"))
;; 	  	(match_operand 2 "" "")))
;;      (return)]
;;   "<MODE>mode != DImode || (k1_architecture() >= K1B && (!TARGET_32))"
;;   "igoto<P:suffix> %1"
;; [(set_attr "type" "bcu")
;; (set_attr "class" "jump")]
;; )

;; (define_insn "*isibcall_real_<mode>"
;;     [(call (mem:P (match_operand:P 0 "register_operand" "Cs"))
;; 	   (match_operand 1 "" ""))
;;      (return)]
;;   "<MODE>mode != DImode || (k1_architecture() >= K1B && (!TARGET_32))"
;;   "igoto<P:suffix> %0"
;; [(set_attr "type" "bcu")
;; (set_attr "class" "jump")]
;; )

(define_insn "*icall_value_<mode>"
  [(set (match_operand 0 "" "")
        (call (mem:P (match_operand:P 1 "register_operand" "r"))
              (match_operand 2 "general_operand" "")))
   (clobber (reg:DI K1C_RA_REGNO))]
  ""
  "icall %1"
[(set_attr "type" "bcu")
 (set_attr "class" "link")]
)


;;***************************************************************
;;***************************************************************
;;
;;                    The FDPIC related stuff
;;
;;***************************************************************
;;***************************************************************

;; Initialize the rodata pointer in the prologue of the function.
;; Using unspec_volatile to be sure the optimizer won't decide to
;; delete it.
;; (define_insn "init_fdpic"
;;  [(set (match_operand:SI 0 "register_operand" )
;;   (unspec_volatile:SI [(match_operand:SI 1 "register_operand")]
;;                         UNSPEC_PIC))])

;; (define_insn "*init_fdpic_cached"
;;  [(set (match_operand:SI 0 "register_operand" "=r")
;;   (unspec_volatile:SI [(match_operand:SI 1 "register_operand" "r")]
;;                         UNSPEC_PIC))]
;;  "TARGET_FDPIC && !K1_FORCE_UNCACHED_LSU"
;;  "lw %0 = @got(_gp)[%1]"
;; [(set_attr "type" "lsu_load_x")]
;;)

;; (define_insn "*init_fdpic_uncached"
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;;    (unspec_volatile:SI [(match_operand:SI 1 "register_operand" "r")]
;;                          UNSPEC_PIC))]
;;   "TARGET_FDPIC && K1_FORCE_UNCACHED_LSU"
;;   "lw.u %0 = @got(_gp)[%1]"
;; [(set_attr "type" "lsu_load_uncached_x")]
;; )


;; The explicit MEM inside the UNSPEC prevents the compiler from moving
;; the load before a branch after a NULL test, or before a store that
;; initializes a function descriptor.

;; (define_insn_and_split "load_funcdescsi"
;;  [(set (match_operand:SI 0 "register_operand" "=a")
;;        (unspec_volatile:SI [(mem:SI (match_operand:SI 1 "address_operand" "p"))]
;;                            UNSPEC_VOLATILE_LOAD_FUNCDESC))]
;;  "TARGET_FDPIC"
;;  "#"
;;  ""
;;      [(set (match_dup 0) (mem:SI (match_dup 1)))])
;; ***************************************************************

(define_insn "c<SIDI:cbvar>b"
  [(set (pc)
	(if_then_else (match_operator 0 "k1_branch_comparison_operator"
		        [(match_operand:SIDI 1 "register_operand" "r") (const_int 0)])
		      (label_ref (match_operand 2 "" ""))
		      (pc)))]
  ""
  "cb.<SIDI:cbvar>%0z %1? %2"
[(set_attr "type" "bcu")
 (set_attr "class" "branch")]
)

(define_insn "c<SIDI:cbvar>b_even"
  [(set (pc)
	(if_then_else (eq:SIDI  
		        (zero_extract (match_operand:SIDI 0 "register_operand" "r")
			              (const_int 1) (const_int 0))
		        (const_int 0))
		      (label_ref (match_operand 1 "" ""))
		      (pc)))]
  ""
  "cb.even %0? %1"
[(set_attr "type" "bcu")
 (set_attr "class" "branch")]
)

(define_insn "c<SIDI:cbvar>b_odd"
  [(set (pc)
	(if_then_else (ne:SIDI  
		        (zero_extract (match_operand:SIDI 0 "register_operand" "r")
			              (const_int 1) (const_int 0))
		        (const_int 0))
		      (label_ref (match_operand 1 "" ""))
		      (pc)))]
  ""
  "cb.odd %0? %1"
[(set_attr "type" "bcu")
 (set_attr "class" "branch")]
)

(define_insn "*s<ALLI:lsusize><code>"
  [(set (mem:ALLI (match_operand:P 1 "register_operand" "r"))
  	(if_then_else:ALLI
		(cb_cond (match_operand:SIDI 0 "register_operand" "r")
			 (const_int 0))
		(match_operand:ALLI 2 "register_operand" "r")
		(mem:ALLI (match_dup 1))))]
  "!K1_FORCE_UNCACHED_LSU"
  "s<ALLI:lsusize>.<SIDI:cbvar><code>z %0 ? [%1] = %2"
  [(set_attr "type" "lsu_store")])

(define_insn "*s<ALLI:lsusize>_<lsu_odd_even>"
  [(set (mem:ALLI (match_operand:P 1 "register_operand" "r"))
  	(if_then_else:ALLI
		(COND_ODD_EVEN (zero_extract (match_operand:ALLI 0 "register_operand" "r")
			       (const_int 1) (const_int 0))
			       (const_int 0))
		(match_operand:ALLI 2 "register_operand" "r")
		(mem:ALLI (match_dup 1))))]
  "!K1_FORCE_UNCACHED_LSU"
  "s<ALLI:lsusize>.<lsu_odd_even> %0 ? [%1] = %2"
  [(set_attr "type" "lsu_store")])

;; Regular loads to ALLI
;; ld, lwz, lhz, lbz.
(define_insn "*l<ALLI:lsusize><code>"
  [(set (match_operand:ALLI 1 "register_operand" "+r")
  	(if_then_else:ALLI
		(cb_cond (match_operand:SIDI 0 "register_operand" "r")
			 (const_int 0))
 		(mem:ALLI (match_operand:P 2 "register_operand" "r"))
               (match_dup 1)))]
  "!K1_FORCE_UNCACHED_LSU"
  "l<ALLI:lsusize><ALLI:lsusext>.<SIDI:cbvar><cb_cond:code>z %0 ? %1 = [%2]"
  [(set_attr "type" "lsu_load")])

(define_insn "*l<ALLI:lsusize><code>_uncached"
  [(set (match_operand:ALLI 1 "register_operand" "+r")
  	(if_then_else:ALLI
		(cb_cond (match_operand:SIDI 0 "register_operand" "r")
		         (const_int 0))
		(mem:ALLI (match_operand:P 2 "register_operand" "r"))
		(match_dup 1)))]
 "K1_FORCE_UNCACHED_LSU"
 "l<ALLI:lsusize><ALLI:lsusext>.u.<SIDI:cbvar><cb_cond:code>z %0 ? %1 = [%2]"
 [(set_attr "type" "lsu_load_uncached")])

(define_insn "*l<ALLI:lsusize>_<lsu_odd_even>"
   [(set (match_operand:ALLI 1 "register_operand" "+r")
   	 (if_then_else:ALLI
		(COND_ODD_EVEN (zero_extract (match_operand:SI 0 "register_operand" "r")
			         (const_int 1) (const_int 0))
		               (const_int 0))
		(mem:ALLI (match_operand:P 2 "register_operand" "r"))
		(match_dup 1)))]
  "!K1_FORCE_UNCACHED_LSU"
  "l<ALLI:lsusize><ALLI:lsusext>.<COND_ODD_EVEN:lsu_odd_even> %0 ? %1 = [%2]"
  [(set_attr "type" "lsu_load")])

(define_insn "*l<ALLI:lsusize>_<COND_ODD_EVEN:lsu_odd_even>_uncached"
  [(set (match_operand:ALLI 1 "register_operand" "+r")
  	(if_then_else:ALLI
		(COND_ODD_EVEN (zero_extract (match_operand:SI 0 "register_operand" "r")
			         (const_int 1) (const_int 0))
		               (const_int 0))
		(mem:ALLI (match_operand:P 2 "register_operand" "r"))
		(match_dup 1)))]
  "K1_FORCE_UNCACHED_LSU"
  "l<ALLI:lsusize><ALLI:lsusext>.u.<COND_ODD_EVEN:lsu_odd_even> %0 ? %1 = [%2]"
  [(set_attr "type" "lsu_load")])

;; matching sign/zero extend loads.
(define_insn "*l<SHORT:lsusize><ANY_EXTEND:lsext><cb_cond:code>"
  [(set (match_operand:DI 1 "register_operand" "+r")
  	(if_then_else:DI
		(cb_cond (match_operand:SIDI 0 "register_operand" "r")
		         (const_int 0))
		(ANY_EXTEND:DI (mem:SHORT (match_operand:P 2 "register_operand" "r")))
		(match_dup 1)))]
  "!K1_FORCE_UNCACHED_LSU"
  "l<SHORT:lsusize><ANY_EXTEND:lsext>.<SIDI:cbvar><cb_cond:code>z %0 ? %1 = [%2]"
  [(set_attr "type" "lsu_load")])

(define_insn "*l<SHORT:lsusize><ANY_EXTEND:lsext><cb_cond:code>_uncached"
  [(set (match_operand:DI 1 "register_operand" "+r")
  	(if_then_else:DI
		(cb_cond (match_operand:SIDI 0 "register_operand" "r")
		         (const_int 0))
		(ANY_EXTEND:DI (mem:SHORT (match_operand:P 2 "register_operand" "r")))
		(match_dup 1)))]
  "K1_FORCE_UNCACHED_LSU"
  "l<SHORT:lsusize><ANY_EXTEND:lsext>.u.<SIDI:cbvar><cb_cond:code>z %0 ? %1 = [%2]"
  [(set_attr "type" "lsu_load_uncached")])

(define_insn "*l<SHORT:lsusize><ANY_EXTEND:lsext>_<lsu_odd_even>"
  [(set (match_operand:DI 1 "register_operand" "+r")
  	(if_then_else:DI
		(COND_ODD_EVEN (zero_extract (match_operand:SIDI 0 "register_operand" "r")
			       (const_int 1) (const_int 0))
		(const_int 0))
		(ANY_EXTEND:DI (mem:SHORT (match_operand:P 2 "register_operand" "r")))
		(match_dup 1)))]
  "!K1_FORCE_UNCACHED_LSU"
  "l<SHORT:lsusize><ANY_EXTEND:lsext>.<lsu_odd_even> %0 ? %1 = [%2]"
  [(set_attr "type" "lsu_load")])

(define_insn "*l<SHORT:lsusize><ANY_EXTEND:lsext>_<lsu_odd_even>_uncached"
  [(set (match_operand:DI 1 "register_operand" "+r")
  	(if_then_else:DI
		(COND_ODD_EVEN (zero_extract (match_operand:SIDI 0 "register_operand" "r")
			       (const_int 1) (const_int 0))
			       (const_int 0))
		(ANY_EXTEND:DI (mem:SHORT (match_operand:P 2 "register_operand" "r")))
		(match_dup 1)))]
  "K1_FORCE_UNCACHED_LSU"
  "l<SHORT:lsusize><ANY_EXTEND:lsext>.u.<lsu_odd_even> %0 ? %1 = [%2]"
  [(set_attr "type" "lsu_load_uncached")])

(define_insn "cstoresi4"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
        (match_operator:SI   1 "comparison_operator"
	        [(match_operand:SI 2 "register_operand" "r,r")
	         (match_operand:SI 3 "reg_or_s32_operand" "r,I32")]))]
  ""
  "compw.%1 %0 = %2, %3"
[(set_attr "type" "tiny,tiny_x")
 (set_attr "length" "4,8")])

(define_insn "cstoredi4"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r")
        (match_operator:DI 1 "comparison_operator"
	        [(match_operand:DI 2 "register_operand" "r,r,r")
	         (match_operand:DI 3 "register_s37_operand" "r,I10,I37")]))]
""
"compd.%1 %0 = %2, %3"
[(set_attr "type" "tiny,tiny,tiny_x")
 (set_attr "length" "4,4,8")])

;; FIXME AUTO: disabled for coolidge, no gen_highpart 
;; PLACEHOLDER for COMPDL K1B
;; (define_split
;;   [(set (match_operand:SI 1 "register_operand" "" )
;;         (match_operator:SI 0 "comparison_operator"
;; 	        [(match_operand:DI 2 "register_operand" "")
;; 	         (match_operand:DI 3 "nonmemory_operand" "")]))]
;;   "operands[3] == const0_rtx && (GET_CODE(operands[0]) == LT
;;                                  || GET_CODE(operands[0]) == GE
;;                                  || GET_CODE(operands[0]) == EQ
;;                                  || GET_CODE(operands[0]) == NE)"
;;   [(set (match_dup 1)
;;         (match_dup 4))]
;; {
;;   if (GET_CODE(operands[0]) == LT || GET_CODE(operands[0]) == GE)
;;      operands[4] = gen_rtx_fmt_ee(GET_CODE(operands[0]), SImode, gen_highpart (SImode, operands[2]), const0_rtx);
;;   else if (GET_CODE(operands[0]) == EQ || GET_CODE(operands[0]) == NE)
;;      operands[4] = gen_rtx_fmt_ee(GET_CODE(operands[0]), SImode,
;;                                   gen_rtx_IOR (SImode, 
;;                                                gen_highpart (SImode, operands[2]),
;;                                                gen_lowpart (SImode, operands[2])),
;;                                   const0_rtx);
;;   else
;;      gcc_unreachable ();
;; }
;; )

;; FIXME AUTO: Disabled some compd pattern: why were they added ?
;; (define_code_iterator mask_cond [eq ne])
;; (define_code_attr mask_name [(eq "all") (ne "nall")])
;; (define_code_attr mask_name2 [(eq "none") (ne "any")])

;; (define_insn "*comp_<mask_name>" 
;;   [(set (match_operand:SI 0 "register_operand" "=r,r,r")
;;         (mask_cond:SI (and:SI (match_operand:SI 1 "register_operand" "r,r,r")
;; 	                      (match_operand:SI 2 "register_s37_operand" "U10,I37,r"))
;; 	              (match_dup 2)))]
;;   ""
;;   "compd.<mask_name> %0 = %1, %u2"
;; [(set_attr "type" "tiny,tiny_x,tiny")
;;  (set_attr "length" "4,8,4")]
;; )

;; (define_insn "*comp_<mask_name>_r" 
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;;         (mask_cond:SI (and:SI (match_operand:SI 2 "register_operand" "r")
;; 	                      (match_operand:SI 1 "register_operand" "r"))
;; 	              (match_dup 1)))]
;;   ""
;;   "compd.<mask_name> %0 = %1, %2"
;; [(set_attr "type" "tiny")
;;  (set_attr "length" "4")]
;; )

;; (define_insn "comp_<mask_name2>" 
;;   [(set (match_operand:SI 0 "register_operand" "=r,r,r")
;;         (mask_cond:SI (and:SI (match_operand:SI 1 "register_operand" "r,r,r")
;; 	                      (match_operand:SI 2 "register_s37_operand" "U10,I37,r"))
;; 	              (const_int 0)))]
;;   ""
;;   "compd.<mask_name2> %0 = %1, %u2"
;; [(set_attr "type" "tiny,tiny_x,tiny")
;;  (set_attr "length" "4,8,4")]
;; )

;; FIXME AUTO: disable immediate variant
;; (define_insn "*compdl_<mask_name>" 
;;   [(set (match_operand:SI 0 "register_operand" "=r,=r,=r,=r")
;;         (mask_cond:SI (and:DI (match_operand:DI 1 "register_operand" "r,r,r,r")
;; 	                      (match_operand:DI 2 "nonmemory_operand" "U10,I37,i,r"))
;; 	              (match_dup 2)))]
;;   ""
;;   "compdl.<mask_name> %0 = %d1, %d2"
;; [(set_attr "type" "alud_x,alud_y,alud_z,alud_x")
;;  (set_attr "length" "8,12,16,8")]
;; )

;; (define_insn "*compd_<mask_name>"
;;   [(set (match_operand:DI 0 "register_operand" "=r")
;;         (mask_cond:DI (and:DI (match_operand:DI 1 "register_operand" "r")
;; 	                      (match_operand:DI 2 "register_operand" "r"))
;; 	              (match_dup 2)))]
;;   ""
;;   "compd.<mask_name> %0 = %1, %2"
;; [(set_attr "type" "lite")
;; ])

;; ;; FIXME AUTO: add immediate
;; (define_insn "*compd_<mask_name>_r"
;;   [(set (match_operand:DI 0 "register_operand" "=r")
;;         (mask_cond:DI (and:DI (match_operand:DI 2 "register_operand" "r")
;; 	                      (match_operand:DI 1 "register_operand" "r"))
;; 	              (match_dup 1)))]
;;   ""
;;   "compd.<mask_name> %0 = %1, %2"
;; [(set_attr "type" "lite")
;; ])

;; ;; FIXME AUTO: disable compdl immediate variants
;; (define_insn "compd_<mask_name2>"
;;   [(set (match_operand:DI 0 "register_operand" "=r")
;;         (mask_cond:DI (and:DI (match_operand:DI 1 "register_operand" "r")
;; 	                      (match_operand:DI 2 "register_operand" "r"))
;; 	              (const_int 0)))]
;;   ""
;;   "compd.<mask_name2> %0 = %1, %2"
;; [(set_attr "type" "lite")
;; ])

(define_code_iterator gt_comp [gt gtu])
(define_code_iterator lt_comp [lt ltu])
(define_code_iterator ge_comp [ge geu])
(define_code_iterator le_comp [le leu])

(define_insn_and_split "*comp_<code>_incr"
   [(set (match_operand:SI 0 "register_operand" "=r")
         (le_comp:SI (plus:SI (match_operand:SI 1 "register_operand" "r")
                              (const_int 1))
                     (match_operand:SI 2 "register_operand" "r")))
    (set (match_operand:SI 3 "register_operand" "=r")
         (plus:SI (match_dup 1) (const_int 1)))
   ]
   ""
   "comp_<code>_incr not spilt"
   ""
[(set (match_dup 0) (match_op_dup:SI 4 [(match_dup 1) (match_dup 2)]))
 (set (match_dup 3) (plus:SI (match_dup 1) (const_int 1)))]
{
     operands[4] = gen_rtx_fmt_ee(k1_strict_to_nonstrict_comparison_operator (<CODE>),
                                  SImode, operands[1], operands[2]);
}
)

(define_insn_and_split "*comp_<code>_decr"
   [(set (match_operand:SI 0 "register_operand" "=r")
         (lt_comp:SI (plus:SI (match_operand:SI 1 "register_operand" "r")
                              (const_int -1))
                     (match_operand:SI 2 "register_operand" "r")))
    (set (match_operand:SI 3 "register_operand" "=r")
         (plus:SI (match_dup 1) (const_int -1)))
   ]
   ""
   "comp_<code>_decr not spilt"
   ""
[(set (match_dup 0) (match_op_dup:SI 4 [(match_dup 1) (match_dup 2)]))
 (set (match_dup 3) (plus:SI (match_dup 1) (const_int -1)))]
{
     operands[4] = gen_rtx_fmt_ee(k1_strict_to_nonstrict_comparison_operator (<CODE>),
                                  SImode, operands[1], operands[2]);
}
)

(define_insn_and_split "*comp_<code>_decr"
   [(set (match_operand:SI 0 "register_operand" "=r")
         (ge_comp:SI (plus:SI (match_operand:SI 1 "register_operand" "r")
                              (const_int -1))
                     (match_operand:SI 2 "register_operand" "r")))
    (set (match_operand:SI 3 "register_operand" "=r")
         (plus:SI (match_dup 1) (const_int -1)))
   ]
   ""
   "comp_<code>_decr not split"
   ""
[(set (match_dup 0) (match_op_dup:SI 4 [(match_dup 1) (match_dup 2)]))
 (set (match_dup 3) (plus:SI (match_dup 1) (const_int -1)))]
{
     operands[4] = gen_rtx_fmt_ee(k1_strict_to_nonstrict_comparison_operator (<CODE>),
                                  SImode, operands[1], operands[2]);
}
)

(define_insn_and_split "*comp_<code>_incr"
   [(set (match_operand:SI 0 "register_operand" "=r")
         (gt_comp:SI (plus:SI (match_operand:SI 1 "register_operand" "r")
                              (const_int 1))
                     (match_operand:SI 2 "register_operand" "r")))
    (set (match_operand:SI 3 "register_operand" "=r")
         (plus:SI (match_dup 1) (const_int 1)))
   ]
   ""
   "comp_<code>_incr not split"
   ""
[(set (match_dup 0) (match_op_dup:SI 4 [(match_dup 1) (match_dup 2)]))
 (set (match_dup 3) (plus:SI (match_dup 1) (const_int 1)))]
{
     operands[4] = gen_rtx_fmt_ee(k1_strict_to_nonstrict_comparison_operator (<CODE>),
                                  SImode, operands[1], operands[2]);
}
)

;; will be mapped to cmoved.w
(define_expand "cmove<mode>"
  [(set (match_operand:SISIZESCALAR 0 "register_operand" )
	(if_then_else:SISIZESCALAR (match_operator 1 "comparison_operator" 
                          [(match_operand:SI 2 "register_operand")
			   (const_int 0)])
		      (match_operand:SISIZESCALAR 3 "register_operand")
		      (match_operand:SISIZESCALAR 4 "register_operand" )))]
  ""
)


(define_insn "*cmoved_w<mode>"
  [(set (match_operand:SISIZESCALAR 1 "register_operand" "=r")
	(if_then_else:SISIZESCALAR (match_operator 0 "comparison_operator" 
                          [(match_operand:SI 2 "register_operand" "r")
			   (const_int 0)])
		      (match_operand:SISIZESCALAR 3 "register_operand" "r")
		      (match_dup 1)))]
  ""
  "cmoved.w%0z %2? %1 = %3"
  [(set_attr "type" "lite")])

(define_insn "*cmoved_even_eq<mode>"
  [(set (match_operand:SISIZESCALAR 0 "register_operand" "=r")
	(if_then_else:SISIZESCALAR (eq
                          (zero_extract (match_operand:SI 1 "register_operand" "r")
			  		(const_int 1) (const_int 0))
			  (const_int 0))
		      (match_operand:SISIZESCALAR 2 "register_operand" "r")
		      (match_dup 0)))]
  ""
  "cmoved.even %1? %0 = %2"
  [(set_attr "type" "lite")])

(define_insn "*cmoved_even_ne<mode>"
  [(set (match_operand:SISIZESCALAR 0 "register_operand" "=r")
	(if_then_else:SISIZESCALAR (ne
                          (zero_extract (match_operand:SI 1 "register_operand" "r")
			  		(const_int 1) (const_int 0))
			  (const_int 0))
		      (match_dup 0)
		      (match_operand:SISIZESCALAR 2 "register_operand" "r")))]
  ""
  "cmoved.even %1? %0 = %2"
  [(set_attr "type" "lite")])

(define_insn "*cmoved_odd_eq<mode>"
  [(set (match_operand:SISIZESCALAR 0 "register_operand" "=r")
	(if_then_else:SISIZESCALAR (eq
                          (zero_extract (match_operand:SI 1 "register_operand" "r")
			  		(const_int 1) (const_int 0))
			  (const_int 0))
		      (match_dup 0)
		      (match_operand:SISIZESCALAR 2 "register_operand" "r")))]
  ""
  "cmoved.odd %1? %0 = %2"
  [(set_attr "type" "lite")])

(define_insn "*cmoved_odd_ne<mode>"
  [(set (match_operand:SISIZESCALAR 0 "register_operand" "=r")
	(if_then_else:SISIZESCALAR (ne
                          (zero_extract (match_operand:SI 1 "register_operand" "r")
			  		(const_int 1) (const_int 0))
			  (const_int 0))
		      (match_operand:SISIZESCALAR 2 "register_operand" "r")
		      (match_dup 0)))]
  ""
  "cmoved.odd %1? %0 = %2"
  [(set_attr "type" "lite")])

;; PLACEHOLDER for CMOVED K1B

;; Do not allow any immediate, only numerical ones :
;; we don't want to generate opxd + reloc, instead force
;; the compiler to materialise the symbol with maked

(define_insn "*cmoved_w<mode>"
  [(set (match_operand:DISIZESCALAR 1 "register_operand" "+r")
	(if_then_else:DISIZESCALAR (match_operator 0 "comparison_operator"
                          [(match_operand:SI 2 "register_operand" "r")
			   (const_int 0)])
		      (match_operand:DISIZESCALAR 3 "register_operand" "r")
		      (match_dup 1)))]
  ""
  "cmoved.w%0z %2? %1 = %3"
  [(set_attr "type" "lite")])

(define_insn "*cmoved_d<mode>"
  [(set (match_operand:DISIZESCALAR 1 "register_operand" "+r")
	(if_then_else:DISIZESCALAR (match_operator 0 "comparison_operator"
                                      [(match_operand:DI 2 "register_operand" "r")
                                       (const_int 0)])
		      (match_operand:DISIZESCALAR 3 "register_operand" "r")
		      (match_dup 1)))]
  ""
  "cmoved.d%0z %2? %1 = %3"
  [(set_attr "type" "lite")])

(define_split
  [(set (match_operand:DISIZESCALAR 0 "register_operand" "")
	(if_then_else:DISIZESCALAR (ge
                          (match_operand:DI 1 "register_operand" "")
			  (const_int 0))
		      (match_operand:DISIZESCALAR 2 "register_operand" "")
		      (match_operand:DISIZESCALAR 3 "register_operand" "")))]
  "REGNO(operands[0]) == REGNO(operands[2])"
  [(set (match_dup 0)
	(if_then_else:DI (lt
                          (match_dup 4)
			  (const_int 0))
		      (match_dup 3)
		      (match_dup 2)))]
  "{
        operands[4] = gen_highpart (SImode, operands[1]);
   }"
)

;; FIXME AUTO: disable cmoved3
;; (define_insn_and_split "*cmoved3<mode>"
;;   [(set (match_operand:DISIZESCALAR 0 "register_operand" "")
;; 	(if_then_else:DISIZESCALAR (lt
;;                           (match_operand:DI 1 "register_operand" "")
;; 			  (const_int 0))
;; 		      (match_operand:DISIZESCALAR 2 "register_operand" "")
;; 		      (match_operand:DISIZESCALAR 3 "register_operand" "")))]
;;   "REGNO(operands[0]) == REGNO(operands[3])"
;;   " CMOVED3 not split!"
;;   ""
;;   [(set (match_dup 0)
;; 	(if_then_else:DI (lt
;;                           (match_dup 4)
;; 			  (const_int 0))
;; 		      (match_dup 2)
;; 		      (match_dup 3)))]
;;   "{
;;         operands[4] = gen_highpart (SImode, operands[1]);
;;    }"
;;    []
;; )

;; the define_insn should not be used
;; as it may accept some insn at some point and then
;; not recognise them when new register can't be created, leading to compiler crash
;; (define_insn_and_split "*cmoved4<mode>"
;;   [(set (match_operand:DISIZESCALAR 0 "register_operand" "")
;; 	(if_then_else:DISIZESCALAR (match_operator 4 "comparison_operator"
;;                               [(match_operand:DI 1 "register_operand" "")
;; 			       (const_int 0)])
;; 		      (match_operand:DISIZESCALAR 2 "register_operand" "")
;; 		      (match_operand:DISIZESCALAR 3 "register_operand" "")))]
;;   "k1_architecture() < K1B
;;    && can_create_pseudo_p()
;;    && (GET_CODE (operands[4]) == EQ || GET_CODE (operands[4]) == NE)
;;    && (REGNO(operands[0]) == REGNO(operands[3])
;;        || REGNO(operands[0]) == REGNO(operands[2]))"
;;   " CMOVED4 not split!"
;;   ""
;;   [(set (match_dup 7) (ior:SI (match_dup 5) (match_dup 6)))
;;    (set (match_dup 0)
;; 	(if_then_else:DI (match_op_dup 4
;;                              [(match_dup 7)
;; 			      (const_int 0)])
;; 		      (match_dup 2)
;; 		      (match_dup 3)))]
;;   "{
;;         operands[7] = gen_reg_rtx (SImode);
;;         operands[5] = gen_lowpart (SImode, operands[1]);
;;         operands[6] = gen_highpart (SImode, operands[1]);
;;         
;;         if (REGNO(operands[0]) == REGNO(operands[2])) {
;;             rtx tmp = operands[2]; operands[2] = operands[3]; operands[3] = tmp;
;;             PUT_CODE (operands[4], GET_CODE (operands[4]) == EQ ? NE : EQ);
;;         }
;;    }"
;;    []
;; )

;; Do not allow any immediate, only numerical ones :
;; we don't want to generate opxd + reloc, instead force
;; the compiler to materialise the symbol with maked

;; FIXME AUTO: disable cmoved.even immediate variant
;; (define_insn "*cmoved_even<mode>"
;;   [(set (match_operand:DISIZESCALAR 0 "register_operand" "+r")
;; 	(if_then_else:DISIZESCALAR (eq
;;                           (zero_extract (match_operand:SI 1 "register_operand" "r")
;; 			  		(const_int 1) (const_int 0))
;; 			  (const_int 0))
;; 		      (match_operand:DISIZESCALAR 2 "register_operand" "r")
;; 		      (match_dup 0)))]
;;   ""
;;   "cmoved.even %1? %0 = %2"
;;   [(set_attr "type" "alud_x")
;;    (set_attr "length" "4")]
;; )

;; Do not allow any immediate, only numerical ones :
;; we don't want to generate opxd + reloc, instead force
;; the compiler to materialise the symbol with maked
;; FIXME AUTO: disable cmoved.odd immediate variants
;; (define_insn "*cmoved_odd<mode>"
;;   [(set (match_operand:DISIZESCALAR 0 "register_operand" "+r")
;; 	(if_then_else:DISIZESCALAR (ne
;;                           (zero_extract (match_operand:SI 1 "register_operand" "r")
;; 			  		(const_int 1) (const_int 0))
;; 			  (const_int 0))
;; 		      (match_operand:DISIZESCALAR 2 "register_operand" "r")
;; 		      (match_dup 0)))]
;;   ""
;;   "cmoved.odd %1? %0 = %2"
;;   [(set_attr "type" "alud_x")
;;    (set_attr "length" "4")]
;; )


;; (define_expand "cbranch<mode>4"
;;   [(set (pc)
;; 	(if_then_else (match_operator       0 "k1_branch_comparison_operator"
;; 		       [(match_operand:SIDI 1 "register_operand")
;; 		        (match_operand  2 "k1_zero")])
;;                       (label_ref (match_operand 3 ""))
;; 		      (pc)))])

(define_expand "cbranch<mode>4"
  [(set (pc)
	(if_then_else (match_operator       0 "comparison_operator"
		       [(match_operand:SIDI 1 "register_operand")
		        (match_operand:SIDI 2 "nonmemory_operand")])
                      (label_ref (match_operand 3 ""))
		      (pc)))]
  ""
{

	// cb only compares to 0
	if ( (!(CONST_INT_P(operands[2]) && (INTVAL(operands[2]) == 0)))){
	   rtx reg = gen_reg_rtx (<MODE>mode);

	   /* cmoved.w does not take immediate yet */
	   /* FIXME AUTO: condw. workaround for lack of imx */
	   /* cdb only takes up to 37 signed immediate. */
	   if (<MODE>mode == SImode
	       || ( !satisfies_constraint_I10(operands[2]) && !satisfies_constraint_I37(operands[2])))
	      operands[2] = force_reg(<MODE>mode, operands[2]);

	   emit_insn (gen_cstore<mode>4(reg, operands[0], operands[1], operands[2]));
	   operands[2] = const0_rtx;
	   operands[1] = reg;
	   operands[0] = gen_rtx_fmt_ee(NE, VOIDmode, reg, operands[2]);
	}
})

;; (define_insn "*cbranchdilt"
;;   [(set (pc)
;; 	(if_then_else (lt (match_operand:DI 0 "register_operand" "r")
;; 		          (const_int 0))
;; 		      (label_ref (match_operand 1 ""))
;; 		      (pc)))]
;;   ""
;;   "cb.dltz %0? %1"
;; [(set_attr "type" "bcu")
;; (set_attr "class" "branch")]
;; )

;; (define_insn "*cbranchdige"
;;   [(set (pc)
;; 	(if_then_else (ge (match_operand:DI 0 "register_operand" "r")
;; 		          (const_int 0))
;; 		      (label_ref (match_operand 1 ""))
;; 		      (pc)))]
;;   ""
;;   "cb.dgez %0? %1"
;; [(set_attr "type" "bcu")
;; (set_attr "class" "branch")]
;; )

(define_expand "prologue"
  [(const_int 1)]
  ""
  "
{
  k1_expand_prologue ();
  DONE;
}")

(define_expand "epilogue"
  [(parallel [(return)
              (use (reg:DI K1C_RA_REGNO))])]
  ""
  "
{
	k1_expand_epilogue ();
}")

(define_expand "sibcall_epilogue"
  [(parallel [(return)
              (use (reg:DI K1C_RA_REGNO))])]
  ""
  "
{
  emit_use (gen_rtx_REG (DImode, K1C_RA_REGNO));
  k1_expand_epilogue ();
  DONE; /* DO NOT generate the ret in this case! */
}")

(define_insn "ret"
  [(return)
   (use (reg:DI K1C_RA_REGNO))]
  ""
  "ret"
[(set_attr "type" "bcu")
 (set_attr "class" "return")]
) 

(define_expand "untyped_call"
  [(parallel [(call (match_operand 0 "" "")
		    (const_int 0))
	      (match_operand 1 "" "")
	      (match_operand 2 "" "")])]
  ""
  {
    int i;
    rtx reg = gen_rtx_REG (OImode, K1C_ARGUMENT_POINTER_REGNO);

    /* We need to use call_value so the return value registers don't get
     * clobbered. */
    emit_call_insn (gen_call_value (reg, operands[0], const0_rtx));

    for (i = 0; i < XVECLEN (operands[2], 0); i++)
      {
	rtx set = XVECEXP (operands[2], 0, i);
	emit_move_insn (SET_DEST (set), SET_SRC (set));
      }

    DONE;
  })

;; Do not allow any immediate, only numerical ones.
;; (define_expand "div_srs<SIDI:suffix>"
;;   [(set (match_operand:SIDI 0 "register_operand" )
;; 	(div:SIDI (match_operand:SIDI 1 "register_operand" )
;; 	       (match_operand   2 "poweroftwo_6bits_immediate_operand" )))])

(define_insn "div_srs<SIDI:suffix>"
  [(set (match_operand:SIDI 0 "register_operand" "=<SIDI:regclass>")
	(div:SIDI (match_operand:SIDI 1 "register_operand" "<SIDI:regclass>")
	          (match_operand 2 "poweroftwo_6bits_immediate_operand" "n")))]
  ""
  {
  rtx op = operands[2];
  long long div = CONST_INT_P(op) ? INTVAL(op)
            	  : ((long long)CONST_DOUBLE_HIGH(op) << 32
		     | CONST_DOUBLE_LOW (op));
  gcc_assert (__builtin_popcount (div) == 1);
  operands[2] = gen_rtx_CONST_INT(VOIDmode, __builtin_ctzl (div));
  return "srs<SIDI:suffix> %0 = %1, %2";
}
[(set_attr "type" "lite")
])

;; (define_expand "div<mode>3"
;;   [(set (match_operand:SIDI 0 "register_operand" )
;; 	(div:SIDI (match_operand:SIDI 1 "register_operand" )
;; 	        (match_operand 2 "poweroftwo_6bits_immediate_operand" )))]
;;  "")

;; (define_expand "mod<mode>3"
;;   [(set (match_operand:SIDI 0 "register_operand" )
;; 	(mod:SIDI (match_operand:SIDI 1 "register_operand" )
;; 	       (match_operand   2 "poweroftwo_6bits_immediate_operand" )))]
;;   ""
;;   {
;;     rtx op = operands[2];
;;     long long div;
;;     rtx q;

;;     if (!CONST_INT_P (op)
;;      	&& GET_CODE (op) != CONST_DOUBLE) {
;; 	FAIL;
;;     }

;;     div = CONST_INT_P(op) ? INTVAL(op)
;;       	  : ((long long)CONST_DOUBLE_HIGH(op) << 32
;; 	     | CONST_DOUBLE_LOW (op));
;;     if (div < 0 || __builtin_popcount (div) != 1) {
;;       FAIL;
;;     }

;;     q = gen_reg_rtx (<MODE>mode);
;;     emit_insn (gen_div_srs<SIDI:suffix> (q, operands[1], operands[2]));
;;     emit_insn (gen_ashl<mode>3 (operands[0], q, GEN_INT (__builtin_ctz (div))));
;;     emit_insn (gen_sub<mode>3 (operands[0], operands[1], operands[0]));

;;     DONE;
;;   }
;; )

(define_insn "*land<SIDI:suffix2>"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (and:SI (ne:SI (match_operand:SIDI 1 "register_operand" "%r") (const_int 0))
	        (ne:SI (match_operand:SIDI 2 "register_operand" "r") (const_int 0))))]
  ""
  "land<SIDI:suffix2> %0 = %1, %2"
[(set_attr "type" "lite")])

(define_insn "*lnand<SIDI:suffix2>"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (ior:SI (eq:SI (match_operand:SIDI 1 "register_operand" "%r") (const_int 0))
	        (eq:SI (match_operand:SIDI 2 "register_operand" "r") (const_int 0))))]
  ""
  "lnand<SIDI:suffix2> %0 = %1, %2"
[(set_attr "type" "lite")])

(define_insn "*lor<SIDI:suffix2>"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (ne:SI (ior:SIDI (match_operand:SIDI 1 "register_operand" "%r")
	              (match_operand:SIDI 2 "register_operand" "r"))
               (const_int 0)))]
  ""
  "lor<SIDI:suffix2> %0 = %1, %2"
[(set_attr "type" "lite")])

(define_insn "*lnor<SIDI:suffix2>"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (eq:SI (ior:SIDI (match_operand:SIDI 1 "register_operand" "%r")
	              (match_operand:SIDI 2 "register_operand" "r"))
               (const_int 0)))]
  ""
  "lnor<SIDI:suffix2> %0 = %1, %2"
[(set_attr "type" "lite")])


;; FIXME AUTO: does not exist in k1c yet
;; (define_insn "sat"
;;   [(set (match_operand:SI 0 "register_operand" "=r,=r")
;;         (unspec:SI [(match_operand:SI 1 "register_operand" "r,r")
;;                     (match_operand:SI 2 "nonmemory_operand" "r,U06")] UNSPEC_SAT))]
;;   ""
;;   "sat %0 = %1, %2"
;;   [(set_attr "type" "sat,sat")
;;    (set_attr "length" "4,4")]
;; )

;; FIXME AUTO: fix predicate. Incorrectly too wide
(define_insn "satd"
  [(set (match_operand:DI 0 "register_operand" "=r,r")
        (unspec:DI [(match_operand:DI 1 "register_operand" "r,r")
                    (match_operand:SI 2 "sat_shift_operand" "r,U06")] UNSPEC_SAT))]
  ""
  "satd %0 = %1, %2"
  [(set_attr "type" "lite,lite")
   (set_attr "length" "4,4")]
)

(define_insn "ssaddsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (ss_plus:SI (match_operand:SI 1 "register_operand" "r,r,r")
                    (match_operand:SI 2 "register_s32_operand" "r,I10,I32")))]
  ""
  "addsw %0 = %1, %2"
  [(set_attr "type" "lite,lite,lite_x")
   (set_attr "length" "4,4,8")])

;; zero extend version of above.
(define_insn "*ssaddsi3_zext"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r")
        (zero_extend:DI (ss_plus:SI (match_operand:SI 1 "register_operand" "r,r,r")
                                    (match_operand:SI 2 "register_s32_operand" "r,I10,I32"))))]
  ""
  "addsw %0 = %1, %2"
  [(set_attr "type" "lite,lite,lite_x")
   (set_attr "length" "4,4,8")])


;; FIXME AUTO: not addsd in k1c yet
;; (define_insn "ssadddi3"
;;   [(set (match_operand:DI 0 "register_operand" "=r")
;;         (ss_plus:DI (match_operand:DI 1 "register_operand" "r")
;;                     (match_operand:DI 2 "register_operand" "r")))]
;;   ""
;;   "addsd %0 = %1, %2"
;;   [(set_attr "type" "alud_lite")
;;    (set_attr "length" "4")]
;; )

/*************** FLOATING POINT **************/

;; (define_expand "movdf"
;;    [(set (match_operand:DF 0 "nonimmediate_operand" "")
;;          (match_operand:DF 1 "general_operand" ""))]
;;    ""
;; {
;;         if (MEM_P(operands[0]) && can_create_pseudo_p()) {
;;            rtx reg = gen_reg_rtx(DFmode);
;;            emit_move_insn (reg, operands[1]);
;;            operands[1] = reg;
;;         }
;; }
;; )

;; (define_insn "*movdf_real_imm_k1b"
;;    [(set (match_operand:DF 0 "register_operand"  "=r,r")
;;          (match_operand:DF 1 "immediate_float_43bits_operand" "H16, H43"))]
;;  ""
;;  "@
;;   maked %0 = %1
;;   maked %0 = %1"
;;   [(set_attr "type" "alud_tiny, alud_tiny_x")
;;    (set_attr "length" "4,8")])


;; (define_insn "*movdf_real"
;;    [(set (match_operand:DF 0 "nonimmediate_operand" "=r, r, r, r, a, m")
;;          (match_operand:DF 1 "nonimmediate_operand" " F, r, a, m, r, r"))]
;;    "(!immediate_operand(operands[1], DFmode) || !memory_operand(operands[0], DFmode))
;;     && !(memory_operand(operands[0], DFmode) && memory_operand(operands[1], DFmode))
;;     && !((memory_operand(operands[0], DFmode) || memory_operand(operands[1], DFmode)) && K1_FORCE_UNCACHED_LSU)"
;;    "@
;;    maked %d0 = %d1
;;    ord   %d0 = %d1, 0
;;    ld%m1   %0 = %1
;;    ld%m1   %0 = %1
;;    sd%m0   %0 = %1
;;    sd%m0   %0 = %1"
;; [(set_attr "type" "alud_z,alud_x,lsu_load,lsu_load_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "16,8,4,8,4,8")]
;; )

;; (define_insn "*movdf_uncached"
;;    [(set (match_operand:DF 0 "nonimmediate_operand" "=r,r,a,m")
;;          (match_operand:DF 1 "nonimmediate_operand" " a,m,r,r"))]
;;    "!(memory_operand(operands[0], DFmode) && memory_operand(operands[1], DFmode))
;;     && !(register_operand(operands[0], DFmode) && register_operand(operands[1], DFmode))
;;     && K1_FORCE_UNCACHED_LSU"
;;    "@
;;    ld.u%m1   %0 = %1
;;    ld.u%m1   %0 = %1
;;    sd%m0   %0 = %1
;;    sd%m0   %0 = %1"
;; [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8,4,8")]
;; )

;; (define_split
;;   [(set (match_operand:DF 0 "nonimmediate_operand" )
;;         (match_operand:DF 1 "general_operand" ))]
;;   "(k1_architecture() < K1B)
;;     && (!optimize_size
;;         || (small_operand (gen_lowpart (SImode, operands[1]), SImode)
;;             && small_operand (gen_highpart_mode (SImode, DFmode, operands[1]), SImode)))
;;     && !MEM_P(operands[0]) 
;;     && !MEM_P(operands[1])"
;;   [(set (match_dup 4) (match_dup 2))
;;    (set (match_dup 5) (match_dup 3))]
;; "
;;   if (!reg_mentioned_p (operands[0], operands[1]))
;;           emit_clobber (operands[0]);
;;        operands[4] = gen_lowpart (SImode, operands[0]);
;;        operands[5] = gen_highpart (SImode, operands[0]);
;; 
;;        if (GET_CODE (operands[1]) == CONST_DOUBLE) {
;;                REAL_VALUE_TYPE r;
;;                long l[2];
;;                REAL_VALUE_FROM_CONST_DOUBLE (r, operands[1]);
;;                REAL_VALUE_TO_TARGET_DOUBLE (r, l);
;;                operands[2] = gen_rtx_CONST_INT (VOIDmode, (l[0]));
;;                operands[3] = gen_rtx_CONST_INT (VOIDmode, (l[1]));
;;        } else {
;;        	      operands[2] = gen_lowpart (SImode, operands[1]);
;;        	      operands[3] = gen_highpart (SImode, operands[1]);
;;        }
;; ")


(define_insn "abssf2"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(abs:SF (match_operand:SF 1 "register_operand" "r")))]
  ""
  "fabsw %0 = %1"
[(set_attr "type" "alu")]
)

(define_expand "absdf2"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(abs:DF (match_operand:DF 1 "register_operand" "r")))]
  ""
  {}
)

(define_insn "*fabsd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(abs:DF (match_operand:DF 1 "register_operand" "r")))]
  ""
  "fabsd %0 = %1"
[(set_attr "type" "alu")])

(define_insn "fcomp<sfx>"
  [(set (match_operand:DI 0 "register_operand" "=r")
        (match_operator:DI 1 "float_comparison_operator"
	        [(match_operand:ALLF 2 "register_operand" "r")
	         (match_operand:ALLF 3 "register_operand" "r")]))]
  ""
  "fcomp<sfx>.%f1 %0 = %2, %3"
[(set_attr "type" "lite")])

(define_mode_iterator SFDF [(SF "") (DF "")])
(define_mode_attr fregclass [(SF "r") (DF "r")])

(define_expand "cstore<mode>4" 
  [(set (match_operand:DI 0 "register_operand" "")
        (match_operator:DI 1 "comparison_operator"
	        [(match_operand:ALLF 2 "register_operand" "")
	         (match_operand:ALLF 3 "register_operand" "")]))]
  ""
{
	int swap = 0;

	if (GET_CODE (operands[1]) == GT) {
	   PUT_CODE (operands[1], LT);
	   swap = 1;
	} else if (GET_CODE (operands[1]) == LE) {
	   PUT_CODE (operands[1], GE);
	   swap = 1;
	} else if (GET_CODE (operands[1]) == UNLE) {
	   PUT_CODE (operands[1], UNGE);
	   swap = 1;
	} else if (GET_CODE (operands[1]) == UNGT) {
	   PUT_CODE (operands[1], UNLT);
	   swap = 1;
	} 

	if (swap) {
	   emit_insn (gen_fcomp<ALLF:sfx> (operands[0], operands[1],
	   	     			       operands[3], operands[2]));
	   DONE;
	}

	if (GET_CODE (operands[1]) == UNORDERED) {
	   rtx tmp = gen_reg_rtx (DImode);
	   rtx comp2 = copy_rtx (operands[1]);
	   PUT_CODE (operands[1], UNGE);
	   emit_insn (gen_fcomp<ALLF:sfx> (operands[0], operands[1],
	   	     			       operands[2], operands[3]));
	   PUT_CODE (comp2, UNLT);
	   emit_insn (gen_fcomp<ALLF:sfx> (tmp, comp2,
	   	     			       operands[2], operands[3]));
	   emit_insn (gen_anddi3 (operands[0], operands[0], tmp));
	   DONE;
	} else if (GET_CODE (operands[1]) == ORDERED) {
	   rtx tmp = gen_reg_rtx (DImode);
	   rtx comp2 = copy_rtx (operands[1]);
	   PUT_CODE (operands[1], GE);
	   emit_insn (gen_fcomp<ALLF:sfx> (operands[0], operands[1],
	   	     			       operands[2], operands[3]));
	   PUT_CODE (comp2, LT);
	   emit_insn (gen_fcomp<ALLF:sfx> (tmp, comp2,
	   	     			       operands[2], operands[3]));
	   emit_insn (gen_iordi3 (operands[0], operands[0], tmp));
	   DONE;
	} 

	if (!float_comparison_operator (operands[1], VOIDmode)) {
	   print_rtl_single (stdout, operands[1]);
	   FAIL;
	}
}
)

(define_expand "cbranch<mode>4"
  [(set (pc)
	(if_then_else (match_operator 0 "comparison_operator"
		       [(match_operand:SFDF 1 "register_operand")
		        (match_operand:SFDF 2 "nonmemory_operand")])
		      (label_ref (match_operand 3 ""))
		      (pc)))]
  ""
{
	rtx cond = gen_reg_rtx (DImode);
	emit_insn (gen_cstore<mode>4 (cond, operands[0], 
		  		      force_reg (<MODE>mode, operands[1]),
				      force_reg (<MODE>mode, operands[2])));
	PUT_CODE (operands[0], NE);
	operands[1] = cond;
	operands[2] = const0_rtx;
})

(define_insn "negsf2"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(neg:SF (match_operand:SF 1 "register_operand" "r")))]
  ""
  "fnegw %0 = %1"
[(set_attr "type" "alu")]
)

(define_expand "negdf2"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(neg:DF (match_operand:DF 1 "register_operand" "r")))]
  ""
  {}
)

(define_insn "fnegd_k1b"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(neg:DF (match_operand:DF 1 "register_operand" "r")))]
  ""
  "fnegd %0 = %1"
[(set_attr "type" "alu")])

(define_insn "builtin_extendhfsf2"
  [(set (match_operand:SF 0 "register_operand" "=r")
        (unspec:SF [(match_operand:SI 1 "register_operand" "r")] UNSPEC_FWIDENLHW))]
  ""
  "fwidenlhw %0 = %1"
[(set_attr "type" "lite")])

;; (define_insn "builtin_extendv2hfv2sf2"
;;   [(set (match_operand:V2SF 0 "register_operand" "=r")
;; 	(unspec:V2SF [(match_operand:DI 1 "register_operand" "r")] UNSPEC_FWIDENLHWP))]
;;   ""
;;   "fwidenlhwp %0 = %1"
;; [(set_attr "type" "alud")
;;  (set_attr "length" "4")]
;; )
;; 
(define_insn "builtin_extendhfsf2_tophalf"
  [(set (match_operand:SF 0 "register_operand" "=r")
        (unspec:SF [(match_operand:SI 1 "register_operand" "r")] UNSPEC_FWIDENMHW))]
  ""
  "fwidenmhw %0 = %1"
[(set_attr "type" "lite")])

;; (define_insn "builtin_extendv2hfv2sf2_tophalf"
;;   [(set (match_operand:V2SF 0 "register_operand" "=r")
;; 	(unspec:V2SF [(match_operand:DI 1 "register_operand" "r")] UNSPEC_FWIDENMHWP))]
;;   ""
;;   "fwidenmhwp %0 = %1"
;; [(set_attr "type" "alud")
;;  (set_attr "length" "4")]
;; )

(define_insn "extendsfdf2"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(float_extend:DF (match_operand:SF 1 "register_operand" "r")))]
  ""
  "fwidenlwd %0 = %1"
[(set_attr "type" "lite")])

(define_insn "mulsf3"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(mult:SF (match_operand:SF 1 "register_operand" "r")
		 (match_operand:SF 2 "register_operand" "r")))]
  ""
  "fmulw %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fmulrn"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(mult:SF (unspec:SF [(match_operand:SF 1 "register_operand" "r")] UNSPEC_FPRN)
                 (unspec:SF [(match_operand:SF 2 "register_operand" "r")] UNSPEC_FPRN)))]
  ""
  "fmulw.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fmulrnd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(mult:DF (unspec:DF [(match_operand:DF 1 "register_operand" "r")] UNSPEC_FPRN)
                 (unspec:DF [(match_operand:DF 2 "register_operand" "r")] UNSPEC_FPRN)))]
  ""
  "fmuld.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "addsf3"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(plus:SF (match_operand:SF 1 "register_operand" "r")
		 (match_operand:SF 2 "register_operand" "r")))]
  ""
  "faddw %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "faddw_rn_s"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(plus:SF (unspec:SF [(match_operand:SF 1 "register_operand" "r")] UNSPEC_FPRN)
                 (unspec:SF [(match_operand:SF 2 "register_operand" "r")] UNSPEC_FPRN)))]
  ""
  "faddw.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "faddd_rn_s"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(plus:DF (unspec:DF [(match_operand:DF 1 "register_operand" "r")] UNSPEC_FPRN)
                 (unspec:DF [(match_operand:DF 2 "register_operand" "r")] UNSPEC_FPRN)))]
  ""
  "faddd.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_expand "subsf3"
  [(set (match_operand:SF 0 "register_operand" "")
	(minus:SF (match_operand:SF 1 "register_operand" "")
	          (match_operand:SF 2 "register_operand" "")))]
  ""
  {}
)

(define_insn "*fsbfw"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(minus:SF (match_operand:SF 2 "register_operand" "r")
	          (match_operand:SF 1 "register_operand" "r")))]
  ""
  "fsbfw %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fsbfw_rn_s"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(minus:SF (unspec:SF [(match_operand:SF 2 "register_operand" "r")] UNSPEC_FPRN)
                  (unspec:SF [(match_operand:SF 1 "register_operand" "r")] UNSPEC_FPRN)))]
  ""
  "fsbfw.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fsbfd_rn_s"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(minus:DF (unspec:DF [(match_operand:DF 2 "register_operand" "r")] UNSPEC_FPRN)
                  (unspec:DF [(match_operand:DF 1 "register_operand" "r")] UNSPEC_FPRN)))]
  ""
  "fsbfd.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "muldf3"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(mult:DF (match_operand:DF 1 "register_operand" "r")
		 (match_operand:DF 2 "register_operand" "r")))]
  ""
  "fmuld %0 = %1, %2"
[(set_attr "type" "fmuld")
])

(define_insn "adddf3"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(plus:DF (match_operand:DF 1 "register_operand" "r")
		 (match_operand:DF 2 "register_operand" "r")))]
  ""
  "faddd %0 = %1, %2"
[(set_attr "type" "mau")
])

(define_expand "subdf3"
  [(set (match_operand:DF 0 "register_operand" "")
	(minus:DF (match_operand:DF 1 "register_operand" "")
	          (match_operand:DF 2 "register_operand" "")))]
  ""
  {}
)

(define_insn "*subdf3"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(minus:DF (match_operand:DF 2 "register_operand" "r")
	          (match_operand:DF 1 "register_operand" "r")))]
  ""
  "fsbfd %0 = %1, %2"
[(set_attr "type" "mau")
])


(define_insn "smax<mode>3"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(smax:ALLF (match_operand:ALLF 1 "register_operand" "r")
                   (match_operand:ALLF 2 "register_operand" "r")))]
  ""
  "fmax<sfx> %0 = %1, %2"
[(set_attr "type" "lite")])

(define_insn "smin<mode>3"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(smin:ALLF (match_operand:ALLF 1 "register_operand" "r")
                   (match_operand:ALLF 2 "register_operand" "r")))]
  ""
  "fmin<sfx> %0 = %1, %2"
[(set_attr "type" "lite")])

(define_insn "fma<mode>4"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
        (fma:ALLF  (match_operand:ALLF 1 "register_operand" "r")
	        (match_operand:ALLF 2 "register_operand" "r")
	        (match_operand:ALLF 3 "register_operand" "0")))]
  ""
  "ffma<ALLF:sfx> %0 = %1, %2"
  [(set_attr "type" "mau_acc")
   (set_attr "length" "4")]
)

(define_insn "ffma<ALLF:fmasfx>rn"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
        (plus:ALLF (mult:ALLF (unspec:ALLF [(match_operand:ALLF 1 "register_operand" "r")] UNSPEC_FPRN)
                        (unspec:ALLF [(match_operand:ALLF 2 "register_operand" "r")] UNSPEC_FPRN))
                (unspec:ALLF [(match_operand:ALLF 3 "register_operand" "0")] UNSPEC_FPRN)))]
  ""
  "ffma<ALLF:fmasfx>.rn.s %0 = %1, %2"
  [(set_attr "type" "mau_lsu_fpu")
   (set_attr "length" "4")]
)

(define_insn "fnma<mode>4"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
        (fma:ALLF  (neg:ALLF (match_operand:ALLF 1 "register_operand" "r"))
	        (match_operand:ALLF 2 "register_operand" "r")
	        (match_operand:ALLF 3 "register_operand" "0")))]
  ""
  "ffms<ALLF:sfx> %0 = %1, %2"
  [(set_attr "type" "mau_lsu_fpu")
   (set_attr "length" "4")]
)

(define_insn "ffms<ALLF:fmasfx>rn"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
        (fma:ALLF  (neg:ALLF (unspec:ALLF [(match_operand:ALLF 1 "register_operand" "r")] UNSPEC_FPRN))
	        (unspec:ALLF [(match_operand:ALLF 2 "register_operand" "r")] UNSPEC_FPRN)
	        (unspec:ALLF [(match_operand:ALLF 3 "register_operand" "0")] UNSPEC_FPRN)))]
  ""
  "ffms<ALLF:fmasfx>.rn.s %0 = %1, %2"
  [(set_attr "type" "mau_lsu_fpu")
   (set_attr "length" "4")]
)

/* Extended FMA */

(define_insn "ffmawd"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (plus:DF (mult:DF (float_extend:DF (match_operand:SF 2 "register_operand" "r"))
                          (float_extend:DF (match_operand:SF 3 "register_operand" "r")))
                 (match_operand:DF 1 "register_operand" "0")))]
  ""
  "ffmawd %0 = %2, %3"
[(set_attr "type" "mau_acc")])

(define_insn "ffmawdrn"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (plus:DF (mult:DF (float_extend:DF (unspec:SF [(match_operand:SF 2 "register_operand" "r")] UNSPEC_FPRN))
                          (float_extend:DF (unspec:SF [(match_operand:SF 3 "register_operand" "r")] UNSPEC_FPRN)))
                 (unspec:DF [(match_operand:DF 1 "register_operand" "0")] UNSPEC_FPRN)))]
  ""
  "ffmawd.rn.s %0 = %2, %3"
[(set_attr "type" "mau_acc")])

(define_insn "ffmswd"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (minus:DF (match_operand:DF 1 "register_operand" "0")
		  (mult:DF (float_extend:DF (match_operand:SF 2 "register_operand" "r"))
		  	   (float_extend:DF (match_operand:SF 3 "register_operand" "r")))))]
  ""
  "ffmswd %0 = %2, %3"
  [(set_attr "type" "mau_acc")])

(define_insn "ffmswdrn"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (minus:DF (unspec:DF [(match_operand:DF 1 "register_operand" "0")] UNSPEC_FPRN)
		  (mult:DF (float_extend:DF (unspec:SF [(match_operand:SF 2 "register_operand" "r")] UNSPEC_FPRN))
		  	   (float_extend:DF (unspec:SF [(match_operand:SF 3 "register_operand" "r")] UNSPEC_FPRN)))))]
  ""
  "ffmswd.rn.s %0 = %2, %3"
  [(set_attr "type" "mau_acc")])


/* Unsafe extended FMA */
/* These variants do not reflect the true semantic of the operation (which is 
   defined above). However, it should be safe to have more precision as a result
   of the mult most of the time, so we allow this variant. */

(define_insn "*ffmawd2"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (plus:DF (float_extend:DF (mult:SF (match_operand:SF 2 "register_operand" "r")
                                           (match_operand:SF 3 "register_operand" "r")))
                 (match_operand:DF 1 "register_operand" "0")))]
  ""
  "ffmawd %0 = %2, %3"
  [(set_attr "type" "mau_acc")])

(define_insn "*ffmswd2"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (minus:DF (match_operand:DF 1 "register_operand" "0")
		  (float_extend:DF (mult:SF (match_operand:SF 2 "register_operand" "r")
		  	                    (match_operand:SF 3 "register_operand" "r")))))]
  ""
  "ffmswd %0 = %2, %3"
  [(set_attr "type" "mau_acc")])

/* Multiplications */
(define_insn "fmulwd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(mult:DF (float_extend:DF (match_operand:SF 1 "register_operand" "r"))
		 (float_extend:DF (match_operand:SF 2 "register_operand" "r"))))]
  ""
  "fmulwd %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fmulrnwd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(mult:DF (float_extend:DF (unspec:SF [(match_operand:SF 1 "register_operand" "r")] UNSPEC_FPRN))
		 (float_extend:DF (unspec:SF [(match_operand:SF 2 "register_operand" "r")] UNSPEC_FPRN))))]
  ""
  "fmulrnwd %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "*fmulwd2"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(float_extend:DF (mult:SF (match_operand:SF 1 "register_operand" "r")
		                  (match_operand:SF 2 "register_operand" "r"))))]
  ""
  "fmulwd %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])


(define_mode_attr sched [(SF "mau_fpu") (DF "mau_lsu_fpu") (SI "mau_fpu") (DI "mau_lsu_fpu")])
(define_mode_attr int_type [(SF "SI") (DF "DI")])
(define_mode_attr float_type [(SI "SF") (DI "DF")])

(define_insn "float<ALLF:sfx>_rn"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(unspec:ALLF [(const_int 0)
                   (match_operand:<int_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FLOAT))]
  ""
  "float<ALLF:sfx>.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "float<ALLF:sfx>_rp"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(unspec:ALLF [(const_int 1)
                    (match_operand:<int_type> 1 "register_operand" "r")
                    (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FLOAT))]
  ""
  "float<ALLF:sfx>.rp %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "float<ALLF:sfx>_rm"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(unspec:ALLF [(const_int 2)
                   (match_operand:<int_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FLOAT))]
  ""
  "float<ALLF:sfx>.rm %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "float<ALLF:sfx>_rz"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(unspec:ALLF [(const_int 3)
                   (match_operand:<int_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FLOAT))]
  ""
  "float<ALLF:sfx>.rz %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_expand "float<ALLF:sfx>"
  [(set (match_operand:ALLF 0 "register_operand" "")
	(unspec:ALLF [(match_operand:SI 1 "twobits_unsigned_operand" "")
                   (match_operand:<int_type> 2 "register_operand" "")
                   (match_operand:SI 3 "sixbits_unsigned_operand" "")] UNSPEC_FLOAT))]
  ""
{}
)

(define_insn "floatu<ALLF:sfx>_rn"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(unspec:ALLF [(const_int 0)
                   (match_operand:<int_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FLOATU))]
  ""
  "floatu<ALLF:sfx>.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "floatu<ALLF:sfx>_rp"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(unspec:ALLF [(const_int 1)
                    (match_operand:<int_type> 1 "register_operand" "r")
                    (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FLOATU))]
  ""
  "floatu<ALLF:sfx>.rp %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "floatu<ALLF:sfx>_rm"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(unspec:ALLF [(const_int 2)
                   (match_operand:<int_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FLOATU))]
  ""
  "floatu<ALLF:sfx>.rm %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "floatu<ALLF:sfx>_rz"
  [(set (match_operand:ALLF 0 "register_operand" "=r")
	(unspec:ALLF [(const_int 3)
                   (match_operand:<int_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FLOATU))]
  ""
  "floatu<ALLF:sfx>.rz %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_expand "floatu<ALLF:sfx>"
  [(set (match_operand:ALLF 0 "register_operand" "")
	(unspec:ALLF [(match_operand:SI 1 "twobits_unsigned_operand" "")
                   (match_operand:<int_type> 2 "register_operand" "")
                   (match_operand:SI 3 "sixbits_unsigned_operand" "")] UNSPEC_FLOATU))]
  ""
{}
)


(define_insn "fixed<SIDI:sfx>_rn"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(unspec:SIDI [(const_int 0)
                   (match_operand:<float_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FIXED))]
  ""
  "fixed<SIDI:sfx>.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fixed<SIDI:sfx>_rp"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(unspec:SIDI [(const_int 1)
                   (match_operand:<float_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FIXED))]
  ""
  "fixed<SIDI:sfx>.rp %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fixed<SIDI:sfx>_rm"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(unspec:SIDI [(const_int 2)
                   (match_operand:<float_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FIXED))]
  ""
  "fixed<SIDI:sfx>.rm %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fixed<SIDI:sfx>_rz"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(unspec:SIDI [(const_int 3)
                   (match_operand:<float_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FIXED))]
  ""
  "fixed<SIDI:sfx>.rz %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_expand "fixed<SIDI:sfx>"
  [(set (match_operand:SIDI 0 "register_operand" "")
	(unspec:SIDI [(match_operand:SI 1 "twobits_unsigned_operand" "")
                   (match_operand:<float_type> 2 "register_operand" "")
                   (match_operand:SI 3 "sixbits_unsigned_operand" "")] UNSPEC_FIXED))]
  ""
{}
)

(define_insn "fixedu<SIDI:sfx>_rn"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(unspec:SIDI [(const_int 0)
                   (match_operand:<float_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FIXEDU))]
  ""
  "fixedu<SIDI:sfx>.rn.s %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fixedu<SIDI:sfx>_rp"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(unspec:SIDI [(const_int 1)
                   (match_operand:<float_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FIXEDU))]
  ""
  "fixedu<SIDI:sfx>.rp %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fixedu<SIDI:sfx>_rm"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(unspec:SIDI [(const_int 2)
                   (match_operand:<float_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FIXEDU))]
  ""
  "fixedu<SIDI:sfx>.rm %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_insn "fixedu<SIDI:sfx>_rz"
  [(set (match_operand:SIDI 0 "register_operand" "=r")
	(unspec:SIDI [(const_int 3)
                   (match_operand:<float_type> 1 "register_operand" "r")
                   (match_operand:SI 2 "sixbits_unsigned_operand" "U06")] UNSPEC_FIXEDU))]
  ""
  "fixedu<SIDI:sfx>.rz %0 = %1, %2"
[(set_attr "type" "mau_fpu")
])

(define_expand "fixedu<SIDI:sfx>"
  [(set (match_operand:SIDI 0 "register_operand" "")
	(unspec:SIDI [(match_operand:SI 1 "twobits_unsigned_operand" "")
                   (match_operand:<float_type> 2 "register_operand" "")
                   (match_operand:SI 3 "sixbits_unsigned_operand" "")] UNSPEC_FIXEDU))]
  ""
{}
)

(define_expand "floatsisf2"
  [(set (match_operand:SF 0 "register_operand" "")
        (float:SF (match_operand:SI 1 "register_operand" "")))]
  ""
{
        emit_insn (gen_floatw_rn (operands[0], operands[1], GEN_INT (0)));
        DONE;
}
)

(define_expand "floatunssisf2"
  [(set (match_operand:SF 0 "register_operand" "")
        (unsigned_float:SF (match_operand:SI 1 "register_operand" "")))]
  ""
{
        emit_insn (gen_floatuw_rn (operands[0], operands[1], GEN_INT (0)));
        DONE;
}
)

(define_expand "floatdidf2"
  [(set (match_operand:DF 0 "register_operand" "")
        (float:DF (match_operand:DI 1 "register_operand" "")))]
  ""
{
        emit_insn (gen_floatd_rn (operands[0], operands[1], GEN_INT (0)));
        DONE;
}
)


(define_expand "floatunsdidf2"
  [(set (match_operand:DF 0 "register_operand" "")
        (unsigned_float:DF (match_operand:DI 1 "register_operand" "")))]
  ""
{
        emit_insn (gen_floatud_rn (operands[0], operands[1], GEN_INT (0)));
        DONE;
}
)

(define_expand "fix_truncsfsi2"
  [(set (match_operand:SI 0 "register_operand" "")
        (fix:SI (match_operand:SF 1 "register_operand" "")))]
  ""
{
        emit_insn (gen_fixedw_rz (operands[0], operands[1], GEN_INT (0)));
        DONE;
}
)

(define_expand "fixuns_truncsfsi2"
  [(set (match_operand:SI 0 "register_operand" "")
        (unsigned_fix:SI (match_operand:SF 1 "register_operand" "")))]
  ""
{
        emit_insn (gen_fixeduw_rz (operands[0], operands[1], GEN_INT (0)));
        DONE;
}
)

(define_expand "fix_truncdfdi2"
  [(set (match_operand:DI 0 "register_operand" "")
        (fix:DI (match_operand:DF 1 "register_operand" "")))]
  ""
{
        emit_insn (gen_fixedd_rz (operands[0], operands[1], GEN_INT (0)));
        DONE;
}
)

(define_expand "fixuns_truncdfdi2"
  [(set (match_operand:DI 0 "register_operand" "")
        (unsigned_fix:DI (match_operand:DF 1 "register_operand" "")))]
  ""
{
        emit_insn (gen_fixedud_rz (operands[0], operands[1], GEN_INT (0)));
        DONE;
}
)

(define_insn "truncdfsf2"
  [(set (match_operand:SF 0 "register_operand" "=r")
        (float_truncate:SF
         (match_operand:DF 1 "register_operand" "r")))]
  ""
  "fnarrowdw %0 = %1"
[(set_attr "type" "alu")
])

(define_insn "builtin_truncsfhf2"
  [(set (match_operand:HI 0 "register_operand" "=r")
        (unspec [(match_operand:SF 1 "register_operand" "r")] UNSPEC_FNARROWWH))]
  ""
  "fnarrowwh %0 = %1"
[(set_attr "type" "alu")
])

;; Beware that the half float are stored in 2 32bits words. They are /not/ packed.
;; (define_insn "builtin_truncv2sf_2hf2"
;;   [(set (match_operand:V2SI 0 "register_operand" "=r")
;;         (unspec [(match_operand:V2SF 1 "register_operand" "r")] UNSPEC_FNARROWDWP))]
;;   ""
;;   "fnarrowdwp %0 = %1"
;; [(set_attr "type" "alu")
;;  (set_attr "length" "4")]
;; )


(define_insn "fsdiv"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(unspec:SF [(match_operand:SF 1 "register_operand" "r")
		    (match_operand:SF 2 "register_operand" "r")] UNSPEC_FSDIV))]
  ""
  "fsdivw %0 = %1, %2"
  [(set_attr "type" "alu")
])

(define_insn "fcdiv"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(unspec:SF [(match_operand:SF 1 "register_operand" "r")
		    (match_operand:SF 2 "register_operand" "r")] UNSPEC_FCDIV))]
  ""
  "fcdivw %0 = %1, %2"
  [(set_attr "type" "alu")
])

(define_insn "fsinv"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(unspec:SF [(match_operand:SF 1 "register_operand" "r")] UNSPEC_FSINV))]
  ""
  "fsinvw %0 = %1"
  [(set_attr "type" "alu")
])

(define_insn "fsinvn"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(unspec:SF [(match_operand:SF 1 "register_operand" "r")] UNSPEC_FSINVN))]
  ""
  "fsinvwn %0 = %1"
  [(set_attr "type" "alu")
])

(define_insn "fsisr"
  [(set (match_operand:SF 0 "register_operand" "=r")
	(unspec:SF [(match_operand:SF 1 "register_operand" "r")] UNSPEC_FSISR))]
  ""
  "fsisrw %0 = %1"
  [(set_attr "type" "alu")
])

;; PLACEHOLDER for fsdivd Bostan
(define_insn "fsdivd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(unspec:DF [(match_operand:DF 1 "register_operand" "r")
		    (match_operand:DF 2 "register_operand" "r")] UNSPEC_FSDIVD))]
  ""
  "fsdivd %0 = %1, %2"
  [(set_attr "type" "alu")
])

;; PLACEHOLDER for fcdivd Bostan
(define_insn "fcdivd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(unspec:DF [(match_operand:DF 1 "register_operand" "r")
		    (match_operand:DF 2 "register_operand" "r")] UNSPEC_FCDIVD))]
  ""
  "fcdivd %0 = %1, %2"
  [(set_attr "type" "alu")
])

;; PLACEHOLDER for fsinvd Bostan
(define_insn "fsinvd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(unspec:DF [(match_operand:DF 1 "register_operand" "r")] UNSPEC_FSINVD))]
  ""
  "fsinvd %0 = %1"
  [(set_attr "type" "alu")
])

;; PLACEHOLDER for fsinvnd bostan
(define_insn "fsinvnd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(unspec:DF [(match_operand:DF 1 "register_operand" "r")] UNSPEC_FSINVND))]
  ""
  "fsinvnd %0 = %1"
  [(set_attr "type" "alu")
])

;; PLACEHOLDER for fsisrd bostan
(define_insn "fsisrd"
  [(set (match_operand:DF 0 "register_operand" "=r")
	(unspec:DF [(match_operand:DF 1 "register_operand" "r")] UNSPEC_FSISRD))]
  ""
  "fsisrd %0 = %1"
  [(set_attr "type" "alu")
])

;; FIXME AUTO : Disable use of create_SC_*
;; (define_insn_and_split "*mulsc1"
;;   [(set (match_operand:SF 0 "register_operand" "=r")
;;         (plus:SF (mult:SF (match_operand:SF 1 "register_operand" "r")
;; 		  	  (match_operand:SF 2 "register_operand" "r"))
;; 	         (mult:SF (match_operand:SF 3 "register_operand" "r")
;; 		  	  (match_operand:SF 4 "register_operand" "r"))))]
;;   ""
;;   "mulsc1 not split!"
;;   ""
;;   [(set (match_dup 0) (unspec:SF [(match_dup 5) (match_dup 6)] UNSPEC_FCMA))]
;; {
;; 	operands[5] = k1_find_or_create_SC_register (curr_insn, operands[1], operands[3]);
;; 	operands[6] = k1_find_or_create_SC_register (curr_insn, operands[4], operands[2]);
;; }
;;   [(set_attr "type" "mau_fpu")
;;    (set_attr "length" "4")])
;;
;; (define_insn_and_split "*mulsc2"
;;   [(set (match_operand:SF 0 "register_operand" "=r")
;;         (minus:SF (mult:SF (match_operand:SF 1 "register_operand" "r")
;; 		  	   (match_operand:SF 2 "register_operand" "r"))
;; 	          (mult:SF (match_operand:SF 3 "register_operand" "r")
;; 	                   (match_operand:SF 4 "register_operand" "r"))))]
;;   ""
;;   "mulsc2 not split!"
;;   ""
;;   [(set (match_dup 0) (unspec:SF [(match_dup 5) (match_dup 6)] UNSPEC_FDMS))]
;; {
;; 	operands[5] = k1_find_or_create_SC_register (curr_insn, operands[1], operands[3]);
;; 	operands[6] = k1_find_or_create_SC_register (curr_insn, operands[2], operands[4]);
;; }
;;   [(set_attr "type" "mau_fpu")
;;    (set_attr "length" "4")])

(define_insn "fdma"
  [(set (match_operand:SF 0 "register_operand" "=r")
        (unspec:SF [(match_operand:SC 1 "register_operand" "r")
		    (match_operand:SC 2 "register_operand" "r")] UNSPEC_FDMA))]
  ""
  "fdmaw %0 = %1, %2"
  [(set_attr "type" "mau_fpu")
])

(define_insn "fdmawd"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (unspec:DF [(match_operand:SC 1 "register_operand" "r")
		    (match_operand:SC 2 "register_operand" "r")] UNSPEC_FDMAWD))]
  ""
  "fdmawd %0 = %1, %2"
  [(set_attr "type" "mau_fpu")
])

(define_insn "fcmawd"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (unspec:DF [(match_operand:SC 1 "register_operand" "r")
		    (match_operand:SC 2 "register_operand" "r")] UNSPEC_FCMAWD))]
  ""
  "fcmawd %0 = %1, %2"
  [(set_attr "type" "mau_fpu")
 ])

(define_insn "fcma"
  [(set (match_operand:SF 0 "register_operand" "=r")
        (unspec:SF [(match_operand:SC 1 "register_operand" "r")
		    (match_operand:SC 2 "register_operand" "r")] UNSPEC_FCMA))]
  ""
  "fcmaw %0 = %1, %2"
  [(set_attr "type" "mau_fpu")
])


(define_insn "fdms"
  [(set (match_operand:SF 0 "register_operand" "=r")
        (unspec:SF [(match_operand:SC 1 "register_operand" "r")
		    (match_operand:SC 2 "register_operand" "r")] UNSPEC_FDMS))]
  ""
  "fdmsw %0 = %1, %2"
  [(set_attr "type" "mau_fpu")
])


(define_insn "fdmswd"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (unspec:DF [(match_operand:SC 1 "register_operand" "r")
		    (match_operand:SC 2 "register_operand" "r")] UNSPEC_FDMSWD))]
  ""
  "fdmswd %0 = %1, %2"
  [(set_attr "type" "mau_fpu")
])

(define_insn "fcms"
  [(set (match_operand:SF 0 "register_operand" "=r")
        (unspec:SF [(match_operand:SC 1 "register_operand" "r")
		    (match_operand:SC 2 "register_operand" "r")] UNSPEC_FCMS))]
  ""
  "fcmsw %0 = %1, %2"
  [(set_attr "type" "mau_fpu")
])


(define_insn "fcmswd"
  [(set (match_operand:DF 0 "register_operand" "=r")
        (unspec:DF [(match_operand:SC 1 "register_operand" "r")
		    (match_operand:SC 2 "register_operand" "r")] UNSPEC_FCMSWD))]
  ""
  "fcmswd %0 = %1, %2"
  [(set_attr "type" "mau_fpu")])

/*******************************************************************************
 Partially Rewrite commutative expression trees in smaller parallel expressions
********************************************************************************/

/* PLUS intentionally left out. PLUS chains often compose the result of
   another (serial) computation and doing the addition in parallel just
   adds latency at the output of the chain.  This argument is true for 
   all other commutative operators also, but experimental evidence shows 
   that it is more true for addition chains.*/
;; (define_code_iterator comm [ior xor mult and smax umax smin umin])

;; (define_insn_and_split "*<code>_tree4"
;;  [(set (match_operand:SI 0 "register_operand" "=r")
;;        (comm:SI (comm:SI (comm:SI  (match_operand:SI 1 "register_operand" "r")
;;                                    (match_operand:SI 2 "register_operand" "r"))
;;                          (match_operand:SI 3 "register_operand" "r"))
;;                 (match_operand:SI 4 "register_operand" "r")))]
;;   ""
;;   "<code>_tree not split"
;;   "can_create_pseudo_p ()"
;;   [(set (match_dup 5) (comm:SI (match_dup 1) (match_dup 2)))
;;    (set (match_dup 6) (comm:SI (match_dup 3) (match_dup 4)))
;;    (set (match_dup 0) (comm:SI (match_dup 5) (match_dup 6)))]
;; {
;;         operands[5] = gen_reg_rtx (SImode);
;;         operands[6] = gen_reg_rtx (SImode);
;; })

;; (define_insn_and_split "*<code>_tree5"
;;  [(set (match_operand:SI 0 "register_operand" "=r")
;;        (comm:SI (comm:SI (comm:SI (comm:SI  (match_operand:SI 1 "register_operand" "r")
;;                                             (match_operand:SI 2 "register_operand" "r"))
;;                                   (match_operand:SI 3 "register_operand" "r"))
;;                          (match_operand:SI 4 "register_operand" "r"))
;;                 (match_operand:SI 5 "register_operand" "r")))]
;;   ""
;;   "<code>_tree not split"
;;   "can_create_pseudo_p ()"
;;   [(set (match_dup 6) (comm:SI (match_dup 1) (match_dup 2)))
;;    (set (match_dup 7) (comm:SI (match_dup 3) (match_dup 4)))
;;    (set (match_dup 8) (comm:SI (match_dup 6) (match_dup 7)))
;;    (set (match_dup 0) (comm:SI (match_dup 8) (match_dup 5)))]
;; {
;;         operands[6] = gen_reg_rtx (SImode);
;;         operands[7] = gen_reg_rtx (SImode);
;;         operands[8] = gen_reg_rtx (SImode);
;; })

;; (define_insn_and_split "*<code>_tree6"
;;  [(set (match_operand:SI 0 "register_operand" "=r")
;;        (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI  (match_operand:SI 1 "register_operand" "r")
;;                                                      (match_operand:SI 2 "register_operand" "r"))
;;                                            (match_operand:SI 3 "register_operand" "r"))
;;                                   (match_operand:SI 4 "register_operand" "r"))
;;                          (match_operand:SI 5 "register_operand" "r"))
;;                 (match_operand:SI 6 "register_operand" "r")))]
;;   "0"
;;   "<code>_tree not split"
;;   "can_create_pseudo_p ()"
;;   [(set (match_dup 7) (comm:SI (match_dup 1) (match_dup 2)))
;;    (set (match_dup 8) (comm:SI (match_dup 3) (match_dup 4)))
;;    (set (match_dup 9) (comm:SI (match_dup 7) (match_dup 8)))
;;    (set (match_dup 10) (comm:SI (match_dup 5) (match_dup 6)))
;;    (set (match_dup 0) (comm:SI (match_dup 9) (match_dup 10)))]
;; {
;;         operands[7] = gen_reg_rtx (SImode);
;;         operands[8] = gen_reg_rtx (SImode);
;;         operands[9] = gen_reg_rtx (SImode);
;;         operands[10] = gen_reg_rtx (SImode);
;; })

;; (define_insn_and_split "*<code>_tree7"
;;  [(set (match_operand:SI 0 "register_operand" "=r")
;;        (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI  (match_operand:SI 1 "register_operand" "r")
;;                                                               (match_operand:SI 2 "register_operand" "r"))
;;                                                     (match_operand:SI 3 "register_operand" "r"))
;;                                            (match_operand:SI 4 "register_operand" "r"))
;;                                   (match_operand:SI 5 "register_operand" "r"))
;;                          (match_operand:SI 6 "register_operand" "r"))
;;                 (match_operand:SI 7 "register_operand" "r")))]
;;   ""
;;   "<code>_tree not split"
;;   "can_create_pseudo_p ()"
;;   [(set (match_dup 8) (comm:SI (match_dup 1) (match_dup 2)))
;;    (set (match_dup 9) (comm:SI (match_dup 3) (match_dup 4)))
;;    (set (match_dup 10) (comm:SI (match_dup 5) (match_dup 6)))
;;    (set (match_dup 11) (comm:SI (match_dup 8) (match_dup 9)))
;;    (set (match_dup 12) (comm:SI (match_dup 10) (match_dup 11)))
;;    (set (match_dup 0) (comm:SI (match_dup 12) (match_dup 7)))]
;; {
;;         operands[8] = gen_reg_rtx (SImode);
;;         operands[9] = gen_reg_rtx (SImode);
;;         operands[10] = gen_reg_rtx (SImode);
;;         operands[11] = gen_reg_rtx (SImode);
;;         operands[12] = gen_reg_rtx (SImode);
;; })

;; (define_insn_and_split "*<code>_tree8"
;;  [(set (match_operand:SI 0 "register_operand" "=r")
;;        (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI  (match_operand:SI 1 "register_operand" "r")
;;                                                                        (match_operand:SI 2 "register_operand" "r"))
;;                                                              (match_operand:SI 3 "register_operand" "r"))
;;                                                     (match_operand:SI 4 "register_operand" "r"))
;;                                            (match_operand:SI 5 "register_operand" "r"))
;;                                   (match_operand:SI 6 "register_operand" "r"))
;;                          (match_operand:SI 7 "register_operand" "r"))
;;                 (match_operand:SI 8 "register_operand" "r")))]
;;   ""
;;   "<code>_tree not split"
;;   "can_create_pseudo_p ()"
;;   [(set (match_dup 9) (comm:SI (match_dup 1) (match_dup 2)))
;;    (set (match_dup 10) (comm:SI (match_dup 3) (match_dup 4)))
;;    (set (match_dup 11) (comm:SI (match_dup 5) (match_dup 6)))
;;    (set (match_dup 12) (comm:SI (match_dup 7) (match_dup 8)))
;;    (set (match_dup 13) (comm:SI (match_dup 9) (match_dup 10)))
;;    (set (match_dup 14) (comm:SI (match_dup 11) (match_dup 12)))
;;    (set (match_dup 0) (comm:SI (match_dup 13) (match_dup 14)))]
;; {
;;         operands[9] = gen_reg_rtx (SImode);
;;         operands[10] = gen_reg_rtx (SImode);
;;         operands[11] = gen_reg_rtx (SImode);
;;         operands[12] = gen_reg_rtx (SImode);
;;         operands[13] = gen_reg_rtx (SImode);
;;         operands[14] = gen_reg_rtx (SImode);
;; })

;; (define_insn_and_split "*<code>_tree9"
;;  [(set (match_operand:SI 0 "register_operand" "=r")
;;        (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI (comm:SI  (match_operand:SI 1 "register_operand" "r")
;;                                                                                 (match_operand:SI 2 "register_operand" "r"))
;;                                                                       (match_operand:SI 3 "register_operand" "r"))
;;                                                              (match_operand:SI 4 "register_operand" "r"))
;;                                                     (match_operand:SI 5 "register_operand" "r"))
;;                                            (match_operand:SI 6 "register_operand" "r"))
;;                                   (match_operand:SI 7 "register_operand" "r"))
;;                          (match_operand:SI 8 "register_operand" "r"))
;;                 (match_operand:SI 9 "register_operand" "r")))]
;;   ""
;;   "<code>_tree not split"
;;   "can_create_pseudo_p ()"
;;   [(set (match_dup 17) (comm:SI (match_dup 1) (match_dup 2)))
;;    (set (match_dup 10) (comm:SI (match_dup 17) (match_dup 3)))
;;    (set (match_dup 11) (comm:SI (match_dup 4) (match_dup 5)))
;;    (set (match_dup 12) (comm:SI (match_dup 10) (match_dup 6)))
;;    (set (match_dup 13) (comm:SI (match_dup 11) (match_dup 7)))
;;    (set (match_dup 14) (comm:SI (match_dup 12) (match_dup 8)))
;;    (set (match_dup 15) (comm:SI (match_dup 13) (match_dup 9)))
;;    (set (match_dup 0) (comm:SI (match_dup 14) (match_dup 15)))]
;; {
;;         operands[10] = gen_reg_rtx (SImode);
;;         operands[11] = gen_reg_rtx (SImode);
;;         operands[12] = gen_reg_rtx (SImode);
;;         operands[13] = gen_reg_rtx (SImode);
;;         operands[14] = gen_reg_rtx (SImode);
;;         operands[15] = gen_reg_rtx (SImode);
;;         operands[16] = gen_reg_rtx (SImode);
;;         operands[17] = gen_reg_rtx (SImode);
;; })



/******* Vector instructions **********/


;; FIXME AUTO: disabling vector support
;; (define_insn "addhp"
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;; 	(unspec:SI [(match_operand:SI 1 "register_operand" "r")
;; 		    (match_operand:SI 2 "register_operand" "r")] UNSPEC_ADDHP))]
;;   ""
;;   "addhp %0 = %1, %2"
;;   [(set_attr "type" "addhp")
;;    (set_attr "length" "4")]
;; )

;; (define_expand "abd"
;;   [(set (match_operand:SI 0 "register_operand" )
;;    (abs:SI (minus:SI (match_operand:SI 1 "nonmemory_operand" )
;;            (match_operand:SI 2 "register_operand" ))))]
;;   ""
;;   {}
;; )

(define_insn "abd"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
	(abs:SI (minus:SI  (match_operand:SI 2 "register_s37_operand" "r,I10,I37")
	                   (match_operand:SI 1 "register_operand" "r,r,r"))))]
  ""
  "abdw %0 = %1, %2"
  [(set_attr "type" "lite,lite,lite_x")
   (set_attr "length" "4,4,8")]
)

(define_insn "abdd"
  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
	(abs:DI (minus:DI  (match_operand:DI 2 "register_operand" "r,r,r,r")
		           (match_operand:DI 1 "register_s37_operand" "r,I10,I37,n"))))]
  ""
  "abdd %0 = %1, %2"
  [(set_attr "type" "lite,lite,lite_x,lite_y")
   (set_attr "length" "4,4,8,12")])

;; Do not allow any immediate, only numerical ones :
;; we don't want to generate opxd + reloc, instead force
;; the compiler to materialise the symbol with maked
;; (define_insn "*abdd_k1a"
;;  [(set (match_operand:DI 0 "register_operand" "=r,r,r,r")
;; 	(abs:DI (minus:DI  (match_operand:DI 2 "nonmemory_operand" "r,I10,I37,n")
;; 		           (match_operand:DI 1 "register_operand" "r,r,r,r"))))]
;;   ""
;;   "abdd %d0 = %d1, %d2"
;; [(set_attr "type" "alud_x,alud_x,alud_y,alud_z")
;;  (set_attr "length" "8,8,12,16")]
;; )

;; FIXME AUTO: disabling vector support
;; (define_insn "abdhp"
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;; 	(unspec:SI [(match_operand:SI 1 "register_operand" "r")
;; 		    (match_operand:SI 2 "register_operand" "r")] UNSPEC_ABDHP))]
;;   ""
;;   "abdhp %0 = %1, %2"
;;   [(set_attr "type" "abdhp")
;;    (set_attr "length" "4")]
;; )

(define_insn "abdhq"
  [(set (match_operand:DI 0 "register_operand" "=r")
	(unspec:DI [(match_operand:DI 1 "register_operand" "r")
		    (match_operand:DI 2 "register_operand" "r")] UNSPEC_ABDHQ))]
  ""
  "abdhq %0 = %1, %2"
  [(set_attr "type" "lite")
])

;; FIXME AUTO: disabling vector support
;; (define_insn "sbfhp"
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;; 	(unspec:SI [(match_operand:SI 1 "register_operand" "r")
;; 		    (match_operand:SI 2 "register_operand" "r")] UNSPEC_SBFHP))]
;;   ""
;;   "sbfhp %0 = %1, %2"
;;   [(set_attr "type" "sbfhp")
;;    (set_attr "length" "4")]
;; )

;; FIXME AUTO: disabling vector support
;; (define_insn "sllhps"
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;; 	(unspec:SI [(match_operand:SI 1 "register_operand" "r")
;; 		    (match_operand:SI 2 "register_operand" "r")] UNSPEC_SLLHPS))]
;;   ""
;;   "sllhps %0 = %1, %2"
;;   [(set_attr "type" "shift32")
;;    (set_attr "length" "4")]
;; )

;; (define_insn "srahps"
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;; 	(unspec:SI [(match_operand:SI 1 "register_operand" "r")
;; 		    (match_operand:SI 2 "register_operand" "r")] UNSPEC_SRAHPS))]
;;   ""
;;   "srahps %0 = %1, %2"
;;   [(set_attr "type" "shift32")
;;    (set_attr "length" "4")]
;; )

;; FIXME AUTO: disabling vector support
;; (define_insn "landhp"
;;   [(set (match_operand:SI 0 "register_operand" "=r")
;; 	(unspec:SI [(match_operand:SI 1 "register_operand" "r")
;; 		    (match_operand:SI 2 "register_operand" "r")] UNSPEC_LANDHP))]
;;   ""
;;   "landhp %0 = %1, %2"
;;   [(set_attr "type" "landhp")
;;    (set_attr "length" "4")]
;; )

/********** Hardware loops **************/

;; operand 0 is the loop count pseudo register
;; operand 1 is the label to jump to at the top of the loop
(define_expand "doloop_end"
  [(parallel [(set (pc) (if_then_else
                          (ne (match_operand:SI 0 "" "")
                              (const_int 1))
                          (label_ref (match_operand 1 "" ""))
                          (pc)))
              (set (match_dup 0)
                   (plus:SI (match_dup 0)
                            (const_int -1)))
              (unspec [(const_int 0)] UNSPEC_LOOPDO_END)
              (clobber (match_scratch:SI 2))])]
  ""
{
  /* The loop optimizer doesn't check the predicates... */
  if (GET_MODE (operands[0]) != SImode)
    FAIL;
  operands[2] = gen_rtx_SCRATCH (SImode);
})

;; Here, we let a symbol even if there are only 17bits of immediate value.
;; FIXME AUTO: we should let gcc know operand 0 is unused after insn.
(define_insn "loop_start"
  [(set (pc)
        (if_then_else (ne (match_operand:SI 1 "register_operand" "0")
                          (const_int 1))
                      (label_ref (match_operand 2 "" ""))
                      (pc)))
   (set (match_operand:SI 0 "register_operand" "=r")
        (plus (match_dup 0)
              (const_int -1)))
   (unspec [(const_int 0)] UNSPEC_LOOPDO)]
  ""
  "loopdo %0, %2"
  [(set_attr "type" "all")
   (set_attr "length" "4")])

;; jump_insn with output reloads: we must take care of our reloads.
(define_insn_and_split "loop_end"
  [(set (pc)
        (if_then_else (ne (match_operand:SI 0 "shouldbe_register_operand" "+r,*m")
                          (const_int 1))
                      (label_ref (match_operand 1 "" ""))
                      (pc)))
   (set (match_dup 0)
        (plus (match_dup 0)
              (const_int -1)))
   (unspec [(const_int 0)] UNSPEC_LOOPDO_END)
   (clobber (match_scratch:SI 2 "=X,&r"))]
  ""
  " # HW loop end"
  "&& memory_operand(operands[0], SImode)"
   [(pc)]
{
  emit_move_insn (operands[2], operands[0]);
  emit_jump_insn (gen_loop_end_withreload (operands[2], operands[1], operands[0]));
  DONE;
}
  [(set_attr "length" "0")])

; reload can't make output reloads for jump insns, so we have to do this by hand.
(define_insn "loop_end_withreload"
  [(set (pc) (if_then_else (ne (match_operand:SI 0 "register_operand" "+&r,&r")
				(const_int 1))
			   (label_ref (match_operand 1 "" ""))
			   (pc)))
   (set (match_dup 0) (plus:SI (match_dup 0) (const_int -1)))
   (set (match_operand:SI 2 "memory_operand" "=a,m")
	(plus:SI (match_dup 0) (const_int -1)))
   (unspec [(const_int 0)] UNSPEC_LOOPDO_END)]
  "reload_completed"
  "# End of hwloop\n\tsd%m0 %0 = %2"
  [(set_attr "type" "lsu_store, lsu_store_x")
   (set_attr "length" "4, 8")])

;; (define_insn "loopdo_end"
;;     [(set (pc)
;;           (if_then_else (unspec:SI [(const_int 0)] UNSPEC_LOOPDO_END)
;;             (match_operand 0 "immediate_operand" "i")
;;             (pc)))]
;;   ""
;;   "# HW loop end"
;;   [(set_attr "length" "0")])

/*********************************************************************************/
/********************************** SIMD *****************************************/
/*********************************************************************************/


/********************************** V2HI *****************************************/

;; (define_expand "movv2hi"
;;   [(set (match_operand:V2HI 0 "nonimmediate_operand" "")
;; 	(match_operand 1 "general_operand" ""))]
;; ""
;; {
;;         if (MEM_P(operands[0]) && can_create_pseudo_p()) {
;;            operands[1] = force_reg (V2HImode, operands[1]);
;;         }
;; })
;; 
;; (define_insn "*movv2hi_real"
;;   [(set (match_operand:V2HI 0 "nonimmediate_operand" "=r,r,r,a,m,r")
;; 	(match_operand:V2HI 1 "general_operand"      " r,a,m,r,r,i"))]
;;   "(!immediate_operand(operands[1], V2HImode) || !memory_operand(operands[0], V2HImode))
;;     && !(memory_operand(operands[0], V2HImode) && memory_operand(operands[1], V2HImode))
;;     && !((memory_operand(operands[0], V2HImode) || memory_operand(operands[1], V2HImode)) && K1_FORCE_UNCACHED_LSU)"
;; {
;;     switch (which_alternative) {
;;     	   case 0: return "copyd %0 = %1";
;; 	   case 1:
;;     	   case 2: return "lwz%m1  %0 = %1";
;; 	   case 3:
;;     	   case 4: return "sw%m0  %0 = %1";
;; 	   case 5: return "make %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;;   [(set_attr "type" "tiny,lsu_load,lsu_load_x,lsu_store,lsu_store_x,tiny_x")
;;    (set_attr "length" "4,4,8,4,8,8")]
;; )
;; 
;; (define_insn "*movv2hi_uncached"
;;   [(set (match_operand:V2HI 0 "nonimmediate_operand" "=r,r,a,m")
;; 	(match_operand:V2HI 1 "nonimmediate_operand" " a,m,r,r"))]
;;   "!(memory_operand(operands[0], V2HImode) && memory_operand(operands[1], V2HImode))
;;    && !(register_operand(operands[0], V2HImode) && register_operand(operands[1], V2HImode))
;;    && K1_FORCE_UNCACHED_LSU"
;; {
;;     switch (which_alternative) {
;;     	   case 0:
;; 	   case 1:return "lw.u%m1  %0 = %1";
;;     	   case 2:
;; 	   case 3:return "sw%m0  %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;;   [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x,lsu_store,lsu_store_x")
;;    (set_attr "length" "4,8,4,8")]
;; )
;; 
;; (define_expand "movmisalignv2hi"
;;   [(set (match_operand:V2HI 0 "nonimmediate_operand" "")
;; 	(match_operand:V2HI 1 "general_operand" ""))]
;;   "!TARGET_STRICT_ALIGN"
;; {
;; 	emit_move_insn (operands[0], operands[1]);
;; 	DONE;
;; })
;; 
;; (define_insn "abdhp2"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(abs:V2HI (minus:V2HI (match_operand:V2HI 1 "register_operand" "r")
;;                               (match_operand:V2HI 2 "register_operand" "r"))))]
;;   ""
;;   "abdhp %0 = %1"
;; [(set_attr "type" "abdhp")]
;; )
;; 
;; (define_expand "absv2hi2"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(abs:SI (match_operand:V2HI 1 "register_operand" "r")))]
;;   ""
;; {
;; 	rtx reg = gen_reg_rtx (V2HImode);
;; 	rtvec v = rtvec_alloc (2);
;;         RTVEC_ELT (v, 0) = GEN_INT(0);	
;;         RTVEC_ELT (v, 1) = GEN_INT(0);	
;; 	emit_move_insn (reg,
;; 		        gen_rtx_CONST_VECTOR (V2HImode, v));
;; 	emit_insn (gen_abdhp2 (operands[0], operands[1], reg));
;; 	DONE;
;; }
;; )
;; 
;; (define_insn "addv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(plus:V2HI (match_operand:V2HI 1 "register_operand" "r")
;; 		   (match_operand:V2HI 2 "register_operand" "r")))]
;;   ""
;;   "addhp %0 = %1, %2"
;;   [(set_attr "type" "abdhp")
;;    (set_attr "length" "4")]
;; )
;; 
;; 
;; (define_insn "ssaddv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;;         (ss_plus:V2HI (match_operand:V2HI 1 "register_operand" "r")
;;                       (match_operand:V2HI 2 "register_operand" "r")))]
;;   ""
;;   "addshp %0 = %1, %2"
;;   [(set_attr "type" "addshp")
;;    (set_attr "length" "4")]
;; )
;; 
;; 
;; (define_insn "*cmovehp_even"
;;   [(set (match_operand:V2HI 0 "register_operand" "+r")
;; 	(if_then_else:V2HI (eq
;;                           (zero_extract (match_operand:V2HI 1 "register_operand" "r")
;; 			  		(const_int 1) (const_int 0))
;; 			  (const_int 0))
;; 		      (match_operand:V2HI 2 "register_operand" "r")
;; 		      (match_dup 0)))]
;;   ""
;;   "cmovehp.even %1? %0 = %2"
;;   [(set_attr "type" "cmovehp")
;;    (set_attr "length" "4")]
;; )
;; 
;; (define_insn "*cmovehp_odd"
;;   [(set (match_operand:V2HI 0 "register_operand" "+r")
;; 	(if_then_else:V2HI (ne
;;                           (zero_extract (match_operand:V2HI 1 "register_operand" "r")
;; 			  		(const_int 1) (const_int 0))
;; 			  (const_int 0))
;; 		      (match_operand:V2HI 2 "register_operand" "r")
;; 		      (match_dup 0)))]
;;   ""
;;   "cmovehp.odd %1? %0 = %2"
;;   [(set_attr "type" "cmovehp")
;;    (set_attr "length" "4")]
;; )
;; 
;; 
;; (define_expand "cstorev2hi4" 
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;;         (match_operator:V2HI 1 "comparison_operator"
;; 	        [(match_operand:V2HI 2 "register_operand" "r")
;; 	         (match_operand:V2HI 3 "register_operand" "r")]))]
;;   ""
;;   {}
;; )
;; 
;; (define_insn "*cstorev2hi4" 
;;   [(set (match_operand:V2HI 1 "register_operand" "=r")
;;         (match_operator:V2HI 0 "comparison_operator"
;; 	        [(match_operand:V2HI 2 "register_operand" "r")
;; 	         (match_operand:V2HI 3 "register_operand" "r")]))]
;;   ""
;;   "comphp.%0 %1 = %2, %3"
;; [(set_attr "type" "comphp")
;;  (set_attr "length" "4")]
;; )
;; 
;; 
;; (define_insn "*comphp_<mask_name>" 
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;;         (mask_cond:V2HI (and:V2HI (match_operand:V2HI 1 "register_operand" "r")
;; 	                          (match_operand:V2HI 2 "register_operand" "r"))
;; 	              (match_dup 2)))]
;;   ""
;;   "comphp.<mask_name> %0 = %1, %u2"
;; [(set_attr "type" "comphp")
;;  (set_attr "length" "4")]
;; )
;; 
;; (define_insn "*comphp_<mask_name>_r" 
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;;         (mask_cond:V2HI (and:V2HI (match_operand:V2HI 2 "register_operand" "r")
;; 	                          (match_operand:V2HI 1 "register_operand" "r"))
;; 	              (match_dup 1)))]
;;   ""
;;   "comphp.<mask_name> %0 = %1, %2"
;; [(set_attr "type" "comphp")
;;  (set_attr "length" "4")]
;; )
;; 
;; (define_insn "comphp_<mask_name2>" 
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;;         (mask_cond:V2HI (and:V2HI (match_operand:SI 1 "register_operand" "r")
;; 	                          (match_operand:SI 2 "register_operand" "r"))
;; 	              (const_int 0)))]
;;   ""
;;   "comphp.<mask_name2> %0 = %1, %u2"
;; [(set_attr "type" "comphp")
;;  (set_attr "length" "4")]
;; )
;; 
;; (define_insn "uminv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(umin:V2HI (match_operand:V2HI 1 "register_operand" "r")
;; 		   (match_operand:V2HI 2 "register_operand" "r")))]
;;   ""
;;   "minuhp %0 = %1, %2"
;; [(set_attr "type" "minuhp")
;;  (set_attr "length" "4")]
;; )
;; 
;; (define_insn "umaxv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(umax:V2HI (match_operand:V2HI 1 "register_operand" "r")
;; 		   (match_operand:V2HI 2 "register_operand" "r")))]
;;   ""
;;   "maxuhp %0 = %1, %2"
;; [(set_attr "type" "maxuhp")
;;  (set_attr "length" "4")]
;; )
;; 
;; (define_insn "sminv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(smin:V2HI (match_operand:V2HI 1 "register_operand" "r")
;; 		   (match_operand:V2HI 2 "register_operand" "r")))]
;;   ""
;;   "minhp %0 = %1, %2"
;; [(set_attr "type" "minhp")
;;  (set_attr "length" "4")]
;; )
;; 
;; (define_insn "smaxv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(smax:V2HI (match_operand:V2HI 1 "register_operand" "r")
;; 		   (match_operand:V2HI 2 "register_operand" "r")))]
;;   ""
;;   "maxhp %0 = %1, %2"
;; [(set_attr "type" "maxhp")
;;  (set_attr "length" "4")]
;; )
;; 
;; 
;; (define_expand "subv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(minus:V2HI (match_operand:V2HI 1 "register_operand" "r")
;; 	            (match_operand:V2HI 2 "register_operand" "r")))]
;;   ""
;;   {}
;; )
;; 
;; (define_insn "*subv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(minus:V2HI (match_operand:V2HI 2 "register_operand" "r")
;; 	            (match_operand:V2HI 1 "register_operand" "r")))]
;;   ""
;;   "sbfhp %0 = %1, %2"
;; [(set_attr "type" "sbfhp")
;;  (set_attr "length" "4")]
;; )
;; 
;; (define_insn "ashlv2hi3"
;;   [(set (match_operand:V2HI            0 "register_operand" "=r,=r")
;; 	(ashift:V2HI (match_operand:V2HI 1 "register_operand" "r,r")
;;                      (match_operand:SI 2 "sat_shift_operand" "r,U06")))]
;;   ""
;;   "sllhps %0 = %1, %2"
;; [(set_attr "type" "shift32,shift32")]
;; )
;; 
;; 
;; (define_insn "ashrv2hi3"
;;   [(set (match_operand:V2HI            0 "register_operand" "=r,=r")
;; 	(ashiftrt:V2HI (match_operand:V2HI 1 "register_operand" "r,r")
;;                        (match_operand:SI 2 "sat_shift_operand" "r,U06")))]
;;   ""
;;   "srahps %0 = %1, %2"
;; [(set_attr "type" "shift32,shift32")]
;; )
;; 
;; (define_insn "lshrv2hi3"
;;   [(set (match_operand:V2HI            0 "register_operand" "=r,=r")
;; 	(lshiftrt:V2HI (match_operand:V2HI 1 "register_operand" "r,r")
;;                        (match_operand:SI 2 "sat_shift_operand" "r,U06")))]
;;   ""
;;   "srlhps %0 = %1, %2"
;; [(set_attr "type" "shift32,shift32")]
;; )
;; 
;; 
;; (define_expand "andv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "")
;; 	(and:V2HI (match_operand:V2HI 1 "register_operand" "")
;; 		  (match_operand:V2HI 2 "register_operand" "")))]
;;   ""
;; {
;; 	emit_insn (gen_andsi3 (simplify_gen_subreg (SImode, operands[0], V2HImode, 0),
;;                                simplify_gen_subreg (SImode, operands[1], V2HImode, 0),
;; 		  	       simplify_gen_subreg (SImode, operands[2], V2HImode, 0)));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "iorv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "")
;; 	(ior:V2HI (match_operand:V2HI 1 "register_operand" "")
;; 		  (match_operand:V2HI 2 "register_operand" "")))]
;;   ""
;; {
;; 	emit_insn (gen_iorsi3 (simplify_gen_subreg (SImode, operands[0], V2HImode, 0),
;;                                simplify_gen_subreg (SImode, operands[1], V2HImode, 0),
;; 		  	       simplify_gen_subreg (SImode, operands[2], V2HImode, 0)));
;; 	DONE;
;; }
;; )
;; 
;; 
;; (define_expand "xorv2hi3"
;;   [(set (match_operand:V2HI 0 "register_operand" "")
;; 	(xor:V2HI (match_operand:V2HI 1 "register_operand" "")
;; 		  (match_operand:V2HI 2 "register_operand" "")))]
;;   ""
;; {
;; 	emit_insn (gen_xorsi3 (simplify_gen_subreg (SImode, operands[0], V2HImode, 0),
;;                                simplify_gen_subreg (SImode, operands[1], V2HImode, 0),
;; 		  	       simplify_gen_subreg (SImode, operands[2], V2HImode, 0)));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "one_cmplv2hi2"
;;   [(set (match_operand:V2HI           0 "register_operand" "=r")
;; 	(not:V2HI (match_operand:V2HI 1 "register_operand" "r")))]
;;   ""
;; {
;; 	emit_insn (gen_one_cmplsi2 (simplify_gen_subreg (SImode, operands[0], V2HImode, 0),
;;                                     simplify_gen_subreg (SImode, operands[1], V2HImode, 0)));
;; 	DONE;
;; });
;; 
;; 
;; (define_expand "cmovev2hi"
;;   [(set (match_operand:V2HI 0 "register_operand" "=r")
;; 	(if_then_else:V2HI (match_operator 1 "comparison_operator" 
;;                           [(match_operand:V2HI 2 "register_operand" "r")
;; 			   (const_int 0)])
;; 		      (match_operand:V2HI 3 "register_operand" "r")
;; 		      (match_operand:V2HI 4 "register_operand" "0")))]
;;   ""
;;   {}
;; )
;; 
;; (define_insn "*cmovev2hi"
;;   [(set (match_operand:V2HI 1 "register_operand" "+r")
;; 	(if_then_else:V2HI (match_operator 0 "comparison_operator" 
;;                           [(match_operand:V2HI 2 "register_operand" "r")
;; 			   (const_int 0)])
;; 		      (match_operand:V2HI 3 "register_operand" "r")
;; 		      (match_dup 1)))]
;;   ""
;;   "cmovehp.%0z %2? %1 = %3"
;;   [(set_attr "type" "cmovehp")
;;    (set_attr "length" "4")]
;; )
;; 
;; (define_insn "*cmove_evenv2hi"
;;   [(set (match_operand:V2HI 0 "register_operand" "+r")
;; 	(if_then_else:V2HI (eq
;;                           (zero_extract (match_operand:V2HI 1 "register_operand" "r")
;; 			  		(const_int 1) (const_int 0))
;; 			  (const_vector:V2HI [(const_int 0)(const_int 0)]))
;; 		      (match_operand:V2HI 2 "register_operand" "r")
;; 		      (match_dup 0)))]
;;   ""
;;   "cmovehp.even %1? %0 = %2"
;;   [(set_attr "type" "cmovehp")
;;    (set_attr "length" "4")]
;; )
;; 
;; (define_insn "*cmove_oddv2hi"
;;   [(set (match_operand:V2HI 0 "register_operand" "+r")
;; 	(if_then_else:V2HI (ne
;;                           (zero_extract (match_operand:V2HI 1 "register_operand" "r")
;; 			  		(const_int 1) (const_int 0))
;; 			  (const_vector:V2HI [(const_int 0)(const_int 0)]))
;; 		      (match_operand:V2HI 2 "register_operand" "r")
;; 		      (match_dup 0)))]
;;   ""
;;   "cmovehp.odd %1? %0 = %2"
;;   [(set_attr "type" "cmovehp")
;;    (set_attr "length" "4")]
;; )
;; 


/********************************** V4HI *****************************************/

;; (define_expand "movv4hi"
;;    [(set (match_operand:V4HI 0 "nonimmediate_operand" "=r,=r,=r,=r,=r,=r,=a,=m")
;;          (match_operand:V4HI 1 "general_operand" " I16, I37, i, r, a, m, r, r"))]
;;    ""
;; {
;;         if (MEM_P(operands[0]) && can_create_pseudo_p()) {
;;            operands[1] = force_reg (V4HImode, operands[1]);
;;         }
;; })

;;PLACEHOLDER MAKED ORD K1B

;; FIXME AUTO: disable immediate variants for vector move
;; (define_insn "movv4hi_real"
;;    [(set (match_operand:V4HI 0 "nonimmediate_operand" "=r,r,r,a,m")
;;          (match_operand:V4HI 1 "general_operand"      " r,a,m,r,r"))]
;;    "(!immediate_operand(operands[1], V4HImode) || !memory_operand(operands[0], V4HImode))
;;     && !(memory_operand(operands[0], V4HImode) && memory_operand(operands[1], V4HImode))
;;     && !((memory_operand(operands[0], V4HImode) || memory_operand(operands[1], V4HImode)) && K1_FORCE_UNCACHED_LSU)"
;; {
;;     switch (which_alternative) {
;;     	   case 3: return "ord   %0 = %1, 0";
;; 	   case 4:
;; 	   case 5: return "ld%m1   %0 = %1";
;; 	   case 6:
;; 	   case 7: return "sd%m0   %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "alud_x,lsu_load,lsu_load_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,4,8,4,8")])
;; 
;; (define_insn "movv4hi_uncached"
;;    [(set (match_operand:V4HI 0 "nonimmediate_operand" "=r,r,a,m")
;;          (match_operand:V4HI 1 "nonimmediate_operand" " a,m,r,r"))]
;;    "!(memory_operand(operands[0], V4HImode) && memory_operand(operands[1], V4HImode))
;;     && !(register_operand(operands[0], V4HImode) && register_operand(operands[1], V4HImode))
;;     && K1_FORCE_UNCACHED_LSU"
;; {
;;     switch (which_alternative) {
;; 	   case 0:
;; 	   case 1: return "ld.u%m1   %0 = %1";
;; 	   case 2:
;; 	   case 3: return "sd%m0   %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8,4,8")])
;; 
;; (define_split
;;    [(set (match_operand:V4HI 0 "nonimmediate_operand" )
;;          (match_operand:V4HI 1 "general_operand" ))]
;;  "(!optimize_size
;;    || (small_operand (gen_lowpart (SImode, operands[1]), SImode)
;;        && small_operand (gen_highpart_mode (SImode, V4HImode, operands[1]), SImode)))
;;   && !MEM_P(operands[0]) && !MEM_P(operands[1])"
;;    [(set (match_dup 4) (match_dup 2))
;;     (set (match_dup 5) (match_dup 3))]
;; "
;;         if (!reload_completed && REG_P (operands[0]) && !reg_mentioned_p (operands[0], operands[1]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	operands[4] = gen_lowpart (V2HImode, operands[0]);
;; 	operands[2] = gen_lowpart (V2HImode, operands[1]);
;; 	operands[5] = gen_highpart (V2HImode, operands[0]);
;; 	operands[3] = gen_highpart (V2HImode, operands[1]);
;; ")
;; 
;; (define_expand "movmisalignv4hi"
;;   [(set (match_operand:V4HI 0 "nonimmediate_operand" "")
;; 	(match_operand:V4HI 1 "general_operand" ""))]
;;   "!TARGET_STRICT_ALIGN"
;; {
;; 	emit_move_insn (operands[0], operands[1]);
;; 	DONE;
;; })
;; 
;; (define_expand "absv4hi2"
;;   [(set (match_operand:V4HI            0 "register_operand" "=r")
;; 	(abs:SI (match_operand:V4HI 1 "register_operand" "r")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_absv2hi2 (gen_lowpart (V2HImode, operands[0]),
;;  			         gen_lowpart (V2HImode, operands[1])));
;; 	emit_insn (gen_absv2hi2 (gen_highpart (V2HImode, operands[0]),
;; 		     	         gen_highpart (V2HImode, operands[1])));
;; 	DONE;
;; }
;; )
;; 
;; ;; FIXME AUTO: disable move optim as it relies on high/low operations
;; ;; (define_expand "cmovev4hi"
;; ;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;; ;; 	(if_then_else:V4HI (match_operator 1 "comparison_operator" 
;; ;;                           [(match_operand:V4HI 2 "register_operand" "r")
;; ;; 			   (const_int 0)])
;; ;; 		      (match_operand:V4HI 3 "nonmemory_operand" "r")
;; ;; 		      (match_operand:V4HI 4 "register_operand" "0")))]
;; ;;   ""
;; ;; {
;; ;; 
;; ;;         if (!reg_mentioned_p (operands[0], operands[1])
;; ;;             && !reg_mentioned_p (operands[0], operands[2])
;; ;;             && !reg_mentioned_p (operands[0], operands[3])
;; ;;             && !reg_mentioned_p (operands[0], operands[4]))
;; ;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; ;; 
;; ;; 	emit_insn (gen_cmovev2hi (gen_lowpart (V2HImode, operands[0]),
;; ;;                     	          operands[1],
;; ;;                                   gen_lowpart (V2HImode, operands[2]),
;; ;;                     	          gen_lowpart (V2HImode, operands[3]),
;; ;;                     	          gen_lowpart (V2HImode, operands[4])));
;; ;; 	emit_insn (gen_cmovev2hi (gen_highpart (V2HImode, operands[0]),
;; ;;                     	          operands[1],
;; ;;                                   gen_highpart (V2HImode, operands[2]),
;; ;;                     	          gen_highpart (V2HImode, operands[3]),
;; ;;                     	          gen_highpart (V2HImode, operands[4])));
;; ;; }
;; ;; )
;; 
;; 
;; (define_insn "addv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;; 	(plus:V4HI (match_operand:V4HI 1 "register_operand" "r")
;; 		   (match_operand:V4HI 2 "register_operand" "r")))]
;;   ""
;;   "addhq %0 = %1, %2"
;;   [(set_attr "type" "alud_lite")
;;    (set_attr "length" "4")]
;; )
;; 
;; (define_insn "ssaddv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;;         (ss_plus:V4HI (match_operand:V4HI 1 "register_operand" "r")
;;                       (match_operand:V4HI 2 "register_operand" "r")))]
;; ""
;; "addshq %0 = %1, %2"
;; 
;;   [(set_attr "type" "alud_lite")
;;    (set_attr "length" "4")]
;; )
;; 
;; (define_expand "cstorev4hi4" 
;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;;         (match_operator:V4HI 1 "comparison_operator"
;; 	        [(match_operand:V4HI 2 "register_operand" "r")
;; 	         (match_operand:V4HI 3 "register_operand" "r")]))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2])
;;             && !reg_mentioned_p (operands[0], operands[3]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;;         operands[1] = copy_rtx(operands[1]);
;;         PUT_MODE(operands[1], V2HImode);
;; 	emit_insn (gen_cstorev2hi4 (gen_lowpart (V2HImode, operands[0]),
;;  			            operands[1],
;;  			            gen_lowpart (V2HImode, operands[2]),
;;  			            gen_lowpart (V2HImode, operands[3])));
;; 	emit_insn (gen_cstorev2hi4 (gen_highpart (V2HImode, operands[0]),
;; 		     	            operands[1],
;;  			            gen_highpart (V2HImode, operands[2]),
;;  			            gen_highpart (V2HImode, operands[3])));
;; 	DONE;
;; })
;; 
;; (define_expand "uminv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;; 	(umin:V4HI (match_operand:V4HI 1 "register_operand" "r")
;; 		   (match_operand:V4HI 2 "register_operand" "r")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_uminv2hi3 (gen_lowpart (V2HImode, operands[0]),
;;  			          gen_lowpart (V2HImode, operands[1]),
;;  			          gen_lowpart (V2HImode, operands[2])));
;; 	emit_insn (gen_uminv2hi3 (gen_highpart (V2HImode, operands[0]),
;;                                   gen_highpart (V2HImode, operands[1]),
;;  			          gen_highpart (V2HImode, operands[2])));
;; 	DONE;
;; })
;; 
;; (define_expand "umaxv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;; 	(umax:V4HI (match_operand:V4HI 1 "register_operand" "r")
;; 		   (match_operand:V4HI 2 "register_operand" "r")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_umaxv2hi3 (gen_lowpart (V2HImode, operands[0]),
;;  			          gen_lowpart (V2HImode, operands[1]),
;;  			          gen_lowpart (V2HImode, operands[2])));
;; 	emit_insn (gen_umaxv2hi3 (gen_highpart (V2HImode, operands[0]),
;;                                   gen_highpart (V2HImode, operands[1]),
;;  			          gen_highpart (V2HImode, operands[2])));
;; 	DONE;
;; })
;; 
;; (define_expand "sminv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;; 	(smin:V4HI (match_operand:V4HI 1 "register_operand" "r")
;; 		   (match_operand:V4HI 2 "register_operand" "r")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_sminv2hi3 (gen_lowpart (V2HImode, operands[0]),
;;  			          gen_lowpart (V2HImode, operands[1]),
;;  			          gen_lowpart (V2HImode, operands[2])));
;; 	emit_insn (gen_sminv2hi3 (gen_highpart (V2HImode, operands[0]),
;;                                   gen_highpart (V2HImode, operands[1]),
;;  			          gen_highpart (V2HImode, operands[2])));
;; 	DONE;
;; })
;; 
;; (define_expand "smaxv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;; 	(smax:V4HI (match_operand:V4HI 1 "register_operand" "r")
;; 		   (match_operand:V4HI 2 "register_operand" "r")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_smaxv2hi3 (gen_lowpart (V2HImode, operands[0]),
;;  			          gen_lowpart (V2HImode, operands[1]),
;;  			          gen_lowpart (V2HImode, operands[2])));
;; 	emit_insn (gen_smaxv2hi3 (gen_highpart (V2HImode, operands[0]),
;;                                   gen_highpart (V2HImode, operands[1]),
;;  			          gen_highpart (V2HImode, operands[2])));
;; 	DONE;
;; })
;; 
;; 
;; (define_expand "subv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "=r")
;; 	(minus:V4HI (match_operand:V4HI 1 "register_operand" "r")
;; 	            (match_operand:V4HI 2 "register_operand" "r")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_subv2hi3 (gen_lowpart (V2HImode, operands[0]),
;;  			         gen_lowpart (V2HImode, operands[1]),
;;  			         gen_lowpart (V2HImode, operands[2])));
;; 	emit_insn (gen_subv2hi3 (gen_highpart (V2HImode, operands[0]),
;;                                  gen_highpart (V2HImode, operands[1]),
;;  			         gen_highpart (V2HImode, operands[2])));
;; 	DONE;
;; })
;; 
;; (define_expand "ashlv4hi3"
;;   [(set (match_operand:V4HI            0 "register_operand" "=r")
;; 	(ashift:V4HI (match_operand:V4HI 1 "register_operand" "r")
;;                      (match_operand:SI 2 "sat_shift_operand" "ri")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_ashlv2hi3 (gen_lowpart (V2HImode, operands[0]),
;;  		                  gen_lowpart (V2HImode, operands[1]),
;;  			          operands[2]));
;; 	emit_insn (gen_ashlv2hi3 (gen_highpart (V2HImode, operands[0]),
;;                                   gen_highpart (V2HImode, operands[1]),
;;  			          operands[2]));
;; 	DONE;
;; })
;; 
;; 
;; (define_expand "ashrv4hi3"
;;   [(set (match_operand:V4HI            0 "register_operand" "=r")
;; 	(ashiftrt:V4HI (match_operand:V4HI 1 "register_operand" "r")
;;                        (match_operand:SI 2 "sat_shift_operand" "ri")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_ashrv2hi3 (gen_lowpart (V2HImode, operands[0]),
;;  		                  gen_lowpart (V2HImode, operands[1]),
;;  			          operands[2]));
;; 	emit_insn (gen_ashrv2hi3 (gen_highpart (V2HImode, operands[0]),
;;                                   gen_highpart (V2HImode, operands[1]),
;;  			          operands[2]));
;; 	DONE;
;; })
;; 
;; (define_expand "lshrv4hi3"
;;   [(set (match_operand:V4HI            0 "register_operand" "=r")
;; 	(lshiftrt:V4HI (match_operand:V4HI 1 "register_operand" "r")
;;                        (match_operand:SI 2 "sat_shift_operand" "ri")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_lshrv2hi3 (gen_lowpart (V2HImode, operands[0]),
;;  			          gen_lowpart (V2HImode, operands[1]),
;;  			          operands[2]));
;; 	emit_insn (gen_lshrv2hi3 (gen_highpart (V2HImode, operands[0]),
;;                                   gen_highpart (V2HImode, operands[1]),
;;  			          operands[2]));
;; 	DONE;
;; })
;; 
;; 
;; (define_expand "andv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "")
;; 	(and:V4HI (match_operand:V4HI 1 "register_operand" "")
;; 		  (match_operand:V4HI 2 "register_operand" "")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_andsi3 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1]),
;; 		  	       gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_andsi3 (gen_highpart (SImode, operands[0]),
;;                                gen_highpart (SImode, operands[1]),
;; 		  	       gen_highpart (SImode, operands[2])));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "iorv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "")
;; 	(ior:V4HI (match_operand:V4HI 1 "register_operand" "")
;; 		  (match_operand:V4HI 2 "register_operand" "")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_iorsi3 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1]),
;; 		  	       gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_iorsi3 (gen_highpart (SImode, operands[0]),
;;                                gen_highpart (SImode, operands[1]),
;; 		  	       gen_highpart (SImode, operands[2])));
;; 	DONE;
;; }
;; )
;; 
;; 
;; (define_expand "xorv4hi3"
;;   [(set (match_operand:V4HI 0 "register_operand" "")
;; 	(xor:V4HI (match_operand:V4HI 1 "register_operand" "")
;; 		  (match_operand:V4HI 2 "register_operand" "")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	emit_insn (gen_xorsi3 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1]),
;; 		  	       gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_xorsi3 (gen_highpart (SImode, operands[0]),
;;                                gen_highpart (SImode, operands[1]),
;; 		  	       gen_highpart (SImode, operands[2])));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "one_cmplv4hi2"
;;   [(set (match_operand:V4HI           0 "register_operand" "=r")
;; 	(not:V4HI (match_operand:V4HI 1 "register_operand" "r")))]
;;   ""
;; {
;;         if (!reg_mentioned_p (operands[0], operands[1]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;;  	emit_insn (gen_one_cmplsi2 (gen_lowpart (SImode, operands[0]),
;;                                     gen_lowpart (SImode, operands[1])));
;;  	emit_insn (gen_one_cmplsi2 (gen_highpart (SImode, operands[0]),
;;                                     gen_highpart (SImode, operands[1])));
;; 	DONE;
;; });
;; 
;; (define_expand "vcondv4hiv4hi"
;;   [(set (match_operand:V4HI 0 "register_operand" "")
;;         (if_then_else:V4HI
;;           (match_operator 3 ""
;;             [(match_operand:V4HI 4 "nonimmediate_operand" "")
;;              (match_operand:V4HI 5 "nonimmediate_operand" "")])
;;           (match_operand:V4HI 1 "general_operand" "")
;;           (match_operand:V4HI 2 "general_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V4HImode, operands[0]);
;; 	operands[1] = force_reg (V4HImode, operands[1]);
;; 	operands[2] = force_reg (V4HImode, operands[2]);
;; 	operands[4] = force_reg (V4HImode, operands[4]);
;; 	operands[5] = force_reg (V4HImode, operands[5]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2])
;;             && !reg_mentioned_p (operands[0], operands[3])
;;             && !reg_mentioned_p (operands[0], operands[4])
;;             && !reg_mentioned_p (operands[0], operands[5]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	k1_expand_vcondv4hi (operands);
;; 	DONE;
;; })
;; 
;; (define_expand "vconduv4hiv4hi"
;;   [(set (match_operand:V4HI 0 "register_operand" "")
;;         (if_then_else:V4HI
;;           (match_operator 3 ""
;;             [(match_operand:V4HI 4 "nonimmediate_operand" "")
;;              (match_operand:V4HI 5 "nonimmediate_operand" "")])
;;           (match_operand:V4HI 1 "general_operand" "")
;;           (match_operand:V4HI 2 "general_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V4HImode, operands[0]);
;; 	operands[1] = force_reg (V4HImode, operands[1]);
;; 	operands[2] = force_reg (V4HImode, operands[2]);
;; 	operands[4] = force_reg (V4HImode, operands[4]);
;; 	operands[5] = force_reg (V4HImode, operands[5]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2])
;;             && !reg_mentioned_p (operands[0], operands[3])
;;             && !reg_mentioned_p (operands[0], operands[4])
;;             && !reg_mentioned_p (operands[0], operands[5]))
;;                 emit_insn (gen_rtx_CLOBBER (V4HImode, operands[0]));
;; 
;; 	k1_expand_vcondv4hi (operands);
;; 	DONE;
;; })
;; 
/********************************** V2SI *****************************************/

;; (define_expand "movv2si"
;;    [(set (match_operand:V2SI 0 "nonimmediate_operand" "")
;;          (match_operand:V2SI 1 "general_operand" " "))]
;;    ""
;; {
;;         if (MEM_P(operands[0]) && can_create_pseudo_p()) {
;;            operands[1] = force_reg (V2SImode, operands[1]);
;;         }
;; }
;; )
;; 
;; ;; FIXME AUTO: disable immediate variant of movv2si
;; (define_insn "movv2si_k1b"
;;    [(set (match_operand:V2SI 0 "nonimmediate_operand" "=r, r, r, a, m")
;;          (match_operand:V2SI 1 "nonimmediate_operand" " r, a, m, r, r"))]
;;    "(!immediate_operand(operands[1], V2SImode) || !memory_operand(operands[0], V2SImode))
;;     && !(memory_operand(operands[0], V2SImode) && memory_operand(operands[1], V2SImode))
;;     && !((memory_operand(operands[0], V2SImode) || memory_operand(operands[1], V2SImode)) && K1_FORCE_UNCACHED_LSU)"
;; {
;;     switch (which_alternative) {
;;     	   case 0: return "copyd   %0 = %1";
;; 	   case 1:
;; 	   case 2: return "ld%m1   %0 = %1";
;; 	   case 3:
;; 	   case 4: return "sd%m0   %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "alud_lite,lsu_load,lsu_load_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,4,8,4,8")]
;; )
;; 
;; (define_insn "movv2si__uncachedk1b"
;;    [(set (match_operand:V2SI 0 "nonimmediate_operand" "=r,r,a,m")
;;          (match_operand:V2SI 1 "nonimmediate_operand" " a,m,r,r"))]
;;    "!(memory_operand(operands[0], V2SImode) && memory_operand(operands[1], V2SImode))
;;     && !(register_operand(operands[0], V2SImode) && register_operand(operands[1], V2SImode))
;;     && K1_FORCE_UNCACHED_LSU"
;; 
;; {
;;     switch (which_alternative) {
;;     	   case 0:
;; 	   case 1:return "ld.u%m1   %0 = %1";
;; 	   case 2:
;; 	   case 3:return "sd%m0   %0 = %1";
;; 	   default: gcc_unreachable ();
;;     }
;; }
;; [(set_attr "type" "lsu_load_uncached,lsu_load_uncached_x,lsu_store,lsu_store_x")
;;  (set_attr "length" "4,8,4,8")]
;; )
;; 
;; (define_expand "movmisalignv2si"
;;   [(set (match_operand:V2SI 0 "nonimmediate_operand" "")
;; 	(match_operand:V2SI 1 "general_operand" ""))]
;;   "!TARGET_STRICT_ALIGN"
;; {
;; 	emit_move_insn (operands[0], operands[1]);
;; 	DONE;
;; })
;; 
;; 
;; (define_insn "addv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "=r")
;; 	(plus:V2SI (match_operand:V2SI 1 "register_operand" "r")
;; 		   (match_operand:V2SI 2 "register_operand" "r")))]
;;   ""
;;   "addwp %0 = %1, %2"
;; [(set_attr "type" "alud_lite")
;; (set_attr "length" "4")])
;; 
;; (define_expand "subv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(minus:V2SI (match_operand:V2SI 1 "register_operand" "")
;;                     (match_operand:V2SI 2 "register_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	if (MEM_P (operands[2]))
;; 		operands[1] = force_reg (V2SImode, operands[1]);
;; 	operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_subsi3 (gen_lowpart (SImode, operands[0]),
;; 		  	       gen_lowpart (SImode, operands[1]),
;; 		  	       gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_subsi3 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1]),
;; 		  	       gen_highpart (SImode, operands[2])));
;; 	DONE;
;; })
;; 
;; 
;; (define_expand "mulv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(mult:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		   (match_operand:V2SI 2 "register_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_mulsi3 (gen_lowpart (SImode, operands[0]),
;; 		  	       gen_lowpart (SImode, operands[1]),
;; 		  	       gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_mulsi3 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1]),
;; 		  	       gen_highpart (SImode, operands[2])));
;; 	DONE;
;; })
;; 
;; (define_expand "uminv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(umin:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		   (match_operand:V2SI 2 "register_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_uminsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	       	gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_uminsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        gen_highpart (SImode, operands[2])));
;; 	DONE;
;; })
;; 
;; (define_expand "umaxv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(umax:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		   (match_operand:V2SI 2 "register_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_umaxsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	       	gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_umaxsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        gen_highpart (SImode, operands[2])));
;; 	DONE;
;; })
;; 
;; 
;; (define_expand "sminv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(smin:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		   (match_operand:V2SI 2 "register_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_sminsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	       	gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_sminsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        gen_highpart (SImode, operands[2])));
;; 	DONE;
;; })
;; 
;; (define_expand "smaxv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(smax:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		   (match_operand:V2SI 2 "register_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_smaxsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	       	gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_smaxsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        gen_highpart (SImode, operands[2])));
;; 	DONE;
;; })
;; 
;; 
;; (define_expand "andv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(and:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		  (match_operand:V2SI 2 "register_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_andsi3 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1]),
;; 		  	      	gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_andsi3 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1]),
;; 		  	       gen_highpart (SImode, operands[2])));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "iorv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(ior:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		  (match_operand:V2SI 2 "nonmemory_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_iorsi3 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1]),
;; 		  	       gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_iorsi3 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1]),
;; 		  	       gen_highpart (SImode, operands[2])));
;; 	DONE;
;; }
;; )
;; 
;; 
;; (define_expand "xorv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; 	(xor:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		  (match_operand:V2SI 2 "register_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_xorsi3 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1]),
;; 		  	       gen_lowpart (SImode, operands[2])));
;; 	emit_insn (gen_xorsi3 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1]),
;; 		  	       gen_highpart (SImode, operands[2])));
;; 	DONE;
;; }
;; )
;; 
;; 
;; (define_expand "ashlv2si3"
;;   [(set (match_operand:V2SI            0 "register_operand" "")
;; 	(ashift:V2SI (match_operand:V2SI 1 "register_operand" "")
;;                      (match_operand:SI 2 "sat_shift_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_ashlsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	emit_insn (gen_ashlsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "ashrv2si3"
;;   [(set (match_operand:V2SI            0 "register_operand" "")
;; 	(ashiftrt:V2SI (match_operand:V2SI 1 "register_operand" "")
;; 		       (match_operand:SI 2 "sat_shift_operand" "")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_ashrsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	emit_insn (gen_ashrsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "lshrv2si3"
;;   [(set (match_operand:V2SI            0 "register_operand" "=r")
;; 	(lshiftrt:V2SI (match_operand:V2SI 1 "register_operand" "r")
;; 		       (match_operand:SI 2 "sat_shift_operand" "ri")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_lshrsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	emit_insn (gen_lshrsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	DONE;
;; }
;; )
;; 
;; 
;; (define_expand "rotrv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "=r")
;; 	(rotatert:SI (match_operand:V2SI 1 "register_operand" "r")
;; 	  	     (match_operand:SI 2 "rotate_operand" "rU05")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_rotrsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	emit_insn (gen_rotrsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	DONE;
;; }
;; )
;; 
;; 
;; (define_expand "rotlv2si3"
;;   [(set (match_operand:V2SI 0 "register_operand" "=r")
;; 	(rotate:V2SI (match_operand:V2SI 1 "register_operand" "r")
;; 	             (match_operand:SI 2 "rotate_operand" "rU05")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 	if (MEM_P (operands[2]))
;; 		operands[2] = force_reg (V2SImode, operands[2]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1])
;;             && !reg_mentioned_p (operands[0], operands[2]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_rotlsi3 (gen_lowpart (SImode, operands[0]),
;;                                 gen_lowpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	emit_insn (gen_rotlsi3 (gen_highpart (SImode, operands[0]),
;; 		  	        gen_highpart (SImode, operands[1]),
;; 		  	        operands[2]));
;; 	DONE;
;; }
;; )
;; 
;; 
;; 
;; (define_expand "absv2si2"
;;   [(set (match_operand:V2SI            0 "register_operand" "=r")
;; 	(abs:V2SI (match_operand:V2SI 1 "register_operand" "r")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_abssi2 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1])));
;; 	emit_insn (gen_abssi2 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1])));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "clzv2si2"
;;   [(set (match_operand:V2SI            0 "register_operand" "=r")
;; 	(clz:V2SI (match_operand:V2SI 1 "register_operand" "r")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_clzsi2 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1])));
;; 	emit_insn (gen_clzsi2 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1])));
;; 	DONE;
;; }
;; )
;; 
;; (define_expand "ctzv2si2"
;;   [(set (match_operand:SI         0 "register_operand" "=r")
;; 	(ctz:SI (match_operand:SI 1 "register_operand" "r")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_ctzsi2 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1])));
;; 	emit_insn (gen_ctzsi2 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1])));
;; 	DONE;
;; }
;; )
;; 
;; ;; (define_expand "one_cmplv2si2"
;; ;;   [(set (match_operand:V2SI           0 "register_operand" "=r")
;; ;; 	(not:V2SI (match_operand:V2SI 1 "register_operand" "r")))]
;; ;;   ""
;; ;; {
;; ;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; ;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 
;; ;;         if (!reg_mentioned_p (operands[0], operands[1]))
;; ;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; ;; 	emit_insn (gen_one_cmplsi2 (gen_lowpart (SImode, operands[0]),
;; ;;                                     gen_lowpart (SImode, operands[1])));
;; ;; 	emit_insn (gen_one_cmplsi2 (gen_highpart (SImode, operands[0]),
;; ;; 		  	            gen_highpart (SImode, operands[1])));
;; ;; 	DONE;
;; ;; }
;; ;; )
;; 
;; (define_expand "negv2si2"
;;   [(set (match_operand:V2SI           0 "register_operand" "=r")
;; 	(neg:V2SI (match_operand:V2SI 1 "register_operand" "r")))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[1]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 	emit_insn (gen_negsi2 (gen_lowpart (SImode, operands[0]),
;;                                gen_lowpart (SImode, operands[1])));
;; 	emit_insn (gen_negsi2 (gen_highpart (SImode, operands[0]),
;; 		  	       gen_highpart (SImode, operands[1])));
;; 	DONE;
;; }
;; )
;; 
;; 
;; (define_expand "cstorev2si4" 
;;   [(set (match_operand:V2SI 0 "register_operand" "")
;;         (match_operator:V2SI 1 "comparison_operator"
;; 	        [(match_operand:V2SI 2 "register_operand" "")
;; 	         (match_operand:V2SI 3 "register_operand" "")]))]
;;   ""
;; {
;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; 	operands[2] = force_reg (V2SImode, operands[2]);
;; 	operands[3] = force_reg (V2SImode, operands[3]);
;; 
;;         if (!reg_mentioned_p (operands[0], operands[2])
;;             && !reg_mentioned_p (operands[0], operands[3]))
;;                 emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; 
;;         operands[1] = copy_rtx (operands[1]);
;;         PUT_MODE (operands[1], SImode);
;; 
;; 	emit_insn (gen_cstoresi4 (gen_lowpart (SImode, operands[0]),
;;                                   operands[1],
;;                                   gen_lowpart (SImode, operands[2]),
;;                                   gen_lowpart (SImode, operands[3])));
;; 	emit_insn (gen_cstoresi4 (gen_highpart (SImode, operands[0]),
;; 		  	          operands[1],
;;                                   gen_highpart (SImode, operands[2]),
;;                                   gen_highpart (SImode, operands[3])));
;; 	DONE;
;; }
;; )
;; 
;; ;; FIXME AUTO: to be fixed using k1c c*move* insn
;; ;; (define_expand "vcondv2siv2si"
;; ;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; ;;         (if_then_else:V2SI
;; ;;           (match_operator 3 ""
;; ;;             [(match_operand:V2SI 4 "nonimmediate_operand" "")
;; ;;              (match_operand:V2SI 5 "nonimmediate_operand" "")])
;; ;;           (match_operand:V2SI 1 "general_operand" "")
;; ;;           (match_operand:V2SI 2 "general_operand" "")))]
;; ;;   ""
;; ;; {
;; ;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; ;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; ;; 	operands[2] = force_reg (V2SImode, operands[2]);
;; ;; 	operands[4] = force_reg (V2SImode, operands[4]);
;; ;; 	operands[5] = force_reg (V2SImode, operands[5]);
;; ;;         if (!reg_mentioned_p (operands[0], operands[1])
;; ;;             && !reg_mentioned_p (operands[0], operands[2])
;; ;;             && !reg_mentioned_p (operands[0], operands[3])
;; ;;             && !reg_mentioned_p (operands[0], operands[4])
;; ;;             && !reg_mentioned_p (operands[0], operands[5]))
;; ;;             emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; ;; 
;; ;;       	k1_expand_vcondv2si (operands);
;; ;; 	DONE;
;; ;; })
;; ;; 
;; ;; (define_expand "vconduv2siv2si"
;; ;;   [(set (match_operand:V2SI 0 "register_operand" "")
;; ;;         (if_then_else:V2SI
;; ;;           (match_operator 3 ""
;; ;;             [(match_operand:V2SI 4 "nonimmediate_operand" "")
;; ;;              (match_operand:V2SI 5 "nonimmediate_operand" "")])
;; ;;           (match_operand:V2SI 1 "general_operand" "")
;; ;;           (match_operand:V2SI 2 "general_operand" "")))]
;; ;;   ""
;; ;; {
;; ;; 	operands[0] = force_reg (V2SImode, operands[0]);
;; ;; 	operands[1] = force_reg (V2SImode, operands[1]);
;; ;; 	operands[2] = force_reg (V2SImode, operands[2]);
;; ;; 	operands[4] = force_reg (V2SImode, operands[4]);
;; ;; 	operands[5] = force_reg (V2SImode, operands[5]);
;; ;;         if (!reg_mentioned_p (operands[0], operands[1])
;; ;;             && !reg_mentioned_p (operands[0], operands[2])
;; ;;             && !reg_mentioned_p (operands[0], operands[3])
;; ;;             && !reg_mentioned_p (operands[0], operands[4])
;; ;;             && !reg_mentioned_p (operands[0], operands[5]))
;; ;;             emit_insn (gen_rtx_CLOBBER (V2SImode, operands[0]));
;; ;; 
;; ;;       	k1_expand_vcondv2si (operands);
;; ;; 	DONE;
;; ;; })

/* ====================================================================== */
/*                            Reload stuff                                */

(define_expand "reload_in_gotoff_<mode>"
  [(parallel [(set (match_operand:P 0 "register_operand" "=&r")
                   (match_operand:P 1 "immediate_operand" "i"))
              (clobber (match_operand:P 2 "register_operand" "=&r"))])]
  "flag_pic"
    {
        emit_insn (gen_set_gotp_<mode>(operands[0]));
        emit_insn (gen_add<mode>3 (operands[0], operands[2], operands[0]));
        emit_insn (gen_add<mode>3 (operands[0], operands[0], gen_rtx_CONST (<MODE>mode,gen_rtx_UNSPEC (<MODE>mode, gen_rtvec (1, operands[1]), UNSPEC_GOTOFF))));
  DONE;
})

(include "simd.md")
