

================================================================
== Vivado HLS Report for 'decimate_strm'
================================================================
* Date:           Wed Jun  5 12:04:34 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        proj_hls_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.764|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  376|    2|  376|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- STREAM_LOOP_DECIMATE_LOOP  |    0|  374|         4|          1|          1| 0 ~ 372 |    yes   |
        +-----------------------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str20)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str10, [1 x i8]* @p_str11, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str12, [1 x i8]* @p_str13)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%strm_len_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %strm_len)"   --->   Operation 9 'read' 'strm_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %strm_len_read, i32 2, i32 13)"   --->   Operation 10 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_7, i2 0)"   --->   Operation 11 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %0" [bytestrm_dwordproc.cpp:143->bytestrm_dwordproc.cpp:127]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]"   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j_i = phi i3 [ 0, %entry ], [ %j, %._crit_edge.i ]"   --->   Operation 14 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%acc_i = phi i34 [ 0, %entry ], [ %acc, %._crit_edge.i ]"   --->   Operation 15 'phi' 'acc_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.20ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, %tmp_8"   --->   Operation 16 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.81ns)   --->   "%indvar_flatten_next = add i14 %indvar_flatten, 1"   --->   Operation 17 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %decimate_strm.exit, label %.reset"   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 19 [1/1] (2.18ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V)" [bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:127]   --->   Operation 19 'read' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 3.76>
ST_4 : Operation 20 [1/1] (1.13ns)   --->   "%tmp_3_i3 = icmp eq i3 %j_i, -4" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 20 'icmp' 'tmp_3_i3' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.98ns)   --->   "%j_i_mid2 = select i1 %tmp_3_i3, i3 0, i3 %j_i" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 21 'select' 'j_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%acc_i_mid2 = select i1 %tmp_3_i3, i34 0, i34 %acc_i" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 22 'select' 'acc_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node acc)   --->   "%tmp_4_cast_i = sext i32 %tmp to i34" [bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:127]   --->   Operation 23 'sext' 'tmp_4_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (2.63ns) (out node of the LUT)   --->   "%acc = add i34 %tmp_4_cast_i, %acc_i_mid2" [bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:127]   --->   Operation 24 'add' 'acc' <Predicate = (!exitcond_flatten)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (1.13ns)   --->   "%tmp_5_i = icmp eq i3 %j_i_mid2, 3" [bytestrm_dwordproc.cpp:152->bytestrm_dwordproc.cpp:127]   --->   Operation 25 'icmp' 'tmp_5_i' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_5_i, label %1, label %._crit_edge.i" [bytestrm_dwordproc.cpp:152->bytestrm_dwordproc.cpp:127]   --->   Operation 26 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.65ns)   --->   "%j = add i3 %j_i_mid2, 1" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 27 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @STREAM_LOOP_DECIMATE)"   --->   Operation 28 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 372, i64 184)"   --->   Operation 29 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 30 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)" [bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127]   --->   Operation 31 'specregionbegin' 'tmp_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [bytestrm_dwordproc.cpp:148->bytestrm_dwordproc.cpp:127]   --->   Operation 32 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %acc, i32 2, i32 33)" [bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:127]   --->   Operation 33 'partselect' 'tmp_6' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V, i32 %tmp_6)" [bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:127]   --->   Operation 34 'write' <Predicate = (tmp_5_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:127]   --->   Operation 35 'br' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_12_i)" [bytestrm_dwordproc.cpp:154->bytestrm_dwordproc.cpp:127]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 37 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [11]  (1.77 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [11]  (0 ns)
	'icmp' operation ('exitcond_flatten') [14]  (2.21 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'strm_in_V' (bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:127) [26]  (2.19 ns)

 <State 4>: 3.76ns
The critical path consists of the following:
	'icmp' operation ('tmp_3_i3', bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127) [20]  (1.13 ns)
	'select' operation ('acc_i_mid2', bytestrm_dwordproc.cpp:147->bytestrm_dwordproc.cpp:127) [22]  (0 ns)
	'add' operation ('acc', bytestrm_dwordproc.cpp:149->bytestrm_dwordproc.cpp:127) [28]  (2.63 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	fifo write on port 'strm_out_V' (bytestrm_dwordproc.cpp:153->bytestrm_dwordproc.cpp:127) [33]  (2.19 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
