// Seed: 4259755341
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    output supply1 id_10,
    output wand id_11
);
endmodule
module module_1 #(
    parameter id_14 = 32'd80,
    parameter id_5  = 32'd26
) (
    input supply1 id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output tri id_4,
    output uwire _id_5,
    output tri1 id_6,
    input wor id_7,
    output supply1 id_8,
    input uwire id_9,
    output logic id_10,
    output wor id_11,
    output supply1 id_12
    , id_17,
    input tri id_13,
    input supply0 _id_14,
    input supply1 id_15
);
  logic [7:0][-1 : 1 'b0] id_18;
  wire id_19;
  ;
  assign id_12 = id_18[{-1, ("")==?-1}];
  logic [1  ==  id_14 : id_5] id_20;
  ;
  always @(posedge id_2 == !id_20 or posedge id_9) begin : LABEL_0
    id_10 <= id_14;
  end
  wire [-1 : -1] id_21;
  wire [1 'd0 : -1 'b0] id_22;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_13,
      id_13,
      id_2,
      id_15,
      id_13,
      id_9,
      id_9,
      id_9,
      id_6,
      id_4
  );
endmodule
