// Seed: 493183596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output tri id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20;
  assign id_12 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd71,
    parameter id_5 = 32'd2
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [-1  &  1 : id_2] id_6;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_6,
      id_4,
      id_1,
      id_1,
      id_1,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6,
      id_4,
      id_4
  );
  id_7 :
  assert property (@(posedge -1'b0) -1)
  else $unsigned(75);
  ;
  wire [1 : id_5] id_8;
  localparam id_9 = 1 ? 1 : -1;
  logic id_10;
endmodule
