 ```verilog
assign z = ^(x & y) & x;
endmodule