// Seed: 2866106383
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri   id_3,
    output wire  id_4,
    output uwire id_5
);
  logic id_7 = 1;
  wire  id_8;
  ;
  assign module_1.id_11 = 0;
  wire id_9;
  logic [1 : -1  !=  -1] id_10;
endmodule
module module_1 #(
    parameter id_7 = 32'd52,
    parameter id_8 = 32'd71
) (
    input wand id_0,
    output wor id_1,
    output tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor _id_7,
    input supply0 _id_8,
    input supply1 id_9,
    output wire id_10,
    output supply1 id_11
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_1,
      id_1,
      id_11
  );
  supply0 id_13;
  assign id_11 = 1 + id_8;
  id_14 :
  assert property (@(posedge id_4) 1)
  else;
  logic id_15;
  ;
  wor [id_8 : &  id_7] id_16;
  assign id_16 = id_4 - -1;
  assign id_13 = 1;
endmodule
