commit 936ecc3e24c5b2e3ea4b0d2ca9eb32c39fdc097e
Author: Joel Sing <joel@sing.id.au>
Date:   Sun Feb 2 23:09:12 2025 +1100

    cmd/internal/obj/riscv: add support for vector mask instructions
    
    Add support for vector mask instructions to the RISC-V assembler.
    These allow manipulation of vector masks and include mask register
    logical instructions, population count and find-first bit set
    instructions.
    
    Change-Id: I3ab3aa0f918338aee9b37ac5a2b2fdc407875072
    Reviewed-on: https://go-review.googlesource.com/c/go/+/646779
    Reviewed-by: Carlos Amedee <carlos@golang.org>
    Reviewed-by: Meng Zhuo <mengzhuo1203@gmail.com>
    LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com>
    Reviewed-by: Mark Ryan <markdryan@rivosinc.com>
    Reviewed-by: Junyang Shao <shaojunyang@google.com>

 src/cmd/asm/internal/asm/testdata/riscv64.s        | 28 +++++++++
 src/cmd/asm/internal/asm/testdata/riscv64error.s   |  6 ++
 .../asm/internal/asm/testdata/riscv64validation.s  | 19 ++++++
 src/cmd/internal/obj/riscv/anames.go               |  8 ++-
 src/cmd/internal/obj/riscv/cpu.go                  |  8 ++-
 src/cmd/internal/obj/riscv/obj.go                  | 70 ++++++++++++++++++++++
 6 files changed, 135 insertions(+), 4 deletions(-)
