
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -286.18

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.51

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.51

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.63   18.37   36.24   36.24 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.37    0.03   36.27 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.75    7.28   43.55 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.75    0.01   43.56 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.56   data arrival time
-----------------------------------------------------------------------------
                                 35.16   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.72   29.49   42.57   42.57 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.49    0.14   42.71 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.41   68.83  111.54 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.41    0.08  111.61 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.16   19.27   42.62  154.23 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.27    0.02  154.26 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.71    8.05   22.02  176.27 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.05    0.01  176.28 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.78   11.57   19.93  196.21 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.59    0.19  196.40 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.41   20.48  216.88 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.41    0.04  216.92 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.23   11.64   24.56  241.49 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.64    0.04  241.52 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.11   10.09   28.95  270.48 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.09    0.03  270.51 ^ resp_msg[13] (out)
                                270.51   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.51   data arrival time
-----------------------------------------------------------------------------
                                -22.51   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.72   29.49   42.57   42.57 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.49    0.14   42.71 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.41   68.83  111.54 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.41    0.08  111.61 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.16   19.27   42.62  154.23 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.27    0.02  154.26 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.71    8.05   22.02  176.27 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.05    0.01  176.28 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.78   11.57   19.93  196.21 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.59    0.19  196.40 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.41   20.48  216.88 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.41    0.04  216.92 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.23   11.64   24.56  241.49 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.64    0.04  241.52 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.11   10.09   28.95  270.48 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.09    0.03  270.51 ^ resp_msg[13] (out)
                                270.51   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.51   data arrival time
-----------------------------------------------------------------------------
                                -22.51   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
233.35821533203125

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7292

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.764310836791992

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8144

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.57   42.57 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  68.97  111.54 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.70  154.23 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.26  184.49 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.26  206.76 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.96  222.71 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.15  248.86 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.40  275.25 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.15  285.40 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.44  310.85 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  310.85 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         310.85   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.80  299.20   library setup time
         299.20   data required time
---------------------------------------------------------
         299.20   data required time
        -310.85   data arrival time
---------------------------------------------------------
         -11.66   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.24   36.24 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.31   43.55 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.56 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.56   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.56   data arrival time
---------------------------------------------------------
          35.16   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.5074

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.5074

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.320438

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      31.9%       0.0%
