<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_ARAM0: FDCPE port map (ARAM(0),ARAM_D(0),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(0) <= ((CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(2)));
</td></tr><tr><td>
FDCPE_ARAM1: FDCPE port map (ARAM(1),ARAM_D(1),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(1) <= ((CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(3)));
</td></tr><tr><td>
FDCPE_ARAM2: FDCPE port map (ARAM(2),ARAM_D(2),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(2) <= ((CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(4)));
</td></tr><tr><td>
FDCPE_ARAM3: FDCPE port map (ARAM(3),ARAM_D(3),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(3) <= ((CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(5)));
</td></tr><tr><td>
FDCPE_ARAM4: FDCPE port map (ARAM(4),ARAM_D(4),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(4) <= ((CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(6)));
</td></tr><tr><td>
FDCPE_ARAM5: FDCPE port map (ARAM(5),ARAM_D(5),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(5) <= ((CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(7)));
</td></tr><tr><td>
FDCPE_ARAM6: FDCPE port map (ARAM(6),ARAM_D(6),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(6) <= ((CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(8)));
</td></tr><tr><td>
FDCPE_ARAM7: FDCPE port map (ARAM(7),ARAM_D(7),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(7) <= ((CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(9)));
</td></tr><tr><td>
FDCPE_ARAM8: FDCPE port map (ARAM(8),ARAM_D(8),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(8) <= ((A40(19) AND CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(19) AND NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A40(10)));
</td></tr><tr><td>
FDCPE_ARAM9: FDCPE port map (ARAM(9),ARAM_D(9),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(9) <= ((A40(20) AND CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(20) AND NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(0) AND NOT CQ(5)));
</td></tr><tr><td>
FDCPE_ARAM10: FDCPE port map (ARAM(10),ARAM_D(10),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(10) <= ((NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(21) AND CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(21) AND NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(0) AND NOT CQ(5)));
</td></tr><tr><td>
FDCPE_ARAM11: FDCPE port map (ARAM(11),ARAM_D(11),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAM_D(11) <= ((A40(22) AND CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(22) AND NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(0) AND NOT CQ(5)));
</td></tr><tr><td>
FDCPE_BA0: FDCPE port map (BA0,A40(23),CLK_RAMC,'0',NOT RESET);
</td></tr><tr><td>
FDCPE_BA1: FDCPE port map (BA1,A40(24),CLK_RAMC,'0',NOT RESET);
</td></tr><tr><td>
FDCPE_CAS: FDCPE port map (CAS,CAS_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CAS_D <= ((CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5)));
</td></tr><tr><td>
FDCPE_CE_B0: FDCPE port map (CE_B0,CE_B0_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CE_B0_D <= ((UDQ0_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(4) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND NOT A40(25) AND CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND NOT A40(25) AND CQ(2) AND NOT CQ(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND NOT A40(25) AND CQ(3) AND CQ(1)));
</td></tr><tr><td>
FDCPE_CE_B1: FDCPE port map (CE_B1,CE_B1_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CE_B1_D <= ((WE_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(4) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND A40(25) AND CQ(2) AND NOT CQ(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND A40(25) AND CQ(3) AND CQ(1)));
</td></tr><tr><td>
</td></tr><tr><td>
CLKEN <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
CLK_RAM <= NOT (((CLK_RAMC)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(3) AND CQ(1) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))));
</td></tr><tr><td>
FDCPE_CQ0: FDCPE port map (CQ(0),CQ_D(0),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CQ_D(0) <= ((EXP10_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(3) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(0) AND RQ(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(0) AND RQ(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(1) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(4) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(4) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(1) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(0) AND SCLK AND NOT RW_40 AND TRANSFER)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(0) AND NOT SCLK AND RW_40 AND TRANSFER)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(0) AND RQ(3) AND RQ(5) AND RQ(2) AND RQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT NQ(0) AND NOT NQ(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT NQ(2)));
</td></tr><tr><td>
FDCPE_CQ1: FDCPE port map (CQ(1),CQ_D(1),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CQ_D(1) <= ((CQ(2) AND NOT CQ(1) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND CQ(1) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND NOT CQ(0) AND NOT CQ(5) AND SIZ40(1) AND SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(1) AND CQ(0) AND NOT CQ(5) AND NQ(1) AND NQ(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RQ(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(6) AND NOT RQ(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(6) AND NOT RQ(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RQ(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(6) AND NOT RQ(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(6) AND NOT RQ(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND NOT RQ(3) AND NOT RQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(2) AND NOT RQ(4) AND NOT RQ(6) AND NOT RQ(7) AND NQ(1) AND NQ(2)));
</td></tr><tr><td>
FTCPE_CQ2: FTCPE port map (CQ(2),CQ_T(2),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CQ_T(2) <= ((NOT CQ(2) AND CQ(1) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(0) AND NOT CQ(5) AND NOT SCLK AND RW_40 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TRANSFER)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NQ(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NQ(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(0) AND NOT CQ(5) AND RQ(3) AND RQ(5) AND RQ(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT RQ(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(5) AND NOT RQ(2) AND NOT RQ(4) AND NOT RQ(6) AND NOT RQ(7) AND NQ(1) AND NQ(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(1) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(0) AND NOT CQ(5) AND RQ(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(0) AND NOT CQ(5) AND RQ(7)));
</td></tr><tr><td>
FTCPE_CQ3: FTCPE port map (CQ(3),CQ_T(3),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CQ_T(3) <= ((EXP16_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND CQ(0) AND NOT CQ(5) AND NOT SCLK AND RW_40 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TRANSFER)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0) AND NQ(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NQ(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND CQ(0) AND NOT CQ(5) AND RQ(3) AND RQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RQ(2) AND RQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND CQ(0) AND NOT CQ(5) AND RQ(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND CQ(0) AND NOT CQ(5) AND RQ(7)));
</td></tr><tr><td>
FTCPE_CQ4: FTCPE port map (CQ(4),CQ_T(4),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CQ_T(4) <= ((EXP13_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RQ(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(6) AND NOT RQ(7) AND SCLK AND NOT RW_40 AND TRANSFER)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(6) AND NOT RQ(7) AND SCLK AND NOT RW_40 AND TRANSFER)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RQ(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(6) AND NOT RQ(7) AND SCLK AND NOT RW_40 AND TRANSFER)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RQ(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RQ(6) AND NOT RQ(7) AND SCLK AND NOT RW_40 AND TRANSFER));
</td></tr><tr><td>
FDCPE_CQ5: FDCPE port map (CQ(5),CQ_D(5),CLK_RAMC,NOT RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CQ_D(5) <= ((CQ(2) AND CQ(3) AND CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND CQ(5)));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_LDQ0: FDCPE port map (LDQ0,LDQ0_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LDQ0_D <= ((EXP21_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT A40(1) AND SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT A40(1) AND NOT SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT A40(0) AND NOT SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZ40(0)));
</td></tr><tr><td>
FDCPE_LDQ1: FDCPE port map (LDQ1,LDQ1_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LDQ1_D <= ((NOT CQ(2) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND A40(1) AND SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND A40(1) AND NOT SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT A40(0) AND NOT SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZ40(0)));
</td></tr><tr><td>
</td></tr><tr><td>
LE_RAM <= '0';
</td></tr><tr><td>
FDCPE_NQ0: FDCPE port map (NQ(0),NQ_D(0),CLK_RAMC,NOT NQ(2)/NQ(2)_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;NQ_D(0) <= ((CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NOT NQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NOT NQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NOT NQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT NQ(0)));
</td></tr><tr><td>
FDCPE_NQ1: FDCPE port map (NQ(1),NQ_D(1),CLK_RAMC,NOT NQ(2)/NQ(2)_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;NQ_D(1) <= ((RQ(0).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT NQ(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NOT NQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NQ(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT NQ(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT NQ(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NOT NQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NQ(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5) AND NOT NQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NQ(1)));
</td></tr><tr><td>
FDCPE_NQ2: FDCPE port map (NQ(2),NQ_D(2),CLK_RAMC,NOT NQ(2)/NQ(2)_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;NQ_D(2) <= ((CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT NQ(0) AND NOT NQ(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT NQ(1) AND NOT NQ(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NQ(0) AND NQ(1) AND NQ(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(1) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND CQ(3) AND NOT CQ(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(1) AND NOT CQ(0)));
</td></tr><tr><td>
</td></tr><tr><td>
NQ(2)/NQ(2)_RSTF__$INT <= ((RESET AND NOT CQ(3) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RESET AND CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RESET AND NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CQ(5)));
</td></tr><tr><td>
FDCPE_OE40_RAM: FDCPE port map (OE40_RAM,OE40_RAM_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;OE40_RAM_D <= ((A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT RW_40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND CQ(2) AND CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5) AND NOT RW_40));
</td></tr><tr><td>
FDCPE_OERAM_40: FDCPE port map (OERAM_40,OERAM_40_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;OERAM_40_D <= ((A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND CQ(2) AND CQ(3) AND NOT CQ(4) AND NOT CQ(5) AND RW_40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND NOT CQ(2) AND NOT CQ(3) AND CQ(4) AND NOT CQ(5) AND RW_40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND NOT CQ(3) AND NOT CQ(1) AND CQ(4) AND NOT CQ(5) AND RW_40));
</td></tr><tr><td>
FDCPE_RAS: FDCPE port map (RAS,RAS_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAS_D <= ((CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5)));
</td></tr><tr><td>
FTCPE_RQ0: FTCPE port map (RQ(0),'1',C4MHZ,RQ(6)/RQ(6)_RSTF,'0');
</td></tr><tr><td>
FTCPE_RQ1: FTCPE port map (RQ(1),RQ(0),C4MHZ,RQ(6)/RQ(6)_RSTF,'0');
</td></tr><tr><td>
FTCPE_RQ2: FTCPE port map (RQ(2),RQ_T(2),C4MHZ,RQ(6)/RQ(6)_RSTF,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RQ_T(2) <= (RQ(0) AND RQ(1));
</td></tr><tr><td>
FTCPE_RQ3: FTCPE port map (RQ(3),RQ_T(3),C4MHZ,RQ(6)/RQ(6)_RSTF,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RQ_T(3) <= (RQ(2) AND RQ(0) AND RQ(1));
</td></tr><tr><td>
FTCPE_RQ4: FTCPE port map (RQ(4),RQ_T(4),C4MHZ,RQ(6)/RQ(6)_RSTF,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RQ_T(4) <= (RQ(3) AND RQ(2) AND RQ(0) AND RQ(1));
</td></tr><tr><td>
FTCPE_RQ5: FTCPE port map (RQ(5),RQ_T(5),C4MHZ,RQ(6)/RQ(6)_RSTF,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RQ_T(5) <= (RQ(3) AND RQ(2) AND RQ(4) AND RQ(0) AND RQ(1));
</td></tr><tr><td>
</td></tr><tr><td>
RQ(6)/RQ(6)_RSTF <= ((NOT RESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5)));
</td></tr><tr><td>
FTCPE_RQ6: FTCPE port map (RQ(6),RQ_T(6),C4MHZ,RQ(6)/RQ(6)_RSTF,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RQ_T(6) <= (RQ(3) AND RQ(5) AND RQ(2) AND RQ(4) AND RQ(0) AND RQ(1));
</td></tr><tr><td>
FTCPE_RQ7: FTCPE port map (RQ(7),RQ_T(7),C4MHZ,RQ(6)/RQ(6)_RSTF,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RQ_T(7) <= (RQ(3) AND RQ(5) AND RQ(2) AND RQ(4) AND RQ(6) AND RQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RQ(1));
</td></tr><tr><td>
</td></tr><tr><td>
SEL16M <= (NOT A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND NOT A40(25));
</td></tr><tr><td>
FDCPE_TA40: FDCPE port map (TA40_I,TA40,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TA40 <= ((NOT CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TA40 <= TA40_I when TA40_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TA40_OE <= (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26));
</td></tr><tr><td>
</td></tr><tr><td>
TCI40 <= ((NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(25) AND NOT A40(22) AND NOT A40(21) AND ICACHE AND NOT A40(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(25) AND A40(22) AND A40(21) AND A40(20) AND A40(19) AND ICACHE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(25) AND A40(22) AND A40(24) AND NOT A40(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(25) AND A40(21) AND A40(24) AND NOT A40(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(25) AND ICACHE AND NOT A40(24) AND NOT A40(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND NOT A40(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(25) AND NOT A40(22) AND NOT A40(21) AND A40(24) AND A40(23)));
</td></tr><tr><td>
FDCPE_TRANSFER: FDCPE port map (TRANSFER,'1',TRANSFER_C,TRANSFER/TRANSFER_RSTF,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TRANSFER_C <= (A40(27) AND NOT A40(30) AND NOT A40(29) AND NOT A40(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A40(26) AND NOT TT40_1 AND NOT TS40);
</td></tr><tr><td>
</td></tr><tr><td>
TRANSFER/TRANSFER_RSTF <= ((NOT RESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND CQ(3) AND CQ(1) AND NOT CQ(4) AND NOT CQ(0) AND NOT CQ(5)));
</td></tr><tr><td>
FDCPE_UDQ0: FDCPE port map (UDQ0,UDQ0_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;UDQ0_D <= ((NOT CQ(2) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT A40(1) AND SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND NOT A40(1) AND NOT SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND A40(0) AND NOT SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZ40(0)));
</td></tr><tr><td>
FDCPE_UDQ1: FDCPE port map (UDQ1,UDQ1_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;UDQ1_D <= ((NOT CQ(2) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(3) AND NOT CQ(4) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND CQ(1) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND A40(1) AND SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND A40(1) AND NOT SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZ40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(3) AND CQ(4) AND NOT CQ(5) AND A40(0) AND NOT SIZ40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZ40(0)));
</td></tr><tr><td>
FDCPE_WE: FDCPE port map (WE,WE_D,CLK_RAMC,'0',NOT RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WE_D <= ((NOT CQ(2) AND CQ(3) AND NOT CQ(1) AND CQ(4) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND CQ(0) AND NOT CQ(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CQ(2) AND NOT CQ(3) AND NOT CQ(1) AND NOT CQ(4) AND CQ(0)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
