
sensor/bin/sensor_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000fc8  08000000  08000000  00000094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .preinit_array 00000000  08000fc8  08000fc8  0000106c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .init_array   00000000  08000fc8  08000fc8  0000106c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000000  08000fc8  08000fc8  0000106c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000010  20000000  08000fc8  0000105c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000018c  20000010  08000fd8  0000106c  2**2
                  ALLOC
  6 ._user_heap_stack 00001004  2000019c  08000fd8  0000106c  2**0
                  ALLOC
  7 .ARM.attributes 0000002c  00000000  00000000  0000106c  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009029  00000000  00000000  00001098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00001efd  00000000  00000000  0000a0c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00000a30  00000000  00000000  0000bfbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_ranges 000009d8  00000000  00000000  0000c9ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  00002ea1  00000000  00000000  0000d3c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00008348  00000000  00000000  00010267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0001bd5e  00000000  00000000  000185af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      0000004c  00000000  00000000  0003430d  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001618  00000000  00000000  0003435c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loc    000027bb  00000000  00000000  00035974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000000 <vector_table>:
 8000000:	00 20 00 20 79 0c 00 08 75 0c 00 08 73 0c 00 08     . . y...u...s...
	...
 800002c:	75 0c 00 08 00 00 00 00 00 00 00 00 75 0c 00 08     u...........u...
 800003c:	75 0c 00 08 73 0c 00 08 73 0c 00 08 2d 08 00 08     u...s...s...-...
 800004c:	73 0c 00 08 73 0c 00 08 73 0c 00 08 73 0c 00 08     s...s...s...s...
 800005c:	01 06 00 08 73 0c 00 08 73 0c 00 08 73 0c 00 08     ....s...s...s...
 800006c:	73 0c 00 08 73 0c 00 08 73 0c 00 08 73 0c 00 08     s...s...s...s...
 800007c:	73 0c 00 08 73 0c 00 08 73 0c 00 08 73 0c 00 08     s...s...s...s...
 800008c:	73 0c 00 08 73 0c 00 08 73 0c 00 08 73 0c 00 08     s...s...s...s...
 800009c:	73 0c 00 08 73 0c 00 08 73 0c 00 08 73 0c 00 08     s...s...s...s...
 80000ac:	73 0c 00 08 73 0c 00 08 73 0c 00 08 73 0c 00 08     s...s...s...s...
 80000bc:	73 0c 00 08                                         s...

080000c0 <main>:
/*////////////////////////////////////////////////////////////////////////////*/
// Exported Function Definitions
/*////////////////////////////////////////////////////////////////////////////*/

int main(void)
{
 80000c0:	b510      	push	{r4, lr}
    log_init();
 80000c2:	f000 f8ad 	bl	8000220 <log_init>
    log_printf(MAIN, "Sensor Bootloader Start\n");
 80000c6:	4903      	ldr	r1, [pc, #12]	; (80000d4 <main+0x14>)
 80000c8:	2000      	movs	r0, #0
 80000ca:	f000 f8b7 	bl	800023c <log_printf>
    return 0;
}
 80000ce:	2000      	movs	r0, #0
 80000d0:	bd10      	pop	{r4, pc}
 80000d2:	46c0      	nop			; (mov r8, r8)
 80000d4:	08000e2c 	.word	0x08000e2c

080000d8 <clock_setup>:
// Static Function Definitions
/*////////////////////////////////////////////////////////////////////////////*/

//  Static Function Definitions
static void clock_setup(void) 
{
 80000d8:	b510      	push	{r4, lr}
	// Enable MSI Osc 2.097Mhz
	rcc_osc_on(RCC_MSI);
 80000da:	2004      	movs	r0, #4
 80000dc:	f000 fc84 	bl	80009e8 <rcc_osc_on>
	rcc_wait_for_osc_ready(RCC_MSI);
 80000e0:	2004      	movs	r0, #4
 80000e2:	f000 fcd7 	bl	8000a94 <rcc_wait_for_osc_ready>

	// Set MSI to 2.097Mhz
	rcc_set_msi_range(5);
 80000e6:	2005      	movs	r0, #5
 80000e8:	f000 fcfe 	bl	8000ae8 <rcc_set_msi_range>

	// Set prescalers for AHB, APB1, APB2
	rcc_set_hpre(RCC_CFGR_HPRE_NODIV);				// AHB -> 2.097Mhz
 80000ec:	2000      	movs	r0, #0
 80000ee:	f000 fcf1 	bl	8000ad4 <rcc_set_hpre>
	rcc_set_ppre1(RCC_CFGR_PPRE1_NODIV);			// APB1 -> 2.097Mhz
 80000f2:	2000      	movs	r0, #0
 80000f4:	f000 fcd6 	bl	8000aa4 <rcc_set_ppre1>
	rcc_set_ppre2(RCC_CFGR_PPRE2_NODIV);			// APB2 -> 2.097Mhz
 80000f8:	2000      	movs	r0, #0
 80000fa:	f000 fcdf 	bl	8000abc <rcc_set_ppre2>

	// Set flash, 2.097Mhz -> 0 waitstates
	flash_set_ws(FLASH_ACR_LATENCY_0WS);
 80000fe:	2000      	movs	r0, #0
 8000100:	f000 fbc0 	bl	8000884 <flash_set_ws>

	// Set Peripheral Clock Frequencies used
	rcc_ahb_frequency = 2097000;
 8000104:	4b03      	ldr	r3, [pc, #12]	; (8000114 <clock_setup+0x3c>)
 8000106:	4a04      	ldr	r2, [pc, #16]	; (8000118 <clock_setup+0x40>)
 8000108:	6013      	str	r3, [r2, #0]
	rcc_apb1_frequency = 2097000;
 800010a:	4a04      	ldr	r2, [pc, #16]	; (800011c <clock_setup+0x44>)
 800010c:	6013      	str	r3, [r2, #0]
	rcc_apb2_frequency = 2097000;
 800010e:	4a04      	ldr	r2, [pc, #16]	; (8000120 <clock_setup+0x48>)
 8000110:	6013      	str	r3, [r2, #0]
}
 8000112:	bd10      	pop	{r4, pc}
 8000114:	001fff68 	.word	0x001fff68
 8000118:	20000004 	.word	0x20000004
 800011c:	20000008 	.word	0x20000008
 8000120:	2000000c 	.word	0x2000000c

08000124 <usart_setup>:

static void usart_setup(void) 
{
 8000124:	b510      	push	{r4, lr}
    rcc_periph_clock_enable(RCC_GPIOA);
 8000126:	20b0      	movs	r0, #176	; 0xb0
 8000128:	00c0      	lsls	r0, r0, #3
 800012a:	f000 fce9 	bl	8000b00 <rcc_periph_clock_enable>
	rcc_periph_clock_enable(RCC_GPIOB);
 800012e:	4824      	ldr	r0, [pc, #144]	; (80001c0 <usart_setup+0x9c>)
 8000130:	f000 fce6 	bl	8000b00 <rcc_periph_clock_enable>

	gpio_mode_setup(SPF_USART_TX_PORT, GPIO_MODE_AF, GPIO_PUPD_NONE, SPF_USART_TX);
 8000134:	24a0      	movs	r4, #160	; 0xa0
 8000136:	05e4      	lsls	r4, r4, #23
 8000138:	2304      	movs	r3, #4
 800013a:	2200      	movs	r2, #0
 800013c:	2102      	movs	r1, #2
 800013e:	0020      	movs	r0, r4
 8000140:	f000 fbc3 	bl	80008ca <gpio_mode_setup>
	gpio_mode_setup(SPF_USART_RX_PORT, GPIO_MODE_AF, GPIO_PUPD_NONE, SPF_USART_RX);
 8000144:	2308      	movs	r3, #8
 8000146:	2200      	movs	r2, #0
 8000148:	2102      	movs	r1, #2
 800014a:	0020      	movs	r0, r4
 800014c:	f000 fbbd 	bl	80008ca <gpio_mode_setup>
    
    gpio_set_output_options(SPF_USART_TX_PORT, GPIO_OTYPE_PP, GPIO_OSPEED_2MHZ, SPF_USART_TX);
 8000150:	2304      	movs	r3, #4
 8000152:	2200      	movs	r2, #0
 8000154:	2100      	movs	r1, #0
 8000156:	0020      	movs	r0, r4
 8000158:	f000 fbd7 	bl	800090a <gpio_set_output_options>

    gpio_set_af(SPF_USART_TX_PORT, SPF_USART_AF, SPF_USART_TX);
 800015c:	2204      	movs	r2, #4
 800015e:	2104      	movs	r1, #4
 8000160:	0020      	movs	r0, r4
 8000162:	f000 fbf0 	bl	8000946 <gpio_set_af>
    gpio_set_af(SPF_USART_RX_PORT, SPF_USART_AF, SPF_USART_RX);
 8000166:	2208      	movs	r2, #8
 8000168:	2104      	movs	r1, #4
 800016a:	0020      	movs	r0, r4
 800016c:	f000 fbeb 	bl	8000946 <gpio_set_af>
    
	rcc_periph_clock_enable(SPF_USART_RCC);
 8000170:	4814      	ldr	r0, [pc, #80]	; (80001c4 <usart_setup+0xa0>)
 8000172:	f000 fcc5 	bl	8000b00 <rcc_periph_clock_enable>
    rcc_periph_reset_pulse(SPF_USART_RCC_RST);
 8000176:	4814      	ldr	r0, [pc, #80]	; (80001c8 <usart_setup+0xa4>)
 8000178:	f000 fcd0 	bl	8000b1c <rcc_periph_reset_pulse>
	usart_disable(SPF_USART);
 800017c:	4c13      	ldr	r4, [pc, #76]	; (80001cc <usart_setup+0xa8>)
 800017e:	0020      	movs	r0, r4
 8000180:	f000 fd59 	bl	8000c36 <usart_disable>
	usart_set_baudrate(SPF_USART, SPF_USART_BAUD);
 8000184:	21e1      	movs	r1, #225	; 0xe1
 8000186:	0249      	lsls	r1, r1, #9
 8000188:	0020      	movs	r0, r4
 800018a:	f000 fcf7 	bl	8000b7c <usart_set_baudrate>
	usart_set_databits(SPF_USART, 8);
 800018e:	2108      	movs	r1, #8
 8000190:	0020      	movs	r0, r4
 8000192:	f000 fd1f 	bl	8000bd4 <usart_set_databits>
	usart_set_stopbits(SPF_USART,USART_STOPBITS_1);
 8000196:	2100      	movs	r1, #0
 8000198:	0020      	movs	r0, r4
 800019a:	f000 fd29 	bl	8000bf0 <usart_set_stopbits>
	usart_set_mode(SPF_USART, USART_MODE_TX_RX);
 800019e:	210c      	movs	r1, #12
 80001a0:	0020      	movs	r0, r4
 80001a2:	f000 fd35 	bl	8000c10 <usart_set_mode>
	usart_set_parity(SPF_USART, USART_PARITY_NONE);
 80001a6:	2100      	movs	r1, #0
 80001a8:	0020      	movs	r0, r4
 80001aa:	f000 fd29 	bl	8000c00 <usart_set_parity>
	usart_set_flow_control(SPF_USART, USART_FLOWCONTROL_NONE);
 80001ae:	2100      	movs	r1, #0
 80001b0:	0020      	movs	r0, r4
 80001b2:	f000 fd33 	bl	8000c1c <usart_set_flow_control>
	usart_enable(SPF_USART);
 80001b6:	0020      	movs	r0, r4
 80001b8:	f000 fd38 	bl	8000c2c <usart_enable>
}
 80001bc:	bd10      	pop	{r4, pc}
 80001be:	46c0      	nop			; (mov r8, r8)
 80001c0:	00000581 	.word	0x00000581
 80001c4:	00000711 	.word	0x00000711
 80001c8:	00000511 	.word	0x00000511
 80001cc:	40004400 	.word	0x40004400

080001d0 <_putchar_mem>:
	usart_send_blocking(SPF_USART, character);	
	#endif
}

static void _putchar_mem(char character)
{
 80001d0:	b510      	push	{r4, lr}
 80001d2:	0001      	movs	r1, r0
	mem_eeprom_write_byte(curr_address++, character);
 80001d4:	4c07      	ldr	r4, [pc, #28]	; (80001f4 <_putchar_mem+0x24>)
 80001d6:	6820      	ldr	r0, [r4, #0]
 80001d8:	1c43      	adds	r3, r0, #1
 80001da:	6023      	str	r3, [r4, #0]
 80001dc:	f000 f868 	bl	80002b0 <mem_eeprom_write_byte>
	
	if(curr_address == LOG_START + LOG_SIZE)
 80001e0:	6822      	ldr	r2, [r4, #0]
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <_putchar_mem+0x28>)
 80001e4:	429a      	cmp	r2, r3
 80001e6:	d000      	beq.n	80001ea <_putchar_mem+0x1a>
	{
		curr_address = LOG_START;
	}
}
 80001e8:	bd10      	pop	{r4, pc}
		curr_address = LOG_START;
 80001ea:	4b02      	ldr	r3, [pc, #8]	; (80001f4 <_putchar_mem+0x24>)
 80001ec:	4a03      	ldr	r2, [pc, #12]	; (80001fc <_putchar_mem+0x2c>)
 80001ee:	601a      	str	r2, [r3, #0]
}
 80001f0:	e7fa      	b.n	80001e8 <_putchar_mem+0x18>
 80001f2:	46c0      	nop			; (mov r8, r8)
 80001f4:	20000000 	.word	0x20000000
 80001f8:	08080800 	.word	0x08080800
 80001fc:	08080400 	.word	0x08080400

08000200 <_putchar_spf>:
{
 8000200:	b510      	push	{r4, lr}
	usart_send_blocking(SPF_USART, character);	
 8000202:	0001      	movs	r1, r0
 8000204:	4801      	ldr	r0, [pc, #4]	; (800020c <_putchar_spf+0xc>)
 8000206:	f000 fd1b 	bl	8000c40 <usart_send_blocking>
}
 800020a:	bd10      	pop	{r4, pc}
 800020c:	40004400 	.word	0x40004400

08000210 <_putchar_main>:
{
 8000210:	b510      	push	{r4, lr}
 8000212:	0004      	movs	r4, r0
	_putchar_mem(character);
 8000214:	f7ff ffdc 	bl	80001d0 <_putchar_mem>
	_putchar_spf(character);			
 8000218:	0020      	movs	r0, r4
 800021a:	f7ff fff1 	bl	8000200 <_putchar_spf>
}
 800021e:	bd10      	pop	{r4, pc}

08000220 <log_init>:
{
 8000220:	b510      	push	{r4, lr}
	mem_init();
 8000222:	f000 f83f 	bl	80002a4 <mem_init>
    curr_address = 0;
 8000226:	4b04      	ldr	r3, [pc, #16]	; (8000238 <log_init+0x18>)
 8000228:	2200      	movs	r2, #0
 800022a:	601a      	str	r2, [r3, #0]
    clock_setup();
 800022c:	f7ff ff54 	bl	80000d8 <clock_setup>
    usart_setup();
 8000230:	f7ff ff78 	bl	8000124 <usart_setup>
}
 8000234:	bd10      	pop	{r4, pc}
 8000236:	46c0      	nop			; (mov r8, r8)
 8000238:	20000000 	.word	0x20000000

0800023c <log_printf>:
{
 800023c:	b40e      	push	{r1, r2, r3}
 800023e:	b500      	push	{lr}
 8000240:	b082      	sub	sp, #8
 8000242:	ab03      	add	r3, sp, #12
 8000244:	cb02      	ldmia	r3!, {r1}
	va_start(va, format);
 8000246:	9301      	str	r3, [sp, #4]
    switch (type)
 8000248:	2802      	cmp	r0, #2
 800024a:	d01e      	beq.n	800028a <log_printf+0x4e>
 800024c:	d808      	bhi.n	8000260 <log_printf+0x24>
 800024e:	2800      	cmp	r0, #0
 8000250:	d00d      	beq.n	800026e <log_printf+0x32>
 8000252:	2801      	cmp	r0, #1
 8000254:	d10f      	bne.n	8000276 <log_printf+0x3a>
        fnprintf(_putchar_spf, format, va);
 8000256:	9a01      	ldr	r2, [sp, #4]
 8000258:	480e      	ldr	r0, [pc, #56]	; (8000294 <log_printf+0x58>)
 800025a:	f000 f8cf 	bl	80003fc <fnprintf>
		break;
 800025e:	e00a      	b.n	8000276 <log_printf+0x3a>
    switch (type)
 8000260:	2804      	cmp	r0, #4
 8000262:	d108      	bne.n	8000276 <log_printf+0x3a>
        fnprintf(_putchar_main, format, va);
 8000264:	9a01      	ldr	r2, [sp, #4]
 8000266:	480c      	ldr	r0, [pc, #48]	; (8000298 <log_printf+0x5c>)
 8000268:	f000 f8c8 	bl	80003fc <fnprintf>
    while(!usart_get_flag(SPF_USART, USART_ISR_TC)) {}
 800026c:	e003      	b.n	8000276 <log_printf+0x3a>
        fnprintf(_putchar_main, format, va);
 800026e:	9a01      	ldr	r2, [sp, #4]
 8000270:	4809      	ldr	r0, [pc, #36]	; (8000298 <log_printf+0x5c>)
 8000272:	f000 f8c3 	bl	80003fc <fnprintf>
    while(!usart_get_flag(SPF_USART, USART_ISR_TC)) {}
 8000276:	2140      	movs	r1, #64	; 0x40
 8000278:	4808      	ldr	r0, [pc, #32]	; (800029c <log_printf+0x60>)
 800027a:	f000 fcf4 	bl	8000c66 <usart_get_flag>
 800027e:	2800      	cmp	r0, #0
 8000280:	d0f9      	beq.n	8000276 <log_printf+0x3a>
}
 8000282:	b002      	add	sp, #8
 8000284:	bc08      	pop	{r3}
 8000286:	b003      	add	sp, #12
 8000288:	4718      	bx	r3
        fnprintf(_putchar_mem, format, va);
 800028a:	9a01      	ldr	r2, [sp, #4]
 800028c:	4804      	ldr	r0, [pc, #16]	; (80002a0 <log_printf+0x64>)
 800028e:	f000 f8b5 	bl	80003fc <fnprintf>
		break;
 8000292:	e7f0      	b.n	8000276 <log_printf+0x3a>
 8000294:	08000201 	.word	0x08000201
 8000298:	08000211 	.word	0x08000211
 800029c:	40004400 	.word	0x40004400
 80002a0:	080001d1 	.word	0x080001d1

080002a4 <mem_init>:
/*////////////////////////////////////////////////////////////////////////////*/
// Exported Function Definitions
/*////////////////////////////////////////////////////////////////////////////*/

void mem_init(void)
{
 80002a4:	b510      	push	{r4, lr}
    rcc_periph_clock_enable(RCC_MIF);
 80002a6:	20c1      	movs	r0, #193	; 0xc1
 80002a8:	00c0      	lsls	r0, r0, #3
 80002aa:	f000 fc29 	bl	8000b00 <rcc_periph_clock_enable>
    // {
    //     // log_printf(MAIN, "%08x : %08x\n", next_reading_add, MMIO32(next_reading_add));
    //     msg_num++;
    //     next_reading_add += 4;
    // }
}
 80002ae:	bd10      	pop	{r4, pc}

080002b0 <mem_eeprom_write_byte>:

    return true;
}

bool mem_eeprom_write_byte(uint32_t address, uint8_t data)
{
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	0004      	movs	r4, r0
 80002b4:	000d      	movs	r5, r1
    if( !(address >= EEPROM_START && address < EEPROM_END) )
 80002b6:	4b0f      	ldr	r3, [pc, #60]	; (80002f4 <mem_eeprom_write_byte+0x44>)
 80002b8:	18c2      	adds	r2, r0, r3
 80002ba:	2380      	movs	r3, #128	; 0x80
 80002bc:	011b      	lsls	r3, r3, #4
 80002be:	429a      	cmp	r2, r3
 80002c0:	d301      	bcc.n	80002c6 <mem_eeprom_write_byte+0x16>
        return false;
 80002c2:	2000      	movs	r0, #0
        FLASH_SR = FLASH_SR_EOP;

    flash_lock_pecr();

    return true;
}
 80002c4:	bd70      	pop	{r4, r5, r6, pc}
    flash_unlock_pecr();
 80002c6:	f000 fae7 	bl	8000898 <flash_unlock_pecr>
    FLASH_PECR &= ~FLASH_PECR_FTDW;
 80002ca:	4a0b      	ldr	r2, [pc, #44]	; (80002f8 <mem_eeprom_write_byte+0x48>)
 80002cc:	6813      	ldr	r3, [r2, #0]
 80002ce:	490b      	ldr	r1, [pc, #44]	; (80002fc <mem_eeprom_write_byte+0x4c>)
 80002d0:	400b      	ands	r3, r1
 80002d2:	6013      	str	r3, [r2, #0]
    MMIO8(address) = data;
 80002d4:	7025      	strb	r5, [r4, #0]
    while (FLASH_SR & FLASH_SR_BSY);
 80002d6:	4b0a      	ldr	r3, [pc, #40]	; (8000300 <mem_eeprom_write_byte+0x50>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	07db      	lsls	r3, r3, #31
 80002dc:	d4fb      	bmi.n	80002d6 <mem_eeprom_write_byte+0x26>
    if (FLASH_SR & FLASH_SR_EOP)
 80002de:	4b08      	ldr	r3, [pc, #32]	; (8000300 <mem_eeprom_write_byte+0x50>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	079b      	lsls	r3, r3, #30
 80002e4:	d502      	bpl.n	80002ec <mem_eeprom_write_byte+0x3c>
        FLASH_SR = FLASH_SR_EOP;
 80002e6:	4b06      	ldr	r3, [pc, #24]	; (8000300 <mem_eeprom_write_byte+0x50>)
 80002e8:	2202      	movs	r2, #2
 80002ea:	601a      	str	r2, [r3, #0]
    flash_lock_pecr();
 80002ec:	f000 fae0 	bl	80008b0 <flash_lock_pecr>
    return true;
 80002f0:	2001      	movs	r0, #1
 80002f2:	e7e7      	b.n	80002c4 <mem_eeprom_write_byte+0x14>
 80002f4:	f7f80000 	.word	0xf7f80000
 80002f8:	40022004 	.word	0x40022004
 80002fc:	fffffeff 	.word	0xfffffeff
 8000300:	40022018 	.word	0x40022018

08000304 <_atoi>:
    return (ch >= '0') && (ch <= '9');
}

// internal ASCII string to uint32_t conversion
static uint32_t _atoi(const char **str)
{
 8000304:	0001      	movs	r1, r0
    uint32_t i = 0U;
 8000306:	2000      	movs	r0, #0
    while (_is_digit(**str))
 8000308:	680a      	ldr	r2, [r1, #0]
 800030a:	7813      	ldrb	r3, [r2, #0]
    return (ch >= '0') && (ch <= '9');
 800030c:	3b30      	subs	r3, #48	; 0x30
 800030e:	b2db      	uxtb	r3, r3
    while (_is_digit(**str))
 8000310:	2b09      	cmp	r3, #9
 8000312:	d808      	bhi.n	8000326 <_atoi+0x22>
    {
        i = i * 10U + (uint32_t)(*((*str)++) - '0');
 8000314:	0083      	lsls	r3, r0, #2
 8000316:	181b      	adds	r3, r3, r0
 8000318:	005b      	lsls	r3, r3, #1
 800031a:	1c50      	adds	r0, r2, #1
 800031c:	6008      	str	r0, [r1, #0]
 800031e:	7810      	ldrb	r0, [r2, #0]
 8000320:	18c0      	adds	r0, r0, r3
 8000322:	3830      	subs	r0, #48	; 0x30
 8000324:	e7f0      	b.n	8000308 <_atoi+0x4>
    }
    return i;
}
 8000326:	4770      	bx	lr

08000328 <_ntoa_format>:

// internal itoa format
static uint32_t _ntoa_format(out_fct_type out, int32_t value, uint32_t base, uint32_t width, bool sign)
{
 8000328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800032a:	46d6      	mov	lr, sl
 800032c:	464f      	mov	r7, r9
 800032e:	4646      	mov	r6, r8
 8000330:	b5c0      	push	{r6, r7, lr}
 8000332:	b088      	sub	sp, #32
 8000334:	4680      	mov	r8, r0
 8000336:	0008      	movs	r0, r1
 8000338:	0015      	movs	r5, r2
 800033a:	469a      	mov	sl, r3
 800033c:	ab10      	add	r3, sp, #64	; 0x40
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	4699      	mov	r9, r3
    char buf[PRINTF_NTOA_BUFFER_SIZE];
    uint32_t len = 0;

    // write if precision != 0 and value is != 0
    if (value)
 8000342:	2900      	cmp	r1, #0
 8000344:	d052      	beq.n	80003ec <_ntoa_format+0xc4>
    uint32_t len = 0;
 8000346:	2400      	movs	r4, #0
 8000348:	e00d      	b.n	8000366 <_ntoa_format+0x3e>
    {
        // Digits to char
        do
        {
            const char digit = (char)(value % base);
            buf[len++] = digit < 10 ? '0' + digit : ('A') + digit - 10;
 800034a:	3130      	adds	r1, #48	; 0x30
 800034c:	b2c9      	uxtb	r1, r1
 800034e:	1c67      	adds	r7, r4, #1
 8000350:	466b      	mov	r3, sp
 8000352:	5519      	strb	r1, [r3, r4]
            value /= base;
 8000354:	0029      	movs	r1, r5
 8000356:	0030      	movs	r0, r6
 8000358:	f000 fcdc 	bl	8000d14 <__udivsi3>
        } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800035c:	2800      	cmp	r0, #0
 800035e:	d010      	beq.n	8000382 <_ntoa_format+0x5a>
 8000360:	2f1f      	cmp	r7, #31
 8000362:	d80e      	bhi.n	8000382 <_ntoa_format+0x5a>
            buf[len++] = digit < 10 ? '0' + digit : ('A') + digit - 10;
 8000364:	003c      	movs	r4, r7
            const char digit = (char)(value % base);
 8000366:	0006      	movs	r6, r0
 8000368:	0029      	movs	r1, r5
 800036a:	f000 fd59 	bl	8000e20 <__aeabi_uidivmod>
 800036e:	b2c9      	uxtb	r1, r1
            buf[len++] = digit < 10 ? '0' + digit : ('A') + digit - 10;
 8000370:	2909      	cmp	r1, #9
 8000372:	d9ea      	bls.n	800034a <_ntoa_format+0x22>
 8000374:	3137      	adds	r1, #55	; 0x37
 8000376:	b2c9      	uxtb	r1, r1
 8000378:	e7e9      	b.n	800034e <_ntoa_format+0x26>

        // pad leading zeros
        while ((len < width) && (len < PRINTF_NTOA_BUFFER_SIZE))
        {
            buf[len++] = '0';
 800037a:	2330      	movs	r3, #48	; 0x30
 800037c:	466a      	mov	r2, sp
 800037e:	55d3      	strb	r3, [r2, r7]
 8000380:	3701      	adds	r7, #1
        while ((len < width) && (len < PRINTF_NTOA_BUFFER_SIZE))
 8000382:	4557      	cmp	r7, sl
 8000384:	d201      	bcs.n	800038a <_ntoa_format+0x62>
 8000386:	2f1f      	cmp	r7, #31
 8000388:	d9f7      	bls.n	800037a <_ntoa_format+0x52>
        }

        // Base specifier
        if ((base == 16U) && (len < PRINTF_NTOA_BUFFER_SIZE))
 800038a:	2d10      	cmp	r5, #16
 800038c:	d012      	beq.n	80003b4 <_ntoa_format+0x8c>
        {
            buf[len++] = 'X';
        }
        else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE))
 800038e:	2d02      	cmp	r5, #2
 8000390:	d017      	beq.n	80003c2 <_ntoa_format+0x9a>
        {
            buf[len++] = 'b';
        }
        if (((base == 16U) || (base == 2U)) && (len < PRINTF_NTOA_BUFFER_SIZE))
 8000392:	2d10      	cmp	r5, #16
 8000394:	d01c      	beq.n	80003d0 <_ntoa_format+0xa8>
 8000396:	2d02      	cmp	r5, #2
 8000398:	d01a      	beq.n	80003d0 <_ntoa_format+0xa8>
        {
            buf[len++] = '0';
        }

        // Negative sign
        if (sign && (value < 0) && (len < PRINTF_NTOA_BUFFER_SIZE))
 800039a:	464b      	mov	r3, r9
 800039c:	2b00      	cmp	r3, #0
 800039e:	d001      	beq.n	80003a4 <_ntoa_format+0x7c>
 80003a0:	2800      	cmp	r0, #0
 80003a2:	db1c      	blt.n	80003de <_ntoa_format+0xb6>
        {
            buf[len++] = '-';
        }

        // reverse string and write out
        uint32_t i = len;
 80003a4:	003c      	movs	r4, r7
        while (i)
 80003a6:	2c00      	cmp	r4, #0
 80003a8:	d021      	beq.n	80003ee <_ntoa_format+0xc6>
        {
            out(buf[--i]);
 80003aa:	3c01      	subs	r4, #1
 80003ac:	466b      	mov	r3, sp
 80003ae:	5d18      	ldrb	r0, [r3, r4]
 80003b0:	47c0      	blx	r8
 80003b2:	e7f8      	b.n	80003a6 <_ntoa_format+0x7e>
        if ((base == 16U) && (len < PRINTF_NTOA_BUFFER_SIZE))
 80003b4:	2f1f      	cmp	r7, #31
 80003b6:	d8ea      	bhi.n	800038e <_ntoa_format+0x66>
            buf[len++] = 'X';
 80003b8:	2358      	movs	r3, #88	; 0x58
 80003ba:	466a      	mov	r2, sp
 80003bc:	55d3      	strb	r3, [r2, r7]
 80003be:	3701      	adds	r7, #1
 80003c0:	e7e7      	b.n	8000392 <_ntoa_format+0x6a>
        else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE))
 80003c2:	2f1f      	cmp	r7, #31
 80003c4:	d8e5      	bhi.n	8000392 <_ntoa_format+0x6a>
            buf[len++] = 'b';
 80003c6:	2362      	movs	r3, #98	; 0x62
 80003c8:	466a      	mov	r2, sp
 80003ca:	55d3      	strb	r3, [r2, r7]
 80003cc:	3701      	adds	r7, #1
 80003ce:	e7e0      	b.n	8000392 <_ntoa_format+0x6a>
        if (((base == 16U) || (base == 2U)) && (len < PRINTF_NTOA_BUFFER_SIZE))
 80003d0:	2f1f      	cmp	r7, #31
 80003d2:	d8e2      	bhi.n	800039a <_ntoa_format+0x72>
            buf[len++] = '0';
 80003d4:	2330      	movs	r3, #48	; 0x30
 80003d6:	466a      	mov	r2, sp
 80003d8:	55d3      	strb	r3, [r2, r7]
 80003da:	3701      	adds	r7, #1
 80003dc:	e7dd      	b.n	800039a <_ntoa_format+0x72>
        if (sign && (value < 0) && (len < PRINTF_NTOA_BUFFER_SIZE))
 80003de:	2f1f      	cmp	r7, #31
 80003e0:	d8e0      	bhi.n	80003a4 <_ntoa_format+0x7c>
            buf[len++] = '-';
 80003e2:	232d      	movs	r3, #45	; 0x2d
 80003e4:	466a      	mov	r2, sp
 80003e6:	55d3      	strb	r3, [r2, r7]
 80003e8:	3701      	adds	r7, #1
 80003ea:	e7db      	b.n	80003a4 <_ntoa_format+0x7c>
    uint32_t len = 0;
 80003ec:	2700      	movs	r7, #0
        }
    }
    return len;
}
 80003ee:	0038      	movs	r0, r7
 80003f0:	b008      	add	sp, #32
 80003f2:	bce0      	pop	{r5, r6, r7}
 80003f4:	46ba      	mov	sl, r7
 80003f6:	46b1      	mov	r9, r6
 80003f8:	46a8      	mov	r8, r5
 80003fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080003fc <fnprintf>:

uint32_t fnprintf(out_fct_type out, const char *format, va_list va)
{
 80003fc:	b570      	push	{r4, r5, r6, lr}
 80003fe:	b084      	sub	sp, #16
 8000400:	0005      	movs	r5, r0
 8000402:	9103      	str	r1, [sp, #12]
 8000404:	9202      	str	r2, [sp, #8]
    uint32_t width;
    uint32_t idx = 0U;
 8000406:	2400      	movs	r4, #0

    while (*format)
 8000408:	e004      	b.n	8000414 <fnprintf+0x18>
            format++;
        }
        else
        {
            // Just print char
            out(*format);
 800040a:	47a8      	blx	r5
            idx++;
 800040c:	3401      	adds	r4, #1
            format++;
 800040e:	9b03      	ldr	r3, [sp, #12]
 8000410:	3301      	adds	r3, #1
 8000412:	9303      	str	r3, [sp, #12]
    while (*format)
 8000414:	9b03      	ldr	r3, [sp, #12]
 8000416:	7818      	ldrb	r0, [r3, #0]
 8000418:	2800      	cmp	r0, #0
 800041a:	d100      	bne.n	800041e <fnprintf+0x22>
 800041c:	e089      	b.n	8000532 <fnprintf+0x136>
        if (*format == '%')
 800041e:	2825      	cmp	r0, #37	; 0x25
 8000420:	d1f3      	bne.n	800040a <fnprintf+0xe>
            format++;
 8000422:	1c5a      	adds	r2, r3, #1
 8000424:	9203      	str	r2, [sp, #12]
            continue;
        }

        // evaluate width field
        width = 0U;
        if (_is_digit(*format))
 8000426:	785b      	ldrb	r3, [r3, #1]
    return (ch >= '0') && (ch <= '9');
 8000428:	3b30      	subs	r3, #48	; 0x30
 800042a:	b2db      	uxtb	r3, r3
        if (_is_digit(*format))
 800042c:	2b09      	cmp	r3, #9
 800042e:	d90b      	bls.n	8000448 <fnprintf+0x4c>
        width = 0U;
 8000430:	2300      	movs	r3, #0
        {
            width = _atoi(&format);
        }

        // evaluate specifier
        switch (*format)
 8000432:	9a03      	ldr	r2, [sp, #12]
 8000434:	7810      	ldrb	r0, [r2, #0]
 8000436:	0002      	movs	r2, r0
 8000438:	3a25      	subs	r2, #37	; 0x25
 800043a:	b2d1      	uxtb	r1, r2
 800043c:	2953      	cmp	r1, #83	; 0x53
 800043e:	d872      	bhi.n	8000526 <fnprintf+0x12a>
 8000440:	008a      	lsls	r2, r1, #2
 8000442:	493d      	ldr	r1, [pc, #244]	; (8000538 <fnprintf+0x13c>)
 8000444:	588a      	ldr	r2, [r1, r2]
 8000446:	4697      	mov	pc, r2
            width = _atoi(&format);
 8000448:	a803      	add	r0, sp, #12
 800044a:	f7ff ff5b 	bl	8000304 <_atoi>
 800044e:	0003      	movs	r3, r0
 8000450:	e7ef      	b.n	8000432 <fnprintf+0x36>
        case 'o':
        case 'b':
        {
            // set the base
            uint32_t base;
            if (*format == 'x' || *format == 'X')
 8000452:	2878      	cmp	r0, #120	; 0x78
 8000454:	d009      	beq.n	800046a <fnprintf+0x6e>
 8000456:	2858      	cmp	r0, #88	; 0x58
 8000458:	d01a      	beq.n	8000490 <fnprintf+0x94>
            {
                base = 16U;
            }
            else if (*format == 'o')
 800045a:	286f      	cmp	r0, #111	; 0x6f
 800045c:	d01a      	beq.n	8000494 <fnprintf+0x98>
            {
                base = 8U;
            }
            else if (*format == 'b')
 800045e:	2862      	cmp	r0, #98	; 0x62
 8000460:	d001      	beq.n	8000466 <fnprintf+0x6a>
            {
                base = 2U;
            }
            else
            {
                base = 10U;
 8000462:	220a      	movs	r2, #10
 8000464:	e002      	b.n	800046c <fnprintf+0x70>
                base = 2U;
 8000466:	2202      	movs	r2, #2
 8000468:	e000      	b.n	800046c <fnprintf+0x70>
                base = 16U;
 800046a:	2210      	movs	r2, #16
            }

            // convert integer
            if ((*format == 'i') || (*format == 'd'))
 800046c:	2869      	cmp	r0, #105	; 0x69
 800046e:	d001      	beq.n	8000474 <fnprintf+0x78>
 8000470:	2864      	cmp	r0, #100	; 0x64
 8000472:	d111      	bne.n	8000498 <fnprintf+0x9c>
            {
                idx += _ntoa_format(out, (int32_t)va_arg(va, int), base, width, true);
 8000474:	9902      	ldr	r1, [sp, #8]
 8000476:	1d08      	adds	r0, r1, #4
 8000478:	9002      	str	r0, [sp, #8]
 800047a:	6809      	ldr	r1, [r1, #0]
 800047c:	2001      	movs	r0, #1
 800047e:	9000      	str	r0, [sp, #0]
 8000480:	0028      	movs	r0, r5
 8000482:	f7ff ff51 	bl	8000328 <_ntoa_format>
 8000486:	1824      	adds	r4, r4, r0
            }
            else
            {
                idx += _ntoa_format(out, (int32_t)va_arg(va, int), base, width, false);
            }
            format++;
 8000488:	9b03      	ldr	r3, [sp, #12]
 800048a:	3301      	adds	r3, #1
 800048c:	9303      	str	r3, [sp, #12]
            break;
 800048e:	e7c1      	b.n	8000414 <fnprintf+0x18>
                base = 16U;
 8000490:	2210      	movs	r2, #16
 8000492:	e7eb      	b.n	800046c <fnprintf+0x70>
                base = 8U;
 8000494:	2208      	movs	r2, #8
 8000496:	e7e9      	b.n	800046c <fnprintf+0x70>
                idx += _ntoa_format(out, (int32_t)va_arg(va, int), base, width, false);
 8000498:	9902      	ldr	r1, [sp, #8]
 800049a:	1d08      	adds	r0, r1, #4
 800049c:	9002      	str	r0, [sp, #8]
 800049e:	6809      	ldr	r1, [r1, #0]
 80004a0:	2000      	movs	r0, #0
 80004a2:	9000      	str	r0, [sp, #0]
 80004a4:	0028      	movs	r0, r5
 80004a6:	f7ff ff3f 	bl	8000328 <_ntoa_format>
 80004aa:	1824      	adds	r4, r4, r0
 80004ac:	e7ec      	b.n	8000488 <fnprintf+0x8c>
        }

        case 'c':
        {
            out((char)va_arg(va, int));
 80004ae:	9b02      	ldr	r3, [sp, #8]
 80004b0:	1d1a      	adds	r2, r3, #4
 80004b2:	9202      	str	r2, [sp, #8]
 80004b4:	7818      	ldrb	r0, [r3, #0]
 80004b6:	47a8      	blx	r5
            idx++;
 80004b8:	3401      	adds	r4, #1
            format++;
 80004ba:	9b03      	ldr	r3, [sp, #12]
 80004bc:	3301      	adds	r3, #1
 80004be:	9303      	str	r3, [sp, #12]
            break;
 80004c0:	e7a8      	b.n	8000414 <fnprintf+0x18>
        }

        case 's':
        {
            const char *p = va_arg(va, char *);
 80004c2:	9b02      	ldr	r3, [sp, #8]
 80004c4:	1d1a      	adds	r2, r3, #4
 80004c6:	9202      	str	r2, [sp, #8]
 80004c8:	681e      	ldr	r6, [r3, #0]
    for (s = str; *s && maxsize--; ++s)
 80004ca:	0033      	movs	r3, r6
 80004cc:	2280      	movs	r2, #128	; 0x80
 80004ce:	00d2      	lsls	r2, r2, #3
 80004d0:	e001      	b.n	80004d6 <fnprintf+0xda>
 80004d2:	3301      	adds	r3, #1
 80004d4:	000a      	movs	r2, r1
 80004d6:	7819      	ldrb	r1, [r3, #0]
 80004d8:	2900      	cmp	r1, #0
 80004da:	d002      	beq.n	80004e2 <fnprintf+0xe6>
 80004dc:	1e51      	subs	r1, r2, #1
 80004de:	2a00      	cmp	r2, #0
 80004e0:	d1f7      	bne.n	80004d2 <fnprintf+0xd6>
            uint32_t l = _strnlen_s(p, PRINTF_MAX_STR_LEN);

            // string output
            while (*p != 0)
 80004e2:	7830      	ldrb	r0, [r6, #0]
 80004e4:	2800      	cmp	r0, #0
 80004e6:	d003      	beq.n	80004f0 <fnprintf+0xf4>
            {
                out(*(p++));
 80004e8:	3601      	adds	r6, #1
 80004ea:	47a8      	blx	r5
                idx++;
 80004ec:	3401      	adds	r4, #1
 80004ee:	e7f8      	b.n	80004e2 <fnprintf+0xe6>
            }
            format++;
 80004f0:	9b03      	ldr	r3, [sp, #12]
 80004f2:	3301      	adds	r3, #1
 80004f4:	9303      	str	r3, [sp, #12]
            break;
 80004f6:	e78d      	b.n	8000414 <fnprintf+0x18>
        }

        case 'p':
        {
            width = sizeof(void *) * 2U;
            idx += _ntoa_format(out, (int32_t)((uintptr_t)va_arg(va, void *)), 16U, width, false);
 80004f8:	9b02      	ldr	r3, [sp, #8]
 80004fa:	1d1a      	adds	r2, r3, #4
 80004fc:	9202      	str	r2, [sp, #8]
 80004fe:	6819      	ldr	r1, [r3, #0]
 8000500:	2300      	movs	r3, #0
 8000502:	9300      	str	r3, [sp, #0]
 8000504:	3308      	adds	r3, #8
 8000506:	2210      	movs	r2, #16
 8000508:	0028      	movs	r0, r5
 800050a:	f7ff ff0d 	bl	8000328 <_ntoa_format>
 800050e:	1824      	adds	r4, r4, r0
            format++;
 8000510:	9b03      	ldr	r3, [sp, #12]
 8000512:	3301      	adds	r3, #1
 8000514:	9303      	str	r3, [sp, #12]
            break;
 8000516:	e77d      	b.n	8000414 <fnprintf+0x18>
        }

        case '%':
        {
            out('%');
 8000518:	2025      	movs	r0, #37	; 0x25
 800051a:	47a8      	blx	r5
            idx++;
 800051c:	3401      	adds	r4, #1
            format++;
 800051e:	9b03      	ldr	r3, [sp, #12]
 8000520:	3301      	adds	r3, #1
 8000522:	9303      	str	r3, [sp, #12]
            break;
 8000524:	e776      	b.n	8000414 <fnprintf+0x18>
        }

        default:
        {
            out(*format);
 8000526:	47a8      	blx	r5
            idx++;
 8000528:	3401      	adds	r4, #1
            format++;
 800052a:	9b03      	ldr	r3, [sp, #12]
 800052c:	3301      	adds	r3, #1
 800052e:	9303      	str	r3, [sp, #12]
            break;
 8000530:	e770      	b.n	8000414 <fnprintf+0x18>
        }
        }
    }
    // return written chars without terminating \0
    return idx;
}
 8000532:	0020      	movs	r0, r4
 8000534:	b004      	add	sp, #16
 8000536:	bd70      	pop	{r4, r5, r6, pc}
 8000538:	08000e48 	.word	0x08000e48

0800053c <spi_read_single>:
 * 
 * @param reg Register to read
 * @retval Value read from register
 */
static uint8_t spi_read_single(uint8_t reg)
{
 800053c:	b570      	push	{r4, r5, r6, lr}
 800053e:	0004      	movs	r4, r0
  spi_chip_select();
 8000540:	25a0      	movs	r5, #160	; 0xa0
 8000542:	05ed      	lsls	r5, r5, #23
 8000544:	2110      	movs	r1, #16
 8000546:	0028      	movs	r0, r5
 8000548:	f000 f9bc 	bl	80008c4 <gpio_clear>
  timers_delay_microseconds(1);
 800054c:	2001      	movs	r0, #1
 800054e:	f000 f89d 	bl	800068c <timers_delay_microseconds>

  spi_xfer(RFM_SPI, reg);                   
 8000552:	b2a1      	uxth	r1, r4
 8000554:	4c08      	ldr	r4, [pc, #32]	; (8000578 <spi_read_single+0x3c>)
 8000556:	0020      	movs	r0, r4
 8000558:	f000 fb08 	bl	8000b6c <spi_xfer>
  uint8_t in =  spi_xfer(RFM_SPI, 0x00);                   
 800055c:	2100      	movs	r1, #0
 800055e:	0020      	movs	r0, r4
 8000560:	f000 fb04 	bl	8000b6c <spi_xfer>
 8000564:	b2c4      	uxtb	r4, r0
    
  spi_chip_deselect(); 
 8000566:	2110      	movs	r1, #16
 8000568:	0028      	movs	r0, r5
 800056a:	f000 f9a9 	bl	80008c0 <gpio_set>
  timers_delay_microseconds(1);
 800056e:	2001      	movs	r0, #1
 8000570:	f000 f88c 	bl	800068c <timers_delay_microseconds>

  return in;
}
 8000574:	0020      	movs	r0, r4
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	40013000 	.word	0x40013000

0800057c <spi_write_single>:
  spi_chip_deselect();     
  timers_delay_microseconds(1);
}

static void spi_write_single(uint8_t reg, uint8_t data)
{
 800057c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000e      	movs	r6, r1
  // Set MSB for write operation
  uint8_t cmd = 0x80 | reg;
 8000582:	2480      	movs	r4, #128	; 0x80
 8000584:	4264      	negs	r4, r4
 8000586:	4304      	orrs	r4, r0
 8000588:	b2e4      	uxtb	r4, r4

  spi_chip_select();
 800058a:	27a0      	movs	r7, #160	; 0xa0
 800058c:	05ff      	lsls	r7, r7, #23
 800058e:	2110      	movs	r1, #16
 8000590:	0038      	movs	r0, r7
 8000592:	f000 f997 	bl	80008c4 <gpio_clear>
  timers_delay_microseconds(1);
 8000596:	2001      	movs	r0, #1
 8000598:	f000 f878 	bl	800068c <timers_delay_microseconds>

  spi_xfer(RFM_SPI, cmd);                 
 800059c:	b2a1      	uxth	r1, r4
 800059e:	4c15      	ldr	r4, [pc, #84]	; (80005f4 <spi_write_single+0x78>)
 80005a0:	0020      	movs	r0, r4
 80005a2:	f000 fae3 	bl	8000b6c <spi_xfer>
  spi_xfer(RFM_SPI, data);             
 80005a6:	b2b1      	uxth	r1, r6
 80005a8:	0020      	movs	r0, r4
 80005aa:	f000 fadf 	bl	8000b6c <spi_xfer>

  spi_chip_deselect(); 
 80005ae:	2110      	movs	r1, #16
 80005b0:	0038      	movs	r0, r7
 80005b2:	f000 f985 	bl	80008c0 <gpio_set>
  timers_delay_microseconds(1);
 80005b6:	2001      	movs	r0, #1
 80005b8:	f000 f868 	bl	800068c <timers_delay_microseconds>

  uint8_t curr_data = spi_read_single(reg);
 80005bc:	0028      	movs	r0, r5
 80005be:	f7ff ffbd 	bl	800053c <spi_read_single>
 80005c2:	0004      	movs	r4, r0

  // log_printf(MAIN, "%02x : %02x\n", reg, data);

  if(reg == RFM_REG_12_IRQ_FLAGS)    
 80005c4:	2d12      	cmp	r5, #18
 80005c6:	d013      	beq.n	80005f0 <spi_write_single+0x74>
    return;

  TIMEOUT(10000, "RFM SPI Write", ((reg << 16) | data), (curr_data == data), ;, timers_delay_microseconds(100); curr_data = spi_read_single(reg););
 80005c8:	f000 f87e 	bl	80006c8 <timeout_init>
 80005cc:	042a      	lsls	r2, r5, #16
 80005ce:	4332      	orrs	r2, r6
 80005d0:	4909      	ldr	r1, [pc, #36]	; (80005f8 <spi_write_single+0x7c>)
 80005d2:	480a      	ldr	r0, [pc, #40]	; (80005fc <spi_write_single+0x80>)
 80005d4:	f000 f886 	bl	80006e4 <timeout>
 80005d8:	2800      	cmp	r0, #0
 80005da:	d109      	bne.n	80005f0 <spi_write_single+0x74>
 80005dc:	42b4      	cmp	r4, r6
 80005de:	d007      	beq.n	80005f0 <spi_write_single+0x74>
 80005e0:	2064      	movs	r0, #100	; 0x64
 80005e2:	f000 f853 	bl	800068c <timers_delay_microseconds>
 80005e6:	0028      	movs	r0, r5
 80005e8:	f7ff ffa8 	bl	800053c <spi_read_single>
 80005ec:	0004      	movs	r4, r0
 80005ee:	e7ed      	b.n	80005cc <spi_write_single+0x50>

  // log_printf(MAIN, "%02x : %02x : %02x\n", reg, data, curr_data);
}
 80005f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)
 80005f4:	40013000 	.word	0x40013000
 80005f8:	08000f98 	.word	0x08000f98
 80005fc:	00002710 	.word	0x00002710

08000600 <exti4_15_isr>:
/*////////////////////////////////////////////////////////////////////////////*/
// Interrupts
/*////////////////////////////////////////////////////////////////////////////*/

void exti4_15_isr(void)
{
 8000600:	b570      	push	{r4, r5, r6, lr}
  uint16_t timer = timers_micros();
 8000602:	f000 f859 	bl	80006b8 <timers_micros>
  
  exti_reset_request(RFM_IO_0_EXTI);
 8000606:	2480      	movs	r4, #128	; 0x80
 8000608:	0224      	lsls	r4, r4, #8
 800060a:	0020      	movs	r0, r4
 800060c:	f000 f934 	bl	8000878 <exti_reset_request>
  exti_reset_request(RFM_IO_0_EXTI);
 8000610:	0020      	movs	r0, r4
 8000612:	f000 f931 	bl	8000878 <exti_reset_request>

  // Store IRQ Flags
  packets_buf[packets_head].flags = get_irq();
 8000616:	4d1b      	ldr	r5, [pc, #108]	; (8000684 <exti4_15_isr+0x84>)
 8000618:	782e      	ldrb	r6, [r5, #0]
  return spi_read_single(RFM_REG_12_IRQ_FLAGS);
 800061a:	2012      	movs	r0, #18
 800061c:	f7ff ff8e 	bl	800053c <spi_read_single>
  packets_buf[packets_head].flags = get_irq();
 8000620:	4c19      	ldr	r4, [pc, #100]	; (8000688 <exti4_15_isr+0x88>)
 8000622:	0073      	lsls	r3, r6, #1
 8000624:	199b      	adds	r3, r3, r6
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	18e3      	adds	r3, r4, r3
 800062a:	7418      	strb	r0, [r3, #16]
  spi_write_single(RFM_REG_12_IRQ_FLAGS, irq);
 800062c:	21ff      	movs	r1, #255	; 0xff
 800062e:	2012      	movs	r0, #18
 8000630:	f7ff ffa4 	bl	800057c <spi_write_single>
 8000634:	21ff      	movs	r1, #255	; 0xff
 8000636:	2012      	movs	r0, #18
 8000638:	f7ff ffa0 	bl	800057c <spi_write_single>
  clear_irq(RFM_IRQ_ALL);
  clear_irq(RFM_IRQ_ALL);

  // Get signal strength
  packets_buf[packets_head].rssi = spi_read_single(RFM_REG_1A_PKT_RSSI_VALUE);
 800063c:	201a      	movs	r0, #26
 800063e:	f7ff ff7d 	bl	800053c <spi_read_single>
 8000642:	782a      	ldrb	r2, [r5, #0]
 8000644:	b200      	sxth	r0, r0
  packets_buf[packets_head].rssi -= 137;
 8000646:	0053      	lsls	r3, r2, #1
 8000648:	189b      	adds	r3, r3, r2
 800064a:	00db      	lsls	r3, r3, #3
 800064c:	18e3      	adds	r3, r4, r3
 800064e:	3889      	subs	r0, #137	; 0x89
 8000650:	8298      	strh	r0, [r3, #20]
  packets_buf[packets_head].snr = spi_read_single(RFM_REG_19_PKT_SNR_VALUE) / 4;
 8000652:	2019      	movs	r0, #25
 8000654:	f7ff ff72 	bl	800053c <spi_read_single>
 8000658:	782b      	ldrb	r3, [r5, #0]
 800065a:	005a      	lsls	r2, r3, #1
 800065c:	18d2      	adds	r2, r2, r3
 800065e:	00d2      	lsls	r2, r2, #3
 8000660:	18a4      	adds	r4, r4, r2
 8000662:	0880      	lsrs	r0, r0, #2
 8000664:	74a0      	strb	r0, [r4, #18]

  // Check for CRC error
  packets_buf[packets_head].crc_ok = !(packets_buf[packets_head].flags & RFM_IRQ_PAYLOAD_CRC_ERROR);
 8000666:	7c22      	ldrb	r2, [r4, #16]
 8000668:	0952      	lsrs	r2, r2, #5
 800066a:	2101      	movs	r1, #1
 800066c:	404a      	eors	r2, r1
 800066e:	2101      	movs	r1, #1
 8000670:	400a      	ands	r2, r1
 8000672:	7462      	strb	r2, [r4, #17]

  packets_head = (packets_head + 1) % PACKETS_BUF_SIZE;
 8000674:	3301      	adds	r3, #1
 8000676:	220f      	movs	r2, #15
 8000678:	4013      	ands	r3, r2
 800067a:	702b      	strb	r3, [r5, #0]

  uint16_t time = timers_micros() - timer;
 800067c:	f000 f81c 	bl	80006b8 <timers_micros>
  // log_printf(MAIN, "ISR %u %u %u\n", time, packets_head, packets_tail);
}
 8000680:	bd70      	pop	{r4, r5, r6, pc}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	20000190 	.word	0x20000190
 8000688:	20000010 	.word	0x20000010

0800068c <timers_delay_microseconds>:
    lptimer_start_counter(LPTIM1, LPTIM_CR_CNTSTRT);
}

// Simple delay function. Puts cpu into nop loop timed by lptim1
void timers_delay_microseconds(uint32_t delay_microseconds)
{
 800068c:	b570      	push	{r4, r5, r6, lr}
 800068e:	0004      	movs	r4, r0
    uint32_t curr_time = lptimer_get_counter(LPTIM1);
 8000690:	4807      	ldr	r0, [pc, #28]	; (80006b0 <timers_delay_microseconds+0x24>)
 8000692:	f000 f982 	bl	800099a <lptimer_get_counter>
 8000696:	0005      	movs	r5, r0

    // Limit delay to 16 bit max. Otherwise delay might never end
    if(delay_microseconds > 65000)
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <timers_delay_microseconds+0x28>)
 800069a:	429c      	cmp	r4, r3
 800069c:	d900      	bls.n	80006a0 <timers_delay_microseconds+0x14>
        delay_microseconds = 65000;
 800069e:	001c      	movs	r4, r3

    while (lptimer_get_counter(LPTIM1) - curr_time < delay_microseconds);
 80006a0:	4803      	ldr	r0, [pc, #12]	; (80006b0 <timers_delay_microseconds+0x24>)
 80006a2:	f000 f97a 	bl	800099a <lptimer_get_counter>
 80006a6:	1b40      	subs	r0, r0, r5
 80006a8:	42a0      	cmp	r0, r4
 80006aa:	d3f9      	bcc.n	80006a0 <timers_delay_microseconds+0x14>
}
 80006ac:	bd70      	pop	{r4, r5, r6, pc}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	40007c00 	.word	0x40007c00
 80006b4:	0000fde8 	.word	0x0000fde8

080006b8 <timers_micros>:
}
*/

// Returns value of microsecond counter
uint16_t timers_micros(void)
{
 80006b8:	b510      	push	{r4, lr}
    return (uint16_t)lptimer_get_counter(LPTIM1);
 80006ba:	4802      	ldr	r0, [pc, #8]	; (80006c4 <timers_micros+0xc>)
 80006bc:	f000 f96d 	bl	800099a <lptimer_get_counter>
}
 80006c0:	bd10      	pop	{r4, pc}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	40007c00 	.word	0x40007c00

080006c8 <timeout_init>:
}


// Timout functions
void timeout_init(void)
{
 80006c8:	b510      	push	{r4, lr}
    timeout_counter     = 0; 
 80006ca:	4b04      	ldr	r3, [pc, #16]	; (80006dc <timeout_init+0x14>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
    // timeout_counter     = 2140483648; 
    timeout_timer       = timers_micros(); 
 80006d0:	f7ff fff2 	bl	80006b8 <timers_micros>
 80006d4:	4b02      	ldr	r3, [pc, #8]	; (80006e0 <timeout_init+0x18>)
 80006d6:	8018      	strh	r0, [r3, #0]
}
 80006d8:	bd10      	pop	{r4, pc}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	20000194 	.word	0x20000194
 80006e0:	20000198 	.word	0x20000198

080006e4 <timeout>:

bool timeout(uint32_t time_microseconds, char *msg, uint32_t data)
{
 80006e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006e6:	b083      	sub	sp, #12
 80006e8:	0006      	movs	r6, r0
 80006ea:	9101      	str	r1, [sp, #4]
 80006ec:	0015      	movs	r5, r2
    timeout_counter    += (uint16_t)(timers_micros() - timeout_timer);
 80006ee:	f7ff ffe3 	bl	80006b8 <timers_micros>
 80006f2:	4c0d      	ldr	r4, [pc, #52]	; (8000728 <timeout+0x44>)
 80006f4:	8823      	ldrh	r3, [r4, #0]
 80006f6:	1ac3      	subs	r3, r0, r3
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	4f0c      	ldr	r7, [pc, #48]	; (800072c <timeout+0x48>)
 80006fc:	683a      	ldr	r2, [r7, #0]
 80006fe:	4694      	mov	ip, r2
 8000700:	4463      	add	r3, ip
 8000702:	603b      	str	r3, [r7, #0]
    timeout_timer       = timers_micros();
 8000704:	f7ff ffd8 	bl	80006b8 <timers_micros>
 8000708:	8020      	strh	r0, [r4, #0]

    // log_printf(MAIN, "%u\n", timeout_counter);

    if(timeout_counter > time_microseconds)
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	42b3      	cmp	r3, r6
 800070e:	d802      	bhi.n	8000716 <timeout+0x32>
    {
        log_printf(MAIN, "Timeout %s %08X\n", msg, data);
        return true;
    }
    else    
        return false;
 8000710:	2000      	movs	r0, #0
}
 8000712:	b003      	add	sp, #12
 8000714:	bdf0      	pop	{r4, r5, r6, r7, pc}
        log_printf(MAIN, "Timeout %s %08X\n", msg, data);
 8000716:	002b      	movs	r3, r5
 8000718:	9a01      	ldr	r2, [sp, #4]
 800071a:	4905      	ldr	r1, [pc, #20]	; (8000730 <timeout+0x4c>)
 800071c:	2000      	movs	r0, #0
 800071e:	f7ff fd8d 	bl	800023c <log_printf>
        return true;
 8000722:	2001      	movs	r0, #1
 8000724:	e7f5      	b.n	8000712 <timeout+0x2e>
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	20000198 	.word	0x20000198
 800072c:	20000194 	.word	0x20000194
 8000730:	08000fa8 	.word	0x08000fa8

08000734 <set_gpio_for_standby>:

void set_gpio_for_standby(void)
{   
 8000734:	b570      	push	{r4, r5, r6, lr}
    // Common
    // LED
    gpio_mode_setup(LED_PORT, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, LED);
 8000736:	2580      	movs	r5, #128	; 0x80
 8000738:	01ed      	lsls	r5, r5, #7
 800073a:	24a0      	movs	r4, #160	; 0xa0
 800073c:	05e4      	lsls	r4, r4, #23
 800073e:	002b      	movs	r3, r5
 8000740:	2200      	movs	r2, #0
 8000742:	2103      	movs	r1, #3
 8000744:	0020      	movs	r0, r4
 8000746:	f000 f8c0 	bl	80008ca <gpio_mode_setup>
    gpio_set(LED_PORT, LED);
 800074a:	0029      	movs	r1, r5
 800074c:	0020      	movs	r0, r4
 800074e:	f000 f8b7 	bl	80008c0 <gpio_set>

    // Serial Print
    gpio_mode_setup(SPF_USART_TX_PORT, GPIO_MODE_INPUT, GPIO_PUPD_PULLUP, SPF_USART_TX);
 8000752:	2304      	movs	r3, #4
 8000754:	2201      	movs	r2, #1
 8000756:	2100      	movs	r1, #0
 8000758:	0020      	movs	r0, r4
 800075a:	f000 f8b6 	bl	80008ca <gpio_mode_setup>
	gpio_mode_setup(SPF_USART_RX_PORT, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE,  SPF_USART_RX);
 800075e:	2308      	movs	r3, #8
 8000760:	2200      	movs	r2, #0
 8000762:	2101      	movs	r1, #1
 8000764:	0020      	movs	r0, r4
 8000766:	f000 f8b0 	bl	80008ca <gpio_mode_setup>
	gpio_set(SPF_USART_RX_PORT, SPF_USART_RX);
 800076a:	2108      	movs	r1, #8
 800076c:	0020      	movs	r0, r4
 800076e:	f000 f8a7 	bl	80008c0 <gpio_set>

    // Batt Sense
    gpio_mode_setup(BATT_SENS_PORT, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, BATT_SENS);
 8000772:	2301      	movs	r3, #1
 8000774:	2200      	movs	r2, #0
 8000776:	2103      	movs	r1, #3
 8000778:	0020      	movs	r0, r4
 800077a:	f000 f8a6 	bl	80008ca <gpio_mode_setup>
    
    // RFM
    // SPI
    gpio_mode_setup(RFM_SPI_MISO_PORT,  GPIO_MODE_ANALOG,   GPIO_PUPD_NONE,       RFM_SPI_MISO);
 800077e:	2340      	movs	r3, #64	; 0x40
 8000780:	2200      	movs	r2, #0
 8000782:	2103      	movs	r1, #3
 8000784:	0020      	movs	r0, r4
 8000786:	f000 f8a0 	bl	80008ca <gpio_mode_setup>

    gpio_mode_setup(RFM_SPI_SCK_PORT,   GPIO_MODE_INPUT,    GPIO_PUPD_PULLDOWN,   RFM_SPI_SCK);
 800078a:	2320      	movs	r3, #32
 800078c:	2202      	movs	r2, #2
 800078e:	2100      	movs	r1, #0
 8000790:	0020      	movs	r0, r4
 8000792:	f000 f89a 	bl	80008ca <gpio_mode_setup>
    gpio_mode_setup(RFM_SPI_MOSI_PORT,  GPIO_MODE_INPUT,    GPIO_PUPD_PULLDOWN,   RFM_SPI_MOSI);
 8000796:	2380      	movs	r3, #128	; 0x80
 8000798:	2202      	movs	r2, #2
 800079a:	2100      	movs	r1, #0
 800079c:	0020      	movs	r0, r4
 800079e:	f000 f894 	bl	80008ca <gpio_mode_setup>

    gpio_mode_setup(RFM_SPI_NSS_PORT,   GPIO_MODE_INPUT,    GPIO_PUPD_PULLUP,     RFM_SPI_NSS);
 80007a2:	2310      	movs	r3, #16
 80007a4:	2201      	movs	r2, #1
 80007a6:	2100      	movs	r1, #0
 80007a8:	0020      	movs	r0, r4
 80007aa:	f000 f88e 	bl	80008ca <gpio_mode_setup>
    gpio_mode_setup(RFM_RESET_PORT,     GPIO_MODE_INPUT,    GPIO_PUPD_PULLUP,     RFM_RESET);
 80007ae:	4c1e      	ldr	r4, [pc, #120]	; (8000828 <set_gpio_for_standby+0xf4>)
 80007b0:	2301      	movs	r3, #1
 80007b2:	2201      	movs	r2, #1
 80007b4:	2100      	movs	r1, #0
 80007b6:	0020      	movs	r0, r4
 80007b8:	f000 f887 	bl	80008ca <gpio_mode_setup>

    // DIO
    gpio_mode_setup(RFM_IO_0_PORT, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, RFM_IO_0);
 80007bc:	2380      	movs	r3, #128	; 0x80
 80007be:	021b      	lsls	r3, r3, #8
 80007c0:	2200      	movs	r2, #0
 80007c2:	2103      	movs	r1, #3
 80007c4:	0020      	movs	r0, r4
 80007c6:	f000 f880 	bl	80008ca <gpio_mode_setup>
    gpio_mode_setup(RFM_IO_1_PORT, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, RFM_IO_1);
 80007ca:	2380      	movs	r3, #128	; 0x80
 80007cc:	015b      	lsls	r3, r3, #5
 80007ce:	2200      	movs	r2, #0
 80007d0:	2103      	movs	r1, #3
 80007d2:	0020      	movs	r0, r4
 80007d4:	f000 f879 	bl	80008ca <gpio_mode_setup>
    gpio_mode_setup(RFM_IO_2_PORT, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, RFM_IO_2);
 80007d8:	2380      	movs	r3, #128	; 0x80
 80007da:	011b      	lsls	r3, r3, #4
 80007dc:	2200      	movs	r2, #0
 80007de:	2103      	movs	r1, #3
 80007e0:	0020      	movs	r0, r4
 80007e2:	f000 f872 	bl	80008ca <gpio_mode_setup>
    gpio_mode_setup(RFM_IO_3_PORT, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, RFM_IO_3);
 80007e6:	2304      	movs	r3, #4
 80007e8:	2200      	movs	r2, #0
 80007ea:	2103      	movs	r1, #3
 80007ec:	0020      	movs	r0, r4
 80007ee:	f000 f86c 	bl	80008ca <gpio_mode_setup>
    gpio_mode_setup(RFM_IO_4_PORT, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, RFM_IO_4);
 80007f2:	2380      	movs	r3, #128	; 0x80
 80007f4:	00db      	lsls	r3, r3, #3
 80007f6:	2200      	movs	r2, #0
 80007f8:	2103      	movs	r1, #3
 80007fa:	0020      	movs	r0, r4
 80007fc:	f000 f865 	bl	80008ca <gpio_mode_setup>
    gpio_mode_setup(RFM_IO_5_PORT, GPIO_MODE_ANALOG, GPIO_PUPD_NONE, RFM_IO_5);
 8000800:	2302      	movs	r3, #2
 8000802:	2200      	movs	r2, #0
 8000804:	2103      	movs	r1, #3
 8000806:	0020      	movs	r0, r4
 8000808:	f000 f85f 	bl	80008ca <gpio_mode_setup>

    #ifdef _HUB
    #else

    // TMP
    gpio_mode_setup(TEMP_I2C_SCL_PORT, GPIO_MODE_INPUT, GPIO_PUPD_PULLUP, TEMP_I2C_SCL);
 800080c:	2380      	movs	r3, #128	; 0x80
 800080e:	019b      	lsls	r3, r3, #6
 8000810:	2201      	movs	r2, #1
 8000812:	2100      	movs	r1, #0
 8000814:	0020      	movs	r0, r4
 8000816:	f000 f858 	bl	80008ca <gpio_mode_setup>
	gpio_mode_setup(TEMP_I2C_SDA_PORT, GPIO_MODE_INPUT, GPIO_PUPD_PULLUP, TEMP_I2C_SDA);
 800081a:	002b      	movs	r3, r5
 800081c:	2201      	movs	r2, #1
 800081e:	2100      	movs	r1, #0
 8000820:	0020      	movs	r0, r4
 8000822:	f000 f852 	bl	80008ca <gpio_mode_setup>

    #endif

}
 8000826:	bd70      	pop	{r4, r5, r6, pc}
 8000828:	50000400 	.word	0x50000400

0800082c <rtc_isr>:

// Override default rtc interrupt handler
void rtc_isr(void)
{ 
 800082c:	b510      	push	{r4, lr}
    exti_reset_request(EXTI20);
 800082e:	2080      	movs	r0, #128	; 0x80
 8000830:	0340      	lsls	r0, r0, #13
 8000832:	f000 f821 	bl	8000878 <exti_reset_request>

    // scb_reset_system();

    log_init();
 8000836:	f7ff fcf3 	bl	8000220 <log_init>
    log_printf(MAIN, "RTC ISR\n");
 800083a:	490d      	ldr	r1, [pc, #52]	; (8000870 <rtc_isr+0x44>)
 800083c:	2000      	movs	r0, #0
 800083e:	f7ff fcfd 	bl	800023c <log_printf>

    if(RTC_ISR & RTC_ISR_WUTF)
 8000842:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <rtc_isr+0x48>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	055b      	lsls	r3, r3, #21
 8000848:	d400      	bmi.n	800084c <rtc_isr+0x20>
        pwr_clear_standby_flag();
        rtc_lock();
	    pwr_enable_backup_domain_write_protect();
        set_gpio_for_standby();
    }
}
 800084a:	bd10      	pop	{r4, pc}
        pwr_disable_backup_domain_write_protect();
 800084c:	f000 f8a8 	bl	80009a0 <pwr_disable_backup_domain_write_protect>
        rtc_unlock();
 8000850:	f000 f974 	bl	8000b3c <rtc_unlock>
	    rtc_clear_wakeup_flag();
 8000854:	f000 f980 	bl	8000b58 <rtc_clear_wakeup_flag>
        pwr_clear_wakeup_flag();
 8000858:	f000 f8be 	bl	80009d8 <pwr_clear_wakeup_flag>
        pwr_clear_standby_flag();
 800085c:	f000 f8b4 	bl	80009c8 <pwr_clear_standby_flag>
        rtc_lock();
 8000860:	f000 f974 	bl	8000b4c <rtc_lock>
	    pwr_enable_backup_domain_write_protect();
 8000864:	f000 f8a6 	bl	80009b4 <pwr_enable_backup_domain_write_protect>
        set_gpio_for_standby();
 8000868:	f7ff ff64 	bl	8000734 <set_gpio_for_standby>
}
 800086c:	e7ed      	b.n	800084a <rtc_isr+0x1e>
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	08000fbc 	.word	0x08000fbc
 8000874:	4000280c 	.word	0x4000280c

08000878 <exti_reset_request>:
{
#if defined(EXTI_RPR1) && defined(EXTI_FPR1)
	EXTI_RPR1 = extis;
	EXTI_FPR1 = extis;
#else
	EXTI_PR = extis;
 8000878:	4b01      	ldr	r3, [pc, #4]	; (8000880 <exti_reset_request+0x8>)
 800087a:	6018      	str	r0, [r3, #0]
#endif
}
 800087c:	4770      	bx	lr
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	40010414 	.word	0x40010414

08000884 <flash_set_ws>:
void flash_set_ws(uint32_t ws)
{
	uint32_t reg32;

	reg32 = FLASH_ACR;
	reg32 &= ~(FLASH_ACR_LATENCY_MASK << FLASH_ACR_LATENCY_SHIFT);
 8000884:	2101      	movs	r1, #1
	reg32 = FLASH_ACR;
 8000886:	4a03      	ldr	r2, [pc, #12]	; (8000894 <flash_set_ws+0x10>)
 8000888:	6813      	ldr	r3, [r2, #0]
	reg32 &= ~(FLASH_ACR_LATENCY_MASK << FLASH_ACR_LATENCY_SHIFT);
 800088a:	438b      	bics	r3, r1
	reg32 |= (ws << FLASH_ACR_LATENCY_SHIFT);
 800088c:	4303      	orrs	r3, r0
	FLASH_ACR = reg32;
 800088e:	6013      	str	r3, [r2, #0]
}
 8000890:	4770      	bx	lr
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	40022000 	.word	0x40022000

08000898 <flash_unlock_pecr>:
 * yourself.
 * @sa flash_unlock
 */
void flash_unlock_pecr(void)
{
	FLASH_PEKEYR = FLASH_PEKEYR_PEKEY1;
 8000898:	4b02      	ldr	r3, [pc, #8]	; (80008a4 <flash_unlock_pecr+0xc>)
 800089a:	4a03      	ldr	r2, [pc, #12]	; (80008a8 <flash_unlock_pecr+0x10>)
 800089c:	601a      	str	r2, [r3, #0]
	FLASH_PEKEYR = FLASH_PEKEYR_PEKEY2;
 800089e:	4a03      	ldr	r2, [pc, #12]	; (80008ac <flash_unlock_pecr+0x14>)
 80008a0:	601a      	str	r2, [r3, #0]
}
 80008a2:	4770      	bx	lr
 80008a4:	4002200c 	.word	0x4002200c
 80008a8:	89abcdef 	.word	0x89abcdef
 80008ac:	02030405 	.word	0x02030405

080008b0 <flash_lock_pecr>:

void flash_lock_pecr(void)
{
	FLASH_PECR |= FLASH_PECR_PELOCK;
 80008b0:	2301      	movs	r3, #1
 80008b2:	4a02      	ldr	r2, [pc, #8]	; (80008bc <flash_lock_pecr+0xc>)
 80008b4:	6811      	ldr	r1, [r2, #0]
 80008b6:	430b      	orrs	r3, r1
 80008b8:	6013      	str	r3, [r2, #0]
}
 80008ba:	4770      	bx	lr
 80008bc:	40022004 	.word	0x40022004

080008c0 <gpio_set>:
	     If multiple pins are to be changed, use bitwise OR '|' to separate
	     them.
*/
void gpio_set(uint32_t gpioport, uint16_t gpios)
{
	GPIO_BSRR(gpioport) = gpios;
 80008c0:	6181      	str	r1, [r0, #24]
}
 80008c2:	4770      	bx	lr

080008c4 <gpio_clear>:
	     If multiple pins are to be changed, use bitwise OR '|' to separate
	     them.
*/
void  gpio_clear(uint32_t gpioport, uint16_t gpios)
{
	GPIO_BSRR(gpioport) = (gpios << 16);
 80008c4:	0409      	lsls	r1, r1, #16
 80008c6:	6181      	str	r1, [r0, #24]
}
 80008c8:	4770      	bx	lr

080008ca <gpio_mode_setup>:
	     If multiple pins are to be set, use bitwise OR '|' to separate
	     them.
*/
void gpio_mode_setup(uint32_t gpioport, uint8_t mode, uint8_t pull_up_down,
		     uint16_t gpios)
{
 80008ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008cc:	b085      	sub	sp, #20
 80008ce:	9101      	str	r1, [sp, #4]
	for (i = 0; i < 16; i++) {
		if (!((1 << i) & gpios)) {
			continue;
		}

		moder &= ~GPIO_MODE_MASK(i);
 80008d0:	2703      	movs	r7, #3
	pupd = GPIO_PUPDR(gpioport);
 80008d2:	2100      	movs	r1, #0
{
 80008d4:	9202      	str	r2, [sp, #8]
 80008d6:	9303      	str	r3, [sp, #12]
	moder = GPIO_MODER(gpioport);
 80008d8:	6802      	ldr	r2, [r0, #0]
	pupd = GPIO_PUPDR(gpioport);
 80008da:	68c3      	ldr	r3, [r0, #12]
		if (!((1 << i) & gpios)) {
 80008dc:	9c03      	ldr	r4, [sp, #12]
 80008de:	2501      	movs	r5, #1
 80008e0:	410c      	asrs	r4, r1
 80008e2:	422c      	tst	r4, r5
 80008e4:	d00a      	beq.n	80008fc <gpio_mode_setup+0x32>
		moder &= ~GPIO_MODE_MASK(i);
 80008e6:	003d      	movs	r5, r7
 80008e8:	004c      	lsls	r4, r1, #1
 80008ea:	40a5      	lsls	r5, r4
		moder |= GPIO_MODE(i, mode);
 80008ec:	9e01      	ldr	r6, [sp, #4]
		moder &= ~GPIO_MODE_MASK(i);
 80008ee:	43aa      	bics	r2, r5
		pupd &= ~GPIO_PUPD_MASK(i);
 80008f0:	43ab      	bics	r3, r5
		pupd |= GPIO_PUPD(i, pull_up_down);
 80008f2:	9d02      	ldr	r5, [sp, #8]
		moder |= GPIO_MODE(i, mode);
 80008f4:	40a6      	lsls	r6, r4
		pupd |= GPIO_PUPD(i, pull_up_down);
 80008f6:	40a5      	lsls	r5, r4
		moder |= GPIO_MODE(i, mode);
 80008f8:	4332      	orrs	r2, r6
		pupd |= GPIO_PUPD(i, pull_up_down);
 80008fa:	432b      	orrs	r3, r5
	for (i = 0; i < 16; i++) {
 80008fc:	3101      	adds	r1, #1
 80008fe:	2910      	cmp	r1, #16
 8000900:	d1ec      	bne.n	80008dc <gpio_mode_setup+0x12>
	}

	/* Set mode and pull up/down control registers. */
	GPIO_MODER(gpioport) = moder;
 8000902:	6002      	str	r2, [r0, #0]
	GPIO_PUPDR(gpioport) = pupd;
 8000904:	60c3      	str	r3, [r0, #12]
}
 8000906:	b005      	add	sp, #20
 8000908:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800090a <gpio_set_output_options>:
	     If multiple pins are to be set, use bitwise OR '|' to separate
	     them.
*/
void gpio_set_output_options(uint32_t gpioport, uint8_t otype, uint8_t speed,
			     uint16_t gpios)
{
 800090a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800090c:	9201      	str	r2, [sp, #4]
	uint16_t i;
	uint32_t ospeedr;

	if (otype == 0x1) {
 800090e:	2901      	cmp	r1, #1
 8000910:	d116      	bne.n	8000940 <gpio_set_output_options+0x36>
		GPIO_OTYPER(gpioport) |= gpios;
 8000912:	6841      	ldr	r1, [r0, #4]
 8000914:	4319      	orrs	r1, r3
	} else {
		GPIO_OTYPER(gpioport) &= ~gpios;
	}

	ospeedr = GPIO_OSPEEDR(gpioport);
 8000916:	2400      	movs	r4, #0

	for (i = 0; i < 16; i++) {
		if (!((1 << i) & gpios)) {
 8000918:	2601      	movs	r6, #1
			continue;
		}
		ospeedr &= ~GPIO_OSPEED_MASK(i);
 800091a:	2703      	movs	r7, #3
		GPIO_OTYPER(gpioport) &= ~gpios;
 800091c:	6041      	str	r1, [r0, #4]
	ospeedr = GPIO_OSPEEDR(gpioport);
 800091e:	6881      	ldr	r1, [r0, #8]
		if (!((1 << i) & gpios)) {
 8000920:	001d      	movs	r5, r3
 8000922:	4125      	asrs	r5, r4
 8000924:	4235      	tst	r5, r6
 8000926:	d006      	beq.n	8000936 <gpio_set_output_options+0x2c>
		ospeedr &= ~GPIO_OSPEED_MASK(i);
 8000928:	003a      	movs	r2, r7
 800092a:	0065      	lsls	r5, r4, #1
 800092c:	40aa      	lsls	r2, r5
 800092e:	4391      	bics	r1, r2
		ospeedr |= GPIO_OSPEED(i, speed);
 8000930:	9a01      	ldr	r2, [sp, #4]
 8000932:	40aa      	lsls	r2, r5
 8000934:	4311      	orrs	r1, r2
	for (i = 0; i < 16; i++) {
 8000936:	3401      	adds	r4, #1
 8000938:	2c10      	cmp	r4, #16
 800093a:	d1f1      	bne.n	8000920 <gpio_set_output_options+0x16>
	}

	GPIO_OSPEEDR(gpioport) = ospeedr;
 800093c:	6081      	str	r1, [r0, #8]
}
 800093e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		GPIO_OTYPER(gpioport) &= ~gpios;
 8000940:	6841      	ldr	r1, [r0, #4]
 8000942:	4399      	bics	r1, r3
 8000944:	e7e7      	b.n	8000916 <gpio_set_output_options+0xc>

08000946 <gpio_set_af>:
@param[in] gpios Unsigned int16. Pin identifiers @ref gpio_pin_id
	     If multiple pins are to be set, use bitwise OR '|' to separate
	     them.
*/
void gpio_set_af(uint32_t gpioport, uint8_t alt_func_num, uint16_t gpios)
{
 8000946:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint16_t i;
	uint32_t afrl, afrh;

	afrl = GPIO_AFRL(gpioport);
	afrh = GPIO_AFRH(gpioport);
 8000948:	2300      	movs	r3, #0

	for (i = 0; i < 8; i++) {
		if (!((1 << i) & gpios)) {
 800094a:	2601      	movs	r6, #1
			continue;
		}
		afrl &= ~GPIO_AFR_MASK(i);
 800094c:	270f      	movs	r7, #15
	afrl = GPIO_AFRL(gpioport);
 800094e:	6a04      	ldr	r4, [r0, #32]
{
 8000950:	9100      	str	r1, [sp, #0]
	afrh = GPIO_AFRH(gpioport);
 8000952:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8000954:	9201      	str	r2, [sp, #4]
		if (!((1 << i) & gpios)) {
 8000956:	9d01      	ldr	r5, [sp, #4]
 8000958:	411d      	asrs	r5, r3
 800095a:	4235      	tst	r5, r6
 800095c:	d006      	beq.n	800096c <gpio_set_af+0x26>
		afrl &= ~GPIO_AFR_MASK(i);
 800095e:	003a      	movs	r2, r7
 8000960:	009d      	lsls	r5, r3, #2
 8000962:	40aa      	lsls	r2, r5
 8000964:	4394      	bics	r4, r2
		afrl |= GPIO_AFR(i, alt_func_num);
 8000966:	9a00      	ldr	r2, [sp, #0]
 8000968:	40aa      	lsls	r2, r5
 800096a:	4314      	orrs	r4, r2
	for (i = 0; i < 8; i++) {
 800096c:	3301      	adds	r3, #1
 800096e:	2b08      	cmp	r3, #8
 8000970:	d1f1      	bne.n	8000956 <gpio_set_af+0x10>
	}

	for (i = 8; i < 16; i++) {
		if (!((1 << i) & gpios)) {
 8000972:	2601      	movs	r6, #1
			continue;
		}
		afrh &= ~GPIO_AFR_MASK(i - 8);
 8000974:	270f      	movs	r7, #15
		if (!((1 << i) & gpios)) {
 8000976:	9a01      	ldr	r2, [sp, #4]
 8000978:	411a      	asrs	r2, r3
 800097a:	4232      	tst	r2, r6
 800097c:	d007      	beq.n	800098e <gpio_set_af+0x48>
		afrh &= ~GPIO_AFR_MASK(i - 8);
 800097e:	003a      	movs	r2, r7
 8000980:	009d      	lsls	r5, r3, #2
 8000982:	3d20      	subs	r5, #32
 8000984:	40aa      	lsls	r2, r5
 8000986:	4391      	bics	r1, r2
		afrh |= GPIO_AFR(i - 8, alt_func_num);
 8000988:	9a00      	ldr	r2, [sp, #0]
 800098a:	40aa      	lsls	r2, r5
 800098c:	4311      	orrs	r1, r2
	for (i = 8; i < 16; i++) {
 800098e:	3301      	adds	r3, #1
 8000990:	2b10      	cmp	r3, #16
 8000992:	d1f0      	bne.n	8000976 <gpio_set_af+0x30>
	}

	GPIO_AFRL(gpioport) = afrl;
 8000994:	6204      	str	r4, [r0, #32]
	GPIO_AFRH(gpioport) = afrh;
 8000996:	6241      	str	r1, [r0, #36]	; 0x24
}
 8000998:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

0800099a <lptimer_get_counter>:
 * @param[in] lptimer_peripheral lptimer base address (@ref lptim_reg_base)
 * @returns Counter value.
 */
uint16_t lptimer_get_counter(uint32_t lptimer_peripheral)
{
	return LPTIM_CNT(lptimer_peripheral);
 800099a:	69c0      	ldr	r0, [r0, #28]
 800099c:	b280      	uxth	r0, r0
}
 800099e:	4770      	bx	lr

080009a0 <pwr_disable_backup_domain_write_protect>:
protected after a reset.
*/

void pwr_disable_backup_domain_write_protect(void)
{
	PWR_CR |= PWR_CR_DBP;
 80009a0:	2380      	movs	r3, #128	; 0x80
 80009a2:	4a03      	ldr	r2, [pc, #12]	; (80009b0 <pwr_disable_backup_domain_write_protect+0x10>)
 80009a4:	005b      	lsls	r3, r3, #1
 80009a6:	6811      	ldr	r1, [r2, #0]
 80009a8:	430b      	orrs	r3, r1
 80009aa:	6013      	str	r3, [r2, #0]
}
 80009ac:	4770      	bx	lr
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	40007000 	.word	0x40007000

080009b4 <pwr_enable_backup_domain_write_protect>:
This protects backup domain registers from inadvertent change.
*/

void pwr_enable_backup_domain_write_protect(void)
{
	PWR_CR &= ~PWR_CR_DBP;
 80009b4:	4a02      	ldr	r2, [pc, #8]	; (80009c0 <pwr_enable_backup_domain_write_protect+0xc>)
 80009b6:	4903      	ldr	r1, [pc, #12]	; (80009c4 <pwr_enable_backup_domain_write_protect+0x10>)
 80009b8:	6813      	ldr	r3, [r2, #0]
 80009ba:	400b      	ands	r3, r1
 80009bc:	6013      	str	r3, [r2, #0]
}
 80009be:	4770      	bx	lr
 80009c0:	40007000 	.word	0x40007000
 80009c4:	fffffeff 	.word	0xfffffeff

080009c8 <pwr_clear_standby_flag>:
This is set when the processor returns from a standby mode.
*/

void pwr_clear_standby_flag(void)
{
	PWR_CR |= PWR_CR_CSBF;
 80009c8:	2308      	movs	r3, #8
 80009ca:	4a02      	ldr	r2, [pc, #8]	; (80009d4 <pwr_clear_standby_flag+0xc>)
 80009cc:	6811      	ldr	r1, [r2, #0]
 80009ce:	430b      	orrs	r3, r1
 80009d0:	6013      	str	r3, [r2, #0]
}
 80009d2:	4770      	bx	lr
 80009d4:	40007000 	.word	0x40007000

080009d8 <pwr_clear_wakeup_flag>:
This is set when the processor receives a wakeup signal.
*/

void pwr_clear_wakeup_flag(void)
{
	PWR_CR |= PWR_CR_CWUF;
 80009d8:	2304      	movs	r3, #4
 80009da:	4a02      	ldr	r2, [pc, #8]	; (80009e4 <pwr_clear_wakeup_flag+0xc>)
 80009dc:	6811      	ldr	r1, [r2, #0]
 80009de:	430b      	orrs	r3, r1
 80009e0:	6013      	str	r3, [r2, #0]
}
 80009e2:	4770      	bx	lr
 80009e4:	40007000 	.word	0x40007000

080009e8 <rcc_osc_on>:
uint32_t rcc_ahb_frequency = 2097000;
uint32_t rcc_apb1_frequency = 2097000;
uint32_t rcc_apb2_frequency = 2097000;

void rcc_osc_on(enum rcc_osc osc)
{
 80009e8:	b500      	push	{lr}
 80009ea:	2806      	cmp	r0, #6
 80009ec:	d80b      	bhi.n	8000a06 <rcc_osc_on+0x1e>
 80009ee:	f000 f987 	bl	8000d00 <__gnu_thumb1_case_uqi>
 80009f2:	1004      	.short	0x1004
 80009f4:	1b0b1915 	.word	0x1b0b1915
 80009f8:	1d          	.byte	0x1d
 80009f9:	00          	.byte	0x00
	switch (osc) {
	case RCC_PLL:
		RCC_CR |= RCC_CR_PLLON;
 80009fa:	2380      	movs	r3, #128	; 0x80
 80009fc:	4a0c      	ldr	r2, [pc, #48]	; (8000a30 <rcc_osc_on+0x48>)
 80009fe:	045b      	lsls	r3, r3, #17
 8000a00:	6811      	ldr	r1, [r2, #0]
		break;
	case RCC_LSE:
		RCC_CSR |= RCC_CSR_LSEON;
		break;
	case RCC_LSI:
		RCC_CSR |= RCC_CSR_LSION;
 8000a02:	430b      	orrs	r3, r1
 8000a04:	6013      	str	r3, [r2, #0]
		break;
	}
}
 8000a06:	bd00      	pop	{pc}
		RCC_CR |= RCC_CR_MSION;
 8000a08:	4a09      	ldr	r2, [pc, #36]	; (8000a30 <rcc_osc_on+0x48>)
		RCC_CSR |= RCC_CSR_LSEON;
 8000a0a:	2380      	movs	r3, #128	; 0x80
 8000a0c:	6811      	ldr	r1, [r2, #0]
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	e7f7      	b.n	8000a02 <rcc_osc_on+0x1a>
		RCC_CR |= RCC_CR_HSEON;
 8000a12:	2380      	movs	r3, #128	; 0x80
 8000a14:	4a06      	ldr	r2, [pc, #24]	; (8000a30 <rcc_osc_on+0x48>)
 8000a16:	025b      	lsls	r3, r3, #9
 8000a18:	6811      	ldr	r1, [r2, #0]
 8000a1a:	e7f2      	b.n	8000a02 <rcc_osc_on+0x1a>
		RCC_CRRCR |= RCC_CRRCR_HSI48ON;
 8000a1c:	4a05      	ldr	r2, [pc, #20]	; (8000a34 <rcc_osc_on+0x4c>)
		RCC_CSR |= RCC_CSR_LSION;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	6811      	ldr	r1, [r2, #0]
 8000a22:	e7ee      	b.n	8000a02 <rcc_osc_on+0x1a>
		RCC_CR |= RCC_CR_HSI16ON;
 8000a24:	4a02      	ldr	r2, [pc, #8]	; (8000a30 <rcc_osc_on+0x48>)
 8000a26:	e7fa      	b.n	8000a1e <rcc_osc_on+0x36>
		RCC_CSR |= RCC_CSR_LSEON;
 8000a28:	4a03      	ldr	r2, [pc, #12]	; (8000a38 <rcc_osc_on+0x50>)
 8000a2a:	e7ee      	b.n	8000a0a <rcc_osc_on+0x22>
		RCC_CSR |= RCC_CSR_LSION;
 8000a2c:	4a02      	ldr	r2, [pc, #8]	; (8000a38 <rcc_osc_on+0x50>)
 8000a2e:	e7f6      	b.n	8000a1e <rcc_osc_on+0x36>
 8000a30:	40021000 	.word	0x40021000
 8000a34:	40021008 	.word	0x40021008
 8000a38:	40021050 	.word	0x40021050

08000a3c <rcc_is_osc_ready>:
	cm3_assert_not_reached();
}


bool rcc_is_osc_ready(enum rcc_osc osc)
{
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	b500      	push	{lr}
 8000a40:	2806      	cmp	r0, #6
 8000a42:	d80a      	bhi.n	8000a5a <rcc_is_osc_ready+0x1e>
 8000a44:	3301      	adds	r3, #1
 8000a46:	f000 f95b 	bl	8000d00 <__gnu_thumb1_case_uqi>
 8000a4a:	0a04      	.short	0x0a04
 8000a4c:	1a160e12 	.word	0x1a160e12
 8000a50:	1c          	.byte	0x1c
 8000a51:	00          	.byte	0x00
	switch (osc) {
	case RCC_PLL:
		return RCC_CR & RCC_CR_PLLRDY;
 8000a52:	4a0d      	ldr	r2, [pc, #52]	; (8000a88 <rcc_is_osc_ready+0x4c>)
 8000a54:	6810      	ldr	r0, [r2, #0]
 8000a56:	0e40      	lsrs	r0, r0, #25
	case RCC_MSI:
		return RCC_CR & RCC_CR_MSIRDY;
	case RCC_LSE:
		return RCC_CSR & RCC_CSR_LSERDY;
	case RCC_LSI:
		return RCC_CSR & RCC_CSR_LSIRDY;
 8000a58:	4003      	ands	r3, r0
	}
	return false;
}
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	bd00      	pop	{pc}
		return RCC_CR & RCC_CR_HSERDY;
 8000a5e:	4a0a      	ldr	r2, [pc, #40]	; (8000a88 <rcc_is_osc_ready+0x4c>)
 8000a60:	6810      	ldr	r0, [r2, #0]
 8000a62:	0c40      	lsrs	r0, r0, #17
 8000a64:	e7f8      	b.n	8000a58 <rcc_is_osc_ready+0x1c>
		return RCC_CR & RCC_CR_HSI16RDY;
 8000a66:	4a08      	ldr	r2, [pc, #32]	; (8000a88 <rcc_is_osc_ready+0x4c>)
 8000a68:	6810      	ldr	r0, [r2, #0]
 8000a6a:	0880      	lsrs	r0, r0, #2
 8000a6c:	e7f4      	b.n	8000a58 <rcc_is_osc_ready+0x1c>
		return RCC_CRRCR & RCC_CRRCR_HSI48RDY;
 8000a6e:	4a07      	ldr	r2, [pc, #28]	; (8000a8c <rcc_is_osc_ready+0x50>)
		return RCC_CSR & RCC_CSR_LSIRDY;
 8000a70:	6810      	ldr	r0, [r2, #0]
 8000a72:	0840      	lsrs	r0, r0, #1
 8000a74:	e7f0      	b.n	8000a58 <rcc_is_osc_ready+0x1c>
		return RCC_CR & RCC_CR_MSIRDY;
 8000a76:	4a04      	ldr	r2, [pc, #16]	; (8000a88 <rcc_is_osc_ready+0x4c>)
		return RCC_CSR & RCC_CSR_LSERDY;
 8000a78:	6810      	ldr	r0, [r2, #0]
 8000a7a:	0a40      	lsrs	r0, r0, #9
 8000a7c:	e7ec      	b.n	8000a58 <rcc_is_osc_ready+0x1c>
 8000a7e:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <rcc_is_osc_ready+0x54>)
 8000a80:	e7fa      	b.n	8000a78 <rcc_is_osc_ready+0x3c>
		return RCC_CSR & RCC_CSR_LSIRDY;
 8000a82:	4a03      	ldr	r2, [pc, #12]	; (8000a90 <rcc_is_osc_ready+0x54>)
 8000a84:	e7f4      	b.n	8000a70 <rcc_is_osc_ready+0x34>
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	40021008 	.word	0x40021008
 8000a90:	40021050 	.word	0x40021050

08000a94 <rcc_wait_for_osc_ready>:

void rcc_wait_for_osc_ready(enum rcc_osc osc)
{
 8000a94:	b510      	push	{r4, lr}
 8000a96:	0004      	movs	r4, r0
	while (!rcc_is_osc_ready(osc));
 8000a98:	0020      	movs	r0, r4
 8000a9a:	f7ff ffcf 	bl	8000a3c <rcc_is_osc_ready>
 8000a9e:	2800      	cmp	r0, #0
 8000aa0:	d0fa      	beq.n	8000a98 <rcc_wait_for_osc_ready+0x4>
}
 8000aa2:	bd10      	pop	{r4, pc}

08000aa4 <rcc_set_ppre1>:
 * @param[in] ppre APB prescale factor @ref rcc_cfgr_apb1pre
 */

void rcc_set_ppre1(uint32_t ppre)
{
	uint32_t reg = RCC_CFGR
 8000aa4:	4a03      	ldr	r2, [pc, #12]	; (8000ab4 <rcc_set_ppre1+0x10>)
 8000aa6:	4904      	ldr	r1, [pc, #16]	; (8000ab8 <rcc_set_ppre1+0x14>)
 8000aa8:	6813      	ldr	r3, [r2, #0]
		       & ~(RCC_CFGR_PPRE1_MASK << RCC_CFGR_PPRE1_SHIFT);
	RCC_CFGR = reg | (ppre << RCC_CFGR_PPRE1_SHIFT);
 8000aaa:	0200      	lsls	r0, r0, #8
	uint32_t reg = RCC_CFGR
 8000aac:	400b      	ands	r3, r1
	RCC_CFGR = reg | (ppre << RCC_CFGR_PPRE1_SHIFT);
 8000aae:	4318      	orrs	r0, r3
 8000ab0:	6010      	str	r0, [r2, #0]
}
 8000ab2:	4770      	bx	lr
 8000ab4:	4002100c 	.word	0x4002100c
 8000ab8:	fffff8ff 	.word	0xfffff8ff

08000abc <rcc_set_ppre2>:
 * @param[in] ppre APB prescale factor @ref rcc_cfgr_apb2pre
 */

void rcc_set_ppre2(uint32_t ppre)
{
	uint32_t reg = RCC_CFGR
 8000abc:	4a03      	ldr	r2, [pc, #12]	; (8000acc <rcc_set_ppre2+0x10>)
 8000abe:	4904      	ldr	r1, [pc, #16]	; (8000ad0 <rcc_set_ppre2+0x14>)
 8000ac0:	6813      	ldr	r3, [r2, #0]
		       & ~(RCC_CFGR_PPRE2_MASK << RCC_CFGR_PPRE2_SHIFT);
	RCC_CFGR = reg | (ppre << RCC_CFGR_PPRE2_SHIFT);
 8000ac2:	02c0      	lsls	r0, r0, #11
	uint32_t reg = RCC_CFGR
 8000ac4:	400b      	ands	r3, r1
	RCC_CFGR = reg | (ppre << RCC_CFGR_PPRE2_SHIFT);
 8000ac6:	4318      	orrs	r0, r3
 8000ac8:	6010      	str	r0, [r2, #0]
}
 8000aca:	4770      	bx	lr
 8000acc:	4002100c 	.word	0x4002100c
 8000ad0:	ffffc7ff 	.word	0xffffc7ff

08000ad4 <rcc_set_hpre>:
 * @param[in] hpre Unsigned int32. AHB prescale factor @ref rcc_cfgr_ahbpre
 */

void rcc_set_hpre(uint32_t hpre)
{
	uint32_t reg = RCC_CFGR & ~(RCC_CFGR_HPRE_MASK << RCC_CFGR_HPRE_SHIFT);
 8000ad4:	21f0      	movs	r1, #240	; 0xf0
 8000ad6:	4a03      	ldr	r2, [pc, #12]	; (8000ae4 <rcc_set_hpre+0x10>)
	RCC_CFGR = reg | (hpre << RCC_CFGR_HPRE_SHIFT);
 8000ad8:	0100      	lsls	r0, r0, #4
	uint32_t reg = RCC_CFGR & ~(RCC_CFGR_HPRE_MASK << RCC_CFGR_HPRE_SHIFT);
 8000ada:	6813      	ldr	r3, [r2, #0]
 8000adc:	438b      	bics	r3, r1
	RCC_CFGR = reg | (hpre << RCC_CFGR_HPRE_SHIFT);
 8000ade:	4318      	orrs	r0, r3
 8000ae0:	6010      	str	r0, [r2, #0]
}
 8000ae2:	4770      	bx	lr
 8000ae4:	4002100c 	.word	0x4002100c

08000ae8 <rcc_set_msi_range>:
*
 * @param msi_range desired range @ref rcc_icscr_msirange
 */
void rcc_set_msi_range(uint32_t msi_range)
{
	uint32_t reg32 = RCC_ICSCR & ~(RCC_ICSCR_MSIRANGE_MASK << RCC_ICSCR_MSIRANGE_SHIFT);
 8000ae8:	4a03      	ldr	r2, [pc, #12]	; (8000af8 <rcc_set_msi_range+0x10>)
 8000aea:	4904      	ldr	r1, [pc, #16]	; (8000afc <rcc_set_msi_range+0x14>)
 8000aec:	6813      	ldr	r3, [r2, #0]
	RCC_ICSCR = reg32 | (msi_range << RCC_ICSCR_MSIRANGE_SHIFT);
 8000aee:	0340      	lsls	r0, r0, #13
	uint32_t reg32 = RCC_ICSCR & ~(RCC_ICSCR_MSIRANGE_MASK << RCC_ICSCR_MSIRANGE_SHIFT);
 8000af0:	400b      	ands	r3, r1
	RCC_ICSCR = reg32 | (msi_range << RCC_ICSCR_MSIRANGE_SHIFT);
 8000af2:	4318      	orrs	r0, r3
 8000af4:	6010      	str	r0, [r2, #0]
}
 8000af6:	4770      	bx	lr
 8000af8:	40021004 	.word	0x40021004
 8000afc:	ffff1fff 	.word	0xffff1fff

08000b00 <rcc_periph_clock_enable>:
 * For available constants, see #rcc_periph_clken (RCC_UART1 for example)
 */

void rcc_periph_clock_enable(enum rcc_periph_clken clken)
{
	_RCC_REG(clken) |= _RCC_BIT(clken);
 8000b00:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <rcc_periph_clock_enable+0x18>)
 8000b02:	0942      	lsrs	r2, r0, #5
 8000b04:	18d2      	adds	r2, r2, r3
 8000b06:	231f      	movs	r3, #31
 8000b08:	4018      	ands	r0, r3
 8000b0a:	3b1e      	subs	r3, #30
 8000b0c:	4083      	lsls	r3, r0
 8000b0e:	6811      	ldr	r1, [r2, #0]
 8000b10:	430b      	orrs	r3, r1
 8000b12:	6013      	str	r3, [r2, #0]
}
 8000b14:	4770      	bx	lr
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	40021000 	.word	0x40021000

08000b1c <rcc_periph_reset_pulse>:
 * For available constants, see #rcc_periph_rst (RST_UART1 for example)
 */

void rcc_periph_reset_pulse(enum rcc_periph_rst rst)
{
	_RCC_REG(rst) |= _RCC_BIT(rst);
 8000b1c:	4a06      	ldr	r2, [pc, #24]	; (8000b38 <rcc_periph_reset_pulse+0x1c>)
 8000b1e:	0943      	lsrs	r3, r0, #5
 8000b20:	189b      	adds	r3, r3, r2
 8000b22:	221f      	movs	r2, #31
 8000b24:	4010      	ands	r0, r2
 8000b26:	3a1e      	subs	r2, #30
 8000b28:	4082      	lsls	r2, r0
 8000b2a:	6819      	ldr	r1, [r3, #0]
 8000b2c:	4311      	orrs	r1, r2
 8000b2e:	6019      	str	r1, [r3, #0]
	_RCC_REG(rst) &= ~_RCC_BIT(rst);
 8000b30:	6819      	ldr	r1, [r3, #0]
 8000b32:	4391      	bics	r1, r2
 8000b34:	6019      	str	r1, [r3, #0]
}
 8000b36:	4770      	bx	lr
 8000b38:	40021000 	.word	0x40021000

08000b3c <rtc_unlock>:
/** @brief Unlock write access to the RTC registers

*/
void rtc_unlock(void)
{
	RTC_WPR = 0xca;
 8000b3c:	22ca      	movs	r2, #202	; 0xca
 8000b3e:	4b02      	ldr	r3, [pc, #8]	; (8000b48 <rtc_unlock+0xc>)
 8000b40:	601a      	str	r2, [r3, #0]
	RTC_WPR = 0x53;
 8000b42:	3a77      	subs	r2, #119	; 0x77
 8000b44:	601a      	str	r2, [r3, #0]
}
 8000b46:	4770      	bx	lr
 8000b48:	40002824 	.word	0x40002824

08000b4c <rtc_lock>:
/** @brief Lock write access to the RTC registers

*/
void rtc_lock(void)
{
	RTC_WPR = 0xff;
 8000b4c:	22ff      	movs	r2, #255	; 0xff
 8000b4e:	4b01      	ldr	r3, [pc, #4]	; (8000b54 <rtc_lock+0x8>)
 8000b50:	601a      	str	r2, [r3, #0]
}
 8000b52:	4770      	bx	lr
 8000b54:	40002824 	.word	0x40002824

08000b58 <rtc_clear_wakeup_flag>:

@details This function should be called first in the rtc_wkup_isr()
*/
void rtc_clear_wakeup_flag(void)
{
	RTC_ISR &= ~RTC_ISR_WUTF;
 8000b58:	4a02      	ldr	r2, [pc, #8]	; (8000b64 <rtc_clear_wakeup_flag+0xc>)
 8000b5a:	4903      	ldr	r1, [pc, #12]	; (8000b68 <rtc_clear_wakeup_flag+0x10>)
 8000b5c:	6813      	ldr	r3, [r2, #0]
 8000b5e:	400b      	ands	r3, r1
 8000b60:	6013      	str	r3, [r2, #0]
}
 8000b62:	4770      	bx	lr
 8000b64:	4000280c 	.word	0x4000280c
 8000b68:	fffffbff 	.word	0xfffffbff

08000b6c <spi_xfer>:
uint16_t spi_xfer(uint32_t spi, uint16_t data)
{
	spi_write(spi, data);

	/* Wait for transfer finished. */
	while (!(SPI_SR(spi) & SPI_SR_RXNE));
 8000b6c:	2301      	movs	r3, #1
	SPI_DR(spi) = data;
 8000b6e:	60c1      	str	r1, [r0, #12]
	while (!(SPI_SR(spi) & SPI_SR_RXNE));
 8000b70:	6882      	ldr	r2, [r0, #8]
 8000b72:	421a      	tst	r2, r3
 8000b74:	d0fc      	beq.n	8000b70 <spi_xfer+0x4>

	/* Read the data (8 or 16 bits, depending on DFF bit) from DR. */
	return SPI_DR(spi);
 8000b76:	68c0      	ldr	r0, [r0, #12]
 8000b78:	b280      	uxth	r0, r0
}
 8000b7a:	4770      	bx	lr

08000b7c <usart_set_baudrate>:
void usart_set_baudrate(uint32_t usart, uint32_t baud)
{
	uint32_t clock = rcc_apb1_frequency;

#if defined USART1
	if ((usart == USART1)
 8000b7c:	4b10      	ldr	r3, [pc, #64]	; (8000bc0 <usart_set_baudrate+0x44>)
{
 8000b7e:	b570      	push	{r4, r5, r6, lr}
 8000b80:	0005      	movs	r5, r0
 8000b82:	000c      	movs	r4, r1
 8000b84:	084e      	lsrs	r6, r1, #1
	if ((usart == USART1)
 8000b86:	4298      	cmp	r0, r3
 8000b88:	d107      	bne.n	8000b9a <usart_set_baudrate+0x1e>
#if defined USART6
		|| (usart == USART6)
#endif
		) {
		clock = rcc_apb2_frequency;
 8000b8a:	4b0e      	ldr	r3, [pc, #56]	; (8000bc4 <usart_set_baudrate+0x48>)
 8000b8c:	6818      	ldr	r0, [r3, #0]
			+ ((clock % baud) * 256 + baud / 2) / baud;
		return;
	}
#endif

	USART_BRR(usart) = (clock + baud / 2) / baud;
 8000b8e:	0021      	movs	r1, r4
 8000b90:	1830      	adds	r0, r6, r0
 8000b92:	f000 f8bf 	bl	8000d14 <__udivsi3>
 8000b96:	60e8      	str	r0, [r5, #12]
 8000b98:	e010      	b.n	8000bbc <usart_set_baudrate+0x40>
	uint32_t clock = rcc_apb1_frequency;
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <usart_set_baudrate+0x4c>)
 8000b9c:	6818      	ldr	r0, [r3, #0]
	if (usart == LPUART1) {
 8000b9e:	4b0b      	ldr	r3, [pc, #44]	; (8000bcc <usart_set_baudrate+0x50>)
 8000ba0:	429d      	cmp	r5, r3
 8000ba2:	d1f4      	bne.n	8000b8e <usart_set_baudrate+0x12>
		USART_BRR(usart) = (clock / baud) * 256
 8000ba4:	f000 f93c 	bl	8000e20 <__aeabi_uidivmod>
 8000ba8:	0005      	movs	r5, r0
			+ ((clock % baud) * 256 + baud / 2) / baud;
 8000baa:	0208      	lsls	r0, r1, #8
 8000bac:	1980      	adds	r0, r0, r6
 8000bae:	0021      	movs	r1, r4
 8000bb0:	f000 f8b0 	bl	8000d14 <__udivsi3>
		USART_BRR(usart) = (clock / baud) * 256
 8000bb4:	022d      	lsls	r5, r5, #8
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <usart_set_baudrate+0x54>)
			+ ((clock % baud) * 256 + baud / 2) / baud;
 8000bb8:	1940      	adds	r0, r0, r5
		USART_BRR(usart) = (clock / baud) * 256
 8000bba:	6018      	str	r0, [r3, #0]
}
 8000bbc:	bd70      	pop	{r4, r5, r6, pc}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	40013800 	.word	0x40013800
 8000bc4:	2000000c 	.word	0x2000000c
 8000bc8:	20000008 	.word	0x20000008
 8000bcc:	40004800 	.word	0x40004800
 8000bd0:	4000480c 	.word	0x4000480c

08000bd4 <usart_set_databits>:
@param[in] bits unsigned 32 bit. Word length in bits 8 or 9.
*/

void usart_set_databits(uint32_t usart, uint32_t bits)
{
	if (bits == 8) {
 8000bd4:	2908      	cmp	r1, #8
 8000bd6:	d104      	bne.n	8000be2 <usart_set_databits+0xe>
		USART_CR1(usart) &= ~USART_CR1_M; /* 8 data bits */
 8000bd8:	6803      	ldr	r3, [r0, #0]
 8000bda:	4a04      	ldr	r2, [pc, #16]	; (8000bec <usart_set_databits+0x18>)
 8000bdc:	4013      	ands	r3, r2
	} else {
		USART_CR1(usart) |= USART_CR1_M;  /* 9 data bits */
 8000bde:	6003      	str	r3, [r0, #0]
	}
}
 8000be0:	4770      	bx	lr
		USART_CR1(usart) |= USART_CR1_M;  /* 9 data bits */
 8000be2:	2380      	movs	r3, #128	; 0x80
 8000be4:	6802      	ldr	r2, [r0, #0]
 8000be6:	015b      	lsls	r3, r3, #5
 8000be8:	4313      	orrs	r3, r2
 8000bea:	e7f8      	b.n	8000bde <usart_set_databits+0xa>
 8000bec:	ffffefff 	.word	0xffffefff

08000bf0 <usart_set_stopbits>:

void usart_set_stopbits(uint32_t usart, uint32_t stopbits)
{
	uint32_t reg32;

	reg32 = USART_CR2(usart);
 8000bf0:	6843      	ldr	r3, [r0, #4]
	reg32 = (reg32 & ~USART_CR2_STOPBITS_MASK) | stopbits;
 8000bf2:	4a02      	ldr	r2, [pc, #8]	; (8000bfc <usart_set_stopbits+0xc>)
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	430b      	orrs	r3, r1
	USART_CR2(usart) = reg32;
 8000bf8:	6043      	str	r3, [r0, #4]
}
 8000bfa:	4770      	bx	lr
 8000bfc:	ffffcfff 	.word	0xffffcfff

08000c00 <usart_set_parity>:

void usart_set_parity(uint32_t usart, uint32_t parity)
{
	uint32_t reg32;

	reg32 = USART_CR1(usart);
 8000c00:	6803      	ldr	r3, [r0, #0]
	reg32 = (reg32 & ~USART_PARITY_MASK) | parity;
 8000c02:	4a02      	ldr	r2, [pc, #8]	; (8000c0c <usart_set_parity+0xc>)
 8000c04:	4013      	ands	r3, r2
 8000c06:	430b      	orrs	r3, r1
	USART_CR1(usart) = reg32;
 8000c08:	6003      	str	r3, [r0, #0]
}
 8000c0a:	4770      	bx	lr
 8000c0c:	fffff9ff 	.word	0xfffff9ff

08000c10 <usart_set_mode>:
void usart_set_mode(uint32_t usart, uint32_t mode)
{
	uint32_t reg32;

	reg32 = USART_CR1(usart);
	reg32 = (reg32 & ~USART_MODE_MASK) | mode;
 8000c10:	220c      	movs	r2, #12
	reg32 = USART_CR1(usart);
 8000c12:	6803      	ldr	r3, [r0, #0]
	reg32 = (reg32 & ~USART_MODE_MASK) | mode;
 8000c14:	4393      	bics	r3, r2
 8000c16:	430b      	orrs	r3, r1
	USART_CR1(usart) = reg32;
 8000c18:	6003      	str	r3, [r0, #0]
}
 8000c1a:	4770      	bx	lr

08000c1c <usart_set_flow_control>:

void usart_set_flow_control(uint32_t usart, uint32_t flowcontrol)
{
	uint32_t reg32;

	reg32 = USART_CR3(usart);
 8000c1c:	6883      	ldr	r3, [r0, #8]
	reg32 = (reg32 & ~USART_FLOWCONTROL_MASK) | flowcontrol;
 8000c1e:	4a02      	ldr	r2, [pc, #8]	; (8000c28 <usart_set_flow_control+0xc>)
 8000c20:	4013      	ands	r3, r2
 8000c22:	430b      	orrs	r3, r1
	USART_CR3(usart) = reg32;
 8000c24:	6083      	str	r3, [r0, #8]
}
 8000c26:	4770      	bx	lr
 8000c28:	fffffcff 	.word	0xfffffcff

08000c2c <usart_enable>:
usart_reg_base
*/

void usart_enable(uint32_t usart)
{
	USART_CR1(usart) |= USART_CR1_UE;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	6802      	ldr	r2, [r0, #0]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	6003      	str	r3, [r0, #0]
}
 8000c34:	4770      	bx	lr

08000c36 <usart_disable>:
usart_reg_base
*/

void usart_disable(uint32_t usart)
{
	USART_CR1(usart) &= ~USART_CR1_UE;
 8000c36:	2201      	movs	r2, #1
 8000c38:	6803      	ldr	r3, [r0, #0]
 8000c3a:	4393      	bics	r3, r2
 8000c3c:	6003      	str	r3, [r0, #0]
}
 8000c3e:	4770      	bx	lr

08000c40 <usart_send_blocking>:
usart_reg_base
@param[in] data unsigned 16 bit.
*/

void usart_send_blocking(uint32_t usart, uint16_t data)
{
 8000c40:	b570      	push	{r4, r5, r6, lr}
 8000c42:	000d      	movs	r5, r1
 8000c44:	0004      	movs	r4, r0
	usart_wait_send_ready(usart);
 8000c46:	f000 f809 	bl	8000c5c <usart_wait_send_ready>
	usart_send(usart, data);
 8000c4a:	0029      	movs	r1, r5
 8000c4c:	0020      	movs	r0, r4
 8000c4e:	f000 f801 	bl	8000c54 <usart_send>
}
 8000c52:	bd70      	pop	{r4, r5, r6, pc}

08000c54 <usart_send>:
 */

void usart_send(uint32_t usart, uint16_t data)
{
	/* Send data. */
	USART_TDR(usart) = (data & USART_TDR_MASK);
 8000c54:	05c9      	lsls	r1, r1, #23
 8000c56:	0dc9      	lsrs	r1, r1, #23
 8000c58:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000c5a:	4770      	bx	lr

08000c5c <usart_wait_send_ready>:
 */

void usart_wait_send_ready(uint32_t usart)
{
	/* Wait until the data has been transferred into the shift register. */
	while ((USART_ISR(usart) & USART_ISR_TXE) == 0);
 8000c5c:	2380      	movs	r3, #128	; 0x80
 8000c5e:	69c2      	ldr	r2, [r0, #28]
 8000c60:	421a      	tst	r2, r3
 8000c62:	d0fc      	beq.n	8000c5e <usart_wait_send_ready+0x2>
}
 8000c64:	4770      	bx	lr

08000c66 <usart_get_flag>:
 * @returns boolean: flag set.
 */

bool usart_get_flag(uint32_t usart, uint32_t flag)
{
	return ((USART_ISR(usart) & flag) != 0);
 8000c66:	69c0      	ldr	r0, [r0, #28]
 8000c68:	4008      	ands	r0, r1
 8000c6a:	1e41      	subs	r1, r0, #1
 8000c6c:	4188      	sbcs	r0, r1
 8000c6e:	b2c0      	uxtb	r0, r0
}
 8000c70:	4770      	bx	lr

08000c72 <blocking_handler>:

}

void blocking_handler(void)
{
	while (1);
 8000c72:	e7fe      	b.n	8000c72 <blocking_handler>

08000c74 <null_handler>:
}

void null_handler(void)
{
	/* Do nothing. */
}
 8000c74:	4770      	bx	lr
	...

08000c78 <reset_handler>:
{
 8000c78:	b510      	push	{r4, lr}
	for (src = &_data_loadaddr, dest = &_data;
 8000c7a:	4b16      	ldr	r3, [pc, #88]	; (8000cd4 <reset_handler+0x5c>)
 8000c7c:	4a16      	ldr	r2, [pc, #88]	; (8000cd8 <reset_handler+0x60>)
 8000c7e:	4917      	ldr	r1, [pc, #92]	; (8000cdc <reset_handler+0x64>)
 8000c80:	428b      	cmp	r3, r1
 8000c82:	d318      	bcc.n	8000cb6 <reset_handler+0x3e>
		*dest++ = 0;
 8000c84:	2100      	movs	r1, #0
	while (dest < &_ebss) {
 8000c86:	4a16      	ldr	r2, [pc, #88]	; (8000ce0 <reset_handler+0x68>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d317      	bcc.n	8000cbc <reset_handler+0x44>
	SCB_CCR |= SCB_CCR_STKALIGN;
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	4a15      	ldr	r2, [pc, #84]	; (8000ce4 <reset_handler+0x6c>)
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	6811      	ldr	r1, [r2, #0]
	for (fp = &__preinit_array_start; fp < &__preinit_array_end; fp++) {
 8000c94:	4c14      	ldr	r4, [pc, #80]	; (8000ce8 <reset_handler+0x70>)
	SCB_CCR |= SCB_CCR_STKALIGN;
 8000c96:	430b      	orrs	r3, r1
 8000c98:	6013      	str	r3, [r2, #0]
	for (fp = &__preinit_array_start; fp < &__preinit_array_end; fp++) {
 8000c9a:	4b14      	ldr	r3, [pc, #80]	; (8000cec <reset_handler+0x74>)
 8000c9c:	429c      	cmp	r4, r3
 8000c9e:	d30f      	bcc.n	8000cc0 <reset_handler+0x48>
	for (fp = &__init_array_start; fp < &__init_array_end; fp++) {
 8000ca0:	4c13      	ldr	r4, [pc, #76]	; (8000cf0 <reset_handler+0x78>)
 8000ca2:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <reset_handler+0x7c>)
 8000ca4:	429c      	cmp	r4, r3
 8000ca6:	d30e      	bcc.n	8000cc6 <reset_handler+0x4e>
	(void)main();
 8000ca8:	f7ff fa0a 	bl	80000c0 <main>
	for (fp = &__fini_array_start; fp < &__fini_array_end; fp++) {
 8000cac:	4c12      	ldr	r4, [pc, #72]	; (8000cf8 <reset_handler+0x80>)
 8000cae:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <reset_handler+0x84>)
 8000cb0:	429c      	cmp	r4, r3
 8000cb2:	d30b      	bcc.n	8000ccc <reset_handler+0x54>
}
 8000cb4:	bd10      	pop	{r4, pc}
		*dest = *src;
 8000cb6:	ca01      	ldmia	r2!, {r0}
 8000cb8:	c301      	stmia	r3!, {r0}
		src++, dest++) {
 8000cba:	e7e1      	b.n	8000c80 <reset_handler+0x8>
		*dest++ = 0;
 8000cbc:	c302      	stmia	r3!, {r1}
 8000cbe:	e7e3      	b.n	8000c88 <reset_handler+0x10>
		(*fp)();
 8000cc0:	cc08      	ldmia	r4!, {r3}
 8000cc2:	4798      	blx	r3
	for (fp = &__preinit_array_start; fp < &__preinit_array_end; fp++) {
 8000cc4:	e7e9      	b.n	8000c9a <reset_handler+0x22>
		(*fp)();
 8000cc6:	cc08      	ldmia	r4!, {r3}
 8000cc8:	4798      	blx	r3
	for (fp = &__init_array_start; fp < &__init_array_end; fp++) {
 8000cca:	e7ea      	b.n	8000ca2 <reset_handler+0x2a>
		(*fp)();
 8000ccc:	cc08      	ldmia	r4!, {r3}
 8000cce:	4798      	blx	r3
	for (fp = &__fini_array_start; fp < &__fini_array_end; fp++) {
 8000cd0:	e7ed      	b.n	8000cae <reset_handler+0x36>
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	20000000 	.word	0x20000000
 8000cd8:	08000fc8 	.word	0x08000fc8
 8000cdc:	20000010 	.word	0x20000010
 8000ce0:	2000019c 	.word	0x2000019c
 8000ce4:	e000ed14 	.word	0xe000ed14
 8000ce8:	08000fc8 	.word	0x08000fc8
 8000cec:	08000fc8 	.word	0x08000fc8
 8000cf0:	08000fc8 	.word	0x08000fc8
 8000cf4:	08000fc8 	.word	0x08000fc8
 8000cf8:	08000fc8 	.word	0x08000fc8
 8000cfc:	08000fc8 	.word	0x08000fc8

08000d00 <__gnu_thumb1_case_uqi>:
 8000d00:	b402      	push	{r1}
 8000d02:	4671      	mov	r1, lr
 8000d04:	0849      	lsrs	r1, r1, #1
 8000d06:	0049      	lsls	r1, r1, #1
 8000d08:	5c09      	ldrb	r1, [r1, r0]
 8000d0a:	0049      	lsls	r1, r1, #1
 8000d0c:	448e      	add	lr, r1
 8000d0e:	bc02      	pop	{r1}
 8000d10:	4770      	bx	lr
 8000d12:	46c0      	nop			; (mov r8, r8)

08000d14 <__udivsi3>:
 8000d14:	2200      	movs	r2, #0
 8000d16:	0843      	lsrs	r3, r0, #1
 8000d18:	428b      	cmp	r3, r1
 8000d1a:	d374      	bcc.n	8000e06 <__udivsi3+0xf2>
 8000d1c:	0903      	lsrs	r3, r0, #4
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d35f      	bcc.n	8000de2 <__udivsi3+0xce>
 8000d22:	0a03      	lsrs	r3, r0, #8
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d344      	bcc.n	8000db2 <__udivsi3+0x9e>
 8000d28:	0b03      	lsrs	r3, r0, #12
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d328      	bcc.n	8000d80 <__udivsi3+0x6c>
 8000d2e:	0c03      	lsrs	r3, r0, #16
 8000d30:	428b      	cmp	r3, r1
 8000d32:	d30d      	bcc.n	8000d50 <__udivsi3+0x3c>
 8000d34:	22ff      	movs	r2, #255	; 0xff
 8000d36:	0209      	lsls	r1, r1, #8
 8000d38:	ba12      	rev	r2, r2
 8000d3a:	0c03      	lsrs	r3, r0, #16
 8000d3c:	428b      	cmp	r3, r1
 8000d3e:	d302      	bcc.n	8000d46 <__udivsi3+0x32>
 8000d40:	1212      	asrs	r2, r2, #8
 8000d42:	0209      	lsls	r1, r1, #8
 8000d44:	d065      	beq.n	8000e12 <__udivsi3+0xfe>
 8000d46:	0b03      	lsrs	r3, r0, #12
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d319      	bcc.n	8000d80 <__udivsi3+0x6c>
 8000d4c:	e000      	b.n	8000d50 <__udivsi3+0x3c>
 8000d4e:	0a09      	lsrs	r1, r1, #8
 8000d50:	0bc3      	lsrs	r3, r0, #15
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d301      	bcc.n	8000d5a <__udivsi3+0x46>
 8000d56:	03cb      	lsls	r3, r1, #15
 8000d58:	1ac0      	subs	r0, r0, r3
 8000d5a:	4152      	adcs	r2, r2
 8000d5c:	0b83      	lsrs	r3, r0, #14
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d301      	bcc.n	8000d66 <__udivsi3+0x52>
 8000d62:	038b      	lsls	r3, r1, #14
 8000d64:	1ac0      	subs	r0, r0, r3
 8000d66:	4152      	adcs	r2, r2
 8000d68:	0b43      	lsrs	r3, r0, #13
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d301      	bcc.n	8000d72 <__udivsi3+0x5e>
 8000d6e:	034b      	lsls	r3, r1, #13
 8000d70:	1ac0      	subs	r0, r0, r3
 8000d72:	4152      	adcs	r2, r2
 8000d74:	0b03      	lsrs	r3, r0, #12
 8000d76:	428b      	cmp	r3, r1
 8000d78:	d301      	bcc.n	8000d7e <__udivsi3+0x6a>
 8000d7a:	030b      	lsls	r3, r1, #12
 8000d7c:	1ac0      	subs	r0, r0, r3
 8000d7e:	4152      	adcs	r2, r2
 8000d80:	0ac3      	lsrs	r3, r0, #11
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d301      	bcc.n	8000d8a <__udivsi3+0x76>
 8000d86:	02cb      	lsls	r3, r1, #11
 8000d88:	1ac0      	subs	r0, r0, r3
 8000d8a:	4152      	adcs	r2, r2
 8000d8c:	0a83      	lsrs	r3, r0, #10
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d301      	bcc.n	8000d96 <__udivsi3+0x82>
 8000d92:	028b      	lsls	r3, r1, #10
 8000d94:	1ac0      	subs	r0, r0, r3
 8000d96:	4152      	adcs	r2, r2
 8000d98:	0a43      	lsrs	r3, r0, #9
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d301      	bcc.n	8000da2 <__udivsi3+0x8e>
 8000d9e:	024b      	lsls	r3, r1, #9
 8000da0:	1ac0      	subs	r0, r0, r3
 8000da2:	4152      	adcs	r2, r2
 8000da4:	0a03      	lsrs	r3, r0, #8
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d301      	bcc.n	8000dae <__udivsi3+0x9a>
 8000daa:	020b      	lsls	r3, r1, #8
 8000dac:	1ac0      	subs	r0, r0, r3
 8000dae:	4152      	adcs	r2, r2
 8000db0:	d2cd      	bcs.n	8000d4e <__udivsi3+0x3a>
 8000db2:	09c3      	lsrs	r3, r0, #7
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d301      	bcc.n	8000dbc <__udivsi3+0xa8>
 8000db8:	01cb      	lsls	r3, r1, #7
 8000dba:	1ac0      	subs	r0, r0, r3
 8000dbc:	4152      	adcs	r2, r2
 8000dbe:	0983      	lsrs	r3, r0, #6
 8000dc0:	428b      	cmp	r3, r1
 8000dc2:	d301      	bcc.n	8000dc8 <__udivsi3+0xb4>
 8000dc4:	018b      	lsls	r3, r1, #6
 8000dc6:	1ac0      	subs	r0, r0, r3
 8000dc8:	4152      	adcs	r2, r2
 8000dca:	0943      	lsrs	r3, r0, #5
 8000dcc:	428b      	cmp	r3, r1
 8000dce:	d301      	bcc.n	8000dd4 <__udivsi3+0xc0>
 8000dd0:	014b      	lsls	r3, r1, #5
 8000dd2:	1ac0      	subs	r0, r0, r3
 8000dd4:	4152      	adcs	r2, r2
 8000dd6:	0903      	lsrs	r3, r0, #4
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d301      	bcc.n	8000de0 <__udivsi3+0xcc>
 8000ddc:	010b      	lsls	r3, r1, #4
 8000dde:	1ac0      	subs	r0, r0, r3
 8000de0:	4152      	adcs	r2, r2
 8000de2:	08c3      	lsrs	r3, r0, #3
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d301      	bcc.n	8000dec <__udivsi3+0xd8>
 8000de8:	00cb      	lsls	r3, r1, #3
 8000dea:	1ac0      	subs	r0, r0, r3
 8000dec:	4152      	adcs	r2, r2
 8000dee:	0883      	lsrs	r3, r0, #2
 8000df0:	428b      	cmp	r3, r1
 8000df2:	d301      	bcc.n	8000df8 <__udivsi3+0xe4>
 8000df4:	008b      	lsls	r3, r1, #2
 8000df6:	1ac0      	subs	r0, r0, r3
 8000df8:	4152      	adcs	r2, r2
 8000dfa:	0843      	lsrs	r3, r0, #1
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d301      	bcc.n	8000e04 <__udivsi3+0xf0>
 8000e00:	004b      	lsls	r3, r1, #1
 8000e02:	1ac0      	subs	r0, r0, r3
 8000e04:	4152      	adcs	r2, r2
 8000e06:	1a41      	subs	r1, r0, r1
 8000e08:	d200      	bcs.n	8000e0c <__udivsi3+0xf8>
 8000e0a:	4601      	mov	r1, r0
 8000e0c:	4152      	adcs	r2, r2
 8000e0e:	4610      	mov	r0, r2
 8000e10:	4770      	bx	lr
 8000e12:	e7ff      	b.n	8000e14 <__udivsi3+0x100>
 8000e14:	b501      	push	{r0, lr}
 8000e16:	2000      	movs	r0, #0
 8000e18:	f000 f806 	bl	8000e28 <__aeabi_idiv0>
 8000e1c:	bd02      	pop	{r1, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)

08000e20 <__aeabi_uidivmod>:
 8000e20:	2900      	cmp	r1, #0
 8000e22:	d0f7      	beq.n	8000e14 <__udivsi3+0x100>
 8000e24:	e776      	b.n	8000d14 <__udivsi3>
 8000e26:	4770      	bx	lr

08000e28 <__aeabi_idiv0>:
 8000e28:	4770      	bx	lr
 8000e2a:	46c0      	nop			; (mov r8, r8)
 8000e2c:	736e6553 	.word	0x736e6553
 8000e30:	4220726f 	.word	0x4220726f
 8000e34:	6c746f6f 	.word	0x6c746f6f
 8000e38:	6564616f 	.word	0x6564616f
 8000e3c:	74532072 	.word	0x74532072
 8000e40:	0a747261 	.word	0x0a747261
 8000e44:	00000000 	.word	0x00000000
 8000e48:	08000518 	.word	0x08000518
 8000e4c:	08000526 	.word	0x08000526
 8000e50:	08000526 	.word	0x08000526
 8000e54:	08000526 	.word	0x08000526
 8000e58:	08000526 	.word	0x08000526
 8000e5c:	08000526 	.word	0x08000526
 8000e60:	08000526 	.word	0x08000526
 8000e64:	08000526 	.word	0x08000526
 8000e68:	08000526 	.word	0x08000526
 8000e6c:	08000526 	.word	0x08000526
 8000e70:	08000526 	.word	0x08000526
 8000e74:	08000526 	.word	0x08000526
 8000e78:	08000526 	.word	0x08000526
 8000e7c:	08000526 	.word	0x08000526
 8000e80:	08000526 	.word	0x08000526
 8000e84:	08000526 	.word	0x08000526
 8000e88:	08000526 	.word	0x08000526
 8000e8c:	08000526 	.word	0x08000526
 8000e90:	08000526 	.word	0x08000526
 8000e94:	08000526 	.word	0x08000526
 8000e98:	08000526 	.word	0x08000526
 8000e9c:	08000526 	.word	0x08000526
 8000ea0:	08000526 	.word	0x08000526
 8000ea4:	08000526 	.word	0x08000526
 8000ea8:	08000526 	.word	0x08000526
 8000eac:	08000526 	.word	0x08000526
 8000eb0:	08000526 	.word	0x08000526
 8000eb4:	08000526 	.word	0x08000526
 8000eb8:	08000526 	.word	0x08000526
 8000ebc:	08000526 	.word	0x08000526
 8000ec0:	08000526 	.word	0x08000526
 8000ec4:	08000526 	.word	0x08000526
 8000ec8:	08000526 	.word	0x08000526
 8000ecc:	08000526 	.word	0x08000526
 8000ed0:	08000526 	.word	0x08000526
 8000ed4:	08000526 	.word	0x08000526
 8000ed8:	08000526 	.word	0x08000526
 8000edc:	08000526 	.word	0x08000526
 8000ee0:	08000526 	.word	0x08000526
 8000ee4:	08000526 	.word	0x08000526
 8000ee8:	08000526 	.word	0x08000526
 8000eec:	08000526 	.word	0x08000526
 8000ef0:	08000526 	.word	0x08000526
 8000ef4:	08000526 	.word	0x08000526
 8000ef8:	08000526 	.word	0x08000526
 8000efc:	08000526 	.word	0x08000526
 8000f00:	08000526 	.word	0x08000526
 8000f04:	08000526 	.word	0x08000526
 8000f08:	08000526 	.word	0x08000526
 8000f0c:	08000526 	.word	0x08000526
 8000f10:	08000526 	.word	0x08000526
 8000f14:	08000452 	.word	0x08000452
 8000f18:	08000526 	.word	0x08000526
 8000f1c:	08000526 	.word	0x08000526
 8000f20:	08000526 	.word	0x08000526
 8000f24:	08000526 	.word	0x08000526
 8000f28:	08000526 	.word	0x08000526
 8000f2c:	08000526 	.word	0x08000526
 8000f30:	08000526 	.word	0x08000526
 8000f34:	08000526 	.word	0x08000526
 8000f38:	08000526 	.word	0x08000526
 8000f3c:	08000452 	.word	0x08000452
 8000f40:	080004ae 	.word	0x080004ae
 8000f44:	08000452 	.word	0x08000452
 8000f48:	08000526 	.word	0x08000526
 8000f4c:	08000526 	.word	0x08000526
 8000f50:	08000526 	.word	0x08000526
 8000f54:	08000526 	.word	0x08000526
 8000f58:	08000452 	.word	0x08000452
 8000f5c:	08000526 	.word	0x08000526
 8000f60:	08000526 	.word	0x08000526
 8000f64:	08000526 	.word	0x08000526
 8000f68:	08000526 	.word	0x08000526
 8000f6c:	08000526 	.word	0x08000526
 8000f70:	08000452 	.word	0x08000452
 8000f74:	080004f8 	.word	0x080004f8
 8000f78:	08000526 	.word	0x08000526
 8000f7c:	08000526 	.word	0x08000526
 8000f80:	080004c2 	.word	0x080004c2
 8000f84:	08000526 	.word	0x08000526
 8000f88:	08000452 	.word	0x08000452
 8000f8c:	08000526 	.word	0x08000526
 8000f90:	08000526 	.word	0x08000526
 8000f94:	08000452 	.word	0x08000452
 8000f98:	204d4652 	.word	0x204d4652
 8000f9c:	20495053 	.word	0x20495053
 8000fa0:	74697257 	.word	0x74697257
 8000fa4:	00000065 	.word	0x00000065
 8000fa8:	656d6954 	.word	0x656d6954
 8000fac:	2074756f 	.word	0x2074756f
 8000fb0:	25207325 	.word	0x25207325
 8000fb4:	0a583830 	.word	0x0a583830
 8000fb8:	00000000 	.word	0x00000000
 8000fbc:	20435452 	.word	0x20435452
 8000fc0:	0a525349 	.word	0x0a525349
 8000fc4:	00000000 	.word	0x00000000
