<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pinctrl › pinctrl-imx6q.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pinctrl-imx6q.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * imx6q pinctrl driver based on imx pinmux core</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 Freescale Semiconductor, Inc.</span>
<span class="cm"> * Copyright (C) 2012 Linaro, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Dong Aisheng &lt;dong.aisheng@linaro.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinctrl.h&gt;</span>

<span class="cp">#include &quot;pinctrl-imx.h&quot;</span>

<span class="k">enum</span> <span class="n">imx6q_pads</span> <span class="p">{</span>
	<span class="n">MX6Q_PAD_SD2_DAT1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD2_DAT2</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD2_DAT0</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_TXC</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_TD0</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_TD1</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_TD2</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_TD3</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_RX_CTL</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_RD0</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_TX_CTL</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_RD1</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_RD2</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_RD3</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RGMII_RXC</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A25</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_EB2</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D16</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D17</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D18</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D19</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D20</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D21</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D22</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D23</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_EB3</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D24</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D25</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D26</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D27</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D28</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D29</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D30</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_D31</span> <span class="o">=</span> <span class="mi">33</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A24</span> <span class="o">=</span> <span class="mi">34</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A23</span> <span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A22</span> <span class="o">=</span> <span class="mi">36</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A21</span> <span class="o">=</span> <span class="mi">37</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A20</span> <span class="o">=</span> <span class="mi">38</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A19</span> <span class="o">=</span> <span class="mi">39</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A18</span> <span class="o">=</span> <span class="mi">40</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A17</span> <span class="o">=</span> <span class="mi">41</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_A16</span> <span class="o">=</span> <span class="mi">42</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_CS0</span> <span class="o">=</span> <span class="mi">43</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_CS1</span> <span class="o">=</span> <span class="mi">44</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_OE</span> <span class="o">=</span> <span class="mi">45</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_RW</span> <span class="o">=</span> <span class="mi">46</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_LBA</span> <span class="o">=</span> <span class="mi">47</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_EB0</span> <span class="o">=</span> <span class="mi">48</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_EB1</span> <span class="o">=</span> <span class="mi">49</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA0</span> <span class="o">=</span> <span class="mi">50</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA1</span> <span class="o">=</span> <span class="mi">51</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA2</span> <span class="o">=</span> <span class="mi">52</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA3</span> <span class="o">=</span> <span class="mi">53</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA4</span> <span class="o">=</span> <span class="mi">54</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA5</span> <span class="o">=</span> <span class="mi">55</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA6</span> <span class="o">=</span> <span class="mi">56</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA7</span> <span class="o">=</span> <span class="mi">57</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA8</span> <span class="o">=</span> <span class="mi">58</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA9</span> <span class="o">=</span> <span class="mi">59</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA10</span> <span class="o">=</span> <span class="mi">60</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA11</span> <span class="o">=</span> <span class="mi">61</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA12</span> <span class="o">=</span> <span class="mi">62</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA13</span> <span class="o">=</span> <span class="mi">63</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA14</span> <span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_DA15</span> <span class="o">=</span> <span class="mi">65</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_WAIT</span> <span class="o">=</span> <span class="mi">66</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_EIM_BCLK</span> <span class="o">=</span> <span class="mi">67</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DI0_DISP_CLK</span> <span class="o">=</span> <span class="mi">68</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DI0_PIN15</span> <span class="o">=</span> <span class="mi">69</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DI0_PIN2</span> <span class="o">=</span> <span class="mi">70</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DI0_PIN3</span> <span class="o">=</span> <span class="mi">71</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DI0_PIN4</span> <span class="o">=</span> <span class="mi">72</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT0</span> <span class="o">=</span> <span class="mi">73</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT1</span> <span class="o">=</span> <span class="mi">74</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT2</span> <span class="o">=</span> <span class="mi">75</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT3</span> <span class="o">=</span> <span class="mi">76</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT4</span> <span class="o">=</span> <span class="mi">77</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT5</span> <span class="o">=</span> <span class="mi">78</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT6</span> <span class="o">=</span> <span class="mi">79</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT7</span> <span class="o">=</span> <span class="mi">80</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT8</span> <span class="o">=</span> <span class="mi">81</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT9</span> <span class="o">=</span> <span class="mi">82</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT10</span> <span class="o">=</span> <span class="mi">83</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT11</span> <span class="o">=</span> <span class="mi">84</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT12</span> <span class="o">=</span> <span class="mi">85</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT13</span> <span class="o">=</span> <span class="mi">86</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT14</span> <span class="o">=</span> <span class="mi">87</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT15</span> <span class="o">=</span> <span class="mi">88</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT16</span> <span class="o">=</span> <span class="mi">89</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT17</span> <span class="o">=</span> <span class="mi">90</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT18</span> <span class="o">=</span> <span class="mi">91</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT19</span> <span class="o">=</span> <span class="mi">92</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT20</span> <span class="o">=</span> <span class="mi">93</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT21</span> <span class="o">=</span> <span class="mi">94</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT22</span> <span class="o">=</span> <span class="mi">95</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DISP0_DAT23</span> <span class="o">=</span> <span class="mi">96</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_MDIO</span> <span class="o">=</span> <span class="mi">97</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_REF_CLK</span> <span class="o">=</span> <span class="mi">98</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_RX_ER</span> <span class="o">=</span> <span class="mi">99</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_CRS_DV</span> <span class="o">=</span> <span class="mi">100</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_RXD1</span> <span class="o">=</span> <span class="mi">101</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_RXD0</span> <span class="o">=</span> <span class="mi">102</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_TX_EN</span> <span class="o">=</span> <span class="mi">103</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_TXD1</span> <span class="o">=</span> <span class="mi">104</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_TXD0</span> <span class="o">=</span> <span class="mi">105</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_ENET_MDC</span> <span class="o">=</span> <span class="mi">106</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D40</span> <span class="o">=</span> <span class="mi">107</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D41</span> <span class="o">=</span> <span class="mi">108</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D42</span> <span class="o">=</span> <span class="mi">109</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D43</span> <span class="o">=</span> <span class="mi">110</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D44</span> <span class="o">=</span> <span class="mi">111</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D45</span> <span class="o">=</span> <span class="mi">112</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D46</span> <span class="o">=</span> <span class="mi">113</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D47</span> <span class="o">=</span> <span class="mi">114</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDQS5</span> <span class="o">=</span> <span class="mi">115</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_DQM5</span> <span class="o">=</span> <span class="mi">116</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D32</span> <span class="o">=</span> <span class="mi">117</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D33</span> <span class="o">=</span> <span class="mi">118</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D34</span> <span class="o">=</span> <span class="mi">119</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D35</span> <span class="o">=</span> <span class="mi">120</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D36</span> <span class="o">=</span> <span class="mi">121</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D37</span> <span class="o">=</span> <span class="mi">122</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D38</span> <span class="o">=</span> <span class="mi">123</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D39</span> <span class="o">=</span> <span class="mi">124</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_DQM4</span> <span class="o">=</span> <span class="mi">125</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDQS4</span> <span class="o">=</span> <span class="mi">126</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D24</span> <span class="o">=</span> <span class="mi">127</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D25</span> <span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D26</span> <span class="o">=</span> <span class="mi">129</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D27</span> <span class="o">=</span> <span class="mi">130</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D28</span> <span class="o">=</span> <span class="mi">131</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D29</span> <span class="o">=</span> <span class="mi">132</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDQS3</span> <span class="o">=</span> <span class="mi">133</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D30</span> <span class="o">=</span> <span class="mi">134</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D31</span> <span class="o">=</span> <span class="mi">135</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_DQM3</span> <span class="o">=</span> <span class="mi">136</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D16</span> <span class="o">=</span> <span class="mi">137</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D17</span> <span class="o">=</span> <span class="mi">138</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D18</span> <span class="o">=</span> <span class="mi">139</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D19</span> <span class="o">=</span> <span class="mi">140</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D20</span> <span class="o">=</span> <span class="mi">141</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D21</span> <span class="o">=</span> <span class="mi">142</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D22</span> <span class="o">=</span> <span class="mi">143</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDQS2</span> <span class="o">=</span> <span class="mi">144</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D23</span> <span class="o">=</span> <span class="mi">145</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_DQM2</span> <span class="o">=</span> <span class="mi">146</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A0</span> <span class="o">=</span> <span class="mi">147</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A1</span> <span class="o">=</span> <span class="mi">148</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A2</span> <span class="o">=</span> <span class="mi">149</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A3</span> <span class="o">=</span> <span class="mi">150</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A4</span> <span class="o">=</span> <span class="mi">151</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A5</span> <span class="o">=</span> <span class="mi">152</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A6</span> <span class="o">=</span> <span class="mi">153</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A7</span> <span class="o">=</span> <span class="mi">154</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A8</span> <span class="o">=</span> <span class="mi">155</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A9</span> <span class="o">=</span> <span class="mi">156</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A10</span> <span class="o">=</span> <span class="mi">157</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A11</span> <span class="o">=</span> <span class="mi">158</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A12</span> <span class="o">=</span> <span class="mi">159</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A13</span> <span class="o">=</span> <span class="mi">160</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A14</span> <span class="o">=</span> <span class="mi">161</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_A15</span> <span class="o">=</span> <span class="mi">162</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_CAS</span> <span class="o">=</span> <span class="mi">163</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_CS0</span> <span class="o">=</span> <span class="mi">164</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_CS1</span> <span class="o">=</span> <span class="mi">165</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_RAS</span> <span class="o">=</span> <span class="mi">166</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_RESET</span> <span class="o">=</span> <span class="mi">167</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDBA0</span> <span class="o">=</span> <span class="mi">168</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDBA1</span> <span class="o">=</span> <span class="mi">169</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDCLK_0</span> <span class="o">=</span> <span class="mi">170</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDBA2</span> <span class="o">=</span> <span class="mi">171</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDCKE0</span> <span class="o">=</span> <span class="mi">172</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDCLK_1</span> <span class="o">=</span> <span class="mi">173</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDCKE1</span> <span class="o">=</span> <span class="mi">174</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDODT0</span> <span class="o">=</span> <span class="mi">175</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDODT1</span> <span class="o">=</span> <span class="mi">176</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDWE</span> <span class="o">=</span> <span class="mi">177</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D0</span> <span class="o">=</span> <span class="mi">178</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D1</span> <span class="o">=</span> <span class="mi">179</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D2</span> <span class="o">=</span> <span class="mi">180</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D3</span> <span class="o">=</span> <span class="mi">181</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D4</span> <span class="o">=</span> <span class="mi">182</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D5</span> <span class="o">=</span> <span class="mi">183</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDQS0</span> <span class="o">=</span> <span class="mi">184</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D6</span> <span class="o">=</span> <span class="mi">185</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D7</span> <span class="o">=</span> <span class="mi">186</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_DQM0</span> <span class="o">=</span> <span class="mi">187</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D8</span> <span class="o">=</span> <span class="mi">188</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D9</span> <span class="o">=</span> <span class="mi">189</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D10</span> <span class="o">=</span> <span class="mi">190</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D11</span> <span class="o">=</span> <span class="mi">191</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D12</span> <span class="o">=</span> <span class="mi">192</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D13</span> <span class="o">=</span> <span class="mi">193</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D14</span> <span class="o">=</span> <span class="mi">194</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDQS1</span> <span class="o">=</span> <span class="mi">195</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D15</span> <span class="o">=</span> <span class="mi">196</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_DQM1</span> <span class="o">=</span> <span class="mi">197</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D48</span> <span class="o">=</span> <span class="mi">198</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D49</span> <span class="o">=</span> <span class="mi">199</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D50</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D51</span> <span class="o">=</span> <span class="mi">201</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D52</span> <span class="o">=</span> <span class="mi">202</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D53</span> <span class="o">=</span> <span class="mi">203</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D54</span> <span class="o">=</span> <span class="mi">204</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D55</span> <span class="o">=</span> <span class="mi">205</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDQS6</span> <span class="o">=</span> <span class="mi">206</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_DQM6</span> <span class="o">=</span> <span class="mi">207</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D56</span> <span class="o">=</span> <span class="mi">208</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_SDQS7</span> <span class="o">=</span> <span class="mi">209</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D57</span> <span class="o">=</span> <span class="mi">210</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D58</span> <span class="o">=</span> <span class="mi">211</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D59</span> <span class="o">=</span> <span class="mi">212</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D60</span> <span class="o">=</span> <span class="mi">213</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_DQM7</span> <span class="o">=</span> <span class="mi">214</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D61</span> <span class="o">=</span> <span class="mi">215</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D62</span> <span class="o">=</span> <span class="mi">216</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_DRAM_D63</span> <span class="o">=</span> <span class="mi">217</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_COL0</span> <span class="o">=</span> <span class="mi">218</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_ROW0</span> <span class="o">=</span> <span class="mi">219</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_COL1</span> <span class="o">=</span> <span class="mi">220</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_ROW1</span> <span class="o">=</span> <span class="mi">221</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_COL2</span> <span class="o">=</span> <span class="mi">222</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_ROW2</span> <span class="o">=</span> <span class="mi">223</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_COL3</span> <span class="o">=</span> <span class="mi">224</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_ROW3</span> <span class="o">=</span> <span class="mi">225</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_COL4</span> <span class="o">=</span> <span class="mi">226</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_KEY_ROW4</span> <span class="o">=</span> <span class="mi">227</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_0</span> <span class="o">=</span> <span class="mi">228</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_1</span> <span class="o">=</span> <span class="mi">229</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_9</span> <span class="o">=</span> <span class="mi">230</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_3</span> <span class="o">=</span> <span class="mi">231</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_6</span> <span class="o">=</span> <span class="mi">232</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_2</span> <span class="o">=</span> <span class="mi">233</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_4</span> <span class="o">=</span> <span class="mi">234</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_5</span> <span class="o">=</span> <span class="mi">235</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_7</span> <span class="o">=</span> <span class="mi">236</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_8</span> <span class="o">=</span> <span class="mi">237</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_16</span> <span class="o">=</span> <span class="mi">238</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_17</span> <span class="o">=</span> <span class="mi">239</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_18</span> <span class="o">=</span> <span class="mi">240</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_GPIO_19</span> <span class="o">=</span> <span class="mi">241</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_PIXCLK</span> <span class="o">=</span> <span class="mi">242</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_MCLK</span> <span class="o">=</span> <span class="mi">243</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DATA_EN</span> <span class="o">=</span> <span class="mi">244</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_VSYNC</span> <span class="o">=</span> <span class="mi">245</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT4</span> <span class="o">=</span> <span class="mi">246</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT5</span> <span class="o">=</span> <span class="mi">247</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT6</span> <span class="o">=</span> <span class="mi">248</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT7</span> <span class="o">=</span> <span class="mi">249</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT8</span> <span class="o">=</span> <span class="mi">250</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT9</span> <span class="o">=</span> <span class="mi">251</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT10</span> <span class="o">=</span> <span class="mi">252</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT11</span> <span class="o">=</span> <span class="mi">253</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT12</span> <span class="o">=</span> <span class="mi">254</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT13</span> <span class="o">=</span> <span class="mi">255</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT14</span> <span class="o">=</span> <span class="mi">256</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT15</span> <span class="o">=</span> <span class="mi">257</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT16</span> <span class="o">=</span> <span class="mi">258</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT17</span> <span class="o">=</span> <span class="mi">259</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT18</span> <span class="o">=</span> <span class="mi">260</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_CSI0_DAT19</span> <span class="o">=</span> <span class="mi">261</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_JTAG_TMS</span> <span class="o">=</span> <span class="mi">262</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_JTAG_MOD</span> <span class="o">=</span> <span class="mi">263</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_JTAG_TRSTB</span> <span class="o">=</span> <span class="mi">264</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_JTAG_TDI</span> <span class="o">=</span> <span class="mi">265</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_JTAG_TCK</span> <span class="o">=</span> <span class="mi">266</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_JTAG_TDO</span> <span class="o">=</span> <span class="mi">267</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS1_TX3_P</span> <span class="o">=</span> <span class="mi">268</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS1_TX2_P</span> <span class="o">=</span> <span class="mi">269</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS1_CLK_P</span> <span class="o">=</span> <span class="mi">270</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS1_TX1_P</span> <span class="o">=</span> <span class="mi">271</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS1_TX0_P</span> <span class="o">=</span> <span class="mi">272</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS0_TX3_P</span> <span class="o">=</span> <span class="mi">273</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS0_CLK_P</span> <span class="o">=</span> <span class="mi">274</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS0_TX2_P</span> <span class="o">=</span> <span class="mi">275</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS0_TX1_P</span> <span class="o">=</span> <span class="mi">276</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_LVDS0_TX0_P</span> <span class="o">=</span> <span class="mi">277</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_TAMPER</span> <span class="o">=</span> <span class="mi">278</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_PMIC_ON_REQ</span> <span class="o">=</span> <span class="mi">279</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_PMIC_STBY_REQ</span> <span class="o">=</span> <span class="mi">280</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_POR_B</span> <span class="o">=</span> <span class="mi">281</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_BOOT_MODE1</span> <span class="o">=</span> <span class="mi">282</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_RESET_IN_B</span> <span class="o">=</span> <span class="mi">283</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_BOOT_MODE0</span> <span class="o">=</span> <span class="mi">284</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_TEST_MODE</span> <span class="o">=</span> <span class="mi">285</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_DAT7</span> <span class="o">=</span> <span class="mi">286</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_DAT6</span> <span class="o">=</span> <span class="mi">287</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_DAT5</span> <span class="o">=</span> <span class="mi">288</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_DAT4</span> <span class="o">=</span> <span class="mi">289</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_CMD</span> <span class="o">=</span> <span class="mi">290</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_CLK</span> <span class="o">=</span> <span class="mi">291</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_DAT0</span> <span class="o">=</span> <span class="mi">292</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_DAT1</span> <span class="o">=</span> <span class="mi">293</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_DAT2</span> <span class="o">=</span> <span class="mi">294</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_DAT3</span> <span class="o">=</span> <span class="mi">295</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD3_RST</span> <span class="o">=</span> <span class="mi">296</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_CLE</span> <span class="o">=</span> <span class="mi">297</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_ALE</span> <span class="o">=</span> <span class="mi">298</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_WP_B</span> <span class="o">=</span> <span class="mi">299</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_RB0</span> <span class="o">=</span> <span class="mi">300</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_CS0</span> <span class="o">=</span> <span class="mi">301</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_CS1</span> <span class="o">=</span> <span class="mi">302</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_CS2</span> <span class="o">=</span> <span class="mi">303</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_CS3</span> <span class="o">=</span> <span class="mi">304</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_CMD</span> <span class="o">=</span> <span class="mi">305</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_CLK</span> <span class="o">=</span> <span class="mi">306</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_D0</span> <span class="o">=</span> <span class="mi">307</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_D1</span> <span class="o">=</span> <span class="mi">308</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_D2</span> <span class="o">=</span> <span class="mi">309</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_D3</span> <span class="o">=</span> <span class="mi">310</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_D4</span> <span class="o">=</span> <span class="mi">311</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_D5</span> <span class="o">=</span> <span class="mi">312</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_D6</span> <span class="o">=</span> <span class="mi">313</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_NANDF_D7</span> <span class="o">=</span> <span class="mi">314</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_DAT0</span> <span class="o">=</span> <span class="mi">315</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_DAT1</span> <span class="o">=</span> <span class="mi">316</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_DAT2</span> <span class="o">=</span> <span class="mi">317</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_DAT3</span> <span class="o">=</span> <span class="mi">318</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_DAT4</span> <span class="o">=</span> <span class="mi">319</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_DAT5</span> <span class="o">=</span> <span class="mi">320</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_DAT6</span> <span class="o">=</span> <span class="mi">321</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD4_DAT7</span> <span class="o">=</span> <span class="mi">322</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD1_DAT1</span> <span class="o">=</span> <span class="mi">323</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD1_DAT0</span> <span class="o">=</span> <span class="mi">324</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD1_DAT3</span> <span class="o">=</span> <span class="mi">325</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD1_CMD</span> <span class="o">=</span> <span class="mi">326</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD1_DAT2</span> <span class="o">=</span> <span class="mi">327</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD1_CLK</span> <span class="o">=</span> <span class="mi">328</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD2_CLK</span> <span class="o">=</span> <span class="mi">329</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD2_CMD</span> <span class="o">=</span> <span class="mi">330</span><span class="p">,</span>
	<span class="n">MX6Q_PAD_SD2_DAT3</span> <span class="o">=</span> <span class="mi">331</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* imx6q register maps */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">imx_pin_reg</span> <span class="n">imx6q_pin_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="mh">0x004C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT1__USDHC2_DAT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="mh">0x004C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0834</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT1__ECSPI5_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="mh">0x004C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT1__WEIM_WEIM_CS_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="mh">0x004C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07C8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT1__AUDMUX_AUD4_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="mh">0x004C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x08F0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT1__KPP_COL_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="mh">0x004C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT1__GPIO_1_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="mh">0x004C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT1__CCM_WAIT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="mh">0x004C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT1__ANATOP_TESTO_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT2__USDHC2_DAT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0838</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT2__ECSPI5_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT2__WEIM_WEIM_CS_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07B8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT2__AUDMUX_AUD4_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x08F8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT2__KPP_ROW_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT2__GPIO_1_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT2__CCM_STOP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT2__ANATOP_TESTO_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT0</span><span class="p">,</span> <span class="mh">0x0368</span><span class="p">,</span> <span class="mh">0x0054</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT0__USDHC2_DAT0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT0</span><span class="p">,</span> <span class="mh">0x0368</span><span class="p">,</span> <span class="mh">0x0054</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x082C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT0__ECSPI5_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT0</span><span class="p">,</span> <span class="mh">0x0368</span><span class="p">,</span> <span class="mh">0x0054</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07B4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT0__AUDMUX_AUD4_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT0</span><span class="p">,</span> <span class="mh">0x0368</span><span class="p">,</span> <span class="mh">0x0054</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x08FC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT0__KPP_ROW_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT0</span><span class="p">,</span> <span class="mh">0x0368</span><span class="p">,</span> <span class="mh">0x0054</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT0__GPIO_1_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT0</span><span class="p">,</span> <span class="mh">0x0368</span><span class="p">,</span> <span class="mh">0x0054</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT0__DCIC2_DCIC_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT0</span><span class="p">,</span> <span class="mh">0x0368</span><span class="p">,</span> <span class="mh">0x0054</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT0__TESTO_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TXC</span><span class="p">,</span> <span class="mh">0x036C</span><span class="p">,</span> <span class="mh">0x0058</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TXC__USBOH3_H2_DATA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TXC</span><span class="p">,</span> <span class="mh">0x036C</span><span class="p">,</span> <span class="mh">0x0058</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TXC</span><span class="p">,</span> <span class="mh">0x036C</span><span class="p">,</span> <span class="mh">0x0058</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0918</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TXC__SPDIF_SPDIF_EXTCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TXC</span><span class="p">,</span> <span class="mh">0x036C</span><span class="p">,</span> <span class="mh">0x0058</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TXC__GPIO_6_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TXC</span><span class="p">,</span> <span class="mh">0x036C</span><span class="p">,</span> <span class="mh">0x0058</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TXC__MIPI_CORE_DPHY_IN_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TXC</span><span class="p">,</span> <span class="mh">0x036C</span><span class="p">,</span> <span class="mh">0x0058</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TXC__ANATOP_24M_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD0</span><span class="p">,</span> <span class="mh">0x0370</span><span class="p">,</span> <span class="mh">0x005C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD0__MIPI_HSI_CRL_TX_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD0</span><span class="p">,</span> <span class="mh">0x0370</span><span class="p">,</span> <span class="mh">0x005C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD0</span><span class="p">,</span> <span class="mh">0x0370</span><span class="p">,</span> <span class="mh">0x005C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD0__GPIO_6_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD0</span><span class="p">,</span> <span class="mh">0x0370</span><span class="p">,</span> <span class="mh">0x005C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD0__MIPI_CORE_DPHY_IN_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD1</span><span class="p">,</span> <span class="mh">0x0374</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD1__MIPI_HSI_CRL_RX_FLG */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD1</span><span class="p">,</span> <span class="mh">0x0374</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD1</span><span class="p">,</span> <span class="mh">0x0374</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD1__GPIO_6_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD1</span><span class="p">,</span> <span class="mh">0x0374</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD1__MIPI_CORE_DPHY_IN_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD1</span><span class="p">,</span> <span class="mh">0x0374</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD1__CCM_PLL3_BYP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD2</span><span class="p">,</span> <span class="mh">0x0378</span><span class="p">,</span> <span class="mh">0x0064</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD2__MIPI_HSI_CRL_RX_DTA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD2</span><span class="p">,</span> <span class="mh">0x0378</span><span class="p">,</span> <span class="mh">0x0064</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD2</span><span class="p">,</span> <span class="mh">0x0378</span><span class="p">,</span> <span class="mh">0x0064</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD2__GPIO_6_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD2</span><span class="p">,</span> <span class="mh">0x0378</span><span class="p">,</span> <span class="mh">0x0064</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD2__MIPI_CORE_DPHY_IN_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD2</span><span class="p">,</span> <span class="mh">0x0378</span><span class="p">,</span> <span class="mh">0x0064</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD2__CCM_PLL2_BYP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD3</span><span class="p">,</span> <span class="mh">0x037C</span><span class="p">,</span> <span class="mh">0x0068</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD3__MIPI_HSI_CRL_RX_WAK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD3</span><span class="p">,</span> <span class="mh">0x037C</span><span class="p">,</span> <span class="mh">0x0068</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD3</span><span class="p">,</span> <span class="mh">0x037C</span><span class="p">,</span> <span class="mh">0x0068</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD3__GPIO_6_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD3</span><span class="p">,</span> <span class="mh">0x037C</span><span class="p">,</span> <span class="mh">0x0068</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TD3__MIPI_CORE_DPHY_IN_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RX_CTL</span><span class="p">,</span> <span class="mh">0x0380</span><span class="p">,</span> <span class="mh">0x006C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RX_CTL__USBOH3_H3_DATA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RX_CTL</span><span class="p">,</span> <span class="mh">0x0380</span><span class="p">,</span> <span class="mh">0x006C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0858</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RX_CTL</span><span class="p">,</span> <span class="mh">0x0380</span><span class="p">,</span> <span class="mh">0x006C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RX_CTL__GPIO_6_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RX_CTL</span><span class="p">,</span> <span class="mh">0x0380</span><span class="p">,</span> <span class="mh">0x006C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RX_CTL__MIPI_DPHY_IN_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD0</span><span class="p">,</span> <span class="mh">0x0384</span><span class="p">,</span> <span class="mh">0x0070</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD0__MIPI_HSI_CRL_RX_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD0</span><span class="p">,</span> <span class="mh">0x0384</span><span class="p">,</span> <span class="mh">0x0070</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0848</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD0</span><span class="p">,</span> <span class="mh">0x0384</span><span class="p">,</span> <span class="mh">0x0070</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD0__GPIO_6_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD0</span><span class="p">,</span> <span class="mh">0x0384</span><span class="p">,</span> <span class="mh">0x0070</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD0__MIPI_CORE_DPHY_IN_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TX_CTL</span><span class="p">,</span> <span class="mh">0x0388</span><span class="p">,</span> <span class="mh">0x0074</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TX_CTL__USBOH3_H2_STROBE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TX_CTL</span><span class="p">,</span> <span class="mh">0x0388</span><span class="p">,</span> <span class="mh">0x0074</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TX_CTL</span><span class="p">,</span> <span class="mh">0x0388</span><span class="p">,</span> <span class="mh">0x0074</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TX_CTL__GPIO_6_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TX_CTL</span><span class="p">,</span> <span class="mh">0x0388</span><span class="p">,</span> <span class="mh">0x0074</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TX_CTL__CORE_DPHY_IN_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TX_CTL</span><span class="p">,</span> <span class="mh">0x0388</span><span class="p">,</span> <span class="mh">0x0074</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x083C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_TX_CTL__ANATOP_REF_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD1</span><span class="p">,</span> <span class="mh">0x038C</span><span class="p">,</span> <span class="mh">0x0078</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD1__MIPI_HSI_CTRL_TX_FL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD1</span><span class="p">,</span> <span class="mh">0x038C</span><span class="p">,</span> <span class="mh">0x0078</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x084C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD1</span><span class="p">,</span> <span class="mh">0x038C</span><span class="p">,</span> <span class="mh">0x0078</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD1__GPIO_6_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD1</span><span class="p">,</span> <span class="mh">0x038C</span><span class="p">,</span> <span class="mh">0x0078</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD1__CORE_DPHY_TEST_IN_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD1</span><span class="p">,</span> <span class="mh">0x038C</span><span class="p">,</span> <span class="mh">0x0078</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD1__SJC_FAIL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD2</span><span class="p">,</span> <span class="mh">0x0390</span><span class="p">,</span> <span class="mh">0x007C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD2__MIPI_HSI_CRL_TX_DTA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD2</span><span class="p">,</span> <span class="mh">0x0390</span><span class="p">,</span> <span class="mh">0x007C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0850</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD2</span><span class="p">,</span> <span class="mh">0x0390</span><span class="p">,</span> <span class="mh">0x007C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD2__GPIO_6_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD2</span><span class="p">,</span> <span class="mh">0x0390</span><span class="p">,</span> <span class="mh">0x007C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD2__MIPI_CORE_DPHY_IN_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD3</span><span class="p">,</span> <span class="mh">0x0394</span><span class="p">,</span> <span class="mh">0x0080</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD3__MIPI_HSI_CRL_TX_WAK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD3</span><span class="p">,</span> <span class="mh">0x0394</span><span class="p">,</span> <span class="mh">0x0080</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0854</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD3</span><span class="p">,</span> <span class="mh">0x0394</span><span class="p">,</span> <span class="mh">0x0080</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD3__GPIO_6_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD3</span><span class="p">,</span> <span class="mh">0x0394</span><span class="p">,</span> <span class="mh">0x0080</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RD3__MIPI_CORE_DPHY_IN10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RXC</span><span class="p">,</span> <span class="mh">0x0398</span><span class="p">,</span> <span class="mh">0x0084</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RXC__USBOH3_H3_STROBE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RXC</span><span class="p">,</span> <span class="mh">0x0398</span><span class="p">,</span> <span class="mh">0x0084</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0844</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RXC</span><span class="p">,</span> <span class="mh">0x0398</span><span class="p">,</span> <span class="mh">0x0084</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RXC__GPIO_6_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RXC</span><span class="p">,</span> <span class="mh">0x0398</span><span class="p">,</span> <span class="mh">0x0084</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RGMII_RXC__MIPI_CORE_DPHY_IN11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x039C</span><span class="p">,</span> <span class="mh">0x0088</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A25__WEIM_WEIM_A_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x039C</span><span class="p">,</span> <span class="mh">0x0088</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A25__ECSPI4_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x039C</span><span class="p">,</span> <span class="mh">0x0088</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A25__ECSPI2_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x039C</span><span class="p">,</span> <span class="mh">0x0088</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A25__IPU1_DI1_PIN12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x039C</span><span class="p">,</span> <span class="mh">0x0088</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A25__IPU1_DI0_D1_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x039C</span><span class="p">,</span> <span class="mh">0x0088</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A25__GPIO_5_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x039C</span><span class="p">,</span> <span class="mh">0x0088</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x088C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A25__HDMI_TX_CEC_LINE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x039C</span><span class="p">,</span> <span class="mh">0x0088</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A25__PL301_PER1_HBURST_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x03A0</span><span class="p">,</span> <span class="mh">0x008C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB2__WEIM_WEIM_EB_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x03A0</span><span class="p">,</span> <span class="mh">0x008C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0800</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB2__ECSPI1_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x03A0</span><span class="p">,</span> <span class="mh">0x008C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07EC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB2__CCM_DI1_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x03A0</span><span class="p">,</span> <span class="mh">0x008C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08D4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB2__IPU2_CSI1_D_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x03A0</span><span class="p">,</span> <span class="mh">0x008C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0890</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB2__HDMI_TX_DDC_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x03A0</span><span class="p">,</span> <span class="mh">0x008C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB2__GPIO_2_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x03A0</span><span class="p">,</span> <span class="mh">0x008C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x08A0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB2__I2C2_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x03A0</span><span class="p">,</span> <span class="mh">0x008C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB2__SRC_BT_CFG_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x03A4</span><span class="p">,</span> <span class="mh">0x0090</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D16__WEIM_WEIM_D_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x03A4</span><span class="p">,</span> <span class="mh">0x0090</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x07F4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D16__ECSPI1_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x03A4</span><span class="p">,</span> <span class="mh">0x0090</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D16__IPU1_DI0_PIN5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x03A4</span><span class="p">,</span> <span class="mh">0x0090</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08D0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D16__IPU2_CSI1_D_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x03A4</span><span class="p">,</span> <span class="mh">0x0090</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0894</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D16__HDMI_TX_DDC_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x03A4</span><span class="p">,</span> <span class="mh">0x0090</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D16__GPIO_3_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x03A4</span><span class="p">,</span> <span class="mh">0x0090</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x08A4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D16__I2C2_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x03A8</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D17__WEIM_WEIM_D_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x03A8</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x07F8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D17__ECSPI1_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x03A8</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D17__IPU1_DI0_PIN6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x03A8</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08E0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D17__IPU2_CSI1_PIXCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x03A8</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D17__DCIC1_DCIC_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x03A8</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D17__GPIO_3_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x03A8</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x08A8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D17__I2C3_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x03A8</span><span class="p">,</span> <span class="mh">0x0094</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D17__PL301_PER1_HBURST_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x03AC</span><span class="p">,</span> <span class="mh">0x0098</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D18__WEIM_WEIM_D_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x03AC</span><span class="p">,</span> <span class="mh">0x0098</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x07FC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D18__ECSPI1_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x03AC</span><span class="p">,</span> <span class="mh">0x0098</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D18__IPU1_DI0_PIN7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x03AC</span><span class="p">,</span> <span class="mh">0x0098</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08CC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D18__IPU2_CSI1_D_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x03AC</span><span class="p">,</span> <span class="mh">0x0098</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D18__IPU1_DI1_D0_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x03AC</span><span class="p">,</span> <span class="mh">0x0098</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D18__GPIO_3_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x03AC</span><span class="p">,</span> <span class="mh">0x0098</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x08AC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D18__I2C3_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x03AC</span><span class="p">,</span> <span class="mh">0x0098</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D18__PL301_PER1_HBURST_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x03B0</span><span class="p">,</span> <span class="mh">0x009C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D19__WEIM_WEIM_D_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x03B0</span><span class="p">,</span> <span class="mh">0x009C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0804</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D19__ECSPI1_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x03B0</span><span class="p">,</span> <span class="mh">0x009C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D19__IPU1_DI0_PIN8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x03B0</span><span class="p">,</span> <span class="mh">0x009C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08C8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D19__IPU2_CSI1_D_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x03B0</span><span class="p">,</span> <span class="mh">0x009C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x091C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D19__UART1_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x03B0</span><span class="p">,</span> <span class="mh">0x009C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D19__GPIO_3_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x03B0</span><span class="p">,</span> <span class="mh">0x009C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D19__EPIT1_EPITO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x03B0</span><span class="p">,</span> <span class="mh">0x009C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D19__PL301_PER1_HRESP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x03B4</span><span class="p">,</span> <span class="mh">0x00A0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D20__WEIM_WEIM_D_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x03B4</span><span class="p">,</span> <span class="mh">0x00A0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0824</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D20__ECSPI4_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x03B4</span><span class="p">,</span> <span class="mh">0x00A0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D20__IPU1_DI0_PIN16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x03B4</span><span class="p">,</span> <span class="mh">0x00A0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08C4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D20__IPU2_CSI1_D_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x03B4</span><span class="p">,</span> <span class="mh">0x00A0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x091C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D20__UART1_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x03B4</span><span class="p">,</span> <span class="mh">0x00A0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D20__GPIO_3_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x03B4</span><span class="p">,</span> <span class="mh">0x00A0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D20__EPIT2_EPITO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x03B8</span><span class="p">,</span> <span class="mh">0x00A4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D21__WEIM_WEIM_D_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x03B8</span><span class="p">,</span> <span class="mh">0x00A4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D21__ECSPI4_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x03B8</span><span class="p">,</span> <span class="mh">0x00A4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D21__IPU1_DI0_PIN17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x03B8</span><span class="p">,</span> <span class="mh">0x00A4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08B4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D21__IPU2_CSI1_D_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x03B8</span><span class="p">,</span> <span class="mh">0x00A4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0944</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D21__USBOH3_USBOTG_OC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x03B8</span><span class="p">,</span> <span class="mh">0x00A4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D21__GPIO_3_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x03B8</span><span class="p">,</span> <span class="mh">0x00A4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0898</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D21__I2C1_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x03B8</span><span class="p">,</span> <span class="mh">0x00A4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0914</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D21__SPDIF_IN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x03BC</span><span class="p">,</span> <span class="mh">0x00A8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D22__WEIM_WEIM_D_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x03BC</span><span class="p">,</span> <span class="mh">0x00A8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D22__ECSPI4_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x03BC</span><span class="p">,</span> <span class="mh">0x00A8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D22__IPU1_DI0_PIN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x03BC</span><span class="p">,</span> <span class="mh">0x00A8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08B0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D22__IPU2_CSI1_D_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x03BC</span><span class="p">,</span> <span class="mh">0x00A8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D22__USBOH3_USBOTG_PWR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x03BC</span><span class="p">,</span> <span class="mh">0x00A8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D22__GPIO_3_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x03BC</span><span class="p">,</span> <span class="mh">0x00A8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D22__SPDIF_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x03BC</span><span class="p">,</span> <span class="mh">0x00A8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D22__PL301_PER1_HWRITE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x03C0</span><span class="p">,</span> <span class="mh">0x00AC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D23__WEIM_WEIM_D_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x03C0</span><span class="p">,</span> <span class="mh">0x00AC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D23__IPU1_DI0_D0_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x03C0</span><span class="p">,</span> <span class="mh">0x00AC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x092C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D23__UART3_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x03C0</span><span class="p">,</span> <span class="mh">0x00AC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D23__UART1_DCD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x03C0</span><span class="p">,</span> <span class="mh">0x00AC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x08D8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D23__IPU2_CSI1_DATA_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x03C0</span><span class="p">,</span> <span class="mh">0x00AC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D23__GPIO_3_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x03C0</span><span class="p">,</span> <span class="mh">0x00AC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D23__IPU1_DI1_PIN2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x03C0</span><span class="p">,</span> <span class="mh">0x00AC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D23__IPU1_DI1_PIN14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x03C4</span><span class="p">,</span> <span class="mh">0x00B0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB3__WEIM_WEIM_EB_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x03C4</span><span class="p">,</span> <span class="mh">0x00B0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB3__ECSPI4_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x03C4</span><span class="p">,</span> <span class="mh">0x00B0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x092C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB3__UART3_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x03C4</span><span class="p">,</span> <span class="mh">0x00B0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB3__UART1_RI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x03C4</span><span class="p">,</span> <span class="mh">0x00B0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x08DC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB3__IPU2_CSI1_HSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x03C4</span><span class="p">,</span> <span class="mh">0x00B0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB3__GPIO_2_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x03C4</span><span class="p">,</span> <span class="mh">0x00B0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB3__IPU1_DI1_PIN3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x03C4</span><span class="p">,</span> <span class="mh">0x00B0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB3__SRC_BT_CFG_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x03C8</span><span class="p">,</span> <span class="mh">0x00B4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D24__WEIM_WEIM_D_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x03C8</span><span class="p">,</span> <span class="mh">0x00B4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D24__ECSPI4_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x03C8</span><span class="p">,</span> <span class="mh">0x00B4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D24__UART3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x03C8</span><span class="p">,</span> <span class="mh">0x00B4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0808</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D24__ECSPI1_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x03C8</span><span class="p">,</span> <span class="mh">0x00B4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D24__ECSPI2_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x03C8</span><span class="p">,</span> <span class="mh">0x00B4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D24__GPIO_3_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x03C8</span><span class="p">,</span> <span class="mh">0x00B4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x07D8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D24__AUDMUX_AUD5_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x03C8</span><span class="p">,</span> <span class="mh">0x00B4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D24__UART1_DTR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x03CC</span><span class="p">,</span> <span class="mh">0x00B8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D25__WEIM_WEIM_D_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x03CC</span><span class="p">,</span> <span class="mh">0x00B8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D25__ECSPI4_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x03CC</span><span class="p">,</span> <span class="mh">0x00B8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0930</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D25__UART3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x03CC</span><span class="p">,</span> <span class="mh">0x00B8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x080C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D25__ECSPI1_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x03CC</span><span class="p">,</span> <span class="mh">0x00B8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D25__ECSPI2_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x03CC</span><span class="p">,</span> <span class="mh">0x00B8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D25__GPIO_3_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x03CC</span><span class="p">,</span> <span class="mh">0x00B8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x07D4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D25__AUDMUX_AUD5_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x03CC</span><span class="p">,</span> <span class="mh">0x00B8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D25__UART1_DSR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x03D0</span><span class="p">,</span> <span class="mh">0x00BC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D26__WEIM_WEIM_D_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x03D0</span><span class="p">,</span> <span class="mh">0x00BC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D26__IPU1_DI1_PIN11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x03D0</span><span class="p">,</span> <span class="mh">0x00BC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D26__IPU1_CSI0_D_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x03D0</span><span class="p">,</span> <span class="mh">0x00BC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08C0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D26__IPU2_CSI1_D_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x03D0</span><span class="p">,</span> <span class="mh">0x00BC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D26__UART2_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x03D0</span><span class="p">,</span> <span class="mh">0x00BC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D26__GPIO_3_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x03D0</span><span class="p">,</span> <span class="mh">0x00BC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D26__IPU1_SISG_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x03D0</span><span class="p">,</span> <span class="mh">0x00BC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D26__IPU1_DISP1_DAT_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x03D4</span><span class="p">,</span> <span class="mh">0x00C0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D27__WEIM_WEIM_D_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x03D4</span><span class="p">,</span> <span class="mh">0x00C0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D27__IPU1_DI1_PIN13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x03D4</span><span class="p">,</span> <span class="mh">0x00C0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D27__IPU1_CSI0_D_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x03D4</span><span class="p">,</span> <span class="mh">0x00C0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08BC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D27__IPU2_CSI1_D_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x03D4</span><span class="p">,</span> <span class="mh">0x00C0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0928</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D27__UART2_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x03D4</span><span class="p">,</span> <span class="mh">0x00C0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D27__GPIO_3_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x03D4</span><span class="p">,</span> <span class="mh">0x00C0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D27__IPU1_SISG_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x03D4</span><span class="p">,</span> <span class="mh">0x00C0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D27__IPU1_DISP1_DAT_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x03D8</span><span class="p">,</span> <span class="mh">0x00C4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D28__WEIM_WEIM_D_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x03D8</span><span class="p">,</span> <span class="mh">0x00C4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x089C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D28__I2C1_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x03D8</span><span class="p">,</span> <span class="mh">0x00C4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D28__ECSPI4_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x03D8</span><span class="p">,</span> <span class="mh">0x00C4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08B8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D28__IPU2_CSI1_D_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x03D8</span><span class="p">,</span> <span class="mh">0x00C4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0924</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D28__UART2_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x03D8</span><span class="p">,</span> <span class="mh">0x00C4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D28__GPIO_3_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x03D8</span><span class="p">,</span> <span class="mh">0x00C4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D28__IPU1_EXT_TRIG */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x03D8</span><span class="p">,</span> <span class="mh">0x00C4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D28__IPU1_DI0_PIN13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x03DC</span><span class="p">,</span> <span class="mh">0x00C8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D29__WEIM_WEIM_D_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x03DC</span><span class="p">,</span> <span class="mh">0x00C8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D29__IPU1_DI1_PIN15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x03DC</span><span class="p">,</span> <span class="mh">0x00C8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0824</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D29__ECSPI4_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x03DC</span><span class="p">,</span> <span class="mh">0x00C8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0924</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D29__UART2_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x03DC</span><span class="p">,</span> <span class="mh">0x00C8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D29__GPIO_3_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x03DC</span><span class="p">,</span> <span class="mh">0x00C8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x08E4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D29__IPU2_CSI1_VSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x03DC</span><span class="p">,</span> <span class="mh">0x00C8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D29__IPU1_DI0_PIN14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x03E0</span><span class="p">,</span> <span class="mh">0x00CC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D30__WEIM_WEIM_D_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x03E0</span><span class="p">,</span> <span class="mh">0x00CC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D30__IPU1_DISP1_DAT_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x03E0</span><span class="p">,</span> <span class="mh">0x00CC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D30__IPU1_DI0_PIN11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x03E0</span><span class="p">,</span> <span class="mh">0x00CC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D30__IPU1_CSI0_D_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x03E0</span><span class="p">,</span> <span class="mh">0x00CC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x092C</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D30__UART3_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x03E0</span><span class="p">,</span> <span class="mh">0x00CC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D30__GPIO_3_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x03E0</span><span class="p">,</span> <span class="mh">0x00CC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0948</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D30__USBOH3_USBH1_OC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x03E0</span><span class="p">,</span> <span class="mh">0x00CC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D30__PL301_PER1_HPROT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x03E4</span><span class="p">,</span> <span class="mh">0x00D0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D31__WEIM_WEIM_D_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x03E4</span><span class="p">,</span> <span class="mh">0x00D0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D31__IPU1_DISP1_DAT_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x03E4</span><span class="p">,</span> <span class="mh">0x00D0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D31__IPU1_DI0_PIN12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x03E4</span><span class="p">,</span> <span class="mh">0x00D0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D31__IPU1_CSI0_D_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x03E4</span><span class="p">,</span> <span class="mh">0x00D0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x092C</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D31__UART3_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x03E4</span><span class="p">,</span> <span class="mh">0x00D0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D31__GPIO_3_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x03E4</span><span class="p">,</span> <span class="mh">0x00D0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D31__USBOH3_USBH1_PWR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x03E4</span><span class="p">,</span> <span class="mh">0x00D0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_D31__PL301_PER1_HPROT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x03E8</span><span class="p">,</span> <span class="mh">0x00D4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A24__WEIM_WEIM_A_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x03E8</span><span class="p">,</span> <span class="mh">0x00D4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A24__IPU1_DISP1_DAT_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x03E8</span><span class="p">,</span> <span class="mh">0x00D4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08D4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A24__IPU2_CSI1_D_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x03E8</span><span class="p">,</span> <span class="mh">0x00D4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A24__IPU2_SISG_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x03E8</span><span class="p">,</span> <span class="mh">0x00D4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A24__IPU1_SISG_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x03E8</span><span class="p">,</span> <span class="mh">0x00D4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A24__GPIO_5_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x03E8</span><span class="p">,</span> <span class="mh">0x00D4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A24__PL301_PER1_HPROT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x03E8</span><span class="p">,</span> <span class="mh">0x00D4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A24__SRC_BT_CFG_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x03EC</span><span class="p">,</span> <span class="mh">0x00D8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A23__WEIM_WEIM_A_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x03EC</span><span class="p">,</span> <span class="mh">0x00D8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A23__IPU1_DISP1_DAT_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x03EC</span><span class="p">,</span> <span class="mh">0x00D8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08D0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A23__IPU2_CSI1_D_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x03EC</span><span class="p">,</span> <span class="mh">0x00D8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A23__IPU2_SISG_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x03EC</span><span class="p">,</span> <span class="mh">0x00D8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A23__IPU1_SISG_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x03EC</span><span class="p">,</span> <span class="mh">0x00D8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A23__GPIO_6_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x03EC</span><span class="p">,</span> <span class="mh">0x00D8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A23__PL301_PER1_HPROT_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x03EC</span><span class="p">,</span> <span class="mh">0x00D8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A23__SRC_BT_CFG_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A22</span><span class="p">,</span> <span class="mh">0x03F0</span><span class="p">,</span> <span class="mh">0x00DC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A22__WEIM_WEIM_A_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A22</span><span class="p">,</span> <span class="mh">0x03F0</span><span class="p">,</span> <span class="mh">0x00DC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A22__IPU1_DISP1_DAT_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A22</span><span class="p">,</span> <span class="mh">0x03F0</span><span class="p">,</span> <span class="mh">0x00DC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08CC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A22__IPU2_CSI1_D_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A22</span><span class="p">,</span> <span class="mh">0x03F0</span><span class="p">,</span> <span class="mh">0x00DC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A22__GPIO_2_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A22</span><span class="p">,</span> <span class="mh">0x03F0</span><span class="p">,</span> <span class="mh">0x00DC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A22__TPSMP_HDATA_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A22</span><span class="p">,</span> <span class="mh">0x03F0</span><span class="p">,</span> <span class="mh">0x00DC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A22__SRC_BT_CFG_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x03F4</span><span class="p">,</span> <span class="mh">0x00E0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A21__WEIM_WEIM_A_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x03F4</span><span class="p">,</span> <span class="mh">0x00E0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A21__IPU1_DISP1_DAT_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x03F4</span><span class="p">,</span> <span class="mh">0x00E0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08C8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A21__IPU2_CSI1_D_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x03F4</span><span class="p">,</span> <span class="mh">0x00E0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A21__RESERVED_RESERVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x03F4</span><span class="p">,</span> <span class="mh">0x00E0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A21__MIPI_CORE_DPHY_OUT_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x03F4</span><span class="p">,</span> <span class="mh">0x00E0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A21__GPIO_2_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x03F4</span><span class="p">,</span> <span class="mh">0x00E0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A21__TPSMP_HDATA_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x03F4</span><span class="p">,</span> <span class="mh">0x00E0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A21__SRC_BT_CFG_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x03F8</span><span class="p">,</span> <span class="mh">0x00E4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A20__WEIM_WEIM_A_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x03F8</span><span class="p">,</span> <span class="mh">0x00E4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A20__IPU1_DISP1_DAT_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x03F8</span><span class="p">,</span> <span class="mh">0x00E4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08C4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A20__IPU2_CSI1_D_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x03F8</span><span class="p">,</span> <span class="mh">0x00E4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A20__RESERVED_RESERVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x03F8</span><span class="p">,</span> <span class="mh">0x00E4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A20__MIPI_CORE_DPHY_OUT_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x03F8</span><span class="p">,</span> <span class="mh">0x00E4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A20__GPIO_2_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x03F8</span><span class="p">,</span> <span class="mh">0x00E4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A20__TPSMP_HDATA_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x03F8</span><span class="p">,</span> <span class="mh">0x00E4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A20__SRC_BT_CFG_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x03FC</span><span class="p">,</span> <span class="mh">0x00E8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A19__WEIM_WEIM_A_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x03FC</span><span class="p">,</span> <span class="mh">0x00E8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A19__IPU1_DISP1_DAT_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x03FC</span><span class="p">,</span> <span class="mh">0x00E8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08C0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A19__IPU2_CSI1_D_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x03FC</span><span class="p">,</span> <span class="mh">0x00E8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A19__RESERVED_RESERVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x03FC</span><span class="p">,</span> <span class="mh">0x00E8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A19__MIPI_CORE_DPHY_OUT_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x03FC</span><span class="p">,</span> <span class="mh">0x00E8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A19__GPIO_2_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x03FC</span><span class="p">,</span> <span class="mh">0x00E8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A19__TPSMP_HDATA_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x03FC</span><span class="p">,</span> <span class="mh">0x00E8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A19__SRC_BT_CFG_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="mh">0x00EC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A18__WEIM_WEIM_A_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="mh">0x00EC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A18__IPU1_DISP1_DAT_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="mh">0x00EC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08BC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A18__IPU2_CSI1_D_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="mh">0x00EC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A18__RESERVED_RESERVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="mh">0x00EC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A18__MIPI_CORE_DPHY_OUT_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="mh">0x00EC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A18__GPIO_2_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="mh">0x00EC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A18__TPSMP_HDATA_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="mh">0x00EC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A18__SRC_BT_CFG_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">,</span> <span class="mh">0x00F0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A17__WEIM_WEIM_A_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">,</span> <span class="mh">0x00F0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A17__IPU1_DISP1_DAT_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">,</span> <span class="mh">0x00F0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08B8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A17__IPU2_CSI1_D_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">,</span> <span class="mh">0x00F0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A17__RESERVED_RESERVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">,</span> <span class="mh">0x00F0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A17__MIPI_CORE_DPHY_OUT_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">,</span> <span class="mh">0x00F0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A17__GPIO_2_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">,</span> <span class="mh">0x00F0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A17__TPSMP_HDATA_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x0404</span><span class="p">,</span> <span class="mh">0x00F0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A17__SRC_BT_CFG_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x0408</span><span class="p">,</span> <span class="mh">0x00F4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A16__WEIM_WEIM_A_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x0408</span><span class="p">,</span> <span class="mh">0x00F4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A16__IPU1_DI1_DISP_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x0408</span><span class="p">,</span> <span class="mh">0x00F4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08E0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A16__IPU2_CSI1_PIXCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x0408</span><span class="p">,</span> <span class="mh">0x00F4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A16__MIPI_CORE_DPHY_OUT_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x0408</span><span class="p">,</span> <span class="mh">0x00F4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A16__GPIO_2_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x0408</span><span class="p">,</span> <span class="mh">0x00F4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A16__TPSMP_HDATA_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x0408</span><span class="p">,</span> <span class="mh">0x00F4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_A16__SRC_BT_CFG_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS0</span><span class="p">,</span> <span class="mh">0x040C</span><span class="p">,</span> <span class="mh">0x00F8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS0__WEIM_WEIM_CS_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS0</span><span class="p">,</span> <span class="mh">0x040C</span><span class="p">,</span> <span class="mh">0x00F8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS0__IPU1_DI1_PIN5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS0</span><span class="p">,</span> <span class="mh">0x040C</span><span class="p">,</span> <span class="mh">0x00F8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0810</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS0__ECSPI2_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS0</span><span class="p">,</span> <span class="mh">0x040C</span><span class="p">,</span> <span class="mh">0x00F8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS0__MIPI_CORE_DPHY_OUT_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS0</span><span class="p">,</span> <span class="mh">0x040C</span><span class="p">,</span> <span class="mh">0x00F8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS0__GPIO_2_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS0</span><span class="p">,</span> <span class="mh">0x040C</span><span class="p">,</span> <span class="mh">0x00F8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS0__TPSMP_HDATA_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS1</span><span class="p">,</span> <span class="mh">0x0410</span><span class="p">,</span> <span class="mh">0x00FC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS1__WEIM_WEIM_CS_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS1</span><span class="p">,</span> <span class="mh">0x0410</span><span class="p">,</span> <span class="mh">0x00FC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS1__IPU1_DI1_PIN6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS1</span><span class="p">,</span> <span class="mh">0x0410</span><span class="p">,</span> <span class="mh">0x00FC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0818</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS1__ECSPI2_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS1</span><span class="p">,</span> <span class="mh">0x0410</span><span class="p">,</span> <span class="mh">0x00FC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS1__MIPI_CORE_DPHY_OUT_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS1</span><span class="p">,</span> <span class="mh">0x0410</span><span class="p">,</span> <span class="mh">0x00FC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS1__GPIO_2_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS1</span><span class="p">,</span> <span class="mh">0x0410</span><span class="p">,</span> <span class="mh">0x00FC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_CS1__TPSMP_HDATA_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_OE</span><span class="p">,</span> <span class="mh">0x0414</span><span class="p">,</span> <span class="mh">0x0100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_OE__WEIM_WEIM_OE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_OE</span><span class="p">,</span> <span class="mh">0x0414</span><span class="p">,</span> <span class="mh">0x0100</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_OE__IPU1_DI1_PIN7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_OE</span><span class="p">,</span> <span class="mh">0x0414</span><span class="p">,</span> <span class="mh">0x0100</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0814</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_OE__ECSPI2_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_OE</span><span class="p">,</span> <span class="mh">0x0414</span><span class="p">,</span> <span class="mh">0x0100</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_OE__MIPI_CORE_DPHY_OUT_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_OE</span><span class="p">,</span> <span class="mh">0x0414</span><span class="p">,</span> <span class="mh">0x0100</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_OE__GPIO_2_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_OE</span><span class="p">,</span> <span class="mh">0x0414</span><span class="p">,</span> <span class="mh">0x0100</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_OE__TPSMP_HDATA_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_RW</span><span class="p">,</span> <span class="mh">0x0418</span><span class="p">,</span> <span class="mh">0x0104</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_RW__WEIM_WEIM_RW */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_RW</span><span class="p">,</span> <span class="mh">0x0418</span><span class="p">,</span> <span class="mh">0x0104</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_RW__IPU1_DI1_PIN8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_RW</span><span class="p">,</span> <span class="mh">0x0418</span><span class="p">,</span> <span class="mh">0x0104</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x081C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_RW__ECSPI2_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_RW</span><span class="p">,</span> <span class="mh">0x0418</span><span class="p">,</span> <span class="mh">0x0104</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_RW__MIPI_CORE_DPHY_OUT_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_RW</span><span class="p">,</span> <span class="mh">0x0418</span><span class="p">,</span> <span class="mh">0x0104</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_RW__GPIO_2_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_RW</span><span class="p">,</span> <span class="mh">0x0418</span><span class="p">,</span> <span class="mh">0x0104</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_RW__TPSMP_HDATA_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_RW</span><span class="p">,</span> <span class="mh">0x0418</span><span class="p">,</span> <span class="mh">0x0104</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_RW__SRC_BT_CFG_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_LBA</span><span class="p">,</span> <span class="mh">0x041C</span><span class="p">,</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_LBA__WEIM_WEIM_LBA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_LBA</span><span class="p">,</span> <span class="mh">0x041C</span><span class="p">,</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_LBA__IPU1_DI1_PIN17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_LBA</span><span class="p">,</span> <span class="mh">0x041C</span><span class="p">,</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0820</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_LBA__ECSPI2_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_LBA</span><span class="p">,</span> <span class="mh">0x041C</span><span class="p">,</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_LBA__GPIO_2_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_LBA</span><span class="p">,</span> <span class="mh">0x041C</span><span class="p">,</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_LBA__TPSMP_HDATA_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_LBA</span><span class="p">,</span> <span class="mh">0x041C</span><span class="p">,</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_LBA__SRC_BT_CFG_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x010C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB0__WEIM_WEIM_EB_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x010C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB0__IPU1_DISP1_DAT_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x010C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08B4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB0__IPU2_CSI1_D_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x010C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB0__MIPI_CORE_DPHY_OUT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x010C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x07F0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB0__CCM_PMIC_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x010C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB0__GPIO_2_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x010C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB0__TPSMP_HDATA_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">,</span> <span class="mh">0x010C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB0__SRC_BT_CFG_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB1</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x0110</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB1__WEIM_WEIM_EB_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB1</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x0110</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB1__IPU1_DISP1_DAT_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB1</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x0110</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08B0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB1__IPU2_CSI1_D_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB1</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x0110</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB1__MIPI_CORE_DPHY__OUT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB1</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x0110</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB1__GPIO_2_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB1</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x0110</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB1__TPSMP_HDATA_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB1</span><span class="p">,</span> <span class="mh">0x0424</span><span class="p">,</span> <span class="mh">0x0110</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_EB1__SRC_BT_CFG_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA0</span><span class="p">,</span> <span class="mh">0x0428</span><span class="p">,</span> <span class="mh">0x0114</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA0__WEIM_WEIM_DA_A_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA0</span><span class="p">,</span> <span class="mh">0x0428</span><span class="p">,</span> <span class="mh">0x0114</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA0__IPU1_DISP1_DAT_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA0</span><span class="p">,</span> <span class="mh">0x0428</span><span class="p">,</span> <span class="mh">0x0114</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA0__IPU2_CSI1_D_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA0</span><span class="p">,</span> <span class="mh">0x0428</span><span class="p">,</span> <span class="mh">0x0114</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA0__MIPI_CORE_DPHY__OUT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA0</span><span class="p">,</span> <span class="mh">0x0428</span><span class="p">,</span> <span class="mh">0x0114</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA0__GPIO_3_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA0</span><span class="p">,</span> <span class="mh">0x0428</span><span class="p">,</span> <span class="mh">0x0114</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA0__TPSMP_HDATA_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA0</span><span class="p">,</span> <span class="mh">0x0428</span><span class="p">,</span> <span class="mh">0x0114</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA0__SRC_BT_CFG_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">,</span> <span class="mh">0x042C</span><span class="p">,</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA1__WEIM_WEIM_DA_A_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">,</span> <span class="mh">0x042C</span><span class="p">,</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA1__IPU1_DISP1_DAT_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">,</span> <span class="mh">0x042C</span><span class="p">,</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA1__IPU2_CSI1_D_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">,</span> <span class="mh">0x042C</span><span class="p">,</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA1__MIPI_CORE_DPHY_OUT_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">,</span> <span class="mh">0x042C</span><span class="p">,</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA1__USBPHY1_TX_LS_MODE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">,</span> <span class="mh">0x042C</span><span class="p">,</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA1__GPIO_3_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">,</span> <span class="mh">0x042C</span><span class="p">,</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA1__TPSMP_HDATA_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">,</span> <span class="mh">0x042C</span><span class="p">,</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA1__SRC_BT_CFG_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">,</span> <span class="mh">0x0430</span><span class="p">,</span> <span class="mh">0x011C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA2__WEIM_WEIM_DA_A_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">,</span> <span class="mh">0x0430</span><span class="p">,</span> <span class="mh">0x011C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA2__IPU1_DISP1_DAT_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">,</span> <span class="mh">0x0430</span><span class="p">,</span> <span class="mh">0x011C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA2__IPU2_CSI1_D_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">,</span> <span class="mh">0x0430</span><span class="p">,</span> <span class="mh">0x011C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA2__MIPI_CORE_DPHY_OUT_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">,</span> <span class="mh">0x0430</span><span class="p">,</span> <span class="mh">0x011C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA2__USBPHY1_TX_HS_MODE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">,</span> <span class="mh">0x0430</span><span class="p">,</span> <span class="mh">0x011C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA2__GPIO_3_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">,</span> <span class="mh">0x0430</span><span class="p">,</span> <span class="mh">0x011C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA2__TPSMP_HDATA_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">,</span> <span class="mh">0x0430</span><span class="p">,</span> <span class="mh">0x011C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA2__SRC_BT_CFG_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">,</span> <span class="mh">0x0434</span><span class="p">,</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA3__WEIM_WEIM_DA_A_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">,</span> <span class="mh">0x0434</span><span class="p">,</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA3__IPU1_DISP1_DAT_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">,</span> <span class="mh">0x0434</span><span class="p">,</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA3__IPU2_CSI1_D_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">,</span> <span class="mh">0x0434</span><span class="p">,</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA3__MIPI_CORE_DPHY_OUT_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">,</span> <span class="mh">0x0434</span><span class="p">,</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA3__USBPHY1_TX_HIZ */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">,</span> <span class="mh">0x0434</span><span class="p">,</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA3__GPIO_3_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">,</span> <span class="mh">0x0434</span><span class="p">,</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA3__TPSMP_HDATA_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">,</span> <span class="mh">0x0434</span><span class="p">,</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA3__SRC_BT_CFG_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">,</span> <span class="mh">0x0438</span><span class="p">,</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA4__WEIM_WEIM_DA_A_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">,</span> <span class="mh">0x0438</span><span class="p">,</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA4__IPU1_DISP1_DAT_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">,</span> <span class="mh">0x0438</span><span class="p">,</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA4__IPU2_CSI1_D_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">,</span> <span class="mh">0x0438</span><span class="p">,</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA4__MIPI_CORE_DPHY_OUT_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">,</span> <span class="mh">0x0438</span><span class="p">,</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA4__ANATOP_USBPHY1_TX_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">,</span> <span class="mh">0x0438</span><span class="p">,</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA4__GPIO_3_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">,</span> <span class="mh">0x0438</span><span class="p">,</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA4__TPSMP_HDATA_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">,</span> <span class="mh">0x0438</span><span class="p">,</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA4__SRC_BT_CFG_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">,</span> <span class="mh">0x043C</span><span class="p">,</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA5__WEIM_WEIM_DA_A_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">,</span> <span class="mh">0x043C</span><span class="p">,</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA5__IPU1_DISP1_DAT_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">,</span> <span class="mh">0x043C</span><span class="p">,</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA5__IPU2_CSI1_D_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">,</span> <span class="mh">0x043C</span><span class="p">,</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA5__MIPI_CORE_DPHY_OUT_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">,</span> <span class="mh">0x043C</span><span class="p">,</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA5__ANATOP_USBPHY1_TX_DP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">,</span> <span class="mh">0x043C</span><span class="p">,</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA5__GPIO_3_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">,</span> <span class="mh">0x043C</span><span class="p">,</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA5__TPSMP_HDATA_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">,</span> <span class="mh">0x043C</span><span class="p">,</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA5__SRC_BT_CFG_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x012C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA6__WEIM_WEIM_DA_A_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x012C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA6__IPU1_DISP1_DAT_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x012C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA6__IPU2_CSI1_D_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x012C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA6__MIPI_CORE_DPHY_OUT_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x012C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA6__ANATOP_USBPHY1_TX_DN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x012C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA6__GPIO_3_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x012C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA6__TPSMP_HDATA_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">,</span> <span class="mh">0x012C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA6__SRC_BT_CFG_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA7</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0x0130</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA7__WEIM_WEIM_DA_A_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA7</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0x0130</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA7__IPU1_DISP1_DAT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA7</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0x0130</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA7__IPU2_CSI1_D_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA7</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0x0130</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA7__MIPI_CORE_DPHY_OUT_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA7</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0x0130</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA7__GPIO_3_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA7</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0x0130</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA7__TPSMP_HDATA_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA7</span><span class="p">,</span> <span class="mh">0x0444</span><span class="p">,</span> <span class="mh">0x0130</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA7__SRC_BT_CFG_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA8</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x0134</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA8__WEIM_WEIM_DA_A_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA8</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x0134</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA8__IPU1_DISP1_DAT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA8</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x0134</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA8__IPU2_CSI1_D_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA8</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x0134</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA8__MIPI_CORE_DPHY_OUT_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA8</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x0134</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA8__GPIO_3_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA8</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x0134</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA8__TPSMP_HDATA_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA8</span><span class="p">,</span> <span class="mh">0x0448</span><span class="p">,</span> <span class="mh">0x0134</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA8__SRC_BT_CFG_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA9</span><span class="p">,</span> <span class="mh">0x044C</span><span class="p">,</span> <span class="mh">0x0138</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA9__WEIM_WEIM_DA_A_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA9</span><span class="p">,</span> <span class="mh">0x044C</span><span class="p">,</span> <span class="mh">0x0138</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA9__IPU1_DISP1_DAT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA9</span><span class="p">,</span> <span class="mh">0x044C</span><span class="p">,</span> <span class="mh">0x0138</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA9__IPU2_CSI1_D_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA9</span><span class="p">,</span> <span class="mh">0x044C</span><span class="p">,</span> <span class="mh">0x0138</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA9__MIPI_CORE_DPHY_OUT_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA9</span><span class="p">,</span> <span class="mh">0x044C</span><span class="p">,</span> <span class="mh">0x0138</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA9__GPIO_3_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA9</span><span class="p">,</span> <span class="mh">0x044C</span><span class="p">,</span> <span class="mh">0x0138</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA9__TPSMP_HDATA_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA9</span><span class="p">,</span> <span class="mh">0x044C</span><span class="p">,</span> <span class="mh">0x0138</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA9__SRC_BT_CFG_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA10</span><span class="p">,</span> <span class="mh">0x0450</span><span class="p">,</span> <span class="mh">0x013C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA10__WEIM_WEIM_DA_A_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA10</span><span class="p">,</span> <span class="mh">0x0450</span><span class="p">,</span> <span class="mh">0x013C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA10__IPU1_DI1_PIN15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA10</span><span class="p">,</span> <span class="mh">0x0450</span><span class="p">,</span> <span class="mh">0x013C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08D8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA10__IPU2_CSI1_DATA_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA10</span><span class="p">,</span> <span class="mh">0x0450</span><span class="p">,</span> <span class="mh">0x013C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA10__MIPI_CORE_DPHY_OUT12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA10</span><span class="p">,</span> <span class="mh">0x0450</span><span class="p">,</span> <span class="mh">0x013C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA10__GPIO_3_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA10</span><span class="p">,</span> <span class="mh">0x0450</span><span class="p">,</span> <span class="mh">0x013C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA10__TPSMP_HDATA_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA10</span><span class="p">,</span> <span class="mh">0x0450</span><span class="p">,</span> <span class="mh">0x013C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA10__SRC_BT_CFG_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">,</span> <span class="mh">0x0454</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA11__WEIM_WEIM_DA_A_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">,</span> <span class="mh">0x0454</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA11__IPU1_DI1_PIN2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">,</span> <span class="mh">0x0454</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08DC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA11__IPU2_CSI1_HSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">,</span> <span class="mh">0x0454</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA11__MIPI_CORE_DPHY_OUT13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">,</span> <span class="mh">0x0454</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA11__SDMA_DBG_EVT_CHN_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">,</span> <span class="mh">0x0454</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA11__GPIO_3_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">,</span> <span class="mh">0x0454</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA11__TPSMP_HDATA_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">,</span> <span class="mh">0x0454</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA11__SRC_BT_CFG_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">,</span> <span class="mh">0x0458</span><span class="p">,</span> <span class="mh">0x0144</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA12__WEIM_WEIM_DA_A_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">,</span> <span class="mh">0x0458</span><span class="p">,</span> <span class="mh">0x0144</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA12__IPU1_DI1_PIN3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">,</span> <span class="mh">0x0458</span><span class="p">,</span> <span class="mh">0x0144</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08E4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA12__IPU2_CSI1_VSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">,</span> <span class="mh">0x0458</span><span class="p">,</span> <span class="mh">0x0144</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA12__MIPI_CORE_DPHY_OUT14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">,</span> <span class="mh">0x0458</span><span class="p">,</span> <span class="mh">0x0144</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA12__SDMA_DEBUG_EVT_CHN_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">,</span> <span class="mh">0x0458</span><span class="p">,</span> <span class="mh">0x0144</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA12__GPIO_3_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">,</span> <span class="mh">0x0458</span><span class="p">,</span> <span class="mh">0x0144</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA12__TPSMP_HDATA_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">,</span> <span class="mh">0x0458</span><span class="p">,</span> <span class="mh">0x0144</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA12__SRC_BT_CFG_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">,</span> <span class="mh">0x045C</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA13__WEIM_WEIM_DA_A_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">,</span> <span class="mh">0x045C</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA13__IPU1_DI1_D0_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">,</span> <span class="mh">0x045C</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07EC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA13__CCM_DI1_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">,</span> <span class="mh">0x045C</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA13__MIPI_CORE_DPHY_OUT15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">,</span> <span class="mh">0x045C</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA13__SDMA_DEBUG_EVT_CHN_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">,</span> <span class="mh">0x045C</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA13__GPIO_3_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">,</span> <span class="mh">0x045C</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA13__TPSMP_HDATA_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">,</span> <span class="mh">0x045C</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA13__SRC_BT_CFG_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x014C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA14__WEIM_WEIM_DA_A_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x014C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA14__IPU1_DI1_D1_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x014C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA14__CCM_DI0_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x014C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA14__MIPI_CORE_DPHY_OUT16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x014C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA14__SDMA_DEBUG_EVT_CHN_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x014C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA14__GPIO_3_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x014C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA14__TPSMP_HDATA_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">,</span> <span class="mh">0x014C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA14__SRC_BT_CFG_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA15</span><span class="p">,</span> <span class="mh">0x0464</span><span class="p">,</span> <span class="mh">0x0150</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA15__WEIM_WEIM_DA_A_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA15</span><span class="p">,</span> <span class="mh">0x0464</span><span class="p">,</span> <span class="mh">0x0150</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA15__IPU1_DI1_PIN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA15</span><span class="p">,</span> <span class="mh">0x0464</span><span class="p">,</span> <span class="mh">0x0150</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA15__IPU1_DI1_PIN4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA15</span><span class="p">,</span> <span class="mh">0x0464</span><span class="p">,</span> <span class="mh">0x0150</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA15__MIPI_CORE_DPHY_OUT17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA15</span><span class="p">,</span> <span class="mh">0x0464</span><span class="p">,</span> <span class="mh">0x0150</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA15__GPIO_3_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA15</span><span class="p">,</span> <span class="mh">0x0464</span><span class="p">,</span> <span class="mh">0x0150</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA15__TPSMP_HDATA_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA15</span><span class="p">,</span> <span class="mh">0x0464</span><span class="p">,</span> <span class="mh">0x0150</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_DA15__SRC_BT_CFG_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_WAIT</span><span class="p">,</span> <span class="mh">0x0468</span><span class="p">,</span> <span class="mh">0x0154</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_WAIT__WEIM_WEIM_WAIT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_WAIT</span><span class="p">,</span> <span class="mh">0x0468</span><span class="p">,</span> <span class="mh">0x0154</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_WAIT__WEIM_WEIM_DTACK_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_WAIT</span><span class="p">,</span> <span class="mh">0x0468</span><span class="p">,</span> <span class="mh">0x0154</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_WAIT__GPIO_5_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_WAIT</span><span class="p">,</span> <span class="mh">0x0468</span><span class="p">,</span> <span class="mh">0x0154</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_WAIT__TPSMP_HDATA_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_WAIT</span><span class="p">,</span> <span class="mh">0x0468</span><span class="p">,</span> <span class="mh">0x0154</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_WAIT__SRC_BT_CFG_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_BCLK</span><span class="p">,</span> <span class="mh">0x046C</span><span class="p">,</span> <span class="mh">0x0158</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_BCLK__WEIM_WEIM_BCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_BCLK</span><span class="p">,</span> <span class="mh">0x046C</span><span class="p">,</span> <span class="mh">0x0158</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_BCLK__IPU1_DI1_PIN16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_BCLK</span><span class="p">,</span> <span class="mh">0x046C</span><span class="p">,</span> <span class="mh">0x0158</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_BCLK__GPIO_6_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_BCLK</span><span class="p">,</span> <span class="mh">0x046C</span><span class="p">,</span> <span class="mh">0x0158</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_EIM_BCLK__TPSMP_HDATA_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_DISP_CLK</span><span class="p">,</span> <span class="mh">0x0470</span><span class="p">,</span> <span class="mh">0x015C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_DISP_CLK__IPU1_DI0_DSP_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_DISP_CLK</span><span class="p">,</span> <span class="mh">0x0470</span><span class="p">,</span> <span class="mh">0x015C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_DISP_CLK__IPU2_DI0_DSP_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_DISP_CLK</span><span class="p">,</span> <span class="mh">0x0470</span><span class="p">,</span> <span class="mh">0x015C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_DISP_CLK__MIPI_CR_DPY_OT28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_DISP_CLK</span><span class="p">,</span> <span class="mh">0x0470</span><span class="p">,</span> <span class="mh">0x015C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_DISP_CLK__SDMA_DBG_CR_STA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_DISP_CLK</span><span class="p">,</span> <span class="mh">0x0470</span><span class="p">,</span> <span class="mh">0x015C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_DISP_CLK__GPIO_4_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_DISP_CLK</span><span class="p">,</span> <span class="mh">0x0470</span><span class="p">,</span> <span class="mh">0x015C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_DISP_CLK__MMDC_DEBUG_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN15</span><span class="p">,</span> <span class="mh">0x0474</span><span class="p">,</span> <span class="mh">0x0160</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN15__IPU1_DI0_PIN15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN15</span><span class="p">,</span> <span class="mh">0x0474</span><span class="p">,</span> <span class="mh">0x0160</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN15__IPU2_DI0_PIN15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN15</span><span class="p">,</span> <span class="mh">0x0474</span><span class="p">,</span> <span class="mh">0x0160</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN15__AUDMUX_AUD6_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN15</span><span class="p">,</span> <span class="mh">0x0474</span><span class="p">,</span> <span class="mh">0x0160</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN15__MIPI_CR_DPHY_OUT_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN15</span><span class="p">,</span> <span class="mh">0x0474</span><span class="p">,</span> <span class="mh">0x0160</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN15__SDMA_DBG_CORE_STA_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN15</span><span class="p">,</span> <span class="mh">0x0474</span><span class="p">,</span> <span class="mh">0x0160</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN15__GPIO_4_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN15</span><span class="p">,</span> <span class="mh">0x0474</span><span class="p">,</span> <span class="mh">0x0160</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN15__MMDC_MMDC_DEBUG_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">,</span> <span class="mh">0x0478</span><span class="p">,</span> <span class="mh">0x0164</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN2__IPU1_DI0_PIN2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">,</span> <span class="mh">0x0478</span><span class="p">,</span> <span class="mh">0x0164</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN2__IPU2_DI0_PIN2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">,</span> <span class="mh">0x0478</span><span class="p">,</span> <span class="mh">0x0164</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN2__AUDMUX_AUD6_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">,</span> <span class="mh">0x0478</span><span class="p">,</span> <span class="mh">0x0164</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN2__MIPI_CR_DPHY_OUT_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">,</span> <span class="mh">0x0478</span><span class="p">,</span> <span class="mh">0x0164</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN2__SDMA_DBG_CORE_STA_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">,</span> <span class="mh">0x0478</span><span class="p">,</span> <span class="mh">0x0164</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN2__GPIO_4_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">,</span> <span class="mh">0x0478</span><span class="p">,</span> <span class="mh">0x0164</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN2__MMDC_DEBUG_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">,</span> <span class="mh">0x0478</span><span class="p">,</span> <span class="mh">0x0164</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN2__PL301_PER1_HADDR_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">,</span> <span class="mh">0x047C</span><span class="p">,</span> <span class="mh">0x0168</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN3__IPU1_DI0_PIN3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">,</span> <span class="mh">0x047C</span><span class="p">,</span> <span class="mh">0x0168</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN3__IPU2_DI0_PIN3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">,</span> <span class="mh">0x047C</span><span class="p">,</span> <span class="mh">0x0168</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN3__AUDMUX_AUD6_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">,</span> <span class="mh">0x047C</span><span class="p">,</span> <span class="mh">0x0168</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN3__MIPI_CORE_DPHY_OUT31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">,</span> <span class="mh">0x047C</span><span class="p">,</span> <span class="mh">0x0168</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN3__SDMA_DBG_CORE_STA_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">,</span> <span class="mh">0x047C</span><span class="p">,</span> <span class="mh">0x0168</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN3__GPIO_4_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">,</span> <span class="mh">0x047C</span><span class="p">,</span> <span class="mh">0x0168</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN3__MMDC_MMDC_DEBUG_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">,</span> <span class="mh">0x047C</span><span class="p">,</span> <span class="mh">0x0168</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN3__PL301_PER1_HADDR_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0x016C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN4__IPU1_DI0_PIN4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0x016C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN4__IPU2_DI0_PIN4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0x016C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN4__AUDMUX_AUD6_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0x016C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x094C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN4__USDHC1_WP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0x016C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN4__SDMA_DEBUG_YIELD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0x016C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN4__GPIO_4_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0x016C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN4__MMDC_MMDC_DEBUG_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">,</span> <span class="mh">0x016C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DI0_PIN4__PL301_PER1_HADDR_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT0</span><span class="p">,</span> <span class="mh">0x0484</span><span class="p">,</span> <span class="mh">0x0170</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT0__IPU1_DISP0_DAT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT0</span><span class="p">,</span> <span class="mh">0x0484</span><span class="p">,</span> <span class="mh">0x0170</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT0__IPU2_DISP0_DAT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT0</span><span class="p">,</span> <span class="mh">0x0484</span><span class="p">,</span> <span class="mh">0x0170</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT0__ECSPI3_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT0</span><span class="p">,</span> <span class="mh">0x0484</span><span class="p">,</span> <span class="mh">0x0170</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT0__USDHC1_USDHC_DBG_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT0</span><span class="p">,</span> <span class="mh">0x0484</span><span class="p">,</span> <span class="mh">0x0170</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT0__SDMA_DBG_CORE_RUN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT0</span><span class="p">,</span> <span class="mh">0x0484</span><span class="p">,</span> <span class="mh">0x0170</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT0__GPIO_4_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT0</span><span class="p">,</span> <span class="mh">0x0484</span><span class="p">,</span> <span class="mh">0x0170</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT0__MMDC_MMDC_DEBUG_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0x0174</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT1__IPU1_DISP0_DAT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0x0174</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT1__IPU2_DISP0_DAT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0x0174</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT1__ECSPI3_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0x0174</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT1__USDHC1_USDHC_DBG_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0x0174</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT1__SDMA_DBG_EVT_CHNSL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0x0174</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT1__GPIO_4_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0x0174</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT1__MMDC_DEBUG_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">,</span> <span class="mh">0x0488</span><span class="p">,</span> <span class="mh">0x0174</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT1__PL301_PER1_HADR_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">,</span> <span class="mh">0x048C</span><span class="p">,</span> <span class="mh">0x0178</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT2__IPU1_DISP0_DAT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">,</span> <span class="mh">0x048C</span><span class="p">,</span> <span class="mh">0x0178</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT2__IPU2_DISP0_DAT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">,</span> <span class="mh">0x048C</span><span class="p">,</span> <span class="mh">0x0178</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT2__ECSPI3_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">,</span> <span class="mh">0x048C</span><span class="p">,</span> <span class="mh">0x0178</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT2__USDHC1_USDHC_DBG_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">,</span> <span class="mh">0x048C</span><span class="p">,</span> <span class="mh">0x0178</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT2__SDMA_DEBUG_MODE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">,</span> <span class="mh">0x048C</span><span class="p">,</span> <span class="mh">0x0178</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT2__GPIO_4_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">,</span> <span class="mh">0x048C</span><span class="p">,</span> <span class="mh">0x0178</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT2__MMDC_DEBUG_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">,</span> <span class="mh">0x048C</span><span class="p">,</span> <span class="mh">0x0178</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT2__PL301_PER1_HADR_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x017C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT3__IPU1_DISP0_DAT_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x017C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT3__IPU2_DISP0_DAT_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x017C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT3__ECSPI3_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x017C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT3__USDHC1_USDHC_DBG_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x017C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT3__SDMA_DBG_BUS_ERROR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x017C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT3__GPIO_4_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x017C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT3__MMDC_MMDC_DBG_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">,</span> <span class="mh">0x0490</span><span class="p">,</span> <span class="mh">0x017C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT3__PL301_PER1_HADR_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">,</span> <span class="mh">0x0494</span><span class="p">,</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT4__IPU1_DISP0_DAT_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">,</span> <span class="mh">0x0494</span><span class="p">,</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT4__IPU2_DISP0_DAT_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">,</span> <span class="mh">0x0494</span><span class="p">,</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT4__ECSPI3_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">,</span> <span class="mh">0x0494</span><span class="p">,</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT4__USDHC1_USDHC_DBG_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">,</span> <span class="mh">0x0494</span><span class="p">,</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT4__SDMA_DEBUG_BUS_RWB */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">,</span> <span class="mh">0x0494</span><span class="p">,</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT4__GPIO_4_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">,</span> <span class="mh">0x0494</span><span class="p">,</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT4__MMDC_MMDC_DEBUG_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">,</span> <span class="mh">0x0494</span><span class="p">,</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT4__PL301_PER1_HADR_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">,</span> <span class="mh">0x0498</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT5__IPU1_DISP0_DAT_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">,</span> <span class="mh">0x0498</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT5__IPU2_DISP0_DAT_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">,</span> <span class="mh">0x0498</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT5__ECSPI3_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">,</span> <span class="mh">0x0498</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT5__AUDMUX_AUD6_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">,</span> <span class="mh">0x0498</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT5__SDMA_DBG_MCH_DMBUS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">,</span> <span class="mh">0x0498</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT5__GPIO_4_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">,</span> <span class="mh">0x0498</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT5__MMDC_DEBUG_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">,</span> <span class="mh">0x0498</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT5__PL301_PER1_HADR_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">,</span> <span class="mh">0x049C</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT6__IPU1_DISP0_DAT_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">,</span> <span class="mh">0x049C</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT6__IPU2_DISP0_DAT_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">,</span> <span class="mh">0x049C</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT6__ECSPI3_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">,</span> <span class="mh">0x049C</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT6__AUDMUX_AUD6_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">,</span> <span class="mh">0x049C</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT6__SDMA_DBG_RTBUF_WRT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">,</span> <span class="mh">0x049C</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT6__GPIO_4_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">,</span> <span class="mh">0x049C</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT6__MMDC_DEBUG_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">,</span> <span class="mh">0x049C</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT6__PL301_PER1_HADR_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">,</span> <span class="mh">0x018C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT7__IPU1_DISP0_DAT_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">,</span> <span class="mh">0x018C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT7__IPU2_DISP0_DAT_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">,</span> <span class="mh">0x018C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT7__ECSPI3_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">,</span> <span class="mh">0x018C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT7__USDHC1_USDHC_DBG_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">,</span> <span class="mh">0x018C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT7__SDMA_DBG_EVT_CHN_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">,</span> <span class="mh">0x018C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT7__GPIO_4_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">,</span> <span class="mh">0x018C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT7__MMDC_DEBUG_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">,</span> <span class="mh">0x018C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT7__PL301_PER1_HADR_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">,</span> <span class="mh">0x04A4</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT8__IPU1_DISP0_DAT_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">,</span> <span class="mh">0x04A4</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT8__IPU2_DISP0_DAT_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">,</span> <span class="mh">0x04A4</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT8__PWM1_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">,</span> <span class="mh">0x04A4</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT8__WDOG1_WDOG_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">,</span> <span class="mh">0x04A4</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT8__SDMA_DBG_EVT_CHN_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">,</span> <span class="mh">0x04A4</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT8__GPIO_4_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">,</span> <span class="mh">0x04A4</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT8__MMDC_DEBUG_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">,</span> <span class="mh">0x04A4</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT8__PL301_PER1_HADR_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">,</span> <span class="mh">0x04A8</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT9__IPU1_DISP0_DAT_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">,</span> <span class="mh">0x04A8</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT9__IPU2_DISP0_DAT_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">,</span> <span class="mh">0x04A8</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT9__PWM2_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">,</span> <span class="mh">0x04A8</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT9__WDOG2_WDOG_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">,</span> <span class="mh">0x04A8</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT9__SDMA_DBG_EVT_CHN_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">,</span> <span class="mh">0x04A8</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT9__GPIO_4_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">,</span> <span class="mh">0x04A8</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT9__MMDC_DEBUG_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">,</span> <span class="mh">0x04A8</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT9__PL301_PER1_HADR_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT10</span><span class="p">,</span> <span class="mh">0x04AC</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT10__IPU1_DISP0_DAT_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT10</span><span class="p">,</span> <span class="mh">0x04AC</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT10__IPU2_DISP0_DAT_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT10</span><span class="p">,</span> <span class="mh">0x04AC</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT10__USDHC1_DBG_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT10</span><span class="p">,</span> <span class="mh">0x04AC</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT10__SDMA_DBG_EVT_CHN3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT10</span><span class="p">,</span> <span class="mh">0x04AC</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT10__GPIO_4_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT10</span><span class="p">,</span> <span class="mh">0x04AC</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT10__MMDC_DEBUG_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT10</span><span class="p">,</span> <span class="mh">0x04AC</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT10__PL301_PER1_HADR21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT11</span><span class="p">,</span> <span class="mh">0x04B0</span><span class="p">,</span> <span class="mh">0x019C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT11__IPU1_DISP0_DAT_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT11</span><span class="p">,</span> <span class="mh">0x04B0</span><span class="p">,</span> <span class="mh">0x019C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT11__IPU2_DISP0_DAT_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT11</span><span class="p">,</span> <span class="mh">0x04B0</span><span class="p">,</span> <span class="mh">0x019C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT11__USDHC1_USDHC_DBG7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT11</span><span class="p">,</span> <span class="mh">0x04B0</span><span class="p">,</span> <span class="mh">0x019C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT11__SDMA_DBG_EVT_CHN4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT11</span><span class="p">,</span> <span class="mh">0x04B0</span><span class="p">,</span> <span class="mh">0x019C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT11__GPIO_5_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT11</span><span class="p">,</span> <span class="mh">0x04B0</span><span class="p">,</span> <span class="mh">0x019C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT11__MMDC_DEBUG_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT11</span><span class="p">,</span> <span class="mh">0x04B0</span><span class="p">,</span> <span class="mh">0x019C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT11__PL301_PER1_HADR22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT12</span><span class="p">,</span> <span class="mh">0x04B4</span><span class="p">,</span> <span class="mh">0x01A0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT12__IPU1_DISP0_DAT_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT12</span><span class="p">,</span> <span class="mh">0x04B4</span><span class="p">,</span> <span class="mh">0x01A0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT12__IPU2_DISP0_DAT_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT12</span><span class="p">,</span> <span class="mh">0x04B4</span><span class="p">,</span> <span class="mh">0x01A0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT12__RESERVED_RESERVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT12</span><span class="p">,</span> <span class="mh">0x04B4</span><span class="p">,</span> <span class="mh">0x01A0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT12__SDMA_DBG_EVT_CHN5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT12</span><span class="p">,</span> <span class="mh">0x04B4</span><span class="p">,</span> <span class="mh">0x01A0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT12__GPIO_5_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT12</span><span class="p">,</span> <span class="mh">0x04B4</span><span class="p">,</span> <span class="mh">0x01A0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT12__MMDC_DEBUG_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT12</span><span class="p">,</span> <span class="mh">0x04B4</span><span class="p">,</span> <span class="mh">0x01A0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT12__PL301_PER1_HADR23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT13</span><span class="p">,</span> <span class="mh">0x04B8</span><span class="p">,</span> <span class="mh">0x01A4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT13__IPU1_DISP0_DAT_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT13</span><span class="p">,</span> <span class="mh">0x04B8</span><span class="p">,</span> <span class="mh">0x01A4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT13__IPU2_DISP0_DAT_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT13</span><span class="p">,</span> <span class="mh">0x04B8</span><span class="p">,</span> <span class="mh">0x01A4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07D8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT13__AUDMUX_AUD5_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT13</span><span class="p">,</span> <span class="mh">0x04B8</span><span class="p">,</span> <span class="mh">0x01A4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT13__SDMA_DBG_EVT_CHN0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT13</span><span class="p">,</span> <span class="mh">0x04B8</span><span class="p">,</span> <span class="mh">0x01A4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT13__GPIO_5_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT13</span><span class="p">,</span> <span class="mh">0x04B8</span><span class="p">,</span> <span class="mh">0x01A4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT13__MMDC_DEBUG_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT13</span><span class="p">,</span> <span class="mh">0x04B8</span><span class="p">,</span> <span class="mh">0x01A4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT13__PL301_PER1_HADR24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT14</span><span class="p">,</span> <span class="mh">0x04BC</span><span class="p">,</span> <span class="mh">0x01A8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT14__IPU1_DISP0_DAT_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT14</span><span class="p">,</span> <span class="mh">0x04BC</span><span class="p">,</span> <span class="mh">0x01A8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT14__IPU2_DISP0_DAT_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT14</span><span class="p">,</span> <span class="mh">0x04BC</span><span class="p">,</span> <span class="mh">0x01A8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07D4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT14__AUDMUX_AUD5_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT14</span><span class="p">,</span> <span class="mh">0x04BC</span><span class="p">,</span> <span class="mh">0x01A8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT14__SDMA_DBG_EVT_CHN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT14</span><span class="p">,</span> <span class="mh">0x04BC</span><span class="p">,</span> <span class="mh">0x01A8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT14__GPIO_5_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT14</span><span class="p">,</span> <span class="mh">0x04BC</span><span class="p">,</span> <span class="mh">0x01A8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT14__MMDC_DEBUG_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">,</span> <span class="mh">0x01AC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT15__IPU1_DISP0_DAT_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">,</span> <span class="mh">0x01AC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT15__IPU2_DISP0_DAT_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">,</span> <span class="mh">0x01AC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0804</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT15__ECSPI1_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">,</span> <span class="mh">0x01AC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0820</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT15__ECSPI2_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">,</span> <span class="mh">0x01AC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT15__SDMA_DBG_EVT_CHN2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">,</span> <span class="mh">0x01AC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT15__GPIO_5_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">,</span> <span class="mh">0x01AC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT15__MMDC_DEBUG_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">,</span> <span class="mh">0x01AC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT15__PL301_PER1_HADR25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">,</span> <span class="mh">0x04C4</span><span class="p">,</span> <span class="mh">0x01B0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT16__IPU1_DISP0_DAT_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">,</span> <span class="mh">0x04C4</span><span class="p">,</span> <span class="mh">0x01B0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT16__IPU2_DISP0_DAT_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">,</span> <span class="mh">0x04C4</span><span class="p">,</span> <span class="mh">0x01B0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0818</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT16__ECSPI2_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">,</span> <span class="mh">0x04C4</span><span class="p">,</span> <span class="mh">0x01B0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07DC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT16__AUDMUX_AUD5_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">,</span> <span class="mh">0x04C4</span><span class="p">,</span> <span class="mh">0x01B0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x090C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT16__SDMA_EXT_EVENT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">,</span> <span class="mh">0x04C4</span><span class="p">,</span> <span class="mh">0x01B0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT16__GPIO_5_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">,</span> <span class="mh">0x04C4</span><span class="p">,</span> <span class="mh">0x01B0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT16__MMDC_DEBUG_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">,</span> <span class="mh">0x04C4</span><span class="p">,</span> <span class="mh">0x01B0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT16__PL301_PER1_HADR26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">,</span> <span class="mh">0x04C8</span><span class="p">,</span> <span class="mh">0x01B4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT17__IPU1_DISP0_DAT_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">,</span> <span class="mh">0x04C8</span><span class="p">,</span> <span class="mh">0x01B4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT17__IPU2_DISP0_DAT_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">,</span> <span class="mh">0x04C8</span><span class="p">,</span> <span class="mh">0x01B4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0814</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT17__ECSPI2_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">,</span> <span class="mh">0x04C8</span><span class="p">,</span> <span class="mh">0x01B4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07D0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT17__AUDMUX_AUD5_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">,</span> <span class="mh">0x04C8</span><span class="p">,</span> <span class="mh">0x01B4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0910</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT17__SDMA_EXT_EVENT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">,</span> <span class="mh">0x04C8</span><span class="p">,</span> <span class="mh">0x01B4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT17__GPIO_5_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">,</span> <span class="mh">0x04C8</span><span class="p">,</span> <span class="mh">0x01B4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT17__MMDC_DEBUG_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">,</span> <span class="mh">0x04C8</span><span class="p">,</span> <span class="mh">0x01B4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT17__PL301_PER1_HADR27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">,</span> <span class="mh">0x04CC</span><span class="p">,</span> <span class="mh">0x01B8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT18__IPU1_DISP0_DAT_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">,</span> <span class="mh">0x04CC</span><span class="p">,</span> <span class="mh">0x01B8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT18__IPU2_DISP0_DAT_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">,</span> <span class="mh">0x04CC</span><span class="p">,</span> <span class="mh">0x01B8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x081C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT18__ECSPI2_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">,</span> <span class="mh">0x04CC</span><span class="p">,</span> <span class="mh">0x01B8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07E0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT18__AUDMUX_AUD5_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">,</span> <span class="mh">0x04CC</span><span class="p">,</span> <span class="mh">0x01B8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x07C0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT18__AUDMUX_AUD4_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">,</span> <span class="mh">0x04CC</span><span class="p">,</span> <span class="mh">0x01B8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT18__GPIO_5_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">,</span> <span class="mh">0x04CC</span><span class="p">,</span> <span class="mh">0x01B8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT18__MMDC_DEBUG_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">,</span> <span class="mh">0x04CC</span><span class="p">,</span> <span class="mh">0x01B8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT18__WEIM_WEIM_CS_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">,</span> <span class="mh">0x04D0</span><span class="p">,</span> <span class="mh">0x01BC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT19__IPU1_DISP0_DAT_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">,</span> <span class="mh">0x04D0</span><span class="p">,</span> <span class="mh">0x01BC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT19__IPU2_DISP0_DAT_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">,</span> <span class="mh">0x04D0</span><span class="p">,</span> <span class="mh">0x01BC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0810</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT19__ECSPI2_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">,</span> <span class="mh">0x04D0</span><span class="p">,</span> <span class="mh">0x01BC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07CC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT19__AUDMUX_AUD5_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">,</span> <span class="mh">0x04D0</span><span class="p">,</span> <span class="mh">0x01BC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x07BC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT19__AUDMUX_AUD4_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">,</span> <span class="mh">0x04D0</span><span class="p">,</span> <span class="mh">0x01BC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT19__GPIO_5_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">,</span> <span class="mh">0x04D0</span><span class="p">,</span> <span class="mh">0x01BC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT19__MMDC_DEBUG_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">,</span> <span class="mh">0x04D0</span><span class="p">,</span> <span class="mh">0x01BC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT19__WEIM_WEIM_CS_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">,</span> <span class="mh">0x04D4</span><span class="p">,</span> <span class="mh">0x01C0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT20__IPU1_DISP0_DAT_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">,</span> <span class="mh">0x04D4</span><span class="p">,</span> <span class="mh">0x01C0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT20__IPU2_DISP0_DAT_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">,</span> <span class="mh">0x04D4</span><span class="p">,</span> <span class="mh">0x01C0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07F4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT20__ECSPI1_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">,</span> <span class="mh">0x04D4</span><span class="p">,</span> <span class="mh">0x01C0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07C4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT20__AUDMUX_AUD4_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">,</span> <span class="mh">0x04D4</span><span class="p">,</span> <span class="mh">0x01C0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT20__SDMA_DBG_EVT_CHN7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">,</span> <span class="mh">0x04D4</span><span class="p">,</span> <span class="mh">0x01C0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT20__GPIO_5_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">,</span> <span class="mh">0x04D4</span><span class="p">,</span> <span class="mh">0x01C0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT20__MMDC_DEBUG_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">,</span> <span class="mh">0x04D4</span><span class="p">,</span> <span class="mh">0x01C0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT20__PL301_PER1_HADR28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">,</span> <span class="mh">0x04D8</span><span class="p">,</span> <span class="mh">0x01C4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT21__IPU1_DISP0_DAT_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">,</span> <span class="mh">0x04D8</span><span class="p">,</span> <span class="mh">0x01C4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT21__IPU2_DISP0_DAT_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">,</span> <span class="mh">0x04D8</span><span class="p">,</span> <span class="mh">0x01C4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07FC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT21__ECSPI1_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">,</span> <span class="mh">0x04D8</span><span class="p">,</span> <span class="mh">0x01C4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07B8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT21__AUDMUX_AUD4_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">,</span> <span class="mh">0x04D8</span><span class="p">,</span> <span class="mh">0x01C4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT21__SDMA_DBG_BUS_DEV0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">,</span> <span class="mh">0x04D8</span><span class="p">,</span> <span class="mh">0x01C4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT21__GPIO_5_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">,</span> <span class="mh">0x04D8</span><span class="p">,</span> <span class="mh">0x01C4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT21__MMDC_DEBUG_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">,</span> <span class="mh">0x04D8</span><span class="p">,</span> <span class="mh">0x01C4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT21__PL301_PER1_HADR29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">,</span> <span class="mh">0x04DC</span><span class="p">,</span> <span class="mh">0x01C8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT22__IPU1_DISP0_DAT_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">,</span> <span class="mh">0x04DC</span><span class="p">,</span> <span class="mh">0x01C8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT22__IPU2_DISP0_DAT_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">,</span> <span class="mh">0x04DC</span><span class="p">,</span> <span class="mh">0x01C8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07F8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT22__ECSPI1_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">,</span> <span class="mh">0x04DC</span><span class="p">,</span> <span class="mh">0x01C8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07C8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT22__AUDMUX_AUD4_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">,</span> <span class="mh">0x04DC</span><span class="p">,</span> <span class="mh">0x01C8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT22__SDMA_DBG_BUS_DEV1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">,</span> <span class="mh">0x04DC</span><span class="p">,</span> <span class="mh">0x01C8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT22__GPIO_5_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">,</span> <span class="mh">0x04DC</span><span class="p">,</span> <span class="mh">0x01C8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT22__MMDC_DEBUG_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">,</span> <span class="mh">0x04DC</span><span class="p">,</span> <span class="mh">0x01C8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT22__PL301_PER1_HADR30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">,</span> <span class="mh">0x01CC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT23__IPU1_DISP0_DAT_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">,</span> <span class="mh">0x01CC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT23__IPU2_DISP0_DAT_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">,</span> <span class="mh">0x01CC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0800</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT23__ECSPI1_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">,</span> <span class="mh">0x01CC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07B4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT23__AUDMUX_AUD4_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">,</span> <span class="mh">0x01CC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT23__SDMA_DBG_BUS_DEV2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">,</span> <span class="mh">0x01CC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT23__GPIO_5_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">,</span> <span class="mh">0x01CC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT23__MMDC_DEBUG_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">,</span> <span class="mh">0x01CC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DISP0_DAT23__PL301_PER1_HADR31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDIO</span><span class="p">,</span> <span class="mh">0x04E4</span><span class="p">,</span> <span class="mh">0x01D0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDIO__RESERVED_RESERVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDIO</span><span class="p">,</span> <span class="mh">0x04E4</span><span class="p">,</span> <span class="mh">0x01D0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0840</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDIO__ENET_MDIO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDIO</span><span class="p">,</span> <span class="mh">0x04E4</span><span class="p">,</span> <span class="mh">0x01D0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x086C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDIO__ESAI1_SCKR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDIO</span><span class="p">,</span> <span class="mh">0x04E4</span><span class="p">,</span> <span class="mh">0x01D0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDIO__SDMA_DEBUG_BUS_DEV3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDIO</span><span class="p">,</span> <span class="mh">0x04E4</span><span class="p">,</span> <span class="mh">0x01D0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDIO__ENET_1588_EVT1_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDIO</span><span class="p">,</span> <span class="mh">0x04E4</span><span class="p">,</span> <span class="mh">0x01D0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDIO__GPIO_1_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDIO</span><span class="p">,</span> <span class="mh">0x04E4</span><span class="p">,</span> <span class="mh">0x01D0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDIO__SPDIF_PLOCK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_REF_CLK</span><span class="p">,</span> <span class="mh">0x04E8</span><span class="p">,</span> <span class="mh">0x01D4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_REF_CLK__RESERVED_RSRVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_REF_CLK</span><span class="p">,</span> <span class="mh">0x04E8</span><span class="p">,</span> <span class="mh">0x01D4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_REF_CLK</span><span class="p">,</span> <span class="mh">0x04E8</span><span class="p">,</span> <span class="mh">0x01D4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x085C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_REF_CLK__ESAI1_FSR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_REF_CLK</span><span class="p">,</span> <span class="mh">0x04E8</span><span class="p">,</span> <span class="mh">0x01D4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_REF_CLK__SDMA_DBGBUS_DEV4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_REF_CLK</span><span class="p">,</span> <span class="mh">0x04E8</span><span class="p">,</span> <span class="mh">0x01D4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_REF_CLK__GPIO_1_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_REF_CLK</span><span class="p">,</span> <span class="mh">0x04E8</span><span class="p">,</span> <span class="mh">0x01D4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_REF_CLK__SPDIF_SRCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_REF_CLK</span><span class="p">,</span> <span class="mh">0x04E8</span><span class="p">,</span> <span class="mh">0x01D4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_REF_CLK__USBPHY1_RX_SQH */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RX_ER</span><span class="p">,</span> <span class="mh">0x04EC</span><span class="p">,</span> <span class="mh">0x01D8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RX_ER__ENET_RX_ER */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RX_ER</span><span class="p">,</span> <span class="mh">0x04EC</span><span class="p">,</span> <span class="mh">0x01D8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0864</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RX_ER__ESAI1_HCKR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RX_ER</span><span class="p">,</span> <span class="mh">0x04EC</span><span class="p">,</span> <span class="mh">0x01D8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0914</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RX_ER__SPDIF_IN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RX_ER</span><span class="p">,</span> <span class="mh">0x04EC</span><span class="p">,</span> <span class="mh">0x01D8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RX_ER__ENET_1588_EVT2_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RX_ER</span><span class="p">,</span> <span class="mh">0x04EC</span><span class="p">,</span> <span class="mh">0x01D8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RX_ER__GPIO_1_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RX_ER</span><span class="p">,</span> <span class="mh">0x04EC</span><span class="p">,</span> <span class="mh">0x01D8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RX_ER__PHY_TDI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RX_ER</span><span class="p">,</span> <span class="mh">0x04EC</span><span class="p">,</span> <span class="mh">0x01D8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RX_ER__USBPHY1_RX_HS_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_CRS_DV</span><span class="p">,</span> <span class="mh">0x04F0</span><span class="p">,</span> <span class="mh">0x01DC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_CRS_DV__RESERVED_RSRVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_CRS_DV</span><span class="p">,</span> <span class="mh">0x04F0</span><span class="p">,</span> <span class="mh">0x01DC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0858</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_CRS_DV__ENET_RX_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_CRS_DV</span><span class="p">,</span> <span class="mh">0x04F0</span><span class="p">,</span> <span class="mh">0x01DC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0870</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_CRS_DV__ESAI1_SCKT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_CRS_DV</span><span class="p">,</span> <span class="mh">0x04F0</span><span class="p">,</span> <span class="mh">0x01DC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0918</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_CRS_DV__SPDIF_EXTCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_CRS_DV</span><span class="p">,</span> <span class="mh">0x04F0</span><span class="p">,</span> <span class="mh">0x01DC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_CRS_DV__GPIO_1_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_CRS_DV</span><span class="p">,</span> <span class="mh">0x04F0</span><span class="p">,</span> <span class="mh">0x01DC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_CRS_DV__PHY_TDO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_CRS_DV</span><span class="p">,</span> <span class="mh">0x04F0</span><span class="p">,</span> <span class="mh">0x01DC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_CRS_DV__USBPHY1_RX_FS_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD1</span><span class="p">,</span> <span class="mh">0x04F4</span><span class="p">,</span> <span class="mh">0x01E0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0908</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD1__MLB_MLBSIG */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD1</span><span class="p">,</span> <span class="mh">0x04F4</span><span class="p">,</span> <span class="mh">0x01E0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x084C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD1__ENET_RDATA_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD1</span><span class="p">,</span> <span class="mh">0x04F4</span><span class="p">,</span> <span class="mh">0x01E0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0860</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD1__ESAI1_FST */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD1</span><span class="p">,</span> <span class="mh">0x04F4</span><span class="p">,</span> <span class="mh">0x01E0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD1__ENET_1588_EVT3_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD1</span><span class="p">,</span> <span class="mh">0x04F4</span><span class="p">,</span> <span class="mh">0x01E0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD1__GPIO_1_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD1</span><span class="p">,</span> <span class="mh">0x04F4</span><span class="p">,</span> <span class="mh">0x01E0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD1__PHY_TCK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD1</span><span class="p">,</span> <span class="mh">0x04F4</span><span class="p">,</span> <span class="mh">0x01E0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD1__USBPHY1_RX_DISCON */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD0</span><span class="p">,</span> <span class="mh">0x04F8</span><span class="p">,</span> <span class="mh">0x01E4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD0__OSC32K_32K_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD0</span><span class="p">,</span> <span class="mh">0x04F8</span><span class="p">,</span> <span class="mh">0x01E4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0848</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD0__ENET_RDATA_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD0</span><span class="p">,</span> <span class="mh">0x04F8</span><span class="p">,</span> <span class="mh">0x01E4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0868</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD0__ESAI1_HCKT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD0</span><span class="p">,</span> <span class="mh">0x04F8</span><span class="p">,</span> <span class="mh">0x01E4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD0__SPDIF_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD0</span><span class="p">,</span> <span class="mh">0x04F8</span><span class="p">,</span> <span class="mh">0x01E4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD0__GPIO_1_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD0</span><span class="p">,</span> <span class="mh">0x04F8</span><span class="p">,</span> <span class="mh">0x01E4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD0__PHY_TMS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD0</span><span class="p">,</span> <span class="mh">0x04F8</span><span class="p">,</span> <span class="mh">0x01E4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_RXD0__USBPHY1_PLL_CK20DIV */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TX_EN</span><span class="p">,</span> <span class="mh">0x04FC</span><span class="p">,</span> <span class="mh">0x01E8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TX_EN__RESERVED_RSRVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TX_EN</span><span class="p">,</span> <span class="mh">0x04FC</span><span class="p">,</span> <span class="mh">0x01E8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TX_EN__ENET_TX_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TX_EN</span><span class="p">,</span> <span class="mh">0x04FC</span><span class="p">,</span> <span class="mh">0x01E8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0880</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TX_EN__ESAI1_TX3_RX2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TX_EN</span><span class="p">,</span> <span class="mh">0x04FC</span><span class="p">,</span> <span class="mh">0x01E8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TX_EN__GPIO_1_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TX_EN</span><span class="p">,</span> <span class="mh">0x04FC</span><span class="p">,</span> <span class="mh">0x01E8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TX_EN__SATA_PHY_TDI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TX_EN</span><span class="p">,</span> <span class="mh">0x04FC</span><span class="p">,</span> <span class="mh">0x01E8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TX_EN__USBPHY2_RX_SQH */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD1</span><span class="p">,</span> <span class="mh">0x0500</span><span class="p">,</span> <span class="mh">0x01EC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0900</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD1__MLB_MLBCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD1</span><span class="p">,</span> <span class="mh">0x0500</span><span class="p">,</span> <span class="mh">0x01EC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD1__ENET_TDATA_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD1</span><span class="p">,</span> <span class="mh">0x0500</span><span class="p">,</span> <span class="mh">0x01EC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x087C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD1__ESAI1_TX2_RX3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD1</span><span class="p">,</span> <span class="mh">0x0500</span><span class="p">,</span> <span class="mh">0x01EC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD1__ENET_1588_EVENT0_IN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD1</span><span class="p">,</span> <span class="mh">0x0500</span><span class="p">,</span> <span class="mh">0x01EC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD1__GPIO_1_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD1</span><span class="p">,</span> <span class="mh">0x0500</span><span class="p">,</span> <span class="mh">0x01EC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD1__SATA_PHY_TDO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD1</span><span class="p">,</span> <span class="mh">0x0500</span><span class="p">,</span> <span class="mh">0x01EC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD1__USBPHY2_RX_HS_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD0</span><span class="p">,</span> <span class="mh">0x0504</span><span class="p">,</span> <span class="mh">0x01F0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD0__RESERVED_RSRVED */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD0</span><span class="p">,</span> <span class="mh">0x0504</span><span class="p">,</span> <span class="mh">0x01F0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD0__ENET_TDATA_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD0</span><span class="p">,</span> <span class="mh">0x0504</span><span class="p">,</span> <span class="mh">0x01F0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0884</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD0__ESAI1_TX4_RX1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD0</span><span class="p">,</span> <span class="mh">0x0504</span><span class="p">,</span> <span class="mh">0x01F0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD0__GPIO_1_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD0</span><span class="p">,</span> <span class="mh">0x0504</span><span class="p">,</span> <span class="mh">0x01F0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD0__SATA_PHY_TCK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD0</span><span class="p">,</span> <span class="mh">0x0504</span><span class="p">,</span> <span class="mh">0x01F0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_TXD0__USBPHY2_RX_FS_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDC</span><span class="p">,</span> <span class="mh">0x0508</span><span class="p">,</span> <span class="mh">0x01F4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0904</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDC__MLB_MLBDAT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDC</span><span class="p">,</span> <span class="mh">0x0508</span><span class="p">,</span> <span class="mh">0x01F4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDC__ENET_MDC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDC</span><span class="p">,</span> <span class="mh">0x0508</span><span class="p">,</span> <span class="mh">0x01F4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0888</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDC__ESAI1_TX5_RX0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDC</span><span class="p">,</span> <span class="mh">0x0508</span><span class="p">,</span> <span class="mh">0x01F4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDC__ENET_1588_EVENT1_IN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDC</span><span class="p">,</span> <span class="mh">0x0508</span><span class="p">,</span> <span class="mh">0x01F4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDC__GPIO_1_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDC</span><span class="p">,</span> <span class="mh">0x0508</span><span class="p">,</span> <span class="mh">0x01F4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDC__SATA_PHY_TMS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDC</span><span class="p">,</span> <span class="mh">0x0508</span><span class="p">,</span> <span class="mh">0x01F4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_ENET_MDC__USBPHY2_RX_DISCON */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D40</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D40__MMDC_DRAM_D_40 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D41</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D41__MMDC_DRAM_D_41 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D42</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D42__MMDC_DRAM_D_42 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D43</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D43__MMDC_DRAM_D_43 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D44</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D44__MMDC_DRAM_D_44 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D45</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D45__MMDC_DRAM_D_45 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D46</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D46__MMDC_DRAM_D_46 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D47</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D47__MMDC_DRAM_D_47 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS5</span><span class="p">,</span> <span class="mh">0x050C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDQS5__MMDC_DRAM_SDQS_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM5</span><span class="p">,</span> <span class="mh">0x0510</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_DQM5__MMDC_DRAM_DQM_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D32</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D32__MMDC_DRAM_D_32 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D33</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D33__MMDC_DRAM_D_33 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D34</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D34__MMDC_DRAM_D_34 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D35</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D35__MMDC_DRAM_D_35 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D36</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D36__MMDC_DRAM_D_36 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D37</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D37__MMDC_DRAM_D_37 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D38</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D38__MMDC_DRAM_D_38 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D39</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D39__MMDC_DRAM_D_39 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM4</span><span class="p">,</span> <span class="mh">0x0514</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_DQM4__MMDC_DRAM_DQM_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS4</span><span class="p">,</span> <span class="mh">0x0518</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDQS4__MMDC_DRAM_SDQS_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D24</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D24__MMDC_DRAM_D_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D25</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D25__MMDC_DRAM_D_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D26</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D26__MMDC_DRAM_D_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D27</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D27__MMDC_DRAM_D_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D28</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D28__MMDC_DRAM_D_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D29</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D29__MMDC_DRAM_D_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS3</span><span class="p">,</span> <span class="mh">0x051C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDQS3__MMDC_DRAM_SDQS_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D30</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D30__MMDC_DRAM_D_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D31</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D31__MMDC_DRAM_D_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM3</span><span class="p">,</span> <span class="mh">0x0520</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_DQM3__MMDC_DRAM_DQM_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D16</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D16__MMDC_DRAM_D_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D17</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D17__MMDC_DRAM_D_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D18</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D18__MMDC_DRAM_D_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D19</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D19__MMDC_DRAM_D_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D20</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D20__MMDC_DRAM_D_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D21</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D21__MMDC_DRAM_D_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D22</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D22__MMDC_DRAM_D_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS2</span><span class="p">,</span> <span class="mh">0x0524</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDQS2__MMDC_DRAM_SDQS_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D23</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D23__MMDC_DRAM_D_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM2</span><span class="p">,</span> <span class="mh">0x0528</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_DQM2__MMDC_DRAM_DQM_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A0</span><span class="p">,</span> <span class="mh">0x052C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A0__MMDC_DRAM_A_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A1</span><span class="p">,</span> <span class="mh">0x0530</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A1__MMDC_DRAM_A_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A2</span><span class="p">,</span> <span class="mh">0x0534</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A2__MMDC_DRAM_A_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A3</span><span class="p">,</span> <span class="mh">0x0538</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A3__MMDC_DRAM_A_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A4</span><span class="p">,</span> <span class="mh">0x053C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A4__MMDC_DRAM_A_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A5</span><span class="p">,</span> <span class="mh">0x0540</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A5__MMDC_DRAM_A_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A6</span><span class="p">,</span> <span class="mh">0x0544</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A6__MMDC_DRAM_A_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A7</span><span class="p">,</span> <span class="mh">0x0548</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A7__MMDC_DRAM_A_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A8</span><span class="p">,</span> <span class="mh">0x054C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A8__MMDC_DRAM_A_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A9</span><span class="p">,</span> <span class="mh">0x0550</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A9__MMDC_DRAM_A_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A10</span><span class="p">,</span> <span class="mh">0x0554</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A10__MMDC_DRAM_A_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A11</span><span class="p">,</span> <span class="mh">0x0558</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A11__MMDC_DRAM_A_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A12</span><span class="p">,</span> <span class="mh">0x055C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A12__MMDC_DRAM_A_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A13</span><span class="p">,</span> <span class="mh">0x0560</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A13__MMDC_DRAM_A_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A14</span><span class="p">,</span> <span class="mh">0x0564</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A14__MMDC_DRAM_A_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A15</span><span class="p">,</span> <span class="mh">0x0568</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_A15__MMDC_DRAM_A_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_CAS</span><span class="p">,</span> <span class="mh">0x056C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_CAS__MMDC_DRAM_CAS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_CS0</span><span class="p">,</span> <span class="mh">0x0570</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_CS0__MMDC_DRAM_CS_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_CS1</span><span class="p">,</span> <span class="mh">0x0574</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_CS1__MMDC_DRAM_CS_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_RAS</span><span class="p">,</span> <span class="mh">0x0578</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_RAS__MMDC_DRAM_RAS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_RESET</span><span class="p">,</span> <span class="mh">0x057C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_RESET__MMDC_DRAM_RESET */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDBA0</span><span class="p">,</span> <span class="mh">0x0580</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDBA0__MMDC_DRAM_SDBA_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDBA1</span><span class="p">,</span> <span class="mh">0x0584</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDBA1__MMDC_DRAM_SDBA_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDCLK_0</span><span class="p">,</span> <span class="mh">0x0588</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDCLK_0__MMDC_DRAM_SDCLK0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDBA2</span><span class="p">,</span> <span class="mh">0x058C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDBA2__MMDC_DRAM_SDBA_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDCKE0</span><span class="p">,</span> <span class="mh">0x0590</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDCKE0__MMDC_DRAM_SDCKE_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDCLK_1</span><span class="p">,</span> <span class="mh">0x0594</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDCLK_1__MMDC_DRAM_SDCLK1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDCKE1</span><span class="p">,</span> <span class="mh">0x0598</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDCKE1__MMDC_DRAM_SDCKE_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDODT0</span><span class="p">,</span> <span class="mh">0x059C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDODT0__MMDC_DRAM_ODT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDODT1</span><span class="p">,</span> <span class="mh">0x05A0</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDODT1__MMDC_DRAM_ODT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDWE</span><span class="p">,</span> <span class="mh">0x05A4</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDWE__MMDC_DRAM_SDWE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D0</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D0__MMDC_DRAM_D_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D1</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D1__MMDC_DRAM_D_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D2</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D2__MMDC_DRAM_D_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D3</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D3__MMDC_DRAM_D_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D4</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D4__MMDC_DRAM_D_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D5</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D5__MMDC_DRAM_D_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS0</span><span class="p">,</span> <span class="mh">0x05A8</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDQS0__MMDC_DRAM_SDQS_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D6</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D6__MMDC_DRAM_D_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D7</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D7__MMDC_DRAM_D_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM0</span><span class="p">,</span> <span class="mh">0x05AC</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_DQM0__MMDC_DRAM_DQM_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D8</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D8__MMDC_DRAM_D_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D9</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D9__MMDC_DRAM_D_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D10</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D10__MMDC_DRAM_D_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D11</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D11__MMDC_DRAM_D_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D12</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D12__MMDC_DRAM_D_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D13</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D13__MMDC_DRAM_D_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D14</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D14__MMDC_DRAM_D_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS1</span><span class="p">,</span> <span class="mh">0x05B0</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDQS1__MMDC_DRAM_SDQS_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D15</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D15__MMDC_DRAM_D_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM1</span><span class="p">,</span> <span class="mh">0x05B4</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_DQM1__MMDC_DRAM_DQM_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D48</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D48__MMDC_DRAM_D_48 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D49</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D49__MMDC_DRAM_D_49 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D50</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D50__MMDC_DRAM_D_50 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D51</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D51__MMDC_DRAM_D_51 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D52</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D52__MMDC_DRAM_D_52 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D53</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D53__MMDC_DRAM_D_53 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D54</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D54__MMDC_DRAM_D_54 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D55</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D55__MMDC_DRAM_D_55 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS6</span><span class="p">,</span> <span class="mh">0x05B8</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDQS6__MMDC_DRAM_SDQS_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM6</span><span class="p">,</span> <span class="mh">0x05BC</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_DQM6__MMDC_DRAM_DQM_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D56</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D56__MMDC_DRAM_D_56 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS7</span><span class="p">,</span> <span class="mh">0x05C0</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_SDQS7__MMDC_DRAM_SDQS_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D57</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D57__MMDC_DRAM_D_57 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D58</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D58__MMDC_DRAM_D_58 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D59</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D59__MMDC_DRAM_D_59 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D60</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D60__MMDC_DRAM_D_60 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM7</span><span class="p">,</span> <span class="mh">0x05C4</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_DQM7__MMDC_DRAM_DQM_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D61</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D61__MMDC_DRAM_D_61 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D62</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D62__MMDC_DRAM_D_62 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D63</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_DRAM_D63__MMDC_DRAM_D_63 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x05C8</span><span class="p">,</span> <span class="mh">0x01F8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x07F4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL0__ECSPI1_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x05C8</span><span class="p">,</span> <span class="mh">0x01F8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0854</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL0__ENET_RDATA_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x05C8</span><span class="p">,</span> <span class="mh">0x01F8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07DC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL0__AUDMUX_AUD5_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x05C8</span><span class="p">,</span> <span class="mh">0x01F8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL0__KPP_COL_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x05C8</span><span class="p">,</span> <span class="mh">0x01F8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL0__UART4_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x05C8</span><span class="p">,</span> <span class="mh">0x01F8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL0__GPIO_4_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x05C8</span><span class="p">,</span> <span class="mh">0x01F8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL0__DCIC1_DCIC_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x05C8</span><span class="p">,</span> <span class="mh">0x01F8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL0__SRC_ANY_PU_RST */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x05CC</span><span class="p">,</span> <span class="mh">0x01FC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x07FC</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW0__ECSPI1_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x05CC</span><span class="p">,</span> <span class="mh">0x01FC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW0__ENET_TDATA_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x05CC</span><span class="p">,</span> <span class="mh">0x01FC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07D0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW0__AUDMUX_AUD5_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x05CC</span><span class="p">,</span> <span class="mh">0x01FC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW0__KPP_ROW_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x05CC</span><span class="p">,</span> <span class="mh">0x01FC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0938</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW0__UART4_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x05CC</span><span class="p">,</span> <span class="mh">0x01FC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW0__GPIO_4_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x05CC</span><span class="p">,</span> <span class="mh">0x01FC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW0__DCIC2_DCIC_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x05CC</span><span class="p">,</span> <span class="mh">0x01FC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW0__PL301_PER1_HADR_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x05D0</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x07F8</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL1__ECSPI1_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x05D0</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0840</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL1__ENET_MDIO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x05D0</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07E0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL1__AUDMUX_AUD5_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x05D0</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL1__KPP_COL_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x05D0</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL1__UART5_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x05D0</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL1__GPIO_4_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x05D0</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL1__USDHC1_VSELECT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x05D0</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL1__PL301MX_PER1_HADR_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x05D4</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0800</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW1__ECSPI1_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x05D4</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW1__ENET_COL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x05D4</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07CC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW1__AUDMUX_AUD5_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x05D4</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW1__KPP_ROW_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x05D4</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0940</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW1__UART5_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x05D4</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW1__GPIO_4_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x05D4</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW1__USDHC2_VSELECT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x05D4</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW1__PL301_PER1_HADDR_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x05D8</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0804</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL2__ECSPI1_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x05D8</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0850</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL2__ENET_RDATA_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x05D8</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL2__CAN1_TXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x05D8</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL2__KPP_COL_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x05D8</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL2__ENET_MDC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x05D8</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL2__GPIO_4_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x05D8</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL2__USBOH3_H1_PWRCTL_WKP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x05D8</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL2__PL301_PER1_HADDR_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x05DC</span><span class="p">,</span> <span class="mh">0x020C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0808</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW2__ECSPI1_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x05DC</span><span class="p">,</span> <span class="mh">0x020C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW2__ENET_TDATA_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x05DC</span><span class="p">,</span> <span class="mh">0x020C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07E4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW2__CAN1_RXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x05DC</span><span class="p">,</span> <span class="mh">0x020C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW2__KPP_ROW_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x05DC</span><span class="p">,</span> <span class="mh">0x020C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW2__USDHC2_VSELECT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x05DC</span><span class="p">,</span> <span class="mh">0x020C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW2__GPIO_4_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x05DC</span><span class="p">,</span> <span class="mh">0x020C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x088C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW2__HDMI_TX_CEC_LINE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x05DC</span><span class="p">,</span> <span class="mh">0x020C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW2__PL301_PER1_HADR_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x05E0</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x080C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL3__ECSPI1_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x05E0</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL3__ENET_CRS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x05E0</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0890</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL3__HDMI_TX_DDC_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x05E0</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL3__KPP_COL_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x05E0</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x08A0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL3__I2C2_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x05E0</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL3__GPIO_4_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x05E0</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0914</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL3__SPDIF_IN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x05E0</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL3__PL301_PER1_HADR_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x05E4</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW3__OSC32K_32K_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x05E4</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x07B0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW3__ASRC_ASRC_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x05E4</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0894</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW3__HDMI_TX_DDC_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x05E4</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW3__KPP_ROW_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x05E4</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x08A4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW3__I2C2_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x05E4</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW3__GPIO_4_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x05E4</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW3__USDHC1_VSELECT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x05E4</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW3__PL301_PER1_HADR_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x05E8</span><span class="p">,</span> <span class="mh">0x0218</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL4__CAN2_TXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x05E8</span><span class="p">,</span> <span class="mh">0x0218</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL4__IPU1_SISG_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x05E8</span><span class="p">,</span> <span class="mh">0x0218</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0944</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL4__USBOH3_USBOTG_OC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x05E8</span><span class="p">,</span> <span class="mh">0x0218</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL4__KPP_COL_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x05E8</span><span class="p">,</span> <span class="mh">0x0218</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x093C</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL4__UART5_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x05E8</span><span class="p">,</span> <span class="mh">0x0218</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL4__GPIO_4_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x05E8</span><span class="p">,</span> <span class="mh">0x0218</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL4__MMDC_DEBUG_49 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x05E8</span><span class="p">,</span> <span class="mh">0x0218</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_COL4__PL301_PER1_HADDR_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">,</span> <span class="mh">0x05EC</span><span class="p">,</span> <span class="mh">0x021C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x07E8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW4__CAN2_RXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">,</span> <span class="mh">0x05EC</span><span class="p">,</span> <span class="mh">0x021C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW4__IPU1_SISG_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">,</span> <span class="mh">0x05EC</span><span class="p">,</span> <span class="mh">0x021C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW4__USBOH3_USBOTG_PWR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">,</span> <span class="mh">0x05EC</span><span class="p">,</span> <span class="mh">0x021C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW4__KPP_ROW_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">,</span> <span class="mh">0x05EC</span><span class="p">,</span> <span class="mh">0x021C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x093C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW4__UART5_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">,</span> <span class="mh">0x05EC</span><span class="p">,</span> <span class="mh">0x021C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW4__GPIO_4_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">,</span> <span class="mh">0x05EC</span><span class="p">,</span> <span class="mh">0x021C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW4__MMDC_DEBUG_50 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">,</span> <span class="mh">0x05EC</span><span class="p">,</span> <span class="mh">0x021C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_KEY_ROW4__PL301_PER1_HADR_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_0</span><span class="p">,</span> <span class="mh">0x05F0</span><span class="p">,</span> <span class="mh">0x0220</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_0__CCM_CLKO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_0</span><span class="p">,</span> <span class="mh">0x05F0</span><span class="p">,</span> <span class="mh">0x0220</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08E8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_0__KPP_COL_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_0</span><span class="p">,</span> <span class="mh">0x05F0</span><span class="p">,</span> <span class="mh">0x0220</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07B0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_0__ASRC_ASRC_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_0</span><span class="p">,</span> <span class="mh">0x05F0</span><span class="p">,</span> <span class="mh">0x0220</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_0__EPIT1_EPITO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_0</span><span class="p">,</span> <span class="mh">0x05F0</span><span class="p">,</span> <span class="mh">0x0220</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_0__GPIO_1_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_0</span><span class="p">,</span> <span class="mh">0x05F0</span><span class="p">,</span> <span class="mh">0x0220</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_0__USBOH3_USBH1_PWR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_0</span><span class="p">,</span> <span class="mh">0x05F0</span><span class="p">,</span> <span class="mh">0x0220</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_0__SNVS_HP_WRAP_SNVS_VIO5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_1</span><span class="p">,</span> <span class="mh">0x05F4</span><span class="p">,</span> <span class="mh">0x0224</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x086C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_1__ESAI1_SCKR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_1</span><span class="p">,</span> <span class="mh">0x05F4</span><span class="p">,</span> <span class="mh">0x0224</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_1__WDOG2_WDOG_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_1</span><span class="p">,</span> <span class="mh">0x05F4</span><span class="p">,</span> <span class="mh">0x0224</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08F4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_1__KPP_ROW_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_1</span><span class="p">,</span> <span class="mh">0x05F4</span><span class="p">,</span> <span class="mh">0x0224</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_1__PWM2_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_1</span><span class="p">,</span> <span class="mh">0x05F4</span><span class="p">,</span> <span class="mh">0x0224</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_1__GPIO_1_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_1</span><span class="p">,</span> <span class="mh">0x05F4</span><span class="p">,</span> <span class="mh">0x0224</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_1__USDHC1_CD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_1</span><span class="p">,</span> <span class="mh">0x05F4</span><span class="p">,</span> <span class="mh">0x0224</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_1__SRC_TESTER_ACK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">,</span> <span class="mh">0x05F8</span><span class="p">,</span> <span class="mh">0x0228</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x085C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_9__ESAI1_FSR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">,</span> <span class="mh">0x05F8</span><span class="p">,</span> <span class="mh">0x0228</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_9__WDOG1_WDOG_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">,</span> <span class="mh">0x05F8</span><span class="p">,</span> <span class="mh">0x0228</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08EC</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_9__KPP_COL_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">,</span> <span class="mh">0x05F8</span><span class="p">,</span> <span class="mh">0x0228</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_9__CCM_REF_EN_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">,</span> <span class="mh">0x05F8</span><span class="p">,</span> <span class="mh">0x0228</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_9__PWM1_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">,</span> <span class="mh">0x05F8</span><span class="p">,</span> <span class="mh">0x0228</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_9__GPIO_1_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">,</span> <span class="mh">0x05F8</span><span class="p">,</span> <span class="mh">0x0228</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x094C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_9__USDHC1_WP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">,</span> <span class="mh">0x05F8</span><span class="p">,</span> <span class="mh">0x0228</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_9__SRC_EARLY_RST */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">,</span> <span class="mh">0x05FC</span><span class="p">,</span> <span class="mh">0x022C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0864</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_3__ESAI1_HCKR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">,</span> <span class="mh">0x05FC</span><span class="p">,</span> <span class="mh">0x022C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_3__OBSERVE_MUX_INT_OUT0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">,</span> <span class="mh">0x05FC</span><span class="p">,</span> <span class="mh">0x022C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08A8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_3__I2C3_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">,</span> <span class="mh">0x05FC</span><span class="p">,</span> <span class="mh">0x022C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_3__ANATOP_24M_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">,</span> <span class="mh">0x05FC</span><span class="p">,</span> <span class="mh">0x022C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_3__CCM_CLKO2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">,</span> <span class="mh">0x05FC</span><span class="p">,</span> <span class="mh">0x022C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_3__GPIO_1_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">,</span> <span class="mh">0x05FC</span><span class="p">,</span> <span class="mh">0x022C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0948</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_3__USBOH3_USBH1_OC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">,</span> <span class="mh">0x05FC</span><span class="p">,</span> <span class="mh">0x022C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0900</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_3__MLB_MLBCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">,</span> <span class="mh">0x0230</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0870</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_6__ESAI1_SCKT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">,</span> <span class="mh">0x0230</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_6__OBSERVE_MUX_INT_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">,</span> <span class="mh">0x0230</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08AC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_6__I2C3_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">,</span> <span class="mh">0x0230</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_6__CCM_CCM_OUT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">,</span> <span class="mh">0x0230</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_6__CSU_CSU_INT_DEB */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">,</span> <span class="mh">0x0230</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_6__GPIO_1_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">,</span> <span class="mh">0x0230</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_6__USDHC2_LCTL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">,</span> <span class="mh">0x0230</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0908</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_6__MLB_MLBSIG */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x0234</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0860</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_2__ESAI1_FST */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x0234</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_2__OBSERVE_MUX_INT_OUT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x0234</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08F8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_2__KPP_ROW_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x0234</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_2__CCM_CCM_OUT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x0234</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_2__CSU_CSU_ALARM_AUT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x0234</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_2__GPIO_1_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x0234</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_2__USDHC2_WP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">,</span> <span class="mh">0x0604</span><span class="p">,</span> <span class="mh">0x0234</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0904</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_2__MLB_MLBDAT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">,</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="mh">0x0238</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0868</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_4__ESAI1_HCKT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">,</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="mh">0x0238</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_4__OBSERVE_MUX_INT_OUT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">,</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="mh">0x0238</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08F0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_4__KPP_COL_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">,</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="mh">0x0238</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_4__CCM_CCM_OUT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">,</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="mh">0x0238</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_4__CSU_CSU_ALARM_AUT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">,</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="mh">0x0238</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_4__GPIO_1_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">,</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="mh">0x0238</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_4__USDHC2_CD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">,</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="mh">0x0238</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_4__OCOTP_CRL_WRAR_FUSE_LA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">,</span> <span class="mh">0x060C</span><span class="p">,</span> <span class="mh">0x023C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x087C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_5__ESAI1_TX2_RX3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">,</span> <span class="mh">0x060C</span><span class="p">,</span> <span class="mh">0x023C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_5__OBSERVE_MUX_INT_OUT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">,</span> <span class="mh">0x060C</span><span class="p">,</span> <span class="mh">0x023C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08FC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_5__KPP_ROW_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">,</span> <span class="mh">0x060C</span><span class="p">,</span> <span class="mh">0x023C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_5__CCM_CLKO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">,</span> <span class="mh">0x060C</span><span class="p">,</span> <span class="mh">0x023C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_5__CSU_CSU_ALARM_AUT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">,</span> <span class="mh">0x060C</span><span class="p">,</span> <span class="mh">0x023C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_5__GPIO_1_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">,</span> <span class="mh">0x060C</span><span class="p">,</span> <span class="mh">0x023C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x08A8</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_5__I2C3_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">,</span> <span class="mh">0x060C</span><span class="p">,</span> <span class="mh">0x023C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_5__CHEETAH_EVENTI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0884</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_7__ESAI1_TX4_RX1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_7__ECSPI5_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_7__EPIT1_EPITO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_7__CAN1_TXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_7__UART2_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_7__GPIO_1_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_7__SPDIF_PLOCK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">,</span> <span class="mh">0x0610</span><span class="p">,</span> <span class="mh">0x0240</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_7__USBOH3_OTGUSB_HST_MODE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">,</span> <span class="mh">0x0614</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0888</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_8__ESAI1_TX5_RX0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">,</span> <span class="mh">0x0614</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_8__ANATOP_ANATOP_32K_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">,</span> <span class="mh">0x0614</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_8__EPIT2_EPITO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">,</span> <span class="mh">0x0614</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07E4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_8__CAN1_RXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">,</span> <span class="mh">0x0614</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0928</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_8__UART2_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">,</span> <span class="mh">0x0614</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_8__GPIO_1_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">,</span> <span class="mh">0x0614</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_8__SPDIF_SRCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">,</span> <span class="mh">0x0614</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_8__USBOH3_OTG_PWRCTL_WAK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x0248</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0880</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_16__ESAI1_TX3_RX2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x0248</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_16__ENET_1588_EVENT2_IN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x0248</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x083C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_16__ENET_ETHERNET_REF_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x0248</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_16__USDHC1_LCTL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x0248</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0914</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_16__SPDIF_IN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x0248</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_16__GPIO_7_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x0248</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x08AC</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_16__I2C3_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">,</span> <span class="mh">0x0618</span><span class="p">,</span> <span class="mh">0x0248</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_16__SJC_DE_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_17</span><span class="p">,</span> <span class="mh">0x061C</span><span class="p">,</span> <span class="mh">0x024C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0874</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_17__ESAI1_TX0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_17</span><span class="p">,</span> <span class="mh">0x061C</span><span class="p">,</span> <span class="mh">0x024C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_17__ENET_1588_EVENT3_IN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_17</span><span class="p">,</span> <span class="mh">0x061C</span><span class="p">,</span> <span class="mh">0x024C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07F0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_17__CCM_PMIC_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_17</span><span class="p">,</span> <span class="mh">0x061C</span><span class="p">,</span> <span class="mh">0x024C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x090C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_17__SDMA_SDMA_EXT_EVENT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_17</span><span class="p">,</span> <span class="mh">0x061C</span><span class="p">,</span> <span class="mh">0x024C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_17__SPDIF_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_17</span><span class="p">,</span> <span class="mh">0x061C</span><span class="p">,</span> <span class="mh">0x024C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_17__GPIO_7_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_17</span><span class="p">,</span> <span class="mh">0x061C</span><span class="p">,</span> <span class="mh">0x024C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_17__SJC_JTAG_ACT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x0250</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0878</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_18__ESAI1_TX1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x0250</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0844</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_18__ENET_RX_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x0250</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_18__USDHC3_VSELECT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x0250</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0910</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_18__SDMA_SDMA_EXT_EVENT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x0250</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x07B0</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_18__ASRC_ASRC_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x0250</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_18__GPIO_7_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x0250</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_18__SNVS_HP_WRA_SNVS_VIO5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="mh">0x0250</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_18__SRC_SYSTEM_RST */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x0254</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x08E8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_19__KPP_COL_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x0254</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_19__ENET_1588_EVENT0_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x0254</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_19__SPDIF_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x0254</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_19__CCM_CLKO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x0254</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_19__ECSPI1_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x0254</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_19__GPIO_4_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x0254</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_19__ENET_TX_ER */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">,</span> <span class="mh">0x0624</span><span class="p">,</span> <span class="mh">0x0254</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_GPIO_19__SRC_INT_BOOT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_PIXCLK</span><span class="p">,</span> <span class="mh">0x0628</span><span class="p">,</span> <span class="mh">0x0258</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_PIXCLK</span><span class="p">,</span> <span class="mh">0x0628</span><span class="p">,</span> <span class="mh">0x0258</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_PIXCLK__PCIE_CTRL_MUX_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_PIXCLK</span><span class="p">,</span> <span class="mh">0x0628</span><span class="p">,</span> <span class="mh">0x0258</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_PIXCLK__SDMA_DEBUG_PC_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_PIXCLK</span><span class="p">,</span> <span class="mh">0x0628</span><span class="p">,</span> <span class="mh">0x0258</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_PIXCLK__GPIO_5_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_PIXCLK</span><span class="p">,</span> <span class="mh">0x0628</span><span class="p">,</span> <span class="mh">0x0258</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_PIXCLK___MMDC_DEBUG_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_PIXCLK</span><span class="p">,</span> <span class="mh">0x0628</span><span class="p">,</span> <span class="mh">0x0258</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_PIXCLK__CHEETAH_EVENTO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_MCLK</span><span class="p">,</span> <span class="mh">0x062C</span><span class="p">,</span> <span class="mh">0x025C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_MCLK</span><span class="p">,</span> <span class="mh">0x062C</span><span class="p">,</span> <span class="mh">0x025C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_MCLK__PCIE_CTRL_MUX_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_MCLK</span><span class="p">,</span> <span class="mh">0x062C</span><span class="p">,</span> <span class="mh">0x025C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_MCLK__CCM_CLKO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_MCLK</span><span class="p">,</span> <span class="mh">0x062C</span><span class="p">,</span> <span class="mh">0x025C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_MCLK__SDMA_DEBUG_PC_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_MCLK</span><span class="p">,</span> <span class="mh">0x062C</span><span class="p">,</span> <span class="mh">0x025C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_MCLK__GPIO_5_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_MCLK</span><span class="p">,</span> <span class="mh">0x062C</span><span class="p">,</span> <span class="mh">0x025C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_MCLK__MMDC_MMDC_DEBUG_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_MCLK</span><span class="p">,</span> <span class="mh">0x062C</span><span class="p">,</span> <span class="mh">0x025C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_MCLK__CHEETAH_TRCTL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DATA_EN</span><span class="p">,</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="mh">0x0260</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DATA_EN__IPU1_CSI0_DA_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DATA_EN</span><span class="p">,</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="mh">0x0260</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DATA_EN__WEIM_WEIM_D_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DATA_EN</span><span class="p">,</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="mh">0x0260</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DATA_EN__PCIE_CTRL_MUX_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DATA_EN</span><span class="p">,</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="mh">0x0260</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DATA_EN__SDMA_DEBUG_PC_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DATA_EN</span><span class="p">,</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="mh">0x0260</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DATA_EN__GPIO_5_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DATA_EN</span><span class="p">,</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="mh">0x0260</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DATA_EN__MMDC_DEBUG_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DATA_EN</span><span class="p">,</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="mh">0x0260</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DATA_EN__CHEETAH_TRCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_VSYNC</span><span class="p">,</span> <span class="mh">0x0634</span><span class="p">,</span> <span class="mh">0x0264</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_VSYNC</span><span class="p">,</span> <span class="mh">0x0634</span><span class="p">,</span> <span class="mh">0x0264</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_VSYNC__WEIM_WEIM_D_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_VSYNC</span><span class="p">,</span> <span class="mh">0x0634</span><span class="p">,</span> <span class="mh">0x0264</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_VSYNC__PCIE_CTRL_MUX_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_VSYNC</span><span class="p">,</span> <span class="mh">0x0634</span><span class="p">,</span> <span class="mh">0x0264</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_VSYNC__SDMA_DEBUG_PC_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_VSYNC</span><span class="p">,</span> <span class="mh">0x0634</span><span class="p">,</span> <span class="mh">0x0264</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_VSYNC__GPIO_5_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_VSYNC</span><span class="p">,</span> <span class="mh">0x0634</span><span class="p">,</span> <span class="mh">0x0264</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_VSYNC__MMDC_DEBUG_32 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_VSYNC</span><span class="p">,</span> <span class="mh">0x0634</span><span class="p">,</span> <span class="mh">0x0264</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_VSYNC__CHEETAH_TRACE_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">,</span> <span class="mh">0x0638</span><span class="p">,</span> <span class="mh">0x0268</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT4__IPU1_CSI0_D_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">,</span> <span class="mh">0x0638</span><span class="p">,</span> <span class="mh">0x0268</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT4__WEIM_WEIM_D_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">,</span> <span class="mh">0x0638</span><span class="p">,</span> <span class="mh">0x0268</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07F4</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT4__ECSPI1_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">,</span> <span class="mh">0x0638</span><span class="p">,</span> <span class="mh">0x0268</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08E8</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT4__KPP_COL_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">,</span> <span class="mh">0x0638</span><span class="p">,</span> <span class="mh">0x0268</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">,</span> <span class="mh">0x0638</span><span class="p">,</span> <span class="mh">0x0268</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT4__GPIO_5_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">,</span> <span class="mh">0x0638</span><span class="p">,</span> <span class="mh">0x0268</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT4__MMDC_DEBUG_43 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">,</span> <span class="mh">0x0638</span><span class="p">,</span> <span class="mh">0x0268</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT4__CHEETAH_TRACE_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">,</span> <span class="mh">0x063C</span><span class="p">,</span> <span class="mh">0x026C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT5__IPU1_CSI0_D_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">,</span> <span class="mh">0x063C</span><span class="p">,</span> <span class="mh">0x026C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT5__WEIM_WEIM_D_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">,</span> <span class="mh">0x063C</span><span class="p">,</span> <span class="mh">0x026C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07FC</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT5__ECSPI1_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">,</span> <span class="mh">0x063C</span><span class="p">,</span> <span class="mh">0x026C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08F4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT5__KPP_ROW_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">,</span> <span class="mh">0x063C</span><span class="p">,</span> <span class="mh">0x026C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">,</span> <span class="mh">0x063C</span><span class="p">,</span> <span class="mh">0x026C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT5__GPIO_5_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">,</span> <span class="mh">0x063C</span><span class="p">,</span> <span class="mh">0x026C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT5__MMDC_MMDC_DEBUG_44 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">,</span> <span class="mh">0x063C</span><span class="p">,</span> <span class="mh">0x026C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT5__CHEETAH_TRACE_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">,</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="mh">0x0270</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT6__IPU1_CSI0_D_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">,</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="mh">0x0270</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT6__WEIM_WEIM_D_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">,</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="mh">0x0270</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07F8</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT6__ECSPI1_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">,</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="mh">0x0270</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08EC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT6__KPP_COL_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">,</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="mh">0x0270</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">,</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="mh">0x0270</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT6__GPIO_5_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">,</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="mh">0x0270</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT6__MMDC_MMDC_DEBUG_45 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">,</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="mh">0x0270</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT6__CHEETAH_TRACE_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">,</span> <span class="mh">0x0644</span><span class="p">,</span> <span class="mh">0x0274</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT7__IPU1_CSI0_D_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">,</span> <span class="mh">0x0644</span><span class="p">,</span> <span class="mh">0x0274</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT7__WEIM_WEIM_D_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">,</span> <span class="mh">0x0644</span><span class="p">,</span> <span class="mh">0x0274</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0800</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT7__ECSPI1_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">,</span> <span class="mh">0x0644</span><span class="p">,</span> <span class="mh">0x0274</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08F8</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT7__KPP_ROW_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">,</span> <span class="mh">0x0644</span><span class="p">,</span> <span class="mh">0x0274</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">,</span> <span class="mh">0x0644</span><span class="p">,</span> <span class="mh">0x0274</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT7__GPIO_5_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">,</span> <span class="mh">0x0644</span><span class="p">,</span> <span class="mh">0x0274</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT7__MMDC_MMDC_DEBUG_46 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">,</span> <span class="mh">0x0644</span><span class="p">,</span> <span class="mh">0x0274</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT7__CHEETAH_TRACE_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">,</span> <span class="mh">0x0648</span><span class="p">,</span> <span class="mh">0x0278</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT8__IPU1_CSI0_D_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">,</span> <span class="mh">0x0648</span><span class="p">,</span> <span class="mh">0x0278</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT8__WEIM_WEIM_D_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">,</span> <span class="mh">0x0648</span><span class="p">,</span> <span class="mh">0x0278</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0810</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT8__ECSPI2_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">,</span> <span class="mh">0x0648</span><span class="p">,</span> <span class="mh">0x0278</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08F0</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT8__KPP_COL_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">,</span> <span class="mh">0x0648</span><span class="p">,</span> <span class="mh">0x0278</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x089C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT8__I2C1_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">,</span> <span class="mh">0x0648</span><span class="p">,</span> <span class="mh">0x0278</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT8__GPIO_5_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">,</span> <span class="mh">0x0648</span><span class="p">,</span> <span class="mh">0x0278</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT8__MMDC_MMDC_DEBUG_47 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">,</span> <span class="mh">0x0648</span><span class="p">,</span> <span class="mh">0x0278</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT8__CHEETAH_TRACE_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">,</span> <span class="mh">0x064C</span><span class="p">,</span> <span class="mh">0x027C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT9__IPU1_CSI0_D_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">,</span> <span class="mh">0x064C</span><span class="p">,</span> <span class="mh">0x027C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT9__WEIM_WEIM_D_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">,</span> <span class="mh">0x064C</span><span class="p">,</span> <span class="mh">0x027C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0818</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT9__ECSPI2_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">,</span> <span class="mh">0x064C</span><span class="p">,</span> <span class="mh">0x027C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x08FC</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT9__KPP_ROW_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">,</span> <span class="mh">0x064C</span><span class="p">,</span> <span class="mh">0x027C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0898</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT9__I2C1_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">,</span> <span class="mh">0x064C</span><span class="p">,</span> <span class="mh">0x027C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT9__GPIO_5_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">,</span> <span class="mh">0x064C</span><span class="p">,</span> <span class="mh">0x027C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT9__MMDC_MMDC_DEBUG_48 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">,</span> <span class="mh">0x064C</span><span class="p">,</span> <span class="mh">0x027C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT9__CHEETAH_TRACE_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">,</span> <span class="mh">0x0650</span><span class="p">,</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT10__IPU1_CSI0_D_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">,</span> <span class="mh">0x0650</span><span class="p">,</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT10__AUDMUX_AUD3_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">,</span> <span class="mh">0x0650</span><span class="p">,</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0814</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT10__ECSPI2_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">,</span> <span class="mh">0x0650</span><span class="p">,</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT10__UART1_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">,</span> <span class="mh">0x0650</span><span class="p">,</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT10__SDMA_DEBUG_PC_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">,</span> <span class="mh">0x0650</span><span class="p">,</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT10__GPIO_5_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">,</span> <span class="mh">0x0650</span><span class="p">,</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT10__MMDC_MMDC_DEBUG_33 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">,</span> <span class="mh">0x0650</span><span class="p">,</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT10__CHEETAH_TRACE_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">,</span> <span class="mh">0x0654</span><span class="p">,</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT11__IPU1_CSI0_D_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">,</span> <span class="mh">0x0654</span><span class="p">,</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT11__AUDMUX_AUD3_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">,</span> <span class="mh">0x0654</span><span class="p">,</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x081C</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT11__ECSPI2_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">,</span> <span class="mh">0x0654</span><span class="p">,</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0920</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT11__UART1_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">,</span> <span class="mh">0x0654</span><span class="p">,</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT11__SDMA_DEBUG_PC_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">,</span> <span class="mh">0x0654</span><span class="p">,</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT11__GPIO_5_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">,</span> <span class="mh">0x0654</span><span class="p">,</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT11__MMDC_MMDC_DEBUG_34 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">,</span> <span class="mh">0x0654</span><span class="p">,</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT11__CHEETAH_TRACE_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">,</span> <span class="mh">0x0658</span><span class="p">,</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT12__IPU1_CSI0_D_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">,</span> <span class="mh">0x0658</span><span class="p">,</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT12__WEIM_WEIM_D_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">,</span> <span class="mh">0x0658</span><span class="p">,</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT12__PCIE_CTRL_MUX_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">,</span> <span class="mh">0x0658</span><span class="p">,</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT12__UART4_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">,</span> <span class="mh">0x0658</span><span class="p">,</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT12__SDMA_DEBUG_PC_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">,</span> <span class="mh">0x0658</span><span class="p">,</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT12__GPIO_5_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">,</span> <span class="mh">0x0658</span><span class="p">,</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT12__MMDC_MMDC_DEBUG_35 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">,</span> <span class="mh">0x0658</span><span class="p">,</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT12__CHEETAH_TRACE_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">,</span> <span class="mh">0x065C</span><span class="p">,</span> <span class="mh">0x028C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT13__IPU1_CSI0_D_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">,</span> <span class="mh">0x065C</span><span class="p">,</span> <span class="mh">0x028C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT13__WEIM_WEIM_D_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">,</span> <span class="mh">0x065C</span><span class="p">,</span> <span class="mh">0x028C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT13__PCIE_CTRL_MUX_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">,</span> <span class="mh">0x065C</span><span class="p">,</span> <span class="mh">0x028C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0938</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT13__UART4_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">,</span> <span class="mh">0x065C</span><span class="p">,</span> <span class="mh">0x028C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT13__SDMA_DEBUG_PC_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">,</span> <span class="mh">0x065C</span><span class="p">,</span> <span class="mh">0x028C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT13__GPIO_5_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">,</span> <span class="mh">0x065C</span><span class="p">,</span> <span class="mh">0x028C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT13__MMDC_MMDC_DEBUG_36 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">,</span> <span class="mh">0x065C</span><span class="p">,</span> <span class="mh">0x028C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT13__CHEETAH_TRACE_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">,</span> <span class="mh">0x0660</span><span class="p">,</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT14__IPU1_CSI0_D_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">,</span> <span class="mh">0x0660</span><span class="p">,</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT14__WEIM_WEIM_D_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">,</span> <span class="mh">0x0660</span><span class="p">,</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT14__PCIE_CTRL_MUX_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">,</span> <span class="mh">0x0660</span><span class="p">,</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT14__UART5_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">,</span> <span class="mh">0x0660</span><span class="p">,</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT14__SDMA_DEBUG_PC_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">,</span> <span class="mh">0x0660</span><span class="p">,</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT14__GPIO_6_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">,</span> <span class="mh">0x0660</span><span class="p">,</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT14__MMDC_MMDC_DEBUG_37 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">,</span> <span class="mh">0x0660</span><span class="p">,</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT14__CHEETAH_TRACE_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT15__IPU1_CSI0_D_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT15__WEIM_WEIM_D_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT15__PCIE_CTRL_MUX_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0940</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT15__UART5_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT15__SDMA_DEBUG_PC_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT15__GPIO_6_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT15__MMDC_MMDC_DEBUG_38 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">,</span> <span class="mh">0x0664</span><span class="p">,</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT15__CHEETAH_TRACE_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">,</span> <span class="mh">0x0668</span><span class="p">,</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT16__IPU1_CSI0_D_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">,</span> <span class="mh">0x0668</span><span class="p">,</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT16__WEIM_WEIM_D_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">,</span> <span class="mh">0x0668</span><span class="p">,</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT16__PCIE_CTRL_MUX_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">,</span> <span class="mh">0x0668</span><span class="p">,</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0934</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT16__UART4_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">,</span> <span class="mh">0x0668</span><span class="p">,</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT16__SDMA_DEBUG_PC_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">,</span> <span class="mh">0x0668</span><span class="p">,</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT16__GPIO_6_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">,</span> <span class="mh">0x0668</span><span class="p">,</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT16__MMDC_MMDC_DEBUG_39 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">,</span> <span class="mh">0x0668</span><span class="p">,</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT16__CHEETAH_TRACE_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">,</span> <span class="mh">0x066C</span><span class="p">,</span> <span class="mh">0x029C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT17__IPU1_CSI0_D_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">,</span> <span class="mh">0x066C</span><span class="p">,</span> <span class="mh">0x029C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT17__WEIM_WEIM_D_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">,</span> <span class="mh">0x066C</span><span class="p">,</span> <span class="mh">0x029C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT17__PCIE_CTRL_MUX_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">,</span> <span class="mh">0x066C</span><span class="p">,</span> <span class="mh">0x029C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0934</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT17__UART4_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">,</span> <span class="mh">0x066C</span><span class="p">,</span> <span class="mh">0x029C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT17__SDMA_DEBUG_PC_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">,</span> <span class="mh">0x066C</span><span class="p">,</span> <span class="mh">0x029C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT17__GPIO_6_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">,</span> <span class="mh">0x066C</span><span class="p">,</span> <span class="mh">0x029C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT17__MMDC_MMDC_DEBUG_40 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">,</span> <span class="mh">0x066C</span><span class="p">,</span> <span class="mh">0x029C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT17__CHEETAH_TRACE_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">,</span> <span class="mh">0x0670</span><span class="p">,</span> <span class="mh">0x02A0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT18__IPU1_CSI0_D_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">,</span> <span class="mh">0x0670</span><span class="p">,</span> <span class="mh">0x02A0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT18__WEIM_WEIM_D_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">,</span> <span class="mh">0x0670</span><span class="p">,</span> <span class="mh">0x02A0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT18__PCIE_CTRL_MUX_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">,</span> <span class="mh">0x0670</span><span class="p">,</span> <span class="mh">0x02A0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x093C</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT18__UART5_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">,</span> <span class="mh">0x0670</span><span class="p">,</span> <span class="mh">0x02A0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT18__SDMA_DEBUG_PC_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">,</span> <span class="mh">0x0670</span><span class="p">,</span> <span class="mh">0x02A0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT18__GPIO_6_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">,</span> <span class="mh">0x0670</span><span class="p">,</span> <span class="mh">0x02A0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT18__MMDC_MMDC_DEBUG_41 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">,</span> <span class="mh">0x0670</span><span class="p">,</span> <span class="mh">0x02A0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT18__CHEETAH_TRACE_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">,</span> <span class="mh">0x0674</span><span class="p">,</span> <span class="mh">0x02A4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT19__IPU1_CSI0_D_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">,</span> <span class="mh">0x0674</span><span class="p">,</span> <span class="mh">0x02A4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT19__WEIM_WEIM_D_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">,</span> <span class="mh">0x0674</span><span class="p">,</span> <span class="mh">0x02A4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT19__PCIE_CTRL_MUX_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">,</span> <span class="mh">0x0674</span><span class="p">,</span> <span class="mh">0x02A4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x093C</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT19__UART5_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">,</span> <span class="mh">0x0674</span><span class="p">,</span> <span class="mh">0x02A4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT19__SDMA_DEBUG_PC_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">,</span> <span class="mh">0x0674</span><span class="p">,</span> <span class="mh">0x02A4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT19__GPIO_6_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">,</span> <span class="mh">0x0674</span><span class="p">,</span> <span class="mh">0x02A4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT19__MMDC_MMDC_DEBUG_42 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">,</span> <span class="mh">0x0674</span><span class="p">,</span> <span class="mh">0x02A4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_CSI0_DAT19__ANATOP_TESTO_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TMS</span><span class="p">,</span> <span class="mh">0x0678</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_JTAG_TMS__SJC_TMS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_MOD</span><span class="p">,</span> <span class="mh">0x067C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_JTAG_MOD__SJC_MOD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TRSTB</span><span class="p">,</span> <span class="mh">0x0680</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_JTAG_TRSTB__SJC_TRSTB */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TDI</span><span class="p">,</span> <span class="mh">0x0684</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_JTAG_TDI__SJC_TDI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TCK</span><span class="p">,</span> <span class="mh">0x0688</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_JTAG_TCK__SJC_TCK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TDO</span><span class="p">,</span> <span class="mh">0x068C</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_JTAG_TDO__SJC_TDO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_TX3_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS1_TX3_P__LDB_LVDS1_TX3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_TX2_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS1_TX2_P__LDB_LVDS1_TX2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_CLK_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS1_CLK_P__LDB_LVDS1_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_TX1_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS1_TX1_P__LDB_LVDS1_TX1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_TX0_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS1_TX0_P__LDB_LVDS1_TX0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_TX3_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS0_TX3_P__LDB_LVDS0_TX3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_CLK_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS0_CLK_P__LDB_LVDS0_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_TX2_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS0_TX2_P__LDB_LVDS0_TX2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_TX1_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS0_TX1_P__LDB_LVDS0_TX1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_TX0_P</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_LVDS0_TX0_P__LDB_LVDS0_TX0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_TAMPER</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_TAMPER__SNVS_LP_WRAP_SNVS_TD1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_PMIC_ON_REQ</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_PMIC_ON_REQ__SNVS_LPWRAP_WKALM */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_PMIC_STBY_REQ</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_PMIC_STBY_REQ__CCM_PMIC_STBYRQ */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_POR_B</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_POR_B__SRC_POR_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_BOOT_MODE1</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_BOOT_MODE1__SRC_BOOT_MODE_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_RESET_IN_B</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_RESET_IN_B__SRC_RESET_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_BOOT_MODE0</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_BOOT_MODE0__SRC_BOOT_MODE_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_TEST_MODE</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_TEST_MODE__TCU_TEST_MODE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">,</span> <span class="mh">0x0690</span><span class="p">,</span> <span class="mh">0x02A8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT7__USDHC3_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">,</span> <span class="mh">0x0690</span><span class="p">,</span> <span class="mh">0x02A8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT7__UART1_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">,</span> <span class="mh">0x0690</span><span class="p">,</span> <span class="mh">0x02A8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT7__PCIE_CTRL_MUX_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">,</span> <span class="mh">0x0690</span><span class="p">,</span> <span class="mh">0x02A8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT7__USBOH3_UH3_DFD_OUT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">,</span> <span class="mh">0x0690</span><span class="p">,</span> <span class="mh">0x02A8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT7__USBOH3_UH2_DFD_OUT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">,</span> <span class="mh">0x0690</span><span class="p">,</span> <span class="mh">0x02A8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT7__GPIO_6_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">,</span> <span class="mh">0x0690</span><span class="p">,</span> <span class="mh">0x02A8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT7__MIPI_CORE_DPHY_IN_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">,</span> <span class="mh">0x0690</span><span class="p">,</span> <span class="mh">0x02A8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT7__USBPHY2_CLK20DIV */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">,</span> <span class="mh">0x0694</span><span class="p">,</span> <span class="mh">0x02AC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT6__USDHC3_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">,</span> <span class="mh">0x0694</span><span class="p">,</span> <span class="mh">0x02AC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0920</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT6__UART1_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">,</span> <span class="mh">0x0694</span><span class="p">,</span> <span class="mh">0x02AC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT6__PCIE_CTRL_MUX_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">,</span> <span class="mh">0x0694</span><span class="p">,</span> <span class="mh">0x02AC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT6__USBOH3_UH3_DFD_OUT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">,</span> <span class="mh">0x0694</span><span class="p">,</span> <span class="mh">0x02AC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT6__USBOH3_UH2_DFD_OUT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">,</span> <span class="mh">0x0694</span><span class="p">,</span> <span class="mh">0x02AC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT6__GPIO_6_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">,</span> <span class="mh">0x0694</span><span class="p">,</span> <span class="mh">0x02AC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT6__MIPI_CORE_DPHY_IN_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">,</span> <span class="mh">0x0694</span><span class="p">,</span> <span class="mh">0x02AC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT6__ANATOP_TESTO_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">,</span> <span class="mh">0x0698</span><span class="p">,</span> <span class="mh">0x02B0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT5__USDHC3_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">,</span> <span class="mh">0x0698</span><span class="p">,</span> <span class="mh">0x02B0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT5__UART2_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">,</span> <span class="mh">0x0698</span><span class="p">,</span> <span class="mh">0x02B0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT5__PCIE_CTRL_MUX_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">,</span> <span class="mh">0x0698</span><span class="p">,</span> <span class="mh">0x02B0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT5__USBOH3_UH3_DFD_OUT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">,</span> <span class="mh">0x0698</span><span class="p">,</span> <span class="mh">0x02B0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT5__USBOH3_UH2_DFD_OUT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">,</span> <span class="mh">0x0698</span><span class="p">,</span> <span class="mh">0x02B0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT5__GPIO_7_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">,</span> <span class="mh">0x0698</span><span class="p">,</span> <span class="mh">0x02B0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT5__MIPI_CORE_DPHY_IN_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">,</span> <span class="mh">0x0698</span><span class="p">,</span> <span class="mh">0x02B0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT5__ANATOP_TESTO_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">,</span> <span class="mh">0x069C</span><span class="p">,</span> <span class="mh">0x02B4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT4__USDHC3_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">,</span> <span class="mh">0x069C</span><span class="p">,</span> <span class="mh">0x02B4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0928</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT4__UART2_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">,</span> <span class="mh">0x069C</span><span class="p">,</span> <span class="mh">0x02B4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT4__PCIE_CTRL_MUX_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">,</span> <span class="mh">0x069C</span><span class="p">,</span> <span class="mh">0x02B4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT4__USBOH3_UH3_DFD_OUT_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">,</span> <span class="mh">0x069C</span><span class="p">,</span> <span class="mh">0x02B4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT4__USBOH3_UH2_DFD_OUT_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">,</span> <span class="mh">0x069C</span><span class="p">,</span> <span class="mh">0x02B4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT4__GPIO_7_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">,</span> <span class="mh">0x069C</span><span class="p">,</span> <span class="mh">0x02B4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT4__MIPI_CORE_DPHY_IN_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">,</span> <span class="mh">0x069C</span><span class="p">,</span> <span class="mh">0x02B4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT4__ANATOP_TESTO_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">,</span> <span class="mh">0x06A0</span><span class="p">,</span> <span class="mh">0x02B8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CMD__USDHC3_CMD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">,</span> <span class="mh">0x06A0</span><span class="p">,</span> <span class="mh">0x02B8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0924</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CMD__UART2_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">,</span> <span class="mh">0x06A0</span><span class="p">,</span> <span class="mh">0x02B8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CMD__CAN1_TXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">,</span> <span class="mh">0x06A0</span><span class="p">,</span> <span class="mh">0x02B8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CMD__USBOH3_UH3_DFD_OUT_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">,</span> <span class="mh">0x06A0</span><span class="p">,</span> <span class="mh">0x02B8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CMD__USBOH3_UH2_DFD_OUT_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">,</span> <span class="mh">0x06A0</span><span class="p">,</span> <span class="mh">0x02B8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CMD__GPIO_7_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">,</span> <span class="mh">0x06A0</span><span class="p">,</span> <span class="mh">0x02B8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CMD__MIPI_CORE_DPHY_IN_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">,</span> <span class="mh">0x06A0</span><span class="p">,</span> <span class="mh">0x02B8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CMD__ANATOP_TESTO_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">,</span> <span class="mh">0x06A4</span><span class="p">,</span> <span class="mh">0x02BC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CLK__USDHC3_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">,</span> <span class="mh">0x06A4</span><span class="p">,</span> <span class="mh">0x02BC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0924</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CLK__UART2_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">,</span> <span class="mh">0x06A4</span><span class="p">,</span> <span class="mh">0x02BC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07E4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CLK__CAN1_RXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">,</span> <span class="mh">0x06A4</span><span class="p">,</span> <span class="mh">0x02BC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CLK__USBOH3_UH3_DFD_OUT_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">,</span> <span class="mh">0x06A4</span><span class="p">,</span> <span class="mh">0x02BC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CLK__USBOH3_UH2_DFD_OUT_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">,</span> <span class="mh">0x06A4</span><span class="p">,</span> <span class="mh">0x02BC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CLK__GPIO_7_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">,</span> <span class="mh">0x06A4</span><span class="p">,</span> <span class="mh">0x02BC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CLK__MIPI_CORE_DPHY_IN_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">,</span> <span class="mh">0x06A4</span><span class="p">,</span> <span class="mh">0x02BC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_CLK__ANATOP_TESTO_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">,</span> <span class="mh">0x06A8</span><span class="p">,</span> <span class="mh">0x02C0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT0__USDHC3_DAT0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">,</span> <span class="mh">0x06A8</span><span class="p">,</span> <span class="mh">0x02C0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x091C</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT0__UART1_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">,</span> <span class="mh">0x06A8</span><span class="p">,</span> <span class="mh">0x02C0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT0__CAN2_TXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">,</span> <span class="mh">0x06A8</span><span class="p">,</span> <span class="mh">0x02C0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT0__USBOH3_UH3_DFD_OUT_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">,</span> <span class="mh">0x06A8</span><span class="p">,</span> <span class="mh">0x02C0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT0__USBOH3_UH2_DFD_OUT_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">,</span> <span class="mh">0x06A8</span><span class="p">,</span> <span class="mh">0x02C0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT0__GPIO_7_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">,</span> <span class="mh">0x06A8</span><span class="p">,</span> <span class="mh">0x02C0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT0__MIPI_CORE_DPHY_IN_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">,</span> <span class="mh">0x06A8</span><span class="p">,</span> <span class="mh">0x02C0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT0__ANATOP_TESTO_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">,</span> <span class="mh">0x06AC</span><span class="p">,</span> <span class="mh">0x02C4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT1__USDHC3_DAT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">,</span> <span class="mh">0x06AC</span><span class="p">,</span> <span class="mh">0x02C4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x091C</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT1__UART1_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">,</span> <span class="mh">0x06AC</span><span class="p">,</span> <span class="mh">0x02C4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x07E8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT1__CAN2_RXCAN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">,</span> <span class="mh">0x06AC</span><span class="p">,</span> <span class="mh">0x02C4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT1__USBOH3_UH3_DFD_OUT_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">,</span> <span class="mh">0x06AC</span><span class="p">,</span> <span class="mh">0x02C4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT1__USBOH3_UH2_DFD_OUT_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">,</span> <span class="mh">0x06AC</span><span class="p">,</span> <span class="mh">0x02C4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT1__GPIO_7_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">,</span> <span class="mh">0x06AC</span><span class="p">,</span> <span class="mh">0x02C4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT1__MIPI_CORE_DPHY_IN_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">,</span> <span class="mh">0x06AC</span><span class="p">,</span> <span class="mh">0x02C4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT1__ANATOP_TESTI_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT2</span><span class="p">,</span> <span class="mh">0x06B0</span><span class="p">,</span> <span class="mh">0x02C8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT2__USDHC3_DAT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT2</span><span class="p">,</span> <span class="mh">0x06B0</span><span class="p">,</span> <span class="mh">0x02C8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT2__PCIE_CTRL_MUX_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT2</span><span class="p">,</span> <span class="mh">0x06B0</span><span class="p">,</span> <span class="mh">0x02C8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT2__USBOH3_UH3_DFD_OUT_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT2</span><span class="p">,</span> <span class="mh">0x06B0</span><span class="p">,</span> <span class="mh">0x02C8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT2__USBOH3_UH2_DFD_OUT_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT2</span><span class="p">,</span> <span class="mh">0x06B0</span><span class="p">,</span> <span class="mh">0x02C8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT2__GPIO_7_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT2</span><span class="p">,</span> <span class="mh">0x06B0</span><span class="p">,</span> <span class="mh">0x02C8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT2__MIPI_CORE_DPHY_IN_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT2</span><span class="p">,</span> <span class="mh">0x06B0</span><span class="p">,</span> <span class="mh">0x02C8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT2__ANATOP_TESTI_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">,</span> <span class="mh">0x06B4</span><span class="p">,</span> <span class="mh">0x02CC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT3__USDHC3_DAT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">,</span> <span class="mh">0x06B4</span><span class="p">,</span> <span class="mh">0x02CC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x092C</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT3__UART3_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">,</span> <span class="mh">0x06B4</span><span class="p">,</span> <span class="mh">0x02CC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT3__PCIE_CTRL_MUX_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">,</span> <span class="mh">0x06B4</span><span class="p">,</span> <span class="mh">0x02CC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT3__USBOH3_UH3_DFD_OUT_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">,</span> <span class="mh">0x06B4</span><span class="p">,</span> <span class="mh">0x02CC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT3__USBOH3_UH2_DFD_OUT_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">,</span> <span class="mh">0x06B4</span><span class="p">,</span> <span class="mh">0x02CC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT3__GPIO_7_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">,</span> <span class="mh">0x06B4</span><span class="p">,</span> <span class="mh">0x02CC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT3__MIPI_CORE_DPHY_IN_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">,</span> <span class="mh">0x06B4</span><span class="p">,</span> <span class="mh">0x02CC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_DAT3__ANATOP_TESTI_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">,</span> <span class="mh">0x06B8</span><span class="p">,</span> <span class="mh">0x02D0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_RST__USDHC3_RST */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">,</span> <span class="mh">0x06B8</span><span class="p">,</span> <span class="mh">0x02D0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x092C</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_RST__UART3_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">,</span> <span class="mh">0x06B8</span><span class="p">,</span> <span class="mh">0x02D0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_RST__PCIE_CTRL_MUX_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">,</span> <span class="mh">0x06B8</span><span class="p">,</span> <span class="mh">0x02D0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_RST__USBOH3_UH3_DFD_OUT_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">,</span> <span class="mh">0x06B8</span><span class="p">,</span> <span class="mh">0x02D0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_RST__USBOH3_UH2_DFD_OUT_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">,</span> <span class="mh">0x06B8</span><span class="p">,</span> <span class="mh">0x02D0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_RST__GPIO_7_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">,</span> <span class="mh">0x06B8</span><span class="p">,</span> <span class="mh">0x02D0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_RST__MIPI_CORE_DPHY_IN_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">,</span> <span class="mh">0x06B8</span><span class="p">,</span> <span class="mh">0x02D0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD3_RST__ANATOP_ANATOP_TESTI_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x06BC</span><span class="p">,</span> <span class="mh">0x02D4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CLE__RAWNAND_CLE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x06BC</span><span class="p">,</span> <span class="mh">0x02D4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CLE__IPU2_SISG_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x06BC</span><span class="p">,</span> <span class="mh">0x02D4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CLE__PCIE_CTRL_MUX_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x06BC</span><span class="p">,</span> <span class="mh">0x02D4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CLE__USBOH3_UH3_DFD_OT11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x06BC</span><span class="p">,</span> <span class="mh">0x02D4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CLE__USBOH3_UH2_DFD_OT11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x06BC</span><span class="p">,</span> <span class="mh">0x02D4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CLE__GPIO_6_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x06BC</span><span class="p">,</span> <span class="mh">0x02D4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CLE__MIPI_CORE_DPHY_IN23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x06BC</span><span class="p">,</span> <span class="mh">0x02D4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CLE__TPSMP_HTRANS_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x06C0</span><span class="p">,</span> <span class="mh">0x02D8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_ALE__RAWNAND_ALE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x06C0</span><span class="p">,</span> <span class="mh">0x02D8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_ALE__USDHC4_RST */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x06C0</span><span class="p">,</span> <span class="mh">0x02D8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_ALE__PCIE_CTRL_MUX_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x06C0</span><span class="p">,</span> <span class="mh">0x02D8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_ALE__USBOH3_UH3_DFD_OT12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x06C0</span><span class="p">,</span> <span class="mh">0x02D8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_ALE__USBOH3_UH2_DFD_OT12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x06C0</span><span class="p">,</span> <span class="mh">0x02D8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_ALE__GPIO_6_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x06C0</span><span class="p">,</span> <span class="mh">0x02D8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_ALE__MIPI_CR_DPHY_IN_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x06C0</span><span class="p">,</span> <span class="mh">0x02D8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_ALE__TPSMP_HTRANS_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x06C4</span><span class="p">,</span> <span class="mh">0x02DC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_WP_B__RAWNAND_RESETN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x06C4</span><span class="p">,</span> <span class="mh">0x02DC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_WP_B__IPU2_SISG_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x06C4</span><span class="p">,</span> <span class="mh">0x02DC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_WP_B__PCIE_CTRL__MUX_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x06C4</span><span class="p">,</span> <span class="mh">0x02DC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_WP_B__USBOH3_UH3_DFDOT13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x06C4</span><span class="p">,</span> <span class="mh">0x02DC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_WP_B__USBOH3_UH2_DFDOT13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x06C4</span><span class="p">,</span> <span class="mh">0x02DC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_WP_B__GPIO_6_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x06C4</span><span class="p">,</span> <span class="mh">0x02DC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_WP_B__MIPI_CR_DPHY_OUT32 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x06C4</span><span class="p">,</span> <span class="mh">0x02DC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_WP_B__PL301_PER1_HSIZE_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x06C8</span><span class="p">,</span> <span class="mh">0x02E0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_RB0__RAWNAND_READY0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x06C8</span><span class="p">,</span> <span class="mh">0x02E0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_RB0__IPU2_DI0_PIN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x06C8</span><span class="p">,</span> <span class="mh">0x02E0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_RB0__PCIE_CTRL_MUX_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x06C8</span><span class="p">,</span> <span class="mh">0x02E0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_RB0__USBOH3_UH3_DFD_OT14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x06C8</span><span class="p">,</span> <span class="mh">0x02E0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_RB0__USBOH3_UH2_DFD_OT14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x06C8</span><span class="p">,</span> <span class="mh">0x02E0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_RB0__GPIO_6_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x06C8</span><span class="p">,</span> <span class="mh">0x02E0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_RB0__MIPI_CR_DPHY_OUT_33 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x06C8</span><span class="p">,</span> <span class="mh">0x02E0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_RB0__PL301_PER1_HSIZE_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS0</span><span class="p">,</span> <span class="mh">0x06CC</span><span class="p">,</span> <span class="mh">0x02E4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS0__RAWNAND_CE0N */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS0</span><span class="p">,</span> <span class="mh">0x06CC</span><span class="p">,</span> <span class="mh">0x02E4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS0__USBOH3_UH3_DFD_OT15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS0</span><span class="p">,</span> <span class="mh">0x06CC</span><span class="p">,</span> <span class="mh">0x02E4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS0__USBOH3_UH2_DFD_OT15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS0</span><span class="p">,</span> <span class="mh">0x06CC</span><span class="p">,</span> <span class="mh">0x02E4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS0__GPIO_6_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS0</span><span class="p">,</span> <span class="mh">0x06CC</span><span class="p">,</span> <span class="mh">0x02E4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS0__PL301_PER1_HSIZE_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS1</span><span class="p">,</span> <span class="mh">0x06D0</span><span class="p">,</span> <span class="mh">0x02E8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS1__RAWNAND_CE1N */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS1</span><span class="p">,</span> <span class="mh">0x06D0</span><span class="p">,</span> <span class="mh">0x02E8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS1__USDHC4_VSELECT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS1</span><span class="p">,</span> <span class="mh">0x06D0</span><span class="p">,</span> <span class="mh">0x02E8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS1__USDHC3_VSELECT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS1</span><span class="p">,</span> <span class="mh">0x06D0</span><span class="p">,</span> <span class="mh">0x02E8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS1__PCIE_CTRL_MUX_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS1</span><span class="p">,</span> <span class="mh">0x06D0</span><span class="p">,</span> <span class="mh">0x02E8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS1__GPIO_6_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS1</span><span class="p">,</span> <span class="mh">0x06D0</span><span class="p">,</span> <span class="mh">0x02E8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS1__PL301_PER1_HRDYOUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x06D4</span><span class="p">,</span> <span class="mh">0x02EC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS2__RAWNAND_CE2N */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x06D4</span><span class="p">,</span> <span class="mh">0x02EC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS2__IPU1_SISG_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x06D4</span><span class="p">,</span> <span class="mh">0x02EC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0874</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS2__ESAI1_TX0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x06D4</span><span class="p">,</span> <span class="mh">0x02EC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS2__WEIM_WEIM_CRE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x06D4</span><span class="p">,</span> <span class="mh">0x02EC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS2__CCM_CLKO2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x06D4</span><span class="p">,</span> <span class="mh">0x02EC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS2__GPIO_6_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x06D4</span><span class="p">,</span> <span class="mh">0x02EC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS2__IPU2_SISG_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x06D8</span><span class="p">,</span> <span class="mh">0x02F0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS3__RAWNAND_CE3N */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x06D8</span><span class="p">,</span> <span class="mh">0x02F0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS3__IPU1_SISG_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x06D8</span><span class="p">,</span> <span class="mh">0x02F0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0878</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS3__ESAI1_TX1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x06D8</span><span class="p">,</span> <span class="mh">0x02F0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS3__WEIM_WEIM_A_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x06D8</span><span class="p">,</span> <span class="mh">0x02F0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS3__PCIE_CTRL_MUX_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x06D8</span><span class="p">,</span> <span class="mh">0x02F0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS3__GPIO_6_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x06D8</span><span class="p">,</span> <span class="mh">0x02F0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS3__IPU2_SISG_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x06D8</span><span class="p">,</span> <span class="mh">0x02F0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_CS3__TPSMP_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CMD</span><span class="p">,</span> <span class="mh">0x06DC</span><span class="p">,</span> <span class="mh">0x02F4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CMD__USDHC4_CMD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CMD</span><span class="p">,</span> <span class="mh">0x06DC</span><span class="p">,</span> <span class="mh">0x02F4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CMD__RAWNAND_RDN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CMD</span><span class="p">,</span> <span class="mh">0x06DC</span><span class="p">,</span> <span class="mh">0x02F4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CMD__UART3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CMD</span><span class="p">,</span> <span class="mh">0x06DC</span><span class="p">,</span> <span class="mh">0x02F4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CMD__PCIE_CTRL_MUX_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CMD</span><span class="p">,</span> <span class="mh">0x06DC</span><span class="p">,</span> <span class="mh">0x02F4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CMD__GPIO_7_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CMD</span><span class="p">,</span> <span class="mh">0x06DC</span><span class="p">,</span> <span class="mh">0x02F4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CMD__TPSMP_HDATA_DIR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CLK</span><span class="p">,</span> <span class="mh">0x06E0</span><span class="p">,</span> <span class="mh">0x02F8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CLK__USDHC4_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CLK</span><span class="p">,</span> <span class="mh">0x06E0</span><span class="p">,</span> <span class="mh">0x02F8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CLK__RAWNAND_WRN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CLK</span><span class="p">,</span> <span class="mh">0x06E0</span><span class="p">,</span> <span class="mh">0x02F8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0930</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CLK__UART3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CLK</span><span class="p">,</span> <span class="mh">0x06E0</span><span class="p">,</span> <span class="mh">0x02F8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CLK__PCIE_CTRL_MUX_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CLK</span><span class="p">,</span> <span class="mh">0x06E0</span><span class="p">,</span> <span class="mh">0x02F8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_CLK__GPIO_7_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x06E4</span><span class="p">,</span> <span class="mh">0x02FC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D0__RAWNAND_D0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x06E4</span><span class="p">,</span> <span class="mh">0x02FC</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D0__USDHC1_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x06E4</span><span class="p">,</span> <span class="mh">0x02FC</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D0__GPU3D_GPU_DBG_OUT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x06E4</span><span class="p">,</span> <span class="mh">0x02FC</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D0__USBOH3_UH2_DFD_OUT16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x06E4</span><span class="p">,</span> <span class="mh">0x02FC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D0__USBOH3_UH3_DFD_OUT16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x06E4</span><span class="p">,</span> <span class="mh">0x02FC</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D0__GPIO_2_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x06E4</span><span class="p">,</span> <span class="mh">0x02FC</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D0__IPU1_IPU_DIAG_BUS_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x06E4</span><span class="p">,</span> <span class="mh">0x02FC</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D0__IPU2_IPU_DIAG_BUS_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x06E8</span><span class="p">,</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D1__RAWNAND_D1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x06E8</span><span class="p">,</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D1__USDHC1_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x06E8</span><span class="p">,</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D1__GPU3D_GPU_DEBUG_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x06E8</span><span class="p">,</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D1__USBOH3_UH2_DFD_OUT17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x06E8</span><span class="p">,</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D1__USBOH3_UH3_DFD_OUT17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x06E8</span><span class="p">,</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D1__GPIO_2_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x06E8</span><span class="p">,</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D1__IPU1_IPU_DIAG_BUS_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x06E8</span><span class="p">,</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D1__IPU2_IPU_DIAG_BUS_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x06EC</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D2__RAWNAND_D2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x06EC</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D2__USDHC1_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x06EC</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D2__GPU3D_GPU_DBG_OUT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x06EC</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D2__USBOH3_UH2_DFD_OUT18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x06EC</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D2__USBOH3_UH3_DFD_OUT18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x06EC</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D2__GPIO_2_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x06EC</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D2__IPU1_IPU_DIAG_BUS_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x06EC</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D2__IPU2_IPU_DIAG_BUS_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x06F0</span><span class="p">,</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D3__RAWNAND_D3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x06F0</span><span class="p">,</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D3__USDHC1_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x06F0</span><span class="p">,</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D3__GPU3D_GPU_DBG_OUT_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x06F0</span><span class="p">,</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D3__USBOH3_UH2_DFD_OUT19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x06F0</span><span class="p">,</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D3__USBOH3_UH3_DFD_OUT19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x06F0</span><span class="p">,</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D3__GPIO_2_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x06F0</span><span class="p">,</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D3__IPU1_IPU_DIAG_BUS_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x06F0</span><span class="p">,</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D3__IPU2_IPU_DIAG_BUS_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x06F4</span><span class="p">,</span> <span class="mh">0x030C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D4__RAWNAND_D4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x06F4</span><span class="p">,</span> <span class="mh">0x030C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D4__USDHC2_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x06F4</span><span class="p">,</span> <span class="mh">0x030C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D4__GPU3D_GPU_DBG_OUT_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x06F4</span><span class="p">,</span> <span class="mh">0x030C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D4__USBOH3_UH2_DFD_OUT20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x06F4</span><span class="p">,</span> <span class="mh">0x030C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D4__USBOH3_UH3_DFD_OUT20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x06F4</span><span class="p">,</span> <span class="mh">0x030C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D4__GPIO_2_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x06F4</span><span class="p">,</span> <span class="mh">0x030C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D4__IPU1_IPU_DIAG_BUS_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x06F4</span><span class="p">,</span> <span class="mh">0x030C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D4__IPU2_IPU_DIAG_BUS_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x06F8</span><span class="p">,</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D5__RAWNAND_D5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x06F8</span><span class="p">,</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D5__USDHC2_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x06F8</span><span class="p">,</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D5__GPU3D_GPU_DBG_OUT_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x06F8</span><span class="p">,</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D5__USBOH3_UH2_DFD_OUT21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x06F8</span><span class="p">,</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D5__USBOH3_UH3_DFD_OUT21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x06F8</span><span class="p">,</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D5__GPIO_2_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x06F8</span><span class="p">,</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D5__IPU1_IPU_DIAG_BUS_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x06F8</span><span class="p">,</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D5__IPU2_IPU_DIAG_BUS_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x06FC</span><span class="p">,</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D6__RAWNAND_D6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x06FC</span><span class="p">,</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D6__USDHC2_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x06FC</span><span class="p">,</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D6__GPU3D_GPU_DBG_OUT_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x06FC</span><span class="p">,</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D6__USBOH3_UH2_DFD_OUT22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x06FC</span><span class="p">,</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D6__USBOH3_UH3_DFD_OUT22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x06FC</span><span class="p">,</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D6__GPIO_2_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x06FC</span><span class="p">,</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D6__IPU1_IPU_DIAG_BUS_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x06FC</span><span class="p">,</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D6__IPU2_IPU_DIAG_BUS_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">,</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D7__RAWNAND_D7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">,</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D7__USDHC2_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">,</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D7__GPU3D_GPU_DBG_OUT_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">,</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D7__USBOH3_UH2_DFD_OUT23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">,</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D7__USBOH3_UH3_DFD_OUT23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">,</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D7__GPIO_2_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">,</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D7__IPU1_IPU_DIAG_BUS_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">,</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_NANDF_D7__IPU2_IPU_DIAG_BUS_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">,</span> <span class="mh">0x0704</span><span class="p">,</span> <span class="mh">0x031C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT0__RAWNAND_D8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">,</span> <span class="mh">0x0704</span><span class="p">,</span> <span class="mh">0x031C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT0__USDHC4_DAT0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">,</span> <span class="mh">0x0704</span><span class="p">,</span> <span class="mh">0x031C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT0__RAWNAND_DQS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">,</span> <span class="mh">0x0704</span><span class="p">,</span> <span class="mh">0x031C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT0__USBOH3_UH2_DFD_OUT24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">,</span> <span class="mh">0x0704</span><span class="p">,</span> <span class="mh">0x031C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT0__USBOH3_UH3_DFD_OUT24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">,</span> <span class="mh">0x0704</span><span class="p">,</span> <span class="mh">0x031C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT0__GPIO_2_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">,</span> <span class="mh">0x0704</span><span class="p">,</span> <span class="mh">0x031C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT0__IPU1_IPU_DIAG_BUS_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">,</span> <span class="mh">0x0704</span><span class="p">,</span> <span class="mh">0x031C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT0__IPU2_IPU_DIAG_BUS_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">,</span> <span class="mh">0x0708</span><span class="p">,</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT1__RAWNAND_D9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">,</span> <span class="mh">0x0708</span><span class="p">,</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT1__USDHC4_DAT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">,</span> <span class="mh">0x0708</span><span class="p">,</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT1__PWM3_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">,</span> <span class="mh">0x0708</span><span class="p">,</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT1__USBOH3_UH2_DFD_OUT25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">,</span> <span class="mh">0x0708</span><span class="p">,</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT1__USBOH3_UH3_DFD_OUT25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">,</span> <span class="mh">0x0708</span><span class="p">,</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT1__GPIO_2_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">,</span> <span class="mh">0x0708</span><span class="p">,</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT1__IPU1_IPU_DIAG_BUS_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">,</span> <span class="mh">0x0708</span><span class="p">,</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT1__IPU2_IPU_DIAG_BUS_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">,</span> <span class="mh">0x070C</span><span class="p">,</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT2__RAWNAND_D10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">,</span> <span class="mh">0x070C</span><span class="p">,</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT2__USDHC4_DAT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">,</span> <span class="mh">0x070C</span><span class="p">,</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT2__PWM4_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">,</span> <span class="mh">0x070C</span><span class="p">,</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT2__USBOH3_UH2_DFD_OUT26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">,</span> <span class="mh">0x070C</span><span class="p">,</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT2__USBOH3_UH3_DFD_OUT26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">,</span> <span class="mh">0x070C</span><span class="p">,</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT2__GPIO_2_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">,</span> <span class="mh">0x070C</span><span class="p">,</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT2__IPU1_IPU_DIAG_BUS_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">,</span> <span class="mh">0x070C</span><span class="p">,</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT2__IPU2_IPU_DIAG_BUS_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT3</span><span class="p">,</span> <span class="mh">0x0710</span><span class="p">,</span> <span class="mh">0x0328</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT3__RAWNAND_D11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT3</span><span class="p">,</span> <span class="mh">0x0710</span><span class="p">,</span> <span class="mh">0x0328</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT3__USDHC4_DAT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT3</span><span class="p">,</span> <span class="mh">0x0710</span><span class="p">,</span> <span class="mh">0x0328</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT3__USBOH3_UH2_DFD_OUT27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT3</span><span class="p">,</span> <span class="mh">0x0710</span><span class="p">,</span> <span class="mh">0x0328</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT3__USBOH3_UH3_DFD_OUT27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT3</span><span class="p">,</span> <span class="mh">0x0710</span><span class="p">,</span> <span class="mh">0x0328</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT3__GPIO_2_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT3</span><span class="p">,</span> <span class="mh">0x0710</span><span class="p">,</span> <span class="mh">0x0328</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT3__IPU1_IPU_DIAG_BUS_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT3</span><span class="p">,</span> <span class="mh">0x0710</span><span class="p">,</span> <span class="mh">0x0328</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT3__IPU2_IPU_DIAG_BUS_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">,</span> <span class="mh">0x0714</span><span class="p">,</span> <span class="mh">0x032C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT4__RAWNAND_D12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">,</span> <span class="mh">0x0714</span><span class="p">,</span> <span class="mh">0x032C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT4__USDHC4_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">,</span> <span class="mh">0x0714</span><span class="p">,</span> <span class="mh">0x032C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0928</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT4__UART2_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">,</span> <span class="mh">0x0714</span><span class="p">,</span> <span class="mh">0x032C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT4__USBOH3_UH2_DFD_OUT28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">,</span> <span class="mh">0x0714</span><span class="p">,</span> <span class="mh">0x032C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT4__USBOH3_UH3_DFD_OUT28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">,</span> <span class="mh">0x0714</span><span class="p">,</span> <span class="mh">0x032C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT4__GPIO_2_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">,</span> <span class="mh">0x0714</span><span class="p">,</span> <span class="mh">0x032C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT4__IPU1_IPU_DIAG_BUS_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">,</span> <span class="mh">0x0714</span><span class="p">,</span> <span class="mh">0x032C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT4__IPU2_IPU_DIAG_BUS_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">,</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT5__RAWNAND_D13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">,</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT5__USDHC4_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">,</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0924</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT5__UART2_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">,</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT5__USBOH3_UH2_DFD_OUT29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">,</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT5__USBOH3_UH3_DFD_OUT29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">,</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT5__GPIO_2_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">,</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT5__IPU1_IPU_DIAG_BUS_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">,</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT5__IPU2_IPU_DIAG_BUS_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">,</span> <span class="mh">0x071C</span><span class="p">,</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT6__RAWNAND_D14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">,</span> <span class="mh">0x071C</span><span class="p">,</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT6__USDHC4_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">,</span> <span class="mh">0x071C</span><span class="p">,</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0924</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT6__UART2_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">,</span> <span class="mh">0x071C</span><span class="p">,</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT6__USBOH3_UH2_DFD_OUT30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">,</span> <span class="mh">0x071C</span><span class="p">,</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT6__USBOH3_UH3_DFD_OUT30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">,</span> <span class="mh">0x071C</span><span class="p">,</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT6__GPIO_2_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">,</span> <span class="mh">0x071C</span><span class="p">,</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT6__IPU1_IPU_DIAG_BUS_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">,</span> <span class="mh">0x071C</span><span class="p">,</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT6__IPU2_IPU_DIAG_BUS_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">,</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT7__RAWNAND_D15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">,</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT7__USDHC4_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">,</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT7__UART2_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">,</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT7__USBOH3_UH2_DFD_OUT31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">,</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT7__USBOH3_UH3_DFD_OUT31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">,</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT7__GPIO_2_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">,</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT7__IPU1_IPU_DIAG_BUS_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">,</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD4_DAT7__IPU2_IPU_DIAG_BUS_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">,</span> <span class="mh">0x0724</span><span class="p">,</span> <span class="mh">0x033C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT1__USDHC1_DAT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">,</span> <span class="mh">0x0724</span><span class="p">,</span> <span class="mh">0x033C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0834</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT1__ECSPI5_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">,</span> <span class="mh">0x0724</span><span class="p">,</span> <span class="mh">0x033C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT1__PWM3_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">,</span> <span class="mh">0x0724</span><span class="p">,</span> <span class="mh">0x033C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT1__GPT_CAPIN2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">,</span> <span class="mh">0x0724</span><span class="p">,</span> <span class="mh">0x033C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT1__PCIE_CTRL_MUX_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">,</span> <span class="mh">0x0724</span><span class="p">,</span> <span class="mh">0x033C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT1__GPIO_1_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">,</span> <span class="mh">0x0724</span><span class="p">,</span> <span class="mh">0x033C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT1__HDMI_TX_OPHYDTB_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">,</span> <span class="mh">0x0724</span><span class="p">,</span> <span class="mh">0x033C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT1__ANATOP_TESTO_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">,</span> <span class="mh">0x0728</span><span class="p">,</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT0__USDHC1_DAT0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">,</span> <span class="mh">0x0728</span><span class="p">,</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x082C</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT0__ECSPI5_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">,</span> <span class="mh">0x0728</span><span class="p">,</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT0__CAAM_WRAP_RNG_OSCOBS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">,</span> <span class="mh">0x0728</span><span class="p">,</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT0__GPT_CAPIN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">,</span> <span class="mh">0x0728</span><span class="p">,</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT0__PCIE_CTRL_MUX_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">,</span> <span class="mh">0x0728</span><span class="p">,</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT0__GPIO_1_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">,</span> <span class="mh">0x0728</span><span class="p">,</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT0__HDMI_TX_OPHYDTB_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">,</span> <span class="mh">0x0728</span><span class="p">,</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT0__ANATOP_TESTO_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">,</span> <span class="mh">0x072C</span><span class="p">,</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT3__USDHC1_DAT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">,</span> <span class="mh">0x072C</span><span class="p">,</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT3__ECSPI5_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">,</span> <span class="mh">0x072C</span><span class="p">,</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT3__GPT_CMPOUT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">,</span> <span class="mh">0x072C</span><span class="p">,</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT3__PWM1_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">,</span> <span class="mh">0x072C</span><span class="p">,</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT3__WDOG2_WDOG_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">,</span> <span class="mh">0x072C</span><span class="p">,</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT3__GPIO_1_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">,</span> <span class="mh">0x072C</span><span class="p">,</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT3__WDOG2_WDOG_RST_B_DEB */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">,</span> <span class="mh">0x072C</span><span class="p">,</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT3__ANATOP_TESTO_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x0730</span><span class="p">,</span> <span class="mh">0x0348</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CMD__USDHC1_CMD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x0730</span><span class="p">,</span> <span class="mh">0x0348</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0830</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CMD__ECSPI5_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x0730</span><span class="p">,</span> <span class="mh">0x0348</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CMD__PWM4_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x0730</span><span class="p">,</span> <span class="mh">0x0348</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CMD__GPT_CMPOUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x0730</span><span class="p">,</span> <span class="mh">0x0348</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CMD__GPIO_1_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x0730</span><span class="p">,</span> <span class="mh">0x0348</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CMD__ANATOP_TESTO_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">,</span> <span class="mh">0x0734</span><span class="p">,</span> <span class="mh">0x034C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT2__USDHC1_DAT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">,</span> <span class="mh">0x0734</span><span class="p">,</span> <span class="mh">0x034C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0838</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT2__ECSPI5_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">,</span> <span class="mh">0x0734</span><span class="p">,</span> <span class="mh">0x034C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT2__GPT_CMPOUT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">,</span> <span class="mh">0x0734</span><span class="p">,</span> <span class="mh">0x034C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT2__PWM2_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">,</span> <span class="mh">0x0734</span><span class="p">,</span> <span class="mh">0x034C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT2__WDOG1_WDOG_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">,</span> <span class="mh">0x0734</span><span class="p">,</span> <span class="mh">0x034C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT2__GPIO_1_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">,</span> <span class="mh">0x0734</span><span class="p">,</span> <span class="mh">0x034C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT2__WDOG1_WDOG_RST_B_DEB */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">,</span> <span class="mh">0x0734</span><span class="p">,</span> <span class="mh">0x034C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_DAT2__ANATOP_TESTO_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x0738</span><span class="p">,</span> <span class="mh">0x0350</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CLK__USDHC1_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x0738</span><span class="p">,</span> <span class="mh">0x0350</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0828</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CLK__ECSPI5_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x0738</span><span class="p">,</span> <span class="mh">0x0350</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CLK__OSC32K_32K_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x0738</span><span class="p">,</span> <span class="mh">0x0350</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CLK__GPT_CLKIN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x0738</span><span class="p">,</span> <span class="mh">0x0350</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CLK__GPIO_1_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x0738</span><span class="p">,</span> <span class="mh">0x0350</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CLK__PHY_DTB_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x0738</span><span class="p">,</span> <span class="mh">0x0350</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD1_CLK__SATA_PHY_DTB_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x073C</span><span class="p">,</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CLK__USDHC2_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x073C</span><span class="p">,</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0828</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CLK__ECSPI5_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x073C</span><span class="p">,</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08E8</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CLK__KPP_COL_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x073C</span><span class="p">,</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07C0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CLK__AUDMUX_AUD4_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x073C</span><span class="p">,</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CLK__PCIE_CTRL_MUX_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x073C</span><span class="p">,</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CLK__GPIO_1_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x073C</span><span class="p">,</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CLK__PHY_DTB_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x073C</span><span class="p">,</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CLK__SATA_PHY_DTB_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CMD</span><span class="p">,</span> <span class="mh">0x0740</span><span class="p">,</span> <span class="mh">0x0358</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CMD__USDHC2_CMD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CMD</span><span class="p">,</span> <span class="mh">0x0740</span><span class="p">,</span> <span class="mh">0x0358</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0830</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CMD__ECSPI5_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CMD</span><span class="p">,</span> <span class="mh">0x0740</span><span class="p">,</span> <span class="mh">0x0358</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08F4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CMD__KPP_ROW_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CMD</span><span class="p">,</span> <span class="mh">0x0740</span><span class="p">,</span> <span class="mh">0x0358</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07BC</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CMD__AUDMUX_AUD4_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CMD</span><span class="p">,</span> <span class="mh">0x0740</span><span class="p">,</span> <span class="mh">0x0358</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CMD__PCIE_CTRL_MUX_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CMD</span><span class="p">,</span> <span class="mh">0x0740</span><span class="p">,</span> <span class="mh">0x0358</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_CMD__GPIO_1_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">,</span> <span class="mh">0x0744</span><span class="p">,</span> <span class="mh">0x035C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT3__USDHC2_DAT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">,</span> <span class="mh">0x0744</span><span class="p">,</span> <span class="mh">0x035C</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT3__ECSPI5_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">,</span> <span class="mh">0x0744</span><span class="p">,</span> <span class="mh">0x035C</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x08EC</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT3__KPP_COL_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">,</span> <span class="mh">0x0744</span><span class="p">,</span> <span class="mh">0x035C</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x07C4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT3__AUDMUX_AUD4_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">,</span> <span class="mh">0x0744</span><span class="p">,</span> <span class="mh">0x035C</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT3__PCIE_CTRL_MUX_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">,</span> <span class="mh">0x0744</span><span class="p">,</span> <span class="mh">0x035C</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT3__GPIO_1_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">,</span> <span class="mh">0x0744</span><span class="p">,</span> <span class="mh">0x035C</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT3__SJC_DONE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">,</span> <span class="mh">0x0744</span><span class="p">,</span> <span class="mh">0x035C</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX6Q_PAD_SD2_DAT3__ANATOP_TESTO_3 */</span>
<span class="p">};</span>

<span class="cm">/* Pad names for the pinmux subsystem */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pinctrl_pin_desc</span> <span class="n">imx6q_pinctrl_pads</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TXC</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TD3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RX_CTL</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_TX_CTL</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RD3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RGMII_RXC</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A25</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D20</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D21</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D22</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D23</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D24</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D25</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D26</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D27</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D28</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D29</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D30</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_D31</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A24</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A23</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A22</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A21</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A20</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_A16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_CS1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_OE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_RW</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_LBA</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_EB1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_DA15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_WAIT</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_EIM_BCLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_DISP_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DI0_PIN4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT20</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT21</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT22</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DISP0_DAT23</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDIO</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_REF_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RX_ER</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_CRS_DV</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_RXD0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TX_EN</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_TXD0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_ENET_MDC</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D40</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D41</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D42</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D43</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D44</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D45</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D46</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D47</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D32</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D33</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D34</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D35</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D36</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D37</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D38</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D39</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D24</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D25</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D26</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D27</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D28</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D29</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D30</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D31</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D20</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D21</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D22</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D23</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_A15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_CAS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_CS0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_CS1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_RAS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_RESET</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDBA0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDBA1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDCLK_0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDBA2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDCKE0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDCLK_1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDCKE1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDODT0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDODT1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDWE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D48</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D49</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D50</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D51</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D52</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D53</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D54</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D55</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D56</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_SDQS7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D57</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D58</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D59</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D60</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_DQM7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D61</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D62</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_DRAM_D63</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_COL4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_KEY_ROW4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_GPIO_19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_PIXCLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_MCLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DATA_EN</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_VSYNC</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_CSI0_DAT19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TMS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_MOD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TRSTB</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TDI</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TCK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_JTAG_TDO</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_TX3_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_TX2_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_CLK_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_TX1_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS1_TX0_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_TX3_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_CLK_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_TX2_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_TX1_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_LVDS0_TX0_P</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_TAMPER</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_PMIC_ON_REQ</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_PMIC_STBY_REQ</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_POR_B</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_BOOT_MODE1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_RESET_IN_B</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_BOOT_MODE0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_TEST_MODE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CMD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_DAT3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD3_RST</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CLE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_ALE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_WP_B</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_RB0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_CS3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CMD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_NANDF_D7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD4_DAT7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CMD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_DAT2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD1_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_CMD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX6Q_PAD_SD2_DAT3</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">imx_pinctrl_soc_info</span> <span class="n">imx6q_pinctrl_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">imx6q_pinctrl_pads</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx6q_pinctrl_pads</span><span class="p">),</span>
	<span class="p">.</span><span class="n">pin_regs</span> <span class="o">=</span> <span class="n">imx6q_pin_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npin_regs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx6q_pin_regs</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">imx6q_pinctrl_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,imx6q-iomuxc&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* sentinel */</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">imx6q_pinctrl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">imx_pinctrl_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">imx6q_pinctrl_info</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">imx6q_pinctrl_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;imx6q-pinctrl&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">of_match_ptr</span><span class="p">(</span><span class="n">imx6q_pinctrl_of_match</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">imx6q_pinctrl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">imx_pinctrl_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">imx6q_pinctrl_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx6q_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">imx6q_pinctrl_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">imx6q_pinctrl_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx6q_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">imx6q_pinctrl_exit</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Dong Aisheng &lt;dong.aisheng@linaro.org&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Freescale IMX6Q pinctrl driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
