{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764283513307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764283513307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 19:45:13 2025 " "Processing started: Thu Nov 27 19:45:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764283513307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764283513307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764283513307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764283513908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764283513908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-divid " "Found design unit 1: divisor-divid" {  } { { "divisor.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/divisor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764283530916 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764283530916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764283530916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764283530940 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764283530940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764283530940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_sincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_sincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro_sincrono-cronometro_sincrono_arch " "Found design unit 1: cronometro_sincrono-cronometro_sincrono_arch" {  } { { "cronometro_sincrono.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/cronometro_sincrono.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764283530970 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro_sincrono " "Found entity 1: cronometro_sincrono" {  } { { "cronometro_sincrono.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/cronometro_sincrono.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764283530970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764283530970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro_final-arch " "Found design unit 1: cronometro_final-arch" {  } { { "cronometro_final.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/cronometro_final.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764283531008 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro_final " "Found entity 1: cronometro_final" {  } { { "cronometro_final.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/cronometro_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764283531008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764283531008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro_final " "Elaborating entity \"cronometro_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764283531517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:U1 " "Elaborating entity \"divisor\" for hierarchy \"divisor:U1\"" {  } { { "cronometro_final.vhd" "U1" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/cronometro_final.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764283531529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:U3 " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:U3\"" {  } { { "cronometro_final.vhd" "U3" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/cronometro_final.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764283531540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro_sincrono cronometro_sincrono:U6 " "Elaborating entity \"cronometro_sincrono\" for hierarchy \"cronometro_sincrono:U6\"" {  } { { "cronometro_final.vhd" "U6" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/cronometro_final.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764283531578 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud cronometro_sincrono.vhd(21) " "VHDL Process Statement warning at cronometro_sincrono.vhd(21): signal \"ud\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cronometro_sincrono.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_06/Quartus/ex1/cronometro_sincrono.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764283531584 "|cronometro_final|cronometro_sincrono:U6"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764283534267 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764283534267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764283534267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764283534267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764283535571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 19:45:35 2025 " "Processing ended: Thu Nov 27 19:45:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764283535571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764283535571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764283535571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764283535571 ""}
