
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ICer/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module cv32e40p_top
cv32e40p_top
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set rtl       "/mnt/hgfs/GP/rtl"
/mnt/hgfs/GP/rtl
set LIB_PATH  "/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs"
/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs
lappend search_path $LIB_PATH
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs
lappend search_path $rtl
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs /mnt/hgfs/GP/rtl
lappend search_path "$rtl/include"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs /mnt/hgfs/GP/rtl /mnt/hgfs/GP/rtl/include
lappend search_path "$rtl/vendor/pulp_platform_fpnew/src"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs /mnt/hgfs/GP/rtl /mnt/hgfs/GP/rtl/include /mnt/hgfs/GP/rtl/vendor/pulp_platform_fpnew/src
set SSLIB "saed14rvt_ss0p6v125c.db" 
saed14rvt_ss0p6v125c.db
set TTLIB "saed14rvt_tt0p6v25c.db"
saed14rvt_tt0p6v25c.db
set FFLIB "saed14rvt_ff0p88v125c.db" 
saed14rvt_ff0p88v125c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
saed14rvt_ss0p6v125c.db saed14rvt_tt0p6v25c.db saed14rvt_ff0p88v125c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]
* saed14rvt_ss0p6v125c.db saed14rvt_tt0p6v25c.db saed14rvt_ff0p88v125c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format sverilog
sverilog
#analyze -format $file_format [glob rtl/*]
#analyze -format $file_format [glob rtl/include/*]
analyze -format $file_format cv32e40p_pkg.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/include/cv32e40p_pkg.sv
Warning:  /mnt/hgfs/GP/rtl/include/cv32e40p_pkg.sv:26: The package cv32e40p_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  /mnt/hgfs/GP/rtl/include/cv32e40p_pkg.sv:37: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_tt0p6v25c.db'
Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ff0p88v125c.db'
1
analyze -format $file_format cv32e40p_fpu_pkg.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/include/cv32e40p_fpu_pkg.sv
Warning:  /mnt/hgfs/GP/rtl/include/cv32e40p_fpu_pkg.sv:38: The package cv32e40p_fpu_pkg has already been analyzed. It is being replaced. (VER-26)
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_apu_core_pkg.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/include/cv32e40p_apu_core_pkg.sv
Warning:  /mnt/hgfs/GP/rtl/include/cv32e40p_apu_core_pkg.sv:22: The package cv32e40p_apu_core_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  /mnt/hgfs/GP/rtl/include/cv32e40p_apu_core_pkg.sv:25: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
analyze -format $file_format fpnew_pkg.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
Warning:  /mnt/hgfs/GP/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:16: The package fpnew_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  /mnt/hgfs/GP/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:360: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_aligner.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_aligner.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_alu.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_alu.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_alu_div.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_alu_div.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_apu_disp.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_apu_disp.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_compressed_decoder.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_compressed_decoder.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_controller.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_controller.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_core.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_core.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_cs_registers.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_decoder.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_ex_stage.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_ex_stage.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_ff_one.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_ff_one.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_fifo.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_fifo.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_fp_wrapper.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_fp_wrapper.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_hwloop_regs.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_hwloop_regs.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_id_stage.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_if_stage.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_if_stage.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_int_controller.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_int_controller.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_load_store_unit.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_mult.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_mult.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_obi_interface.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_obi_interface.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_popcnt.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_popcnt.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_prefetch_buffer.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_prefetch_buffer.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_prefetch_controller.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_prefetch_controller.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_register_file_ff.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_register_file_ff.sv
Presto compilation completed successfully.
1
#analyze -format $file_format cv32e40p_register_file_latch.sv
analyze -format $file_format cv32e40p_clock_gate.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_clock_gate.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_sleep_unit.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_sleep_unit.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_top.sv
Running PRESTO HDLC
Compiling source file /mnt/hgfs/GP/rtl/cv32e40p_top.sv
Presto compilation completed successfully.
1
elaborate -lib work cv32e40p_top
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed14rvt_ss0p6v125c'
  Loading link library 'saed14rvt_tt0p6v25c'
  Loading link library 'saed14rvt_ff0p88v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cv32e40p_top'.
Information: Building the design 'cv32e40p_core' instantiated from design 'cv32e40p_top' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,NUM_MHPMCOUNTERS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_sleep_unit' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_CLUSTER=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_sleep_unit_COREV_CLUSTER0 line 138 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_sleep_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fetch_enable_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_if_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,PULP_OBI=0,PULP_SECURE=0,FPU=0,ZFINX=0". (HDL-193)

Statistics for case statements in always block at line 131 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    user/user     |
|           138            |    user/user     |
|           144            |    user/user     |
===============================================

Statistics for case statements in always block at line 155 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           159            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 line 230 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_if_stage.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| illegal_c_insn_id_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_valid_id_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_rdata_id_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  is_fetch_failed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       pc_id_o_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| is_compressed_id_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_id_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,N_HWLP=2,PULP_SECURE=0,USE_PMP=0,A_EXTENSION=0,APU=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5,DEBUG_TRIGGER_EN=1". (HDL-193)

Statistics for case statements in always block at line 524 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           525            |    user/user     |
===============================================

Statistics for case statements in always block at line 573 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    user/user     |
===============================================

Statistics for case statements in always block at line 597 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           598            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 609 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           610            |    user/user     |
===============================================

Statistics for case statements in always block at line 617 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           618            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 637 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           638            |    user/user     |
===============================================

Statistics for case statements in always block at line 655 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           656            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 683 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           684            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 704 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           705            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 728 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           729            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 748 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           749            |    user/user     |
===============================================

Statistics for case statements in always block at line 754 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           755            |    user/user     |
===============================================

Statistics for case statements in always block at line 763 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           764            |    user/user     |
===============================================

Statistics for case statements in always block at line 769 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           770            |    user/user     |
===============================================

Statistics for case statements in always block at line 784 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           785            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 line 1426 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|     branch_in_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      alu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   alu_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_a_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_b_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    imm_vec_ext_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_vec_mode_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  alu_clpx_shift_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    alu_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_is_subrot_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mult_operator_ex_o_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mult_en_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_sel_subword_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_signed_mode_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mult_imm_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_dot_signed_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mult_clpx_shift_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_clpx_img_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_op_ex_o_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_lat_ex_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   apu_operands_ex_o_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_flags_ex_o_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_waddr_ex_o_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   regfile_waddr_ex_o_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    regfile_we_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_alu_waddr_ex_o_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  regfile_alu_we_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  prepost_useincr_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    csr_access_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      csr_op_ex_o_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      data_we_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_type_ex_o_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_sign_ext_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_reg_offset_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_req_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_load_event_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       atop_ex_o_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_misaligned_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        pc_ex_o_reg         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 line 1641 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|  mhpmevent_pipe_stall_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        id_valid_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_minstret_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mhpmevent_load_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_store_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mhpmevent_jump_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_branch_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mhpmevent_compressed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mhpmevent_branch_taken_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_jr_stall_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_imiss_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_ld_stall_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_ex_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,FPU=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 line 452 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_ex_stage.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  regfile_we_lsu_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_waddr_lsu_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_load_store_unit' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "PULP_OBI=0". (HDL-193)

Statistics for case statements in always block at line 119 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
|           123            |    auto/auto     |
|           131            |    auto/auto     |
|           143            |    auto/auto     |
|           156            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 172 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 222 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 232 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           233            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 262 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           263            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 291 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           292            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 328 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           332            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 418 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           419            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 184 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| data_load_event_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_type_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  rdata_offset_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_sign_ext_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_we_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 299 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 442 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_cs_registers' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "N_HWLP=2,A_EXTENSION=0,FPU=0,ZFINX=0,APU=0,PULP_SECURE=0,USE_PMP=0,N_PMP_ENTRIES=16,NUM_MHPMCOUNTERS=1,COREV_PULP=0,COREV_CLUSTER=0,DEBUG_TRIGGER_EN=1". (HDL-193)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:177: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:177: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1278: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:886: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:923: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:932: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:941: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:962: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1027: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1180: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1213: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1220: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1399: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 258 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           262            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 458 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           460            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 885 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           920            |     no/auto      |
|           1041           |    user/user     |
|           1044           |    user/user     |
===============================================

Statistics for case statements in always block at line 1085 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1089           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1178 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mtvec_mode_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mtvec_mode_q_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mepc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mcause_q_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     depc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   dscratch0_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dscratch1_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mscratch_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mie_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mtvec_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1267 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
|    gen_trigger_regs.tmatch_value_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| gen_trigger_regs.tmatch_control_exec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1464 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mhpmcounter_q_reg  | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1495 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mhpmevent_q_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1528 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================================================
|                                                                           block name/line                                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================================================
| cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1/549 |   32   |   81    |      5       |
==========================================================================================================================================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_clock_gate'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_prefetch_buffer' instantiated from design 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0' with
	the parameters "PULP_OBI=0,COREV_PULP=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_aligner'. (HDL-193)

Statistics for case statements in always block at line 91 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_aligner.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_aligner line 66 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_aligner.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| hwlp_update_pc_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_instr_h_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   hwlp_addr_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_q_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| aligner_ready_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_compressed_decoder' instantiated from design 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0' with
	the parameters "FPU=0,ZFINX=0". (HDL-193)

Statistics for case statements in always block at line 48 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    user/user     |
|            55            |    user/user     |
|           195            |    user/user     |
|           272            |    user/user     |
|           339            |    user/user     |
|           436            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_register_file' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "ADDR_WIDTH=6,DATA_WIDTH=32,FPU=0,ZFINX=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 line 116 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 line 129 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  992  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================================
|                        block name/line                         | Inputs | Outputs | # sel inputs |
====================================================================================================
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/89 |   32   |   33    |      5       |
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/90 |   32   |   33    |      5       |
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/91 |   32   |   33    |      5       |
====================================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_decoder' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,A_EXTENSION=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,PULP_SECURE=0,USE_PMP=0,APU_WOP_CPU=6,DEBUG_TRIGGER_EN=1". (HDL-193)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:892: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:902: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:904: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1348: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1359: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1361: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1478: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:731: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:843: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1094: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1114: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1191: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1216: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1310: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1013: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1444: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1379: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1514: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1517: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1523: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1496: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1557: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1560: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1566: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1540: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:1577: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:2914: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv:533: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 198 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           293            |    user/user     |
|           342            |    user/user     |
|           376            |    user/user     |
|           401            |    user/user     |
|           487            |    user/user     |
|           925            |    user/user     |
|           2683           |    user/user     |
|           2704           |    user/user     |
|           2775           |    user/user     |
|           2788           |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_controller' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "COREV_CLUSTER=0,COREV_PULP=0,FPU=0". (HDL-193)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_controller.sv:952: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_controller.sv:992: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 256 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           330            |    user/user     |
|           541            |    user/user     |
|           677            |    user/user     |
|           932            |    user/user     |
|           1054           |    user/user     |
|           1122           |    user/user     |
===============================================

Statistics for case statements in always block at line 1508 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1512           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1433 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_controller.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| debug_force_wakeup_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ctrl_fsm_cs_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     jump_done_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      data_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     debug_mode_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    illegal_insn_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  debug_req_entry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1486 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   debug_req_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1496 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_fsm_cs_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  debug_fsm_cs_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_int_controller' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "PULP_SECURE=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_int_controller_PULP_SECURE0 line 59 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_int_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    irq_sec_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      irq_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_alu'. (HDL-193)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu.sv:168: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu.sv:266: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu.sv:275: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu.sv:278: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu.sv:284: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu.sv:287: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu.sv:290: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu.sv:293: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 116 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
|           153            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 216 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 272 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           273            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 345 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           348            |    user/user     |
|           360            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 387 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           394            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 414 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           416            |    user/user     |
===============================================

Statistics for case statements in always block at line 493 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           499            |    user/user     |
|           535            |    user/user     |
|           554            |    user/user     |
|           557            |    user/user     |
===============================================

Statistics for case statements in always block at line 587 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           591            |    user/user     |
|           593            |    user/user     |
|           613            |    user/user     |
|           633            |    user/user     |
|           653            |    user/user     |
===============================================

Statistics for case statements in always block at line 749 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           752            |     no/auto      |
===============================================

Statistics for case statements in always block at line 775 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           777            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 860 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           863            |    user/user     |
===============================================

Statistics for case statements in always block at line 928 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           931            |    user/user     |
===============================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| cv32e40p_alu/819 |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_mult'. (HDL-193)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:108: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:110: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:111: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:114: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:224: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:266: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:267: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:268: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:269: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:271: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:299: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:300: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:302: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:303: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:305: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_mult.sv:312: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 128 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_mult line 199 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mulh_carry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mulh_CS_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_obi_interface' instantiated from design 'cv32e40p_load_store_unit_PULP_OBI0' with
	the parameters "TRANS_STABLE=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_prefetch_controller' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "DEPTH=2,PULP_OBI=0,COREV_PULP=0". (HDL-193)

Statistics for case statements in always block at line 164 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_prefetch_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 226 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_prefetch_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           227            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 line 347 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_prefetch_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  trans_addr_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   flush_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_fifo' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "FALL_THROUGH=1'h0,DATA_WIDTH=32,DEPTH=2". (HDL-193)

Statistics for case statements in always block at line 111 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_fifo.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_fifo_0_32_2 line 111 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_fifo_0_32_2 line 140 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_obi_interface' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "TRANS_STABLE=0". (HDL-193)

Statistics for case statements in always block at line 129 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_obi_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_obi_interface_TRANS_STABLE0 line 177 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_obi_interface.sv'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| gen_no_trans_stable.obi_atop_q_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|             state_q_reg             | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_no_trans_stable.obi_addr_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  gen_no_trans_stable.obi_we_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  gen_no_trans_stable.obi_be_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| gen_no_trans_stable.obi_wdata_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_popcnt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_ff_one'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_alu_div'. (HDL-193)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu_div.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/GP/rtl/cv32e40p_alu_div.sv:109: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 123 in file
	'/mnt/hgfs/GP/rtl/cv32e40p_alu_div.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_alu_div line 193 in file
		'/mnt/hgfs/GP/rtl/cv32e40p_alu_div.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ResInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     AReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     BReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ResReg_DP_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Cnt_DP_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RemSel_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CompInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'cv32e40p_top'.
{cv32e40p_top}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'cv32e40p_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (25 designs)              /mnt/hgfs/Test_GP/Synthesis/cv32e40p_top.db, etc
  saed14rvt_ss0p6v125c (library) /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db
  saed14rvt_tt0p6v25c (library) /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_tt0p6v25c.db
  saed14rvt_ff0p88v125c (library) /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ff0p88v125c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo -v cons/cv32e40p_core.sdc
# Copyright 2020 Silicon Labs, Inc.
#
# This file, and derivatives thereof are licensed under the
# Solderpad License, Version 2.0 (the "License").
#
# Use of this file means you agree to the terms and conditions
# of the license and are in full compliance with the License.
#
# You may obtain a copy of the License at:
#
#     https://solderpad.org/licenses/SHL-2.0/
#
# Unless required by applicable law or agreed to in writing, software
# and hardware implementations thereof distributed under the License
# is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS
# OF ANY KIND, EITHER EXPRESSED OR IMPLIED.
#
# See the License for the specific language governing permissions and
# limitations under the License.
#//////////////////////////////////////////////////////////////////////////////
# Engineer:       Arjan Bink - arjan.bink@silabs.com                         //
#                                                                            //
# Project Name:   CV32E40P                                                   //
#                                                                            //
# Description:    Example synthesis constraints.                             //
#                                                                            //
#                 The clock period and input/output delays are technology    //
#                 and project dependent and are expected to be adjusted as   //
#                 needed.                                                    //
#                                                                            //
#                 OBI related bus inputs arrive late on purpose and OBI      //
#                 related outputs are available earlier (as they shall not   //
#                 combinatorially depend on the OBI inputs)                  //
#                                                                            //
#//////////////////////////////////////////////////////////////////////////////
# 200MHz
set clock_period 5.0
5.0
# Input delays for interrupts
set in_delay_irq          [expr $clock_period * 0.50] 
2.5
# Output delays for interrupt related signals
set out_delay_irq         [expr $clock_period * 0.25] 
1.25
# Input delays for early signals
set in_delay_early [expr $clock_period * 0.10] 
0.5
# OBI inputs delays
set in_delay_instr_gnt    [expr $clock_period * 0.80]
4.0
set in_delay_instr_rvalid [expr $clock_period * 0.80]
4.0
set in_delay_instr_rdata  [expr $clock_period * 0.80]
4.0
set in_delay_data_gnt     [expr $clock_period * 0.80]
4.0
set in_delay_data_rvalid  [expr $clock_period * 0.80]
4.0
set in_delay_data_rdata   [expr $clock_period * 0.80]
4.0
# OBI outputs delays
set out_delay_instr_req  [expr $clock_period * 0.60]
3.0
set out_delay_instr_addr [expr $clock_period * 0.60]
3.0
set out_delay_data_req   [expr $clock_period * 0.60]
3.0
set out_delay_data_we    [expr $clock_period * 0.60]
3.0
set out_delay_data_be    [expr $clock_period * 0.60]
3.0
set out_delay_data_addr  [expr $clock_period * 0.60]
3.0
set out_delay_data_wdata [expr $clock_period * 0.60]
3.0
# I/O delays for non RISC-V Bus Interface ports
set in_delay_other       [expr $clock_period * 0.10]
0.5
set out_delay_other      [expr $clock_period * 0.60]
3.0
# core_sleep_o output delay
set out_delay_core_sleep [expr $clock_period * 0.25]
1.25
# All clocks
set clock_ports [list     clk_i ]
clk_i
# IRQ Input ports
set irq_input_ports [remove_from_collection [get_ports irq_i*] [get_ports irq_id_o*]]
{irq_i[31] irq_i[30] irq_i[29] irq_i[28] irq_i[27] irq_i[26] irq_i[25] irq_i[24] irq_i[23] irq_i[22] irq_i[21] irq_i[20] irq_i[19] irq_i[18] irq_i[17] irq_i[16] irq_i[15] irq_i[14] irq_i[13] irq_i[12] irq_i[11] irq_i[10] irq_i[9] irq_i[8] irq_i[7] irq_i[6] irq_i[5] irq_i[4] irq_i[3] irq_i[2] irq_i[1] irq_i[0]}
# IRQ Output ports
set irq_output_ports [list     irq_ack_o     irq_id_o* ]
irq_ack_o irq_id_o*
# Early Input ports (ideally from register)
set early_input_ports [list     debug_req_i     boot_addr_i*     mtvec_addr_i*     dm_halt_addr_i*     hart_id_i*     dm_exception_addr_i* ]
debug_req_i boot_addr_i* mtvec_addr_i* dm_halt_addr_i* hart_id_i* dm_exception_addr_i*
# RISC-V OBI Input ports
set obi_input_ports [list     instr_gnt_i     instr_rvalid_i     instr_rdata_i*     data_gnt_i     data_rvalid_i     data_rdata_i* ]
instr_gnt_i instr_rvalid_i instr_rdata_i* data_gnt_i data_rvalid_i data_rdata_i*
# RISC-V OBI Output ports
set obi_output_ports [list     instr_req_o     instr_addr_o*     data_req_o     data_we_o     data_be_o*     data_addr_o*     data_wdata_o* ]
instr_req_o instr_addr_o* data_req_o data_we_o data_be_o* data_addr_o* data_wdata_o*
# RISC-V Sleep Output ports
set sleep_output_ports [list     core_sleep_o ]
core_sleep_o
############## Defining default clock definitions ##############
create_clock       -name clk_i       -period $clock_period       [get_ports clk_i] 
1
########### Defining Default I/O constraints ###################
set all_clock_ports $clock_ports
clk_i
set all_other_input_ports  [remove_from_collection [all_inputs]  [get_ports [list $all_clock_ports $obi_input_ports $irq_input_ports $early_input_ports]]]
Warning: Can't find ports matching 'instr_gnt_i instr_rvalid_i instr_rdata_i* data_gnt_i data_rvalid_i data_rdata_i*' in design 'cv32e40p_top'. (UID-95)
Warning: Can't find ports matching 'debug_req_i boot_addr_i* mtvec_addr_i* dm_halt_addr_i* hart_id_i* dm_exception_addr_i*' in design 'cv32e40p_top'. (UID-95)
{rst_ni pulp_clock_en_i scan_cg_en_i boot_addr_i[31] boot_addr_i[30] boot_addr_i[29] boot_addr_i[28] boot_addr_i[27] boot_addr_i[26] boot_addr_i[25] boot_addr_i[24] boot_addr_i[23] boot_addr_i[22] boot_addr_i[21] boot_addr_i[20] boot_addr_i[19] boot_addr_i[18] boot_addr_i[17] boot_addr_i[16] boot_addr_i[15] boot_addr_i[14] boot_addr_i[13] boot_addr_i[12] boot_addr_i[11] boot_addr_i[10] boot_addr_i[9] boot_addr_i[8] boot_addr_i[7] boot_addr_i[6] boot_addr_i[5] boot_addr_i[4] boot_addr_i[3] boot_addr_i[2] boot_addr_i[1] boot_addr_i[0] mtvec_addr_i[31] mtvec_addr_i[30] mtvec_addr_i[29] mtvec_addr_i[28] mtvec_addr_i[27] mtvec_addr_i[26] mtvec_addr_i[25] mtvec_addr_i[24] mtvec_addr_i[23] mtvec_addr_i[22] mtvec_addr_i[21] mtvec_addr_i[20] mtvec_addr_i[19] mtvec_addr_i[18] mtvec_addr_i[17] mtvec_addr_i[16] mtvec_addr_i[15] mtvec_addr_i[14] mtvec_addr_i[13] mtvec_addr_i[12] mtvec_addr_i[11] mtvec_addr_i[10] mtvec_addr_i[9] mtvec_addr_i[8] mtvec_addr_i[7] mtvec_addr_i[6] mtvec_addr_i[5] mtvec_addr_i[4] mtvec_addr_i[3] mtvec_addr_i[2] mtvec_addr_i[1] mtvec_addr_i[0] dm_halt_addr_i[31] dm_halt_addr_i[30] dm_halt_addr_i[29] dm_halt_addr_i[28] dm_halt_addr_i[27] dm_halt_addr_i[26] dm_halt_addr_i[25] dm_halt_addr_i[24] dm_halt_addr_i[23] dm_halt_addr_i[22] dm_halt_addr_i[21] dm_halt_addr_i[20] dm_halt_addr_i[19] dm_halt_addr_i[18] dm_halt_addr_i[17] dm_halt_addr_i[16] dm_halt_addr_i[15] dm_halt_addr_i[14] dm_halt_addr_i[13] dm_halt_addr_i[12] dm_halt_addr_i[11] dm_halt_addr_i[10] dm_halt_addr_i[9] dm_halt_addr_i[8] dm_halt_addr_i[7] dm_halt_addr_i[6] dm_halt_addr_i[5] dm_halt_addr_i[4] dm_halt_addr_i[3] dm_halt_addr_i[2] dm_halt_addr_i[1] dm_halt_addr_i[0] hart_id_i[31] ...}
set all_other_output_ports [remove_from_collection [all_outputs] [get_ports [list $all_clock_ports $obi_output_ports $sleep_output_ports $irq_output_ports]]]
Warning: Can't find ports matching 'instr_req_o instr_addr_o* data_req_o data_we_o data_be_o* data_addr_o* data_wdata_o*' in design 'cv32e40p_top'. (UID-95)
Warning: Can't find ports matching 'irq_ack_o irq_id_o*' in design 'cv32e40p_top'. (UID-95)
{instr_req_o instr_addr_o[31] instr_addr_o[30] instr_addr_o[29] instr_addr_o[28] instr_addr_o[27] instr_addr_o[26] instr_addr_o[25] instr_addr_o[24] instr_addr_o[23] instr_addr_o[22] instr_addr_o[21] instr_addr_o[20] instr_addr_o[19] instr_addr_o[18] instr_addr_o[17] instr_addr_o[16] instr_addr_o[15] instr_addr_o[14] instr_addr_o[13] instr_addr_o[12] instr_addr_o[11] instr_addr_o[10] instr_addr_o[9] instr_addr_o[8] instr_addr_o[7] instr_addr_o[6] instr_addr_o[5] instr_addr_o[4] instr_addr_o[3] instr_addr_o[2] instr_addr_o[1] instr_addr_o[0] data_req_o data_we_o data_be_o[3] data_be_o[2] data_be_o[1] data_be_o[0] data_addr_o[31] data_addr_o[30] data_addr_o[29] data_addr_o[28] data_addr_o[27] data_addr_o[26] data_addr_o[25] data_addr_o[24] data_addr_o[23] data_addr_o[22] data_addr_o[21] data_addr_o[20] data_addr_o[19] data_addr_o[18] data_addr_o[17] data_addr_o[16] data_addr_o[15] data_addr_o[14] data_addr_o[13] data_addr_o[12] data_addr_o[11] data_addr_o[10] data_addr_o[9] data_addr_o[8] data_addr_o[7] data_addr_o[6] data_addr_o[5] data_addr_o[4] data_addr_o[3] data_addr_o[2] data_addr_o[1] data_addr_o[0] data_wdata_o[31] data_wdata_o[30] data_wdata_o[29] data_wdata_o[28] data_wdata_o[27] data_wdata_o[26] data_wdata_o[25] data_wdata_o[24] data_wdata_o[23] data_wdata_o[22] data_wdata_o[21] data_wdata_o[20] data_wdata_o[19] data_wdata_o[18] data_wdata_o[17] data_wdata_o[16] data_wdata_o[15] data_wdata_o[14] data_wdata_o[13] data_wdata_o[12] data_wdata_o[11] data_wdata_o[10] data_wdata_o[9] data_wdata_o[8] data_wdata_o[7] data_wdata_o[6] data_wdata_o[5] data_wdata_o[4] data_wdata_o[3] ...}
# IRQs
set_input_delay  $in_delay_irq          [get_ports $irq_input_ports        ] -clock clk_i
1
set_output_delay $out_delay_irq         [get_ports $irq_output_ports       ] -clock clk_i
1
# OBI input/output delays
set_input_delay  $in_delay_instr_gnt    [ get_ports instr_gnt_i            ] -clock clk_i
1
set_input_delay  $in_delay_instr_rvalid [ get_ports instr_rvalid_i         ] -clock clk_i
1
set_input_delay  $in_delay_instr_rdata  [ get_ports instr_rdata_i*         ] -clock clk_i
1
set_input_delay  $in_delay_data_gnt     [ get_ports data_gnt_i             ] -clock clk_i
1
set_input_delay  $in_delay_data_rvalid  [ get_ports data_rvalid_i          ] -clock clk_i
1
set_input_delay  $in_delay_data_rdata   [ get_ports data_rdata_i*          ] -clock clk_i
1
set_output_delay $out_delay_instr_req   [ get_ports instr_req_o            ] -clock clk_i
1
set_output_delay $out_delay_instr_addr  [ get_ports instr_addr_o*          ] -clock clk_i
1
set_output_delay $out_delay_data_req    [ get_ports data_req_o             ] -clock clk_i
1
set_output_delay $out_delay_data_we     [ get_ports data_we_o              ] -clock clk_i
1
set_output_delay $out_delay_data_be     [ get_ports data_be_o*             ] -clock clk_i
1
set_output_delay $out_delay_data_addr   [ get_ports data_addr_o*           ] -clock clk_i
1
set_output_delay $out_delay_data_wdata  [ get_ports data_wdata_o*          ] -clock clk_i
1
# Misc
set_input_delay  $in_delay_early        [get_ports $early_input_ports      ] -clock clk_i
1
set_input_delay  $in_delay_other        [get_ports $all_other_input_ports  ] -clock clk_i
1
set_output_delay $out_delay_other       [get_ports $all_other_output_ports ] -clock clk_i
1
set_output_delay $out_delay_core_sleep  [ get_ports core_sleep_o           ] -clock clk_i
1
1
source -echo -v cons/cons.tcl
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
1
#set_input_transition 0.1 [remove_from_collection [all_inputs] [get_ports clk_i]]
# set_clock_uncertainty [expr 0.01 * $clock_period] [get_clocks clk_i]
# Clocks
set_dont_touch_network [get_clocks clk_i]
1
# Resets
set_dont_touch_network [get_ports rst_ni]
1
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
#set_driving_cell -library saed14hvt_ff0p88v125c -lib_cell SAEDHVT14_BUF_1 -pin X [remove_from_collection [all_inputs] [get_ports clk_i]]
#set_driving_cell -library saed14hvt_tt0p6v25c -lib_cell SAEDHVT14_BUF_1 -pin X [all_inputs]
set_driving_cell  -lib_cell SAEDRVT14_BUF_1 -pin X [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [all_outputs] 
1
#set_load 10 [all_outputs]
set_max_fanout 15 [current_design]
Current design is 'cv32e40p_top'.
1
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
# set_operating_conditions -min_library "saed14rvt_ff0p88v125c" -min "ff0p88v125c" -max_library "saed14rvt_ss0p6v125c" -max "ss0p6v125c"
#ungroup -flatten -all
source -echo -v cons/dont_use.tcl
############### ignore small sizes #################
set_dont_use [get_lib_cells */*0P5*] 
1
set_dont_use [get_lib_cells */*0P75*] 
1
set_dont_use [get_lib_cells */*_1] 
1
set_dont_use [get_lib_cells */*_1P5] 
1
set_dont_use [get_lib_cells */*ND2_2*]
1
set_dont_use [get_lib_cells */*CAPTTAPP6*] 
1
set_dont_use [get_lib_cells */*_OA22_4*]
1
set_dont_use [get_lib_cells */*ND2_3*]
1
set_dont_use [get_lib_cells */*AO21_4*]
1
set_dont_use [get_lib_cells */*OAI21_3*]
1
set_dont_use [get_lib_cells */*OA221_4*]
1
set_dont_use [get_lib_cells */*EO3_4*]
1
set_dont_use [get_lib_cells */*AO2BB2_4*]
1
set_dont_use [get_lib_cells */*AOI311_4*]
1
set_dont_use [get_lib_cells */*_OR2_MM_3*]
1
set_dont_use [get_lib_cells */*ND2_MM_3*]
1
set_dont_use [get_lib_cells */*BUF_S_3*]
1
set_dont_use [get_lib_cells */*AOI31_4*]
1
set_dont_use [get_lib_cells */*_OR2_MM_2*]
1
#MT
set_dont_use [get_lib_cells */*_AN2_2*] 
1
set_dont_use [get_lib_cells */*_OAI32_2*] 
1
set_dont_use [get_lib_cells */*_OA21B_2*] 
1
set_dont_use [get_lib_cells */*_OR2B_PMM_2*] 
1
set_dont_use [get_lib_cells */*_NR4_2*] 
1
set_dont_use [get_lib_cells */*_ND2_CDC_2*] 
1
set_dont_use [get_lib_cells */*_AN3_2*] 
1
set_dont_use [get_lib_cells */*_OR4_2*] 
1
set_dont_use [get_lib_cells */*_EN2_2*]
1
set_dont_use [get_lib_cells */*_AO2BB2_2*] 
1
set_dont_use [get_lib_cells */*_AO221_2*] 
1
set_dont_use [get_lib_cells */*_AOI22_2*] 
1
set_dont_use [get_lib_cells */*_AO222_2*] 
1
set_dont_use [get_lib_cells */*_OA2BB2_V1_2*] 
1
set_dont_use [get_lib_cells */*_ADDF_V1_2*] 
1
############# removing all inverters to use the symmetric one only ##############
set_dont_use [get_lib_cells */*_INV_PECO_*]
1
set_dont_use [get_lib_cells */*INV_ECO_*] 
1
set_dont_use [get_lib_cells */*_INV_PS_*]
1
set_dont_use [get_lib_cells */*INV_2*] 
1
set_dont_use [get_lib_cells */*INV_3*] 
1
set_dont_use [get_lib_cells */*INV_4*] 
1
set_dont_use [get_lib_cells */*INV_6*] 
1
set_dont_use [get_lib_cells */*INV_8*] 
1
set_dont_use [get_lib_cells */*INV_10*] 
1
set_dont_use [get_lib_cells */*INV_12*] 
1
set_dont_use [get_lib_cells */*INV_16*] 
1
set_dont_use [get_lib_cells */*_INV_20*]
1
############### no valid via regoin###############
set_dont_use [get_lib_cells */*_OAI222_4*]
1
set_dont_use [get_lib_cells */*_OAI222_4*]
1
set_dont_use [get_lib_cells */*_OAI222_4*]
1
set_dont_use [get_lib_cells */*_NR2_5*]
1
set_dont_use [get_lib_cells */*_AO32_4*]
1
set_dont_use [get_lib_cells */*_AO21B_4*]
1
set_dont_use [get_lib_cells */*_AOI22_3*]
1
set_dont_use [get_lib_cells */*_OA33_4*]
1
set_dont_use [get_lib_cells */*_OA33_4*]
1
set_dont_use [get_lib_cells */*_OA33_4*]
1
set_dont_use [get_lib_cells */*_NR2_3*]
1
set_dont_use [get_lib_cells */*_AO2BB2_V1_4*]
1
set_dont_use [get_lib_cells */*_AO33_4*]
1
set_dont_use [get_lib_cells */*_AO33_4*]
1
set_dont_use [get_lib_cells */*_AOI22_4*]
1
set_dont_use [get_lib_cells */*_OA21_4*]
1
set_dont_use [get_lib_cells */*_ND3_3*]
1
set_dont_use [get_lib_cells */*_ND3_3*]
1
set_dont_use [get_lib_cells */*_AOI21_3*]
1
set_dont_use [get_lib_cells */*_OAI311_4*]
1
set_dont_use [get_lib_cells */*_AO221_4*]
1
set_dont_use [get_lib_cells */*_AO221_4*]
1
set_dont_use [get_lib_cells */*_OR3_4*]
1
set_dont_use [get_lib_cells */*_MUX2_4*]
1
set_dont_use [get_lib_cells */*_OA31_4*]
1
set_dont_use [get_lib_cells */*_OA21_2*]
1
set_dont_use [get_lib_cells */*_AO2BB2_V1_2*]
1
set_dont_use [get_lib_cells */*_OA33_2*]
1
set_dont_use [get_lib_cells */*_OA31_2*]
1
set_dont_use [get_lib_cells */*_AO21_2*]
1
set_dont_use [get_lib_cells */*_AO21B_2*]
1
set_dont_use [get_lib_cells */*_NR2_2*]
1
set_dont_use [get_lib_cells */*_OAI311_2*]
1
set_dont_use [get_lib_cells */*_AO33_2*]
1
set_dont_use [get_lib_cells */*_OAI222_2*]
1
set_dont_use [get_lib_cells */*_OAI21_2*]
1
set_dont_use [get_lib_cells */*_OAI33_2*]
1
set_dont_use [get_lib_cells */*_NR3B_2*]
1
set_dont_use [get_lib_cells */*_AOI211_2*]
1
set_dont_use [get_lib_cells */*_AOI22_6*]
1
set_dont_use [get_lib_cells */*_OAI22_2*]
1
set_dont_use [get_lib_cells */*_NR2_MM_2*]
1
set_dont_use [get_lib_cells */*_AN2B_PMM_2*]
1
set_dont_use [get_lib_cells */*_OA221_2*]
1
set_dont_use [get_lib_cells */*_AOI21_2*]
1
#2
set_dont_use [get_lib_cells */*OAI33_4*]
1
set_dont_use [get_lib_cells */*AO211_2*]
1
set_dont_use [get_lib_cells */*_OR2B_PSECO_2*]
1
set_dont_use [get_lib_cells */*_MUXI3_2*]
1
set_dont_use [get_lib_cells */*_MUXI3_2*]
1
set_dont_use [get_lib_cells */*_OAI221_2*]
1
set_dont_use [get_lib_cells */*_AOI221_2*]
1
set_dont_use [get_lib_cells */*_MUX3_V1M_2*]
1
set_dont_use [get_lib_cells */*_MUX3_V1M_2*]
1
#3
set_dont_use [get_lib_cells */*_MUXI3_4*]
1
set_dont_use [get_lib_cells */*_ND3B_4*]
1
set_dont_use [get_lib_cells */*_AN2_MM_4*]
1
set_dont_use [get_lib_cells */*BUF_S_4*]
1
set_dont_use [get_lib_cells */*_MUXI3_4*]
1
##################### might be blockesd for routing ###############
set_dont_use [get_lib_cells */*_FSDPRBQ_V2_4*]
1
set_dont_use [get_lib_cells */*_AO32_4*]
1
set_dont_use [get_lib_cells */*_AO221_4*]
1
set_dont_use [get_lib_cells */*_AOI21_3*]
1
set_dont_use [get_lib_cells */*_AO32_4*]
1
set_dont_use [get_lib_cells */*_OAI311_4*]
1
set_dont_use [get_lib_cells */*_FDPSBQ_2*]
1
set_dont_use [get_lib_cells */*_NR2_MM_*]
1
set_dont_use [get_lib_cells */*_FDPSBQ_4*]
1
############## missing supply pin ##############
set_dont_use [get_lib_cells */*_ISOFSDPQ_PECO_8*]
1
set_dont_use [get_lib_cells */*_DCAP_PV1ECO_12*]
1
set_dont_use [get_lib_cells */*_ISOFSDPQ_PECO_8*]
1
set_dont_use [get_lib_cells */*_DCAP_PV1ECO_12*]
1
############### removing all ECO Cells ################
set_dont_use [get_lib_cells */*_ECO_*] 
1
############## remove all large sizes of inv ###########
set_dont_use [get_lib_cells */*_INV_S_9*]
1
set_dont_use [get_lib_cells */*_INV_S_10*]
1
set_dont_use [get_lib_cells */*_INV_S_12*]
1
#set_dont_use [get_lib_cells */*_INV_S_14*]
set_dont_use [get_lib_cells */*_INV_S_16*]
1
set_dont_use [get_lib_cells */*_INV_S_20*]
1
#set_dont_use [get_lib_cells */*_INV_S_18*]
# off grid violations from Zroute
set_dont_use [get_lib_cells */*_FDPRBQ_V2*]
1
###fix rouitng offgrids 
set_dont_use [get_lib_cells */*_OA22_*]
1
set_dont_use [get_lib_cells */*_OR3_*]
1
set_dont_use [get_lib_cells */*_MUX2_*]
1
#set_dont_use [get_lib_cells */*_MUXI2_2*]
#set_dont_use [get_lib_cells */*_MUX2_MM*]
set_dont_use [get_lib_cells */*_OA22_*]
1
set_dont_use [get_lib_cells */*_NR3_*]
1
set_dont_use [get_lib_cells */*_AOI31_*]
1
set_dont_use [get_lib_cells */*_AN3_*]
1
set_dont_use [get_lib_cells */*_OAI31_*]
1
set_dont_use [get_lib_cells */*_NR3_*]
1
set_dont_use [get_lib_cells */*FDPRB_V3*]
1
set_dont_use [get_lib_cells */*AO32*]
1
set_dont_use [get_lib_cells */*_AOINV*]1
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 4222 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_2'. (OPT-914)
Warning: Operating condition ss0p6v125c set on design cv32e40p_top has different process,
voltage and temperatures parameters than the parameters at which target library 
saed14rvt_tt0p6v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1'
Information: The register 'mtvec_mode_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[uie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[upie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mprv]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[ebreaks]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[ebreaku]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[stopcount]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[stoptime]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[mprven]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[nmip]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[prv][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[prv][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[0]' is a constant and will be removed. (OPT-1206)
Warning: Register 'mepc_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dcsr_q_reg[cause][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dcsr_q_reg[cause][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dcsr_q_reg[cause][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mcause_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dcsr_q_reg[ebreakm]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dcsr_q_reg[stepie]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mtvec_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mcause_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mcause_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mcause_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dcsr_q_reg[step]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mcause_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_control_exec_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mcause_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mstatus_q_reg[mie]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mstatus_q_reg[mpie]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][32]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][33]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][34]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][35]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][36]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][37]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][38]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][39]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][40]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][41]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][42]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][43]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][44]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][45]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][46]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][47]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][48]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][49]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][50]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][51]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][52]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][53]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][54]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][55]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][56]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][57]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][58]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][59]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][60]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][61]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][62]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[2][63]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][39]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][32]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][33]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][34]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][35]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][36]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][37]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][38]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][40]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][41]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][42]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][43]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][44]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][45]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][46]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][47]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][48]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][49]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][50]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][51]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][52]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][53]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][54]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][55]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][56]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][57]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][58]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][59]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][60]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][61]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][62]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[0][63]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'depc_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mepc_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch1_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mie_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mscratch_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_trigger_regs.tmatch_value_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'dscratch0_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_q_reg[3][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][33]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][32]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][34]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][35]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][36]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][37]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][38]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][39]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][40]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][41]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][42]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][43]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][44]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][45]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][46]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][47]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][48]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][49]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][50]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][51]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][52]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][53]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][54]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][55]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][56]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][57]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][58]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][59]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][60]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][61]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][62]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmcounter_q_reg[3][63]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_obi_interface_TRANS_STABLE1'
  Processing 'cv32e40p_load_store_unit_PULP_OBI0'
Warning: Register 'cnt_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'cnt_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_type_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_offset_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_offset_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_sign_ext_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_sign_ext_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_we_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_load_event_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_type_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'rdata_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_mult'
Warning: Register 'mulh_CS_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mulh_CS_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mulh_CS_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mulh_carry_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_alu_div'
Warning: Register 'Cnt_DP_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'State_SP_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'State_SP_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResInv_SP_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'Cnt_DP_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'Cnt_DP_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'Cnt_DP_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'Cnt_DP_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'Cnt_DP_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'RemSel_SP_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'CompInv_SP_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'BReg_DP_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'AReg_DP_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ResReg_DP_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_ff_one'
  Processing 'cv32e40p_popcnt'
  Processing 'cv32e40p_alu'
  Processing 'cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'
Warning: Register 'regfile_we_lsu_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_lsu_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_lsu_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_lsu_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_lsu_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_lsu_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_lsu_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_int_controller_PULP_SECURE0'
Information: The register 'irq_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[0]' is a constant and will be removed. (OPT-1206)
Warning: Register 'irq_sec_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'irq_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0'
Warning: Register 'ctrl_fsm_cs_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ctrl_fsm_cs_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ctrl_fsm_cs_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ctrl_fsm_cs_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'ctrl_fsm_cs_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'jump_done_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_err_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'debug_mode_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'debug_req_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'debug_req_entry_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'illegal_insn_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'debug_force_wakeup_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'debug_fsm_cs_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'debug_fsm_cs_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1'
  Processing 'cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0'
Information: The register 'mem_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][0]' is a constant and will be removed. (OPT-1206)
Warning: Register 'mem_reg[1][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[1][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[2][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[3][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[4][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[5][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[6][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[7][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[8][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[9][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[10][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[11][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[12][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[13][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[14][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[15][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[16][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[17][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[18][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[19][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[20][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[21][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[22][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[23][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[24][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[25][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[26][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[27][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[28][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[29][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[30][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_reg[31][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1'
Information: The register 'apu_operands_ex_o_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Warning: Register 'data_req_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_op_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_lat_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'prepost_useincr_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_en_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_we_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'csr_op_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'csr_op_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'branch_in_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_alu_waddr_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_alu_waddr_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_alu_waddr_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_alu_waddr_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_alu_waddr_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'csr_access_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_alu_we_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_we_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_reg_offset_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_reg_offset_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_sign_ext_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_sign_ext_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_type_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_type_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_lat_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_op_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_op_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_op_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_op_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'apu_op_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_signed_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_signed_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_clpx_shift_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_clpx_shift_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_clpx_img_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_en_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_signed_mode_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_signed_mode_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_sel_subword_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_imm_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_imm_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_imm_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_imm_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_imm_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operator_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operator_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operator_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_is_clpx_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_b_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_b_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_en_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operator_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operator_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operator_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operator_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operator_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_b_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_clpx_shift_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_clpx_shift_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_is_clpx_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_vec_mode_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_vec_mode_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'imm_vec_ext_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'imm_vec_ext_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_is_subrot_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_waddr_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_b_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_b_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_b_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_b_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_b_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_a_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_a_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_a_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_a_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'bmask_a_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_c_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_c_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_c_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'alu_operand_a_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_dot_op_a_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mult_operand_a_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'regfile_alu_waddr_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_load_event_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'atop_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'atop_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'atop_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'atop_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'atop_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'atop_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'data_misaligned_ex_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_ex_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_pipe_stall_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'id_valid_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_minstret_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_load_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_store_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_jump_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_branch_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_compressed_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_branch_taken_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_jr_stall_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_imiss_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mhpmevent_ld_stall_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_compressed_decoder_FPU0_ZFINX0'
  Processing 'cv32e40p_aligner'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
Warning: Register 'aligner_ready_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_addr_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'hwlp_update_pc_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'state_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'state_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'r_instr_h_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_obi_interface_TRANS_STABLE0'
Warning: Register 'state_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_atop_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_atop_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_atop_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_atop_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_atop_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_atop_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_addr_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_we_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_be_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_be_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_be_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_be_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'gen_no_trans_stable.obi_wdata_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_fifo_0_32_2'
Warning: Register 'status_cnt_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'status_cnt_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'read_pointer_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'write_pointer_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[1][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'mem_q_reg[0][0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2'
Warning: Register 'cnt_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'cnt_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'state_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'trans_addr_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'flush_cnt_q_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'flush_cnt_q_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0'
  Processing 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0'
Information: The register 'is_fetch_failed_o_reg' is a constant and will be removed. (OPT-1206)
Warning: Register 'pc_id_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_rdata_id_o_reg[0]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'illegal_c_insn_id_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[1]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[2]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[3]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[4]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[5]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[6]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[7]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[8]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[9]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[10]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[11]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[12]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[13]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[14]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[15]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[16]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[17]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[18]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[19]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[20]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[21]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[22]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[23]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[24]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[25]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[26]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[27]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[28]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[29]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[30]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'pc_id_o_reg[31]' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'instr_valid_id_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'is_compressed_id_o_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_clock_gate'
  Processing 'cv32e40p_sleep_unit_COREV_CLUSTER0'
Warning: Register 'fetch_enable_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
Warning: Register 'core_busy_q_reg' has sequential output inversion disabled or the exact_map option is used but the match with inversion is available. (OPT-1218)
  Processing 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1'
  Processing 'cv32e40p_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0'
  Processing 'cv32e40p_mult_DW_rash_0'
  Processing 'cv32e40p_mult_DW_rash_1'
  Processing 'cv32e40p_mult_DW01_ash_0'
  Processing 'cv32e40p_alu_DW01_sub_0'
  Processing 'cv32e40p_alu_DW01_cmp2_0'
  Processing 'cv32e40p_alu_DW01_cmp6_0'
  Processing 'cv32e40p_alu_DW01_cmp2_1'
  Processing 'cv32e40p_alu_DW01_cmp6_1'
  Processing 'cv32e40p_alu_DW01_cmp2_2'
  Processing 'cv32e40p_alu_DW01_cmp6_2'
  Processing 'cv32e40p_alu_DW01_cmp2_3'
  Processing 'cv32e40p_alu_DW01_cmp6_3'
  Processing 'cv32e40p_alu_DW01_cmp6_4'
  Processing 'cv32e40p_alu_DW_rash_0'
  Processing 'cv32e40p_alu_DW_rash_1'
  Processing 'cv32e40p_alu_DW_rash_2'
  Processing 'cv32e40p_alu_DW_rash_3'
  Processing 'cv32e40p_alu_DW_rash_4'
  Processing 'cv32e40p_alu_DW_rash_5'
  Processing 'cv32e40p_alu_DW_rash_6'
  Processing 'cv32e40p_alu_DW01_add_0'
  Processing 'cv32e40p_alu_DW01_dec_0'
  Processing 'cv32e40p_alu_DW01_add_1'
  Processing 'cv32e40p_alu_DW01_ash_0'
  Processing 'cv32e40p_alu_DW01_ash_1'
  Processing 'cv32e40p_alu_DW01_add_2'
  Processing 'cv32e40p_alu_div_DW01_dec_0'
  Processing 'cv32e40p_alu_div_DW01_sub_0'
  Processing 'cv32e40p_alu_div_DW01_add_0'
  Processing 'cv32e40p_alu_div_DW01_sub_1'
  Processing 'cv32e40p_alu_div_DW01_cmp6_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_1'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_2'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_3'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_4'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_5'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_6'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_7'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_8'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_dec_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_ash_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2'
  Processing 'cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_DW01_cmp6_0'
  Processing 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0'
  Processing 'cv32e40p_aligner_DW01_add_0'
  Processing 'cv32e40p_aligner_DW01_add_1'
  Processing 'cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0'
  Processing 'cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0'
  Processing 'cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0'
  Processing 'cv32e40p_popcnt_DW01_add_0'
  Processing 'cv32e40p_popcnt_DW01_add_1'
  Processing 'cv32e40p_popcnt_DW01_add_2'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'cv32e40p_popcnt_DW01_add_3'
  Processing 'cv32e40p_popcnt_DW01_add_4'
  Processing 'cv32e40p_popcnt_DW01_add_5'
  Processing 'cv32e40p_popcnt_DW01_add_6'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'cv32e40p_mult_DW01_add_0'
  Processing 'cv32e40p_mult_DW01_add_1'
  Processing 'cv32e40p_mult_DW01_add_2'
  Processing 'cv32e40p_mult_DW01_add_3'
  Processing 'cv32e40p_mult_DW02_mult_0'
  Processing 'cv32e40p_mult_DW01_add_4'
  Processing 'cv32e40p_mult_DW02_mult_1'
  Processing 'cv32e40p_mult_DW01_add_5'
  Processing 'cv32e40p_mult_DW02_mult_2'
  Processing 'cv32e40p_mult_DW01_add_6'
  Processing 'cv32e40p_mult_DW02_mult_3'
  Processing 'cv32e40p_mult_DW01_add_7'
  Processing 'cv32e40p_mult_DW01_add_8'
  Processing 'cv32e40p_mult_DW02_mult_4'
  Processing 'cv32e40p_mult_DW01_add_9'
  Processing 'cv32e40p_mult_DW01_add_10'
  Processing 'cv32e40p_mult_DW01_add_11'
  Processing 'cv32e40p_mult_DW01_add_12'
  Processing 'cv32e40p_mult_DW02_mult_5'
  Processing 'cv32e40p_mult_DW01_add_13'
  Processing 'cv32e40p_mult_DW02_mult_6'
  Processing 'cv32e40p_mult_DW01_add_14'
  Processing 'cv32e40p_mult_DW01_add_15'
  Processing 'cv32e40p_mult_DW01_add_16'
  Processing 'cv32e40p_mult_DW02_mult_7'
  Processing 'cv32e40p_mult_DW01_add_17'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11   19828.7      0.35      10.7   15406.3                          
    0:01:11   19828.7      0.35      10.7   15406.3                          

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:18   18566.0      0.16       4.8   13366.7                          
    0:01:18   18566.0      0.16       4.8   13366.7                          
    0:01:19   18619.7      0.13       3.8   12526.7                          
    0:01:20   18883.6      0.13       3.8    9094.9                          
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_lat_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_lat_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_clpx_shift_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_clpx_shift_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_clpx_img_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_is_clpx_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_sel_subword_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_operator_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_en_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/data_load_event_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/regfile_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/data_sign_ext_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/data_reg_offset_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_operator_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_is_clpx_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_is_subrot_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_vec_mode_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_vec_mode_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
    0:01:36   21029.3      0.00       0.0    3606.2                          
    0:01:36   21029.3      0.00       0.0    3606.2                          
    0:01:36   21029.3      0.00       0.0    3606.2                          
    0:01:37   21029.3      0.00       0.0    3606.2                          
    0:01:37   21029.3      0.00       0.0    3606.2                          
    0:01:44   18031.4      0.00       0.0    3606.2                          
    0:01:44   18027.2      0.00       0.0    3606.2                          
    0:01:48   18015.4      0.00       0.0    3606.2                          
    0:01:48   18015.4      0.00       0.0    3606.2                          
    0:01:48   18015.4      0.00       0.0    3606.2                          
    0:01:49   18006.6      0.00       0.0    3606.2                          
    0:01:49   18006.6      0.00       0.0    3606.2                          
    0:01:51   18036.5      0.00       0.0    3492.2                          
    0:01:52   18054.9      0.00       0.0    3437.2                          
    0:01:53   18068.5      0.00       0.0    3404.2                          
    0:01:54   18077.1      0.00       0.0    3382.2                          
    0:01:54   18082.7      0.00       0.0    3369.2                          
    0:01:54   18085.8      0.00       0.0    3363.2                          
    0:01:54   18088.5      0.00       0.0    3358.2                          
    0:01:54   18091.1      0.00       0.0    3353.2                          
    0:01:54   18093.0      0.00       0.0    3349.2                          
    0:01:54   18093.0      0.00       0.0    3349.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:54   18093.0      0.00       0.0    3349.2                          
    0:01:55   18093.0      0.00       0.0    3349.2                          
    0:01:55   18093.0      0.00       0.0    3349.2                          


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:55   18093.0      0.00       0.0    3349.2                          
    0:01:56   18094.3      0.00       0.0    3347.2 core_i/ex_stage_i/mult_i/short_op_b[15]
    0:01:56   18129.5      0.00       0.0    3303.2 core_i/ex_stage_i/mult_i/short_op_b[13]
    0:01:56   18171.3      0.00       0.0    3258.2 core_i/ex_stage_i/mult_i/net231478


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:56   18171.3      0.00       0.0    3258.2                          
    0:01:56   18171.3      0.00       0.0    3258.2                          
    0:02:00   17937.2      0.00       0.0    3258.2                          
    0:02:01   17883.8      0.00       0.0    3258.2                          
    0:02:02   17877.9      0.00       0.0    3258.2                          
    0:02:02   17876.5      0.00       0.0    3258.2                          
    0:02:02   17876.0      0.00       0.0    3258.2                          
    0:02:02   17876.0      0.00       0.0    3258.2                          
    0:02:02   17876.0      0.00       0.0    3258.2                          
    0:02:02   17869.5      0.00       0.0    3258.2                          
    0:02:02   17869.5      0.00       0.0    3258.2                          
    0:02:02   17869.5      0.00       0.0    3258.2                          
    0:02:03   17869.5      0.00       0.0    3258.2                          
    0:02:03   17869.5      0.00       0.0    3258.2                          
    0:02:03   17869.5      0.00       0.0    3258.2                          
    0:02:06   16654.4      0.00       0.0    3258.2                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cv32e40p_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'core_i/id_stage_i/register_file_i/n2192': 1984 load(s), 1 driver(s)
     Net 'core_i/ex_stage_i/alu_i/alu_div_i/Clk_CI': 2255 load(s), 1 driver(s)
     Net 'core_i/ex_stage_i/alu_i/alu_div_i/Rst_RBI': 2258 load(s), 1 driver(s)
1
#compile_ultra
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write -f ddc -hierarchy -output netlists/$top_module.ddc
Writing ddc file 'netlists/cv32e40p_top.ddc'.
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/mnt/hgfs/Test_GP/Synthesis/netlists/cv32e40p_top.v'.
Warning: Verilog writer has added 2 nets to module cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 23 nets to module cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 5 nets to module cv32e40p_alu using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_mult_DW02_mult_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_mult_DW02_mult_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 37 nets to module cv32e40p_mult using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module cv32e40p_load_store_unit_PULP_OBI0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 35 nets to module cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/hgfs/Test_GP/Synthesis/sdf/cv32e40p_top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'cv32e40p_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################	
report_area -hierarchy > reports/area.rpt
report_cell > reports/cells.rpt
report_qor > reports/qor.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type max -max_paths 10 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_resources > reports/resources.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
### to calculate no. of chains based on ff no. ###
#set flops_per_chain 452
#set num_flops [sizeof_collection [all_registers -edge_triggered]]
#set num_chains [expr $num_flops / $flops_per_chain + 1 ]
### to calculate no. of ff based on no. of chains ###
set num_chains 5
5
set num_flops [sizeof_collection [all_registers -edge_triggered]]
2258
set flops_per_chain [expr $num_flops / $num_chains + 1]
452
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 1670 Mbytes.
Memory usage for this session 1670 Mbytes.
CPU usage for this session 198 seconds ( 0.06 hours ).

Thank you...
