
---------- Begin Simulation Statistics ----------
simSeconds                                   0.037220                       # Number of seconds simulated (Second)
simTicks                                  37219719000                       # Number of ticks simulated (Tick)
finalTick                                 37219719000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    565.46                       # Real time elapsed on the host (Second)
hostTickRate                                 65821791                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                    171732524                       # Number of instructions simulated (Count)
simOps                                      204689156                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   303703                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     361985                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         74439439                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       205373584                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      190                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      205132697                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4947                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               684455                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            692624                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  71                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            74314666                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.760326                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              3.021949                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  33438907     45.00%     45.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4574412      6.16%     51.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3156482      4.25%     55.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3801638      5.12%     60.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3837389      5.16%     65.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   5301002      7.13%     72.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   8116354     10.92%     83.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   4420139      5.95%     89.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   7668343     10.32%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              74314666                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   20283      2.98%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   7121      1.04%      4.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.17%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   1259      0.18%      4.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 196197     28.79%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    19      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 440557     64.64%     97.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14871      2.18%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     13076930      6.37%      6.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      60665472     29.57%     35.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      4381798      2.14%     38.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2696      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     38.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     25234194     12.30%     50.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     42754180     20.84%     71.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     71.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     71.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     17405468      8.48%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     37035419     18.05%     97.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4576413      2.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      205132697                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.755699                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              681516                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003322                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                235375760                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                81288099                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        80390414                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                249890759                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites               124770554                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses       124627873                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    80570921                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                   112166362                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         205091636                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      37009476                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     41057                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 365                       # Number of nop insts executed (Count)
system.cpu.numRefs                           41584101                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8780624                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4574625                       # Number of stores executed (Count)
system.cpu.numRate                           2.755148                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1332                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          124773                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   171732524                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     204689156                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.433462                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.433462                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.307010                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.307010                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  155733622                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  74601367                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  304253324                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    29798154                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   29793678                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 223596654                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       61                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       37016974                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4582992                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2004109                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       364844                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 8913625                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           8639665                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             22382                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               525096                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                14852                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  518740                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.987896                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17200                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 31                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6000                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1322                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4678                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          582                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          677327                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             119                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             21993                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     74208644                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.758294                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.535791                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        37063770     49.95%     49.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         9254459     12.47%     62.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2724352      3.67%     66.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          412740      0.56%     66.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1701329      2.29%     68.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          255683      0.34%     69.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          743673      1.00%     70.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          218995      0.30%     70.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        21833643     29.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     74208644                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            171732629                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              204689261                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    41427804                       # Number of memory references committed (Count)
system.cpu.commit.loads                      36882249                       # Number of loads committed (Count)
system.cpu.commit.amos                             30                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          38                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8726734                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions        124619424                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   115917988                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 10803                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     13075062      6.39%      6.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     60415588     29.52%     35.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      4376215      2.14%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2554      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     38.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     25233743     12.33%     50.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     42753017     20.89%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     17405179      8.50%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     36882249     18.02%     97.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4545555      2.22%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    204689261                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      21833643                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       39020174                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          39020174                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      39020174                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         39020174                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1164822                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1164822                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1164822                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1164822                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  81762654501                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  81762654501                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  81762654501                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  81762654501                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     40184996                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      40184996                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     40184996                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     40184996                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.028986                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.028986                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.028986                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.028986                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 70193.260860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 70193.260860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 70193.260860                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 70193.260860                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       118901                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          528                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2489                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      47.770591                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           44                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       296664                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            296664                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       453257                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        453257                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       453257                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       453257                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       711565                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       711565                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       711565                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       711565                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  44784052205                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  44784052205                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  44784052205                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  44784052205                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.017707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.017707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.017707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.017707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 62937.401650                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 62937.401650                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 62937.401650                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 62937.401650                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 710541                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     34480236                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        34480236                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1159221                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1159221                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  81431410000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  81431410000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     35639457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     35639457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.032526                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.032526                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 70246.665649                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 70246.665649                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       449887                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       449887                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       709334                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       709334                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  44652546500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  44652546500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.019903                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.019903                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 62949.959399                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 62949.959399                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           27                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              27                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       126000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       126000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           30                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           30                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.100000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.100000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        42000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        42000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       123000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       123000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.100000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.100000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        41000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        41000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4539938                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4539938                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5470                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5470                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    327069593                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    327069593                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4545408                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4545408                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001203                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001203                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59793.344241                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59793.344241                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3370                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3370                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2100                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2100                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    127461797                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    127461797                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000462                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000462                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60696.093810                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60696.093810                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.993000                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             32913137                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             710541                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              46.321236                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.993000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          222                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          752                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          161451669                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         161451669                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  8924708                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37338222                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  26056915                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1971658                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  23163                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               495742                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   747                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              205642783                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2517                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           11295477                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      172841427                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8913625                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             537262                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      62992518                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   47778                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  364                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2376                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11244810                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4566                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           74314666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.771772                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.626451                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 45451406     61.16%     61.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   300726      0.40%     61.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   862695      1.16%     62.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   118749      0.16%     62.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   106824      0.14%     63.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5430799      7.31%     70.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    50937      0.07%     70.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   226207      0.30%     70.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 21766323     29.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             74314666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.119743                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.321907                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11242428                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11242428                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11242428                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11242428                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2382                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2382                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2382                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2382                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    157203999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    157203999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    157203999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    157203999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11244810                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11244810                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11244810                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11244810                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000212                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000212                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000212                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000212                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65996.641058                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65996.641058                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65996.641058                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65996.641058                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          459                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      41.727273                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1616                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1616                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          510                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           510                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          510                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          510                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1872                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1872                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1872                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1872                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    124809500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    124809500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    124809500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    124809500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66671.741453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66671.741453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66671.741453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66671.741453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1616                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11242428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11242428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2382                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2382                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    157203999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    157203999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11244810                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11244810                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000212                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000212                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65996.641058                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65996.641058                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          510                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          510                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1872                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1872                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    124809500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    124809500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000166                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000166                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66671.741453                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66671.741453                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.893979                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               184574                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1616                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             114.216584                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.893979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           44981112                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          44981112                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     23163                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   15033525                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   531173                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              205374139                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                19833                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 37016974                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4582992                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   184                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    173598                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   284962                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            430                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7745                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        16550                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                24295                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                205029106                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               205018287                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 179271312                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 269505718                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.754162                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.665186                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     1332462                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  134697                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   76                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 430                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37413                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9258                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2372                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           36882249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.792432                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            27.980837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               35731116     96.88%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2912      0.01%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               193213      0.52%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1268      0.00%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  924      0.00%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  492      0.00%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  176      0.00%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  124      0.00%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  175      0.00%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  523      0.00%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1188      0.00%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1527      0.00%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2174      0.01%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4446      0.01%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             384834      1.04%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             322919      0.88%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              71621      0.19%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              67647      0.18%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              36345      0.10%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               8889      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               7882      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               9550      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               4930      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                565      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                579      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                507      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                479      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                348      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                478      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                255      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            24163      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             36882249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  23163                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  9893871                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                30987318                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          28355                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  27045542                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6336417                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              205569776                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 43517                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2924275                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2630962                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  32117                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           232796009                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   594097949                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                156237993                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                184152101                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             231898623                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   897273                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     333                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  87                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12092755                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        257731748                       # The number of ROB reads (Count)
system.cpu.rob.writes                       410840166                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                171732524                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  204689156                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    51                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    392                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 190866                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    191258                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   392                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                190866                       # number of overall hits (Count)
system.l2.overallHits::total                   191258                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1480                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               520563                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  522043                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1480                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              520563                       # number of overall misses (Count)
system.l2.overallMisses::total                 522043                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       117758000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     41607047000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        41724805000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      117758000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    41607047000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       41724805000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1872                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             711429                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                713301                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1872                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            711429                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               713301                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.790598                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.731715                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.731869                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.790598                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.731715                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.731869                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79566.216216                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79927.015558                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79925.992686                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79566.216216                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79927.015558                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79925.992686                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               108803                       # number of writebacks (Count)
system.l2.writebacks::total                    108803                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1480                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           520563                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              522043                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1480                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          520563                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             522043                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    102958000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  36401427000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    36504385000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    102958000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  36401427000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   36504385000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.790598                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.731715                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.731869                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.790598                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.731715                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.731869                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69566.216216                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69927.034768                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69926.011842                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69566.216216                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69927.034768                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69926.011842                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         518456                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          659                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            659                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          139                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           139                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             392                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                392                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1480                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1480                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    117758000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    117758000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1872                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1872                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.790598                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.790598                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79566.216216                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79566.216216                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1480                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1480                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    102958000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    102958000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.790598                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.790598                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69566.216216                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69566.216216                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1456                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1456                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    117139500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      117139500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2095                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2095                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.694988                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.694988                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80452.953297                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80452.953297                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1456                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1456                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    102579500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    102579500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.694988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.694988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70452.953297                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70452.953297                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         190227                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            190227                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       519107                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          519107                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  41489907500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  41489907500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       709334                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        709334                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.731823                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.731823                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79925.540399                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79925.540399                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       519107                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       519107                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  36298847500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  36298847500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.731823                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.731823                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69925.559663                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69925.559663                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1615                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1615                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1615                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1615                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       296664                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           296664                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       296664                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       296664                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4085.200426                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1415720                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     518456                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.730646                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.711188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         9.194234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4073.295004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.002245                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.994457                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  166                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1239                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2691                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   11927312                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  11927312                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    108803.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1480.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    520541.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000170755750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         6047                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         6047                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1154941                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             102918                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      522043                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     108803                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    522043                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   108803                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                522043                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               108803                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  214799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  205467                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  101221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   5717                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   5731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   6008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   6053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   6070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6049                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   6054                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   6053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   6109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   6160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   6090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   6218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   6215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6047                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   6047                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6047                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         6047                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      86.324458                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     74.736325                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     65.445178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          4948     81.83%     81.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255         1089     18.01%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            8      0.13%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          6047                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         6047                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.989251                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.980211                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.559450                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              314      5.19%      5.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               16      0.26%      5.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             5159     85.32%     90.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              537      8.88%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               21      0.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          6047                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                33410752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              6963392                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              897662661.02116466                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              187088784.84547397                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   37219707500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      58999.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        94720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     33314624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      6961984                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2544887.563498262782                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 895079944.047938704491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 187050955.435746312141                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1480                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       520563                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       108803                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     42046500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  14930030500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 878964987500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28409.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28680.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   8078499.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        94720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     33315968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       33410688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        94720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        94720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      6963392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      6963392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       520562                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          522042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       108803                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         108803                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2544888                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      895116054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         897660942                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2544888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2544888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    187088785                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        187088785                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    187088785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2544888                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     895116054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1084749726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               522021                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              108781                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        34140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        32470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        33319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        27102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        34684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        26977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        37096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        30172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        34138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        33913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        30812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        34036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        29430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        37069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        31014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        35649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         6702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         5900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         7867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         5254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         7695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         5585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         6621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         6679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         7752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         6685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         8209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         5782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         6315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              5184183250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2610105000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        14972077000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9930.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28680.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              477657                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              91425                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        61712                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   654.165414                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   468.033845                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   387.786919                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         7244     11.74%     11.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         7935     12.86%     24.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4256      6.90%     31.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3713      6.02%     37.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3153      5.11%     42.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3025      4.90%     47.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2902      4.70%     52.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2484      4.03%     56.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        27000     43.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        61712                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              33409344                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            6961984                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              897.624832                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              187.050955                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.46                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       218484000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       116108025                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1827554400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     276941880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2937979200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  13155420450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3214123680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   21746611635                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   584.276621                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8203966500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1242800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27772952500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       222196800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       118089015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1899675540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     290894940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2937979200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  13391427810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3015380640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   21875643945                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   587.743393                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   7679993000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1242800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28296926000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              520586                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        108803                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            409005                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1456                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1456                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         520587                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            139                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1562032                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1562032                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     40374080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 40374080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             522182                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   522182    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               522182                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1527788500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2685618000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1039990                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       517808                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             711204                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       405467                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1616                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           823530                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2095                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2095                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1872                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        709334                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           139                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          139                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5360                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2133675                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2139035                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       223232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     64517824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                64741056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          518456                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6963392                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1231896                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001062                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.032568                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1230588     99.89%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1308      0.11%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1231896                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37219719000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1011078500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2808998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1067210499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1425597                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       712157                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1306                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1306                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000027                       # Number of seconds simulated (Second)
simTicks                                     26549000                       # Number of ticks simulated (Tick)
finalTick                                 37246268000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                257443975                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                    171742594                       # Number of instructions simulated (Count)
simOps                                      204701159                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               1660505955                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1978033793                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            53098                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20816                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      247                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18208                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     64                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9222                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5313                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  92                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               34785                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.523444                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.399122                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     28434     81.74%     81.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2208      6.35%     88.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1336      3.84%     91.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       769      2.21%     94.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       678      1.95%     96.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       492      1.41%     97.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       437      1.26%     98.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       221      0.64%     99.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       210      0.60%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 34785                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     103     19.25%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    248     46.36%     65.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   184     34.39%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          458      2.52%      2.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11445     62.86%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.19%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4199     23.06%     88.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2045     11.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18208                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.342913                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 535                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029383                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    71209                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29975                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16617                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     322                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17959                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17893                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4091                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       319                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  72                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6107                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3094                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2016                       # Number of stores executed (Count)
system.cpu.numRate                           0.336981                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             173                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           18313                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10070                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12003                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.272890                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.272890                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.189649                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.189649                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18529                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11768                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2823                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2904                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2242                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4603                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2278                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          551                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          150                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5284                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3719                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               376                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1874                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  236                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1576                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.840982                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     404                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             607                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              585                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9288                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               665                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        32922                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.364984                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.354087                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29343     89.13%     89.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1323      4.02%     93.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             598      1.82%     94.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             287      0.87%     95.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             363      1.10%     96.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             181      0.55%     97.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             122      0.37%     97.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              93      0.28%     98.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             612      1.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        32922                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10083                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12016                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4186                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2639                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2189                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11212                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7702     64.10%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2639     21.96%     87.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1547     12.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12016                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           612                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4508                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4508                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4508                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4508                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          741                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             741                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          741                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            741                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     64053492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     64053492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     64053492                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     64053492                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5249                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5249                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5249                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5249                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.141170                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.141170                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.141170                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.141170                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86441.959514                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86441.959514                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86441.959514                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86441.959514                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2788                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            7                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           48                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      58.083333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           80                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                80                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          410                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           410                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          410                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          410                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          331                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          331                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          331                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          331                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     30779499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     30779499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     30779499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     30779499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 92989.422961                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 92989.422961                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 92989.422961                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 92989.422961                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    337                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3120                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3120                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          658                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           658                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     59417500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     59417500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3778                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3778                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.174166                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.174166                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 90300.151976                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 90300.151976                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          348                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          348                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          310                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          310                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     29137000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     29137000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.082054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.082054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 93990.322581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 93990.322581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       259000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       259000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 86333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 86333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       256000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       256000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 85333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 85333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1388                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1388                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           83                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           83                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      4635992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      4635992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1471                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1471                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.056424                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.056424                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 55855.325301                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 55855.325301                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           62                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           62                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1642499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1642499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014276                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014276                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78214.238095                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78214.238095                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6823547                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1361                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            5013.627480                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          843                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           65                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21637                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21637                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8365                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 21440                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3901                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   387                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    692                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1488                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    88                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23490                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   320                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8263                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22877                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5284                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2002                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         22863                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1554                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  384                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2485                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2973                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   209                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              34785                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.755326                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.103892                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    29964     86.14%     86.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      407      1.17%     87.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      479      1.38%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      450      1.29%     89.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      451      1.30%     91.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      532      1.53%     92.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      305      0.88%     93.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      311      0.89%     94.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1886      5.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                34785                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.099514                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.430845                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2689                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2689                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2689                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2689                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          284                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             284                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          284                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            284                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     20787499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     20787499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     20787499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     20787499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2973                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2973                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2973                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2973                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.095526                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.095526                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.095526                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.095526                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 73195.419014                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 73195.419014                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 73195.419014                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 73195.419014                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          166                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      55.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          222                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               222                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           61                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            61                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           61                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           61                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          223                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          223                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     16556499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     16556499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     16556499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     16556499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.075008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.075008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.075008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.075008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74244.390135                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74244.390135                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74244.390135                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74244.390135                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    222                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2689                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2689                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          284                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           284                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     20787499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     20787499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2973                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2973                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.095526                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.095526                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73195.419014                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73195.419014                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           61                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           61                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          223                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          223                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     16556499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     16556499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.075008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.075008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74244.390135                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74244.390135                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             11062637                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                478                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           23143.592050                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12114                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12114                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       692                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6601                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      840                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21135                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   79                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4603                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2278                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   247                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        55                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      742                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             83                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          672                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  755                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17410                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16881                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8828                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14793                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.317922                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.596769                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         156                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1992                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    755                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   54                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     41                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2639                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             33.065176                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            73.329666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2192     83.06%     83.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   21      0.80%     83.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    5      0.19%     84.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.08%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.08%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     84.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.08%     84.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 13      0.49%     84.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 91      3.45%     88.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 35      1.33%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 22      0.83%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 31      1.17%     91.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.30%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  8      0.30%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                143      5.42%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 30      1.14%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.08%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.04%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.11%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.08%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.15%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               16      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2639                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    692                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8639                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8389                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9702                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3940                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3423                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22493                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    508                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1762                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1110                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20513                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30119                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23514                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11165                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9461                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1741                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            53393                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44315                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10070                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12003                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     23                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        24                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    23                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       24                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  200                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  331                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     531                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 200                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 331                       # number of overall misses (Count)
system.l2.overallMisses::total                    531                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        15971500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        30243000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           46214500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       15971500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       30243000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          46214500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                223                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                332                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   555                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               223                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               332                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  555                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.896861                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.996988                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.956757                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.896861                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.996988                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.956757                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79857.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91368.580060                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87032.956685                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79857.500000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91368.580060                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87032.956685                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  120                       # number of writebacks (Count)
system.l2.writebacks::total                       120                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              200                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              331                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 531                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             200                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             331                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                531                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     13981500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     26923000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       40904500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     13981500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     26923000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      40904500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.896861                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.996988                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.956757                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.896861                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.996988                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.956757                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69907.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 81338.368580                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77032.956685                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69907.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 81338.368580                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77032.956685                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            709                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        38500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        38500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              23                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 23                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           200                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              200                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     15971500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     15971500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.896861                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.896861                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79857.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79857.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          200                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          200                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     13981500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     13981500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.896861                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.896861                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69907.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69907.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1802500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1802500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81931.818182                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81931.818182                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1582500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1582500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71931.818182                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71931.818182                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          309                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             309                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     28440500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     28440500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 92040.453074                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 92040.453074                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          309                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          309                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     25340500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     25340500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996774                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996774                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 82008.090615                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 82008.090615                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           80                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               80                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           80                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           80                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        10189                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4805                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.120499                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      94.781558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        95.331429                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3905.887013                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.023274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.953586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  228                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1525                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2343                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9637                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9637                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       199.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000026566750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1113                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                108                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         530                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        120                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       530                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      120                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   530                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  120                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      72.285714                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     70.951465                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.614083                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             1     14.29%     14.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             1     14.29%     28.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             1     14.29%     42.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1     14.29%     57.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             3     42.86%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.428571                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.413030                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.786796                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5     71.43%     71.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1     14.29%     85.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1     14.29%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   33920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 7680                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1277637575.80323172                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              289276432.25733548                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      26482000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      40741.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         7360                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 479716750.160081386566                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 797920825.643150448799                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 277223247.579946517944                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          199                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          331                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          120                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5771000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     13118500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    647904000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39632.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5399200.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          33984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         7680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         7680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          199                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          332                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             531                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          120                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            120                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      479716750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      800331463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1280048213                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    479716750                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     479716750                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    289276432                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        289276432                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    289276432                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     479716750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     800331463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1569324645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  530                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 115                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 8952000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2650000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           18889500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16890.57                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35640.57                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 330                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 84                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           73.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          226                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   174.725664                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   124.847885                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   176.256997                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          108     47.79%     47.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           67     29.65%     77.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           25     11.06%     88.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           10      4.42%     92.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            6      2.65%     95.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            5      2.21%     97.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.88%     98.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.44%     99.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          226                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 33920                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               7360                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1277.637576                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              277.223248                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               64.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          828240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          428835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1785000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        339300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     11951760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       130080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      17307135                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   651.894045                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       256250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     25512750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          821100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          428835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1999200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        261000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12019020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        73440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      17446515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   657.143960                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE        94500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     25674500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 509                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           120                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               588                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 22                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                22                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            508                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1771                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1771                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        41664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    41664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                532                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      532    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  532                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1852500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2848250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1240                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          708                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                534                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          200                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          222                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              846                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                22                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               22                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            223                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           310                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          667                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1007                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1674                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        26496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   54912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             709                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      7680                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1266                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001580                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.039731                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1264     99.84%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       2      0.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1266                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     26549000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             860000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            333000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            502000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1116                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          559                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               2                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
