% SPDX-FileCopyrightText: 2024 IObundle
%
% SPDX-License-Identifier: MIT

\begin{itemize}                                            
  \itemsep-0.5em
\item Verilog RTL source code synthesizable for ASIC and FPGA
\item Verilog testbench and simulation scripts for code coverage
\item ASIC synthesis script and timing constraints
\item FPGA synthesis scripts and timing constraints
\item Bare-metal software driver
%\item Bare-metal software driver and example user firmware
\item Comprehensive user guide
\item Example System on Chip using IOb-Cache
\end{itemize}   
