#[doc = "Register `OTGCLKCTRL` reader"]
pub type R = crate::R<OtgclkctrlSpec>;
#[doc = "Register `OTGCLKCTRL` writer"]
pub type W = crate::W<OtgclkctrlSpec>;
#[doc = "Host clock enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum HostClkEn {
    #[doc = "0: Disable the Host clock."]
    DisableTheHostClo = 0,
    #[doc = "1: Enable the Host clock."]
    EnableTheHostCloc = 1,
}
impl From<HostClkEn> for bool {
    #[inline(always)]
    fn from(variant: HostClkEn) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `HOST_CLK_EN` reader - Host clock enable"]
pub type HostClkEnR = crate::BitReader<HostClkEn>;
impl HostClkEnR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> HostClkEn {
        match self.bits {
            false => HostClkEn::DisableTheHostClo,
            true => HostClkEn::EnableTheHostCloc,
        }
    }
    #[doc = "Disable the Host clock."]
    #[inline(always)]
    pub fn is_disable_the_host_clo(&self) -> bool {
        *self == HostClkEn::DisableTheHostClo
    }
    #[doc = "Enable the Host clock."]
    #[inline(always)]
    pub fn is_enable_the_host_cloc(&self) -> bool {
        *self == HostClkEn::EnableTheHostCloc
    }
}
#[doc = "Field `HOST_CLK_EN` writer - Host clock enable"]
pub type HostClkEnW<'a, REG> = crate::BitWriter<'a, REG, HostClkEn>;
impl<'a, REG> HostClkEnW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable the Host clock."]
    #[inline(always)]
    pub fn disable_the_host_clo(self) -> &'a mut crate::W<REG> {
        self.variant(HostClkEn::DisableTheHostClo)
    }
    #[doc = "Enable the Host clock."]
    #[inline(always)]
    pub fn enable_the_host_cloc(self) -> &'a mut crate::W<REG> {
        self.variant(HostClkEn::EnableTheHostCloc)
    }
}
#[doc = "Device clock enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum DevClkEn {
    #[doc = "0: Disable the Device clock."]
    DisableTheDeviceC = 0,
    #[doc = "1: Enable the Device clock."]
    EnableTheDeviceCl = 1,
}
impl From<DevClkEn> for bool {
    #[inline(always)]
    fn from(variant: DevClkEn) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `DEV_CLK_EN` reader - Device clock enable"]
pub type DevClkEnR = crate::BitReader<DevClkEn>;
impl DevClkEnR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> DevClkEn {
        match self.bits {
            false => DevClkEn::DisableTheDeviceC,
            true => DevClkEn::EnableTheDeviceCl,
        }
    }
    #[doc = "Disable the Device clock."]
    #[inline(always)]
    pub fn is_disable_the_device_c(&self) -> bool {
        *self == DevClkEn::DisableTheDeviceC
    }
    #[doc = "Enable the Device clock."]
    #[inline(always)]
    pub fn is_enable_the_device_cl(&self) -> bool {
        *self == DevClkEn::EnableTheDeviceCl
    }
}
#[doc = "Field `DEV_CLK_EN` writer - Device clock enable"]
pub type DevClkEnW<'a, REG> = crate::BitWriter<'a, REG, DevClkEn>;
impl<'a, REG> DevClkEnW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable the Device clock."]
    #[inline(always)]
    pub fn disable_the_device_c(self) -> &'a mut crate::W<REG> {
        self.variant(DevClkEn::DisableTheDeviceC)
    }
    #[doc = "Enable the Device clock."]
    #[inline(always)]
    pub fn enable_the_device_cl(self) -> &'a mut crate::W<REG> {
        self.variant(DevClkEn::EnableTheDeviceCl)
    }
}
#[doc = "I2C clock enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum I2cClkEn {
    #[doc = "0: Disable the I2C clock."]
    DisableTheI2cCloc = 0,
    #[doc = "1: Enable the I2C clock."]
    EnableTheI2cClock = 1,
}
impl From<I2cClkEn> for bool {
    #[inline(always)]
    fn from(variant: I2cClkEn) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `I2C_CLK_EN` reader - I2C clock enable"]
pub type I2cClkEnR = crate::BitReader<I2cClkEn>;
impl I2cClkEnR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> I2cClkEn {
        match self.bits {
            false => I2cClkEn::DisableTheI2cCloc,
            true => I2cClkEn::EnableTheI2cClock,
        }
    }
    #[doc = "Disable the I2C clock."]
    #[inline(always)]
    pub fn is_disable_the_i2c_cloc(&self) -> bool {
        *self == I2cClkEn::DisableTheI2cCloc
    }
    #[doc = "Enable the I2C clock."]
    #[inline(always)]
    pub fn is_enable_the_i2c_clock(&self) -> bool {
        *self == I2cClkEn::EnableTheI2cClock
    }
}
#[doc = "Field `I2C_CLK_EN` writer - I2C clock enable"]
pub type I2cClkEnW<'a, REG> = crate::BitWriter<'a, REG, I2cClkEn>;
impl<'a, REG> I2cClkEnW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable the I2C clock."]
    #[inline(always)]
    pub fn disable_the_i2c_cloc(self) -> &'a mut crate::W<REG> {
        self.variant(I2cClkEn::DisableTheI2cCloc)
    }
    #[doc = "Enable the I2C clock."]
    #[inline(always)]
    pub fn enable_the_i2c_clock(self) -> &'a mut crate::W<REG> {
        self.variant(I2cClkEn::EnableTheI2cClock)
    }
}
#[doc = "OTG clock enable. In device-only applications, this bit enables access to the PORTSEL register.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum OtgClkEn {
    #[doc = "0: Disable the OTG clock."]
    DisableTheOtgCloc = 0,
    #[doc = "1: Enable the OTG clock."]
    EnableTheOtgClock = 1,
}
impl From<OtgClkEn> for bool {
    #[inline(always)]
    fn from(variant: OtgClkEn) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `OTG_CLK_EN` reader - OTG clock enable. In device-only applications, this bit enables access to the PORTSEL register."]
pub type OtgClkEnR = crate::BitReader<OtgClkEn>;
impl OtgClkEnR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> OtgClkEn {
        match self.bits {
            false => OtgClkEn::DisableTheOtgCloc,
            true => OtgClkEn::EnableTheOtgClock,
        }
    }
    #[doc = "Disable the OTG clock."]
    #[inline(always)]
    pub fn is_disable_the_otg_cloc(&self) -> bool {
        *self == OtgClkEn::DisableTheOtgCloc
    }
    #[doc = "Enable the OTG clock."]
    #[inline(always)]
    pub fn is_enable_the_otg_clock(&self) -> bool {
        *self == OtgClkEn::EnableTheOtgClock
    }
}
#[doc = "Field `OTG_CLK_EN` writer - OTG clock enable. In device-only applications, this bit enables access to the PORTSEL register."]
pub type OtgClkEnW<'a, REG> = crate::BitWriter<'a, REG, OtgClkEn>;
impl<'a, REG> OtgClkEnW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable the OTG clock."]
    #[inline(always)]
    pub fn disable_the_otg_cloc(self) -> &'a mut crate::W<REG> {
        self.variant(OtgClkEn::DisableTheOtgCloc)
    }
    #[doc = "Enable the OTG clock."]
    #[inline(always)]
    pub fn enable_the_otg_clock(self) -> &'a mut crate::W<REG> {
        self.variant(OtgClkEn::EnableTheOtgClock)
    }
}
#[doc = "AHB master clock enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum AhbClkEn {
    #[doc = "0: Disable the AHB clock."]
    DisableTheAhbCloc = 0,
    #[doc = "1: Enable the AHB clock."]
    EnableTheAhbClock = 1,
}
impl From<AhbClkEn> for bool {
    #[inline(always)]
    fn from(variant: AhbClkEn) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `AHB_CLK_EN` reader - AHB master clock enable"]
pub type AhbClkEnR = crate::BitReader<AhbClkEn>;
impl AhbClkEnR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> AhbClkEn {
        match self.bits {
            false => AhbClkEn::DisableTheAhbCloc,
            true => AhbClkEn::EnableTheAhbClock,
        }
    }
    #[doc = "Disable the AHB clock."]
    #[inline(always)]
    pub fn is_disable_the_ahb_cloc(&self) -> bool {
        *self == AhbClkEn::DisableTheAhbCloc
    }
    #[doc = "Enable the AHB clock."]
    #[inline(always)]
    pub fn is_enable_the_ahb_clock(&self) -> bool {
        *self == AhbClkEn::EnableTheAhbClock
    }
}
#[doc = "Field `AHB_CLK_EN` writer - AHB master clock enable"]
pub type AhbClkEnW<'a, REG> = crate::BitWriter<'a, REG, AhbClkEn>;
impl<'a, REG> AhbClkEnW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable the AHB clock."]
    #[inline(always)]
    pub fn disable_the_ahb_cloc(self) -> &'a mut crate::W<REG> {
        self.variant(AhbClkEn::DisableTheAhbCloc)
    }
    #[doc = "Enable the AHB clock."]
    #[inline(always)]
    pub fn enable_the_ahb_clock(self) -> &'a mut crate::W<REG> {
        self.variant(AhbClkEn::EnableTheAhbClock)
    }
}
impl R {
    #[doc = "Bit 0 - Host clock enable"]
    #[inline(always)]
    pub fn host_clk_en(&self) -> HostClkEnR {
        HostClkEnR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Device clock enable"]
    #[inline(always)]
    pub fn dev_clk_en(&self) -> DevClkEnR {
        DevClkEnR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - I2C clock enable"]
    #[inline(always)]
    pub fn i2c_clk_en(&self) -> I2cClkEnR {
        I2cClkEnR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - OTG clock enable. In device-only applications, this bit enables access to the PORTSEL register."]
    #[inline(always)]
    pub fn otg_clk_en(&self) -> OtgClkEnR {
        OtgClkEnR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - AHB master clock enable"]
    #[inline(always)]
    pub fn ahb_clk_en(&self) -> AhbClkEnR {
        AhbClkEnR::new(((self.bits >> 4) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Host clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn host_clk_en(&mut self) -> HostClkEnW<OtgclkctrlSpec> {
        HostClkEnW::new(self, 0)
    }
    #[doc = "Bit 1 - Device clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn dev_clk_en(&mut self) -> DevClkEnW<OtgclkctrlSpec> {
        DevClkEnW::new(self, 1)
    }
    #[doc = "Bit 2 - I2C clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn i2c_clk_en(&mut self) -> I2cClkEnW<OtgclkctrlSpec> {
        I2cClkEnW::new(self, 2)
    }
    #[doc = "Bit 3 - OTG clock enable. In device-only applications, this bit enables access to the PORTSEL register."]
    #[inline(always)]
    #[must_use]
    pub fn otg_clk_en(&mut self) -> OtgClkEnW<OtgclkctrlSpec> {
        OtgClkEnW::new(self, 3)
    }
    #[doc = "Bit 4 - AHB master clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn ahb_clk_en(&mut self) -> AhbClkEnW<OtgclkctrlSpec> {
        AhbClkEnW::new(self, 4)
    }
}
#[doc = "OTG clock controller\n\nYou can [`read`](crate::Reg::read) this register and get [`otgclkctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`otgclkctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct OtgclkctrlSpec;
impl crate::RegisterSpec for OtgclkctrlSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`otgclkctrl::R`](R) reader structure"]
impl crate::Readable for OtgclkctrlSpec {}
#[doc = "`write(|w| ..)` method takes [`otgclkctrl::W`](W) writer structure"]
impl crate::Writable for OtgclkctrlSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets OTGCLKCTRL to value 0"]
impl crate::Resettable for OtgclkctrlSpec {
    const RESET_VALUE: u32 = 0;
}
