# Reading pref.tcl
# do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:40:08 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 20:40:08 on Feb 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.regFile_tb 
# Start time: 20:40:08 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(61)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 61
# 0 ps
# 630 ns
do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:14 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 20:48:15 on Feb 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:48:20 on Feb 22,2021, Elapsed time: 0:08:12
# Errors: 0, Warnings: 1
# vsim work.regFile_tb 
# Start time: 20:48:20 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(61)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 61
# 0 ps
# 630 ns
do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:08 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 20:57:08 on Feb 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:57:13 on Feb 22,2021, Elapsed time: 0:08:53
# Errors: 0, Warnings: 1
# vsim work.regFile_tb 
# Start time: 20:57:13 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(63)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 63
# 0 ps
# 630 ns
do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:50 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 20:58:50 on Feb 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:58:52 on Feb 22,2021, Elapsed time: 0:01:39
# Errors: 0, Warnings: 1
# vsim work.regFile_tb 
# Start time: 20:58:52 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(63)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 63
# 0 ps
# 630 ns
do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:59:36 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 20:59:36 on Feb 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:59:37 on Feb 22,2021, Elapsed time: 0:00:45
# Errors: 0, Warnings: 1
# vsim work.regFile_tb 
# Start time: 20:59:37 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(63)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 63
# 0 ps
# 630 ns
do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:33 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 21:01:33 on Feb 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:01:35 on Feb 22,2021, Elapsed time: 0:01:58
# Errors: 0, Warnings: 1
# vsim work.regFile_tb 
# Start time: 21:01:35 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(63)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 63
# 0 ps
# 630 ns
do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:04:05 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 21:04:05 on Feb 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:04:08 on Feb 22,2021, Elapsed time: 0:02:33
# Errors: 0, Warnings: 1
# vsim work.regFile_tb 
# Start time: 21:04:08 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(63)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 63
# 0 ps
# 630 ns
do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:48 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 21:06:49 on Feb 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:06:50 on Feb 22,2021, Elapsed time: 0:02:42
# Errors: 0, Warnings: 1
# vsim work.regFile_tb 
# Start time: 21:06:50 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(62)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 62
# 0 ps
# 630 ns
do sim4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:46 on Feb 22,2021
# vlog -reportprogress 300 regFile.v regFile_tb.v 
# -- Compiling module regFile
# -- Compiling module regFile_tb
# 
# Top level modules:
# 	regFile_tb
# End time: 21:12:46 on Feb 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:12:48 on Feb 22,2021, Elapsed time: 0:05:58
# Errors: 0, Warnings: 1
# vsim work.regFile_tb 
# Start time: 21:12:48 on Feb 22,2021
# Loading work.regFile_tb
# Loading work.regFile
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "file.txt". (Current address [32], address range [0:31])    : regFile.v(20)
#    Time: 0 ps  Iteration: 0  Instance: /regFile_tb/regFile_tb
# ** Note: $finish    : regFile_tb.v(62)
#    Time: 600 ns  Iteration: 0  Instance: /regFile_tb
# 1
# Break in Module regFile_tb at regFile_tb.v line 62
# 0 ps
# 630 ns
# End time: 21:14:31 on Feb 22,2021, Elapsed time: 0:01:43
# Errors: 0, Warnings: 1
