{
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 121.363,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 27,
	"finish__design__instance__area__class:timing_repair_buffer": 1148.72,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 16.9344,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 767.693,
	"finish__design__instance__count__class:multi_input_combinational_cell": 30,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1222.1,
	"finish__design__instance__count": 72,
	"finish__design__instance__area": 3395.35,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.70694,
	"finish__clock__skew__setup": 0.00331155,
	"finish__clock__skew__hold": 0.00331155,
	"finish__timing__drv__max_slew_limit": 0.887988,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.982848,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00272611,
	"finish__power__switching__total": 0.000595009,
	"finish__power__leakage__total": 3.60716e-08,
	"finish__power__total": 0.00332115,
	"finish__design__io": 29,
	"finish__design__die__area": 14628.9,
	"finish__design__core__area": 13163.7,
	"finish__design__instance__count": 128,
	"finish__design__instance__area": 3711.46,
	"finish__design__instance__count__stdcell": 128,
	"finish__design__instance__area__stdcell": 3711.46,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.281947,
	"finish__design__instance__utilization__stdcell": 0.281947,
	"finish__design__rows": 22,
	"finish__design__rows:GF018hv5v_green_sc9": 22,
	"finish__design__sites": 4664,
	"finish__design__sites:GF018hv5v_green_sc9": 4664,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}