############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

Net sys_clk_pin LOC=E17;
Net sys_rst_pin LOC=H17;
## System level constraints
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;
Net sys_rst_pin TIG;
NET "ppc_reset_bus_Chip_Reset_Req" TPTHRU = "RST_GRP";
NET "ppc_reset_bus_Core_Reset_Req" TPTHRU = "RST_GRP";
NET "ppc_reset_bus_System_Reset_Req" TPTHRU = "RST_GRP";
TIMESPEC "TS_RST1" = FROM CPUS THRU RST_GRP TO FFS  TIG;

## IO Devices constraints

#### Module RS232 constraints

Net fpga_0_RS232_RX_pin LOC=H16;
Net fpga_0_RS232_TX_pin LOC=J16;

#### Module LEDS constraints

Net fpga_0_LEDS_GPIO_d_out_pin<0> LOC=G17;
Net fpga_0_LEDS_GPIO_d_out_pin<1> LOC=F17;
Net fpga_0_LEDS_GPIO_d_out_pin<2> LOC=L17;
Net fpga_0_LEDS_GPIO_d_out_pin<3> LOC=K17;
Net fpga_0_LEDS_GPIO_d_out_pin<4> LOC=E16;

#### Module SDR_SDRAM_CUSTOM constraints

Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<11> LOC=K23;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<10> LOC=D29;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<9> LOC=D30;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<8> LOC=E26;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<7> LOC=F26;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<6> LOC=J24;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<5> LOC=K24;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<4> LOC=J25;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<3> LOC=G25;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<2> LOC=H25;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<1> LOC=G26;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr_pin<0> LOC=H26;

Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_BankAddr_pin<1> LOC=H22;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_BankAddr_pin<0> LOC=G22;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CAS_n_pin LOC=C26;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_RAS_n_pin LOC=D26;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_WE_n_pin LOC=K21;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CE_pin LOC=D23;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CS_n_pin<0> LOC=E22;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CS_n_pin<1> LOC=E18;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Clk_pin<0> LOC=J21;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Clk_pin<1> LOC=F22;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Clk_pin<2> LOC=D25;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Clk_pin<3> LOC=H21;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DM_pin<0> LOC=J18;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DM_pin<1> LOC=H18;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DM_pin<2> LOC=G21;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DM_pin<3> LOC=D22;

Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<0> LOC=D24;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<1> LOC=C24;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<2> LOC=K20;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<3> LOC=J20;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<4> LOC=F21;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<5> LOC=E21;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<6> LOC=C21;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<7> LOC=C22;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<8> LOC=L19;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<9> LOC=K19;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<10> LOC=G20;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<11> LOC=F20;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<12> LOC=D21;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<13> LOC=D20;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<14> LOC=J19;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<15> LOC=H19;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<16> LOC=G19;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<17> LOC=F19;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<18> LOC=E19;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<19> LOC=D19;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<20> LOC=L18;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<21> LOC=K18;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<22> LOC=G18;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<23> LOC=F18;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<24> LOC=F30;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<25> LOC=F31;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<26> LOC=G30;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<27> LOC=H29;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<28> LOC=H30;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<29> LOC=J27;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<30> LOC=J28;
Net fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DQ<31> LOC=K27;

