Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Nov  3 21:40:09 2020
| Host         : Caydens-Razer-Blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.634        0.000                      0                  158        0.184        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.634        0.000                      0                  158        0.184        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.978ns (19.936%)  route 3.928ns (80.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.618     5.202    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.344    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.468 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.771    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.895 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.718     7.613    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.456     8.193    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.343 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.764    10.108    valuestorer/E[0]
    SLICE_X58Y55         FDRE                                         r  valuestorer/M_flipA_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.912    valuestorer/CLK
    SLICE_X58Y55         FDRE                                         r  valuestorer/M_flipA_q_reg[7]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y55         FDRE (Setup_fdre_C_CE)      -0.407    14.742    valuestorer/M_flipA_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myalu/out0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.978ns (22.040%)  route 3.459ns (77.960%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.618     5.202    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.344    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.468 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.771    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.895 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.718     7.613    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.456     8.193    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.343 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.296     9.639    myalu/E[0]
    DSP48_X1Y22          DSP48E1                                      r  myalu/out0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531    14.936    myalu/CLK
    DSP48_X1Y22          DSP48E1                                      r  myalu/out0/CLK
                         clock pessimism              0.258    15.194    
                         clock uncertainty           -0.035    15.158    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.459    myalu/out0
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.978ns (21.570%)  route 3.556ns (78.430%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.618     5.202    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.344    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.468 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.771    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.895 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.718     7.613    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.456     8.193    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.343 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.393     9.736    valuestorer/E[0]
    SLICE_X57Y54         FDRE                                         r  valuestorer/M_flipA_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    valuestorer/CLK
    SLICE_X57Y54         FDRE                                         r  valuestorer/M_flipA_q_reg[14]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.663    valuestorer/M_flipA_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.978ns (21.570%)  route 3.556ns (78.430%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.618     5.202    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.344    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.468 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.771    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.895 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.718     7.613    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.456     8.193    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.343 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.393     9.736    valuestorer/E[0]
    SLICE_X57Y54         FDRE                                         r  valuestorer/M_flipA_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    valuestorer/CLK
    SLICE_X57Y54         FDRE                                         r  valuestorer/M_flipA_q_reg[15]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.663    valuestorer/M_flipA_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.978ns (23.413%)  route 3.199ns (76.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.618     5.202    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.344    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.468 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.771    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.895 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.718     7.613    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.456     8.193    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.343 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.036     9.379    valuestorer/E[0]
    SLICE_X57Y59         FDRE                                         r  valuestorer/M_flipA_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.441    14.845    valuestorer/CLK
    SLICE_X57Y59         FDRE                                         r  valuestorer/M_flipA_q_reg[12]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y59         FDRE (Setup_fdre_C_CE)      -0.407    14.661    valuestorer/M_flipA_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myalu/out0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.014ns (24.207%)  route 3.175ns (75.793%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    valuestorer/conditionerB/CLK
    SLICE_X54Y64         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  valuestorer/conditionerB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.333    valuestorer/conditionerB/M_ctr_q_reg[19]
    SLICE_X55Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.457 f  valuestorer/conditionerB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.859    valuestorer/conditionerB/M_last_q_i_4__0_n_0
    SLICE_X55Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  valuestorer/conditionerB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     7.760    valuestorer/conditionerB/M_last_q_i_2__0_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  valuestorer/conditionerB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.295    valuestorer/conditionerB/M_detectorB_in
    SLICE_X55Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.419 r  valuestorer/conditionerB/M_flipB_q[15]_i_1/O
                         net (fo=17, routed)          0.908     9.327    myalu/out0_0[0]
    DSP48_X1Y22          DSP48E1                                      r  myalu/out0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531    14.936    myalu/CLK
    DSP48_X1Y22          DSP48E1                                      r  myalu/out0/CLK
                         clock pessimism              0.272    15.208    
                         clock uncertainty           -0.035    15.172    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    14.658    myalu/out0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.978ns (23.991%)  route 3.099ns (76.009%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.618     5.202    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.344    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.468 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.771    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.895 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.718     7.613    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.456     8.193    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.343 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          0.935     9.279    valuestorer/E[0]
    SLICE_X59Y57         FDRE                                         r  valuestorer/M_flipA_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    valuestorer/CLK
    SLICE_X59Y57         FDRE                                         r  valuestorer/M_flipA_q_reg[10]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X59Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.741    valuestorer/M_flipA_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.978ns (23.991%)  route 3.099ns (76.009%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.618     5.202    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.344    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.468 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.771    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.895 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.718     7.613    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.456     8.193    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.343 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          0.935     9.279    valuestorer/E[0]
    SLICE_X59Y57         FDRE                                         r  valuestorer/M_flipA_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    valuestorer/CLK
    SLICE_X59Y57         FDRE                                         r  valuestorer/M_flipA_q_reg[3]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X59Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.741    valuestorer/M_flipA_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.978ns (23.991%)  route 3.099ns (76.009%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.618     5.202    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.344    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.468 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.771    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.895 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.718     7.613    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.456     8.193    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.150     8.343 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          0.935     9.279    valuestorer/E[0]
    SLICE_X59Y57         FDRE                                         r  valuestorer/M_flipA_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    valuestorer/CLK
    SLICE_X59Y57         FDRE                                         r  valuestorer/M_flipA_q_reg[8]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X59Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.741    valuestorer/M_flipA_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipB_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.014ns (23.554%)  route 3.291ns (76.446%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    valuestorer/conditionerB/CLK
    SLICE_X54Y64         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  valuestorer/conditionerB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.333    valuestorer/conditionerB/M_ctr_q_reg[19]
    SLICE_X55Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.457 f  valuestorer/conditionerB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.859    valuestorer/conditionerB/M_last_q_i_4__0_n_0
    SLICE_X55Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  valuestorer/conditionerB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     7.760    valuestorer/conditionerB/M_last_q_i_2__0_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  valuestorer/conditionerB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.295    valuestorer/conditionerB/M_detectorB_in
    SLICE_X55Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.419 r  valuestorer/conditionerB/M_flipB_q[15]_i_1/O
                         net (fo=17, routed)          1.024     9.443    valuestorer/M_last_q_reg[0]
    SLICE_X58Y57         FDRE                                         r  valuestorer/M_flipB_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    valuestorer/CLK
    SLICE_X58Y57         FDRE                                         r  valuestorer/M_flipB_q_reg[0]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.929    valuestorer/M_flipB_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.587     1.531    valuestorer/conditionerA/sync/CLK
    SLICE_X64Y67         FDRE                                         r  valuestorer/conditionerA/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  valuestorer/conditionerA/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.105     1.800    valuestorer/conditionerA/sync/M_pipe_d[1]
    SLICE_X62Y66         FDRE                                         r  valuestorer/conditionerA/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    valuestorer/conditionerA/sync/CLK
    SLICE_X62Y66         FDRE                                         r  valuestorer/conditionerA/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.070     1.616    valuestorer/conditionerA/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 valuestorer/conditionerB/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerB/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.562     1.506    valuestorer/conditionerB/sync/CLK
    SLICE_X55Y60         FDRE                                         r  valuestorer/conditionerB/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  valuestorer/conditionerB/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.817    valuestorer/conditionerB/sync/M_pipe_d__0[1]
    SLICE_X55Y60         FDRE                                         r  valuestorer/conditionerB/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     2.022    valuestorer/conditionerB/sync/CLK
    SLICE_X55Y60         FDRE                                         r  valuestorer/conditionerB/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.066     1.572    valuestorer/conditionerB/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    valuestorer/conditionerA/CLK
    SLICE_X59Y61         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  valuestorer/conditionerA/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.792    valuestorer/conditionerA/M_ctr_q_reg[3]
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  valuestorer/conditionerA/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.900    valuestorer/conditionerA/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X59Y61         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    valuestorer/conditionerA/CLK
    SLICE_X59Y61         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    valuestorer/conditionerA/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    valuestorer/conditionerA/CLK
    SLICE_X59Y63         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  valuestorer/conditionerA/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.792    valuestorer/conditionerA/M_ctr_q_reg[11]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  valuestorer/conditionerA/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    valuestorer/conditionerA/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X59Y63         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    valuestorer/conditionerA/CLK
    SLICE_X59Y63         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.105     1.637    valuestorer/conditionerA/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    valuestorer/conditionerA/CLK
    SLICE_X59Y64         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  valuestorer/conditionerA/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.792    valuestorer/conditionerA/M_ctr_q_reg[15]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  valuestorer/conditionerA/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    valuestorer/conditionerA/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X59Y64         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    valuestorer/conditionerA/CLK
    SLICE_X59Y64         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    valuestorer/conditionerA/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.792    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  valuestorer/conditionerA/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    valuestorer/conditionerA/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.045    valuestorer/conditionerA/CLK
    SLICE_X59Y65         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    valuestorer/conditionerA/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.589     1.533    valuestorer/conditionerA/CLK
    SLICE_X59Y62         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  valuestorer/conditionerA/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.793    valuestorer/conditionerA/M_ctr_q_reg[7]
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  valuestorer/conditionerA/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    valuestorer/conditionerA/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X59Y62         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     2.047    valuestorer/conditionerA/CLK
    SLICE_X59Y62         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.105     1.638    valuestorer/conditionerA/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerB/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.561     1.505    valuestorer/conditionerB/CLK
    SLICE_X54Y62         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  valuestorer/conditionerB/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.794    valuestorer/conditionerB/M_ctr_q_reg[10]
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  valuestorer/conditionerB/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.904    valuestorer/conditionerB/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X54Y62         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     2.020    valuestorer/conditionerB/CLK
    SLICE_X54Y62         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X54Y62         FDRE (Hold_fdre_C_D)         0.134     1.639    valuestorer/conditionerB/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerB/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.560     1.504    valuestorer/conditionerB/CLK
    SLICE_X54Y63         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  valuestorer/conditionerB/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.793    valuestorer/conditionerB/M_ctr_q_reg[14]
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  valuestorer/conditionerB/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.903    valuestorer/conditionerB/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X54Y63         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.829     2.019    valuestorer/conditionerB/CLK
    SLICE_X54Y63         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.134     1.638    valuestorer/conditionerB/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerB/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.560     1.504    valuestorer/conditionerB/CLK
    SLICE_X54Y64         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  valuestorer/conditionerB/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.793    valuestorer/conditionerB/M_ctr_q_reg[18]
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  valuestorer/conditionerB/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.903    valuestorer/conditionerB/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X54Y64         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.829     2.019    valuestorer/conditionerB/CLK
    SLICE_X54Y64         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[18]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.134     1.638    valuestorer/conditionerB/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59   valuestorer/M_flipA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y57   valuestorer/M_flipA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y59   valuestorer/M_flipA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y59   valuestorer/M_flipA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   valuestorer/M_flipA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y54   valuestorer/M_flipA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y54   valuestorer/M_flipA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   valuestorer/M_flipA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   valuestorer/M_flipA_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   valuestorer/M_flipA_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   valuestorer/conditionerB/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   valuestorer/conditionerB/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   valuestorer/conditionerB/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   valuestorer/conditionerB/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   valuestorer/conditionerB/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   valuestorer/conditionerB/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   valuestorer/conditionerB/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   valuestorer/conditionerB/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   valuestorer/conditionerB/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   valuestorer/M_flipA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y59   valuestorer/M_flipA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   valuestorer/M_flipA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   valuestorer/M_flipA_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   valuestorer/M_flipA_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   valuestorer/M_flipA_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   valuestorer/M_flipA_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   valuestorer/M_flipA_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   valuestorer/M_flipA_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   valuestorer/M_flipA_q_reg[9]/C



