strict digraph "" {
	node [label="\N"];
	"1871:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd773262bd0>",
		fillcolor=springgreen,
		label="1871:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1872:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773262c90>",
		fillcolor=firebrick,
		label="1872:NS
receive_irq <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773262c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1871:IF" -> "1872:NS"	 [cond="['reset_mode', 'release_buffer']",
		label="(reset_mode || release_buffer)",
		lineno=1871];
	"Leaf_1865:AL"	 [def_var="['receive_irq']",
		label="Leaf_1865:AL"];
	"1872:NS" -> "Leaf_1865:AL"	 [cond="[]",
		lineno=None];
	"1867:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77326d050>",
		fillcolor=springgreen,
		label="1867:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1869:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd77326d090>",
		fillcolor=springgreen,
		label="1869:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1867:IF" -> "1869:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1867];
	"1868:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326d490>",
		fillcolor=firebrick,
		label="1868:NS
receive_irq <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326d490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1867:IF" -> "1868:NS"	 [cond="['rst']",
		label=rst,
		lineno=1867];
	"1869:IF" -> "1871:IF"	 [cond="['info_empty', 'receive_irq', 'receive_irq_en']",
		label="!((~info_empty & ~receive_irq & receive_irq_en))",
		lineno=1869];
	"1870:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326d0d0>",
		fillcolor=firebrick,
		label="1870:NS
receive_irq <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77326d0d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1869:IF" -> "1870:NS"	 [cond="['info_empty', 'receive_irq', 'receive_irq_en']",
		label="(~info_empty & ~receive_irq & receive_irq_en)",
		lineno=1869];
	"1866:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd77326d610>",
		fillcolor=turquoise,
		label="1866:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1866:BL" -> "1867:IF"	 [cond="[]",
		lineno=None];
	"1868:NS" -> "Leaf_1865:AL"	 [cond="[]",
		lineno=None];
	"1865:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd77326d650>",
		clk_sens=True,
		fillcolor=gold,
		label="1865:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset_mode', 'receive_irq_en', 'release_buffer', 'receive_irq', 'rst', 'info_empty']"];
	"1865:AL" -> "1866:BL"	 [cond="[]",
		lineno=None];
	"1870:NS" -> "Leaf_1865:AL"	 [cond="[]",
		lineno=None];
}
