simSeconds 0.052474341307999994
simTicks 52474269620.8945
finalTick 134296180553467.02
simFreq 1000000000000.0
hostSeconds 144.45310779
hostTickRate 363714339.02245605
hostMemory 52601143.5
simInsts 110000019.04772
simOps 115942083.799298
hostInstRate 763590.0182489997
hostOpRate 804637.892071
system.clk_domain.clock 999.9999999999998
system.cpu_clk_domain.clock 499.9999999999999
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.inst 745672.624276
system.l2.demandHits::switch_cpus.data 471994.4947689999
system.l2.demandHits::total 1217667.1190449998
system.l2.overallHits::switch_cpus.inst 745672.624276
system.l2.overallHits::switch_cpus.data 471994.4947689999
system.l2.overallHits::total 1217667.1190449998
system.l2.demandMisses::cpu.inst 2.496329
system.l2.demandMisses::cpu.data 2.9653390000000006
system.l2.demandMisses::switch_cpus.inst 751.7399950000001
system.l2.demandMisses::switch_cpus.data 71510.41643200001
system.l2.demandMisses::total 72262.15642700001
system.l2.overallMisses::cpu.inst 2.496329
system.l2.overallMisses::cpu.data 2.9653390000000006
system.l2.overallMisses::switch_cpus.inst 751.7399950000001
system.l2.overallMisses::switch_cpus.data 71510.41643200001
system.l2.overallMisses::total 72262.15642700001
system.l2.demandMissLatency::switch_cpus.inst 61096478.05849999
system.l2.demandMissLatency::switch_cpus.data 5910638793.567
system.l2.demandMissLatency::total 5971735271.625502
system.l2.overallMissLatency::switch_cpus.inst 61096478.05849999
system.l2.overallMissLatency::switch_cpus.data 5910638793.567
system.l2.overallMissLatency::total 5971735271.625502
system.l2.demandAccesses::cpu.inst 2.496329
system.l2.demandAccesses::cpu.data 2.9653390000000006
system.l2.demandAccesses::switch_cpus.inst 746424.3642709999
system.l2.demandAccesses::switch_cpus.data 543504.9112010001
system.l2.demandAccesses::total 1289929.275472
system.l2.overallAccesses::cpu.inst 2.496329
system.l2.overallAccesses::cpu.data 2.9653390000000006
system.l2.overallAccesses::switch_cpus.inst 746424.3642709999
system.l2.overallAccesses::switch_cpus.data 543504.9112010001
system.l2.overallAccesses::total 1289929.275472
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.662725
system.l2.demandMissRate::switch_cpus.inst 0.0012127273570000003
system.l2.demandMissRate::switch_cpus.data 0.13412947619399995
system.l2.demandMissRate::total 0.05990489993899999
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.662725
system.l2.overallMissRate::switch_cpus.inst 0.0012127273570000003
system.l2.overallMissRate::switch_cpus.data 0.13412947619399995
system.l2.overallMissRate::total 0.05990489993899999
system.l2.demandAvgMissLatency::switch_cpus.inst 79975.29644936041
system.l2.demandAvgMissLatency::switch_cpus.data 82010.37207418896
system.l2.demandAvgMissLatency::total 81988.32500962865
system.l2.overallAvgMissLatency::switch_cpus.inst 79975.29644936041
system.l2.overallAvgMissLatency::switch_cpus.data 82010.37207418896
system.l2.overallAvgMissLatency::total 81988.32500962865
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 751.7399950000001
system.l2.demandMshrMisses::switch_cpus.data 71510.41643200001
system.l2.demandMshrMisses::total 72262.15642700001
system.l2.overallMshrMisses::switch_cpus.inst 751.7399950000001
system.l2.overallMshrMisses::switch_cpus.data 71510.41643200001
system.l2.overallMshrMisses::total 72262.15642700001
system.l2.demandMshrMissLatency::switch_cpus.inst 53579063.557660006
system.l2.demandMshrMissLatency::switch_cpus.data 5195534629.247
system.l2.demandMshrMissLatency::total 5249113692.80466
system.l2.overallMshrMissLatency::switch_cpus.inst 53579063.557660006
system.l2.overallMshrMissLatency::switch_cpus.data 5195534629.247
system.l2.overallMshrMissLatency::total 5249113692.80466
system.l2.demandMshrMissRate::switch_cpus.inst 0.0012127273570000003
system.l2.demandMshrMissRate::switch_cpus.data 0.13412947619399995
system.l2.demandMshrMissRate::total 0.05990489993899999
system.l2.overallMshrMissRate::switch_cpus.inst 0.0012127273570000003
system.l2.overallMshrMissRate::switch_cpus.data 0.13412947619399995
system.l2.overallMshrMissRate::total 0.05990489993899999
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 69975.28083686312
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72010.37207418897
system.l2.demandAvgMshrMissLatency::total 71988.32494113181
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 69975.28083686312
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72010.37207418897
system.l2.overallAvgMshrMissLatency::total 71988.32494113181
system.l2.replacements 49887.524794
system.l2.ReadCleanReq.hits::switch_cpus.inst 745672.624276
system.l2.ReadCleanReq.hits::total 745672.624276
system.l2.ReadCleanReq.misses::cpu.inst 2.496329
system.l2.ReadCleanReq.misses::switch_cpus.inst 751.7399950000001
system.l2.ReadCleanReq.misses::total 751.7399950000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 61096478.05849999
system.l2.ReadCleanReq.missLatency::total 61096478.05849999
system.l2.ReadCleanReq.accesses::cpu.inst 2.496329
system.l2.ReadCleanReq.accesses::switch_cpus.inst 746424.3642709999
system.l2.ReadCleanReq.accesses::total 746424.3642709999
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0012127273570000003
system.l2.ReadCleanReq.missRate::total 0.0012127273570000003
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 79975.29644936041
system.l2.ReadCleanReq.avgMissLatency::total 79975.29644936041
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 751.7399950000001
system.l2.ReadCleanReq.mshrMisses::total 751.7399950000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 53579063.557660006
system.l2.ReadCleanReq.mshrMissLatency::total 53579063.557660006
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0012127273570000003
system.l2.ReadCleanReq.mshrMissRate::total 0.0012127273570000003
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 69975.28083686312
system.l2.ReadCleanReq.avgMshrMissLatency::total 69975.28083686312
system.l2.ReadExReq.hits::switch_cpus.data 92641.74204400001
system.l2.ReadExReq.hits::total 92641.74204400001
system.l2.ReadExReq.misses::cpu.data 0.385401
system.l2.ReadExReq.misses::switch_cpus.data 18694.495297
system.l2.ReadExReq.misses::total 18694.495297
system.l2.ReadExReq.missLatency::switch_cpus.data 1532564898.0509999
system.l2.ReadExReq.missLatency::total 1532564898.0509999
system.l2.ReadExReq.accesses::cpu.data 0.385401
system.l2.ReadExReq.accesses::switch_cpus.data 111336.237341
system.l2.ReadExReq.accesses::total 111336.237341
system.l2.ReadExReq.missRate::cpu.data 0.28262699999999996
system.l2.ReadExReq.missRate::switch_cpus.data 0.161724969575
system.l2.ReadExReq.missRate::total 0.161724969575
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81022.57594531642
system.l2.ReadExReq.avgMissLatency::total 81022.57594531642
system.l2.ReadExReq.mshrMisses::switch_cpus.data 18694.495297
system.l2.ReadExReq.mshrMisses::total 18694.495297
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1345619945.081
system.l2.ReadExReq.mshrMissLatency::total 1345619945.081
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.161724969575
system.l2.ReadExReq.mshrMissRate::total 0.161724969575
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71022.5759453164
system.l2.ReadExReq.avgMshrMissLatency::total 71022.5759453164
system.l2.ReadSharedReq.hits::switch_cpus.data 379352.75272499997
system.l2.ReadSharedReq.hits::total 379352.75272499997
system.l2.ReadSharedReq.misses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.misses::switch_cpus.data 52815.921135
system.l2.ReadSharedReq.misses::total 52815.921135
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4378073895.515999
system.l2.ReadSharedReq.missLatency::total 4378073895.515999
system.l2.ReadSharedReq.accesses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.accesses::switch_cpus.data 432168.67386
system.l2.ReadSharedReq.accesses::total 432168.67386
system.l2.ReadSharedReq.missRate::cpu.data 0.657219
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.12590999702600003
system.l2.ReadSharedReq.missRate::total 0.12590999702600003
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82483.74053601152
system.l2.ReadSharedReq.avgMissLatency::total 82483.74053601152
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 52815.921135
system.l2.ReadSharedReq.mshrMisses::total 52815.921135
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3849914684.166
system.l2.ReadSharedReq.mshrMissLatency::total 3849914684.166
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.12590999702600003
system.l2.ReadSharedReq.mshrMissRate::total 0.12590999702600003
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72483.7405360115
system.l2.ReadSharedReq.avgMshrMissLatency::total 72483.7405360115
system.l2.WritebackClean.hits::writebacks 746395.7857609998
system.l2.WritebackClean.hits::total 746395.7857609998
system.l2.WritebackClean.accesses::writebacks 746395.7857609998
system.l2.WritebackClean.accesses::total 746395.7857609998
system.l2.WritebackDirty.hits::writebacks 173391.91092700002
system.l2.WritebackDirty.hits::total 173391.91092700002
system.l2.WritebackDirty.accesses::writebacks 173391.91092700002
system.l2.WritebackDirty.accesses::total 173391.91092700002
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.l2.tags.tagsInUse 26648.042772195306
system.l2.tags.totalRefs 2833394.026672
system.l2.tags.sampledRefs 82332.55436199998
system.l2.tags.avgRefs 44.695553042000995
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.9053153918060002
system.l2.tags.occupancies::cpu.data 2.446884028917
system.l2.tags.occupancies::switch_cpus.inst 1806.416100908247
system.l2.tags.occupancies::switch_cpus.data 24749.003494093435
system.l2.tags.avgOccs::cpu.inst 5.8167594e-05
system.l2.tags.avgOccs::cpu.data 7.476884800000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.055127459961000005
system.l2.tags.avgOccs::switch_cpus.data 0.755279634009
system.l2.tags.avgOccs::total 0.8132336660560001
system.l2.tags.occupanciesTaskId::1024 32400.448229999998
system.l2.tags.ageTaskId_1024::0 13.007309
system.l2.tags.ageTaskId_1024::1 79.17581699999998
system.l2.tags.ageTaskId_1024::2 1317.3856729999998
system.l2.tags.ageTaskId_1024::3 8906.162187
system.l2.tags.ratioOccsTaskId::1024 0.9887832858319999
system.l2.tags.tagAccesses 20717231.413057
system.l2.tags.dataAccesses 20717231.413057
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 751.7399950000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 71504.139722
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.016687053640001753
system.mem_ctrls.numReadWriteTurnArounds 834.445184
system.mem_ctrls.numWriteReadTurnArounds 834.445184
system.mem_ctrls.numStayReadState 168327.66156299997
system.mem_ctrls.numStayWriteState 13117.186414000002
system.mem_ctrls.readReqs 72262.15642700001
system.mem_ctrls.writeReqs 13953.143163999997
system.mem_ctrls.readBursts 72262.15642700001
system.mem_ctrls.writeBursts 13953.143163999997
system.mem_ctrls.servicedByWrQ 6.27671
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.53987565
system.mem_ctrls.avgWrQLen 19.23197262
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 72262.15642700001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 13953.143163999997
system.mem_ctrls.rdQLenPdf::0 37765.396449
system.mem_ctrls.rdQLenPdf::1 20536.007250999995
system.mem_ctrls.rdQLenPdf::2 9185.127774
system.mem_ctrls.rdQLenPdf::3 4762.661666000001
system.mem_ctrls.rdQLenPdf::4 6.3868209999999985
system.mem_ctrls.rdQLenPdf::5 0.29975599999999997
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9944939999999999
system.mem_ctrls.wrQLenPdf::1 0.9944939999999999
system.mem_ctrls.wrQLenPdf::2 0.9944939999999999
system.mem_ctrls.wrQLenPdf::3 0.9944939999999999
system.mem_ctrls.wrQLenPdf::4 0.9944939999999999
system.mem_ctrls.wrQLenPdf::5 0.9944939999999999
system.mem_ctrls.wrQLenPdf::6 0.9944939999999999
system.mem_ctrls.wrQLenPdf::7 0.9944939999999999
system.mem_ctrls.wrQLenPdf::8 0.9944939999999999
system.mem_ctrls.wrQLenPdf::9 0.9944939999999999
system.mem_ctrls.wrQLenPdf::10 0.9944939999999999
system.mem_ctrls.wrQLenPdf::11 0.9944939999999999
system.mem_ctrls.wrQLenPdf::12 0.9944939999999999
system.mem_ctrls.wrQLenPdf::13 0.9944939999999999
system.mem_ctrls.wrQLenPdf::14 0.9944939999999999
system.mem_ctrls.wrQLenPdf::15 202.463757
system.mem_ctrls.wrQLenPdf::16 206.69704299999998
system.mem_ctrls.wrQLenPdf::17 557.014357
system.mem_ctrls.wrQLenPdf::18 738.390342
system.mem_ctrls.wrQLenPdf::19 812.0894979999999
system.mem_ctrls.wrQLenPdf::20 851.791261
system.mem_ctrls.wrQLenPdf::21 858.1079539999998
system.mem_ctrls.wrQLenPdf::22 855.188491
system.mem_ctrls.wrQLenPdf::23 853.510879
system.mem_ctrls.wrQLenPdf::24 855.5510519999999
system.mem_ctrls.wrQLenPdf::25 860.0635009999999
system.mem_ctrls.wrQLenPdf::26 869.9984779999999
system.mem_ctrls.wrQLenPdf::27 869.8271819999998
system.mem_ctrls.wrQLenPdf::28 877.6585469999998
system.mem_ctrls.wrQLenPdf::29 959.2724639999999
system.mem_ctrls.wrQLenPdf::30 866.862855
system.mem_ctrls.wrQLenPdf::31 971.586658
system.mem_ctrls.wrQLenPdf::32 867.337602
system.mem_ctrls.wrQLenPdf::33 3.2024930000000005
system.mem_ctrls.wrQLenPdf::34 1.196372
system.mem_ctrls.wrQLenPdf::35 0.414968
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 401.70944
system.mem_ctrls.bytesReadSys 4624778.011328001
system.mem_ctrls.bytesWrittenSys 893001.1624959998
system.mem_ctrls.avgRdBWSys 86291737.59642406
system.mem_ctrls.avgWrBWSys 16193893.48617585
system.mem_ctrls.totGap 52472300962.16399
system.mem_ctrls.avgGap 966723.3461609399
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 48111.35968000001
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4576264.942208
system.mem_ctrls.requestorReadRate::switch_cpus.inst 893077.5079849355
system.mem_ctrls.requestorReadRate::switch_cpus.data 85391195.07598746
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 751.7399950000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 71510.41643200001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 22710350.32125
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2253784475.712
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 28928.297526559996
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 30880.099709239992
system.mem_ctrls.dram.bytesRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesRead::cpu.data 189.78169600000004
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 48111.35968000001
system.mem_ctrls.dram.bytesRead::switch_cpus.data 4576666.651648001
system.mem_ctrls.dram.bytesRead::total 4624778.011328001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 48111.35968000001
system.mem_ctrls.dram.bytesInstRead::total 48111.35968000001
system.mem_ctrls.dram.numReads::cpu.inst 2.496329
system.mem_ctrls.dram.numReads::cpu.data 2.9653390000000006
system.mem_ctrls.dram.numReads::switch_cpus.inst 751.7399950000001
system.mem_ctrls.dram.numReads::switch_cpus.data 71510.41643200001
system.mem_ctrls.dram.numReads::total 72262.15642700001
system.mem_ctrls.dram.bwRead::cpu.inst 30514.087838999996
system.mem_ctrls.dram.bwRead::cpu.data 35439.525301
system.mem_ctrls.dram.bwRead::switch_cpus.inst 893077.2922080001
system.mem_ctrls.dram.bwRead::switch_cpus.data 85398660.014843
system.mem_ctrls.dram.bwRead::total 86291737.69856898
system.mem_ctrls.dram.bwInstRead::cpu.inst 30514.087838999996
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 893077.2922080001
system.mem_ctrls.dram.bwInstRead::total 893077.2922080001
system.mem_ctrls.dram.bwTotal::cpu.inst 30514.087838999996
system.mem_ctrls.dram.bwTotal::cpu.data 35439.525301
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 893077.2922080001
system.mem_ctrls.dram.bwTotal::switch_cpus.data 85398660.014843
system.mem_ctrls.dram.bwTotal::total 102485631.05011201
system.mem_ctrls.dram.readBursts 72255.87971699999
system.mem_ctrls.dram.writeBursts 13927.683754999998
system.mem_ctrls.dram.perBankRdBursts::0 4397.073639
system.mem_ctrls.dram.perBankRdBursts::1 4576.30243
system.mem_ctrls.dram.perBankRdBursts::2 4544.165298000001
system.mem_ctrls.dram.perBankRdBursts::3 4525.625816999999
system.mem_ctrls.dram.perBankRdBursts::4 4589.219120000001
system.mem_ctrls.dram.perBankRdBursts::5 4611.73296
system.mem_ctrls.dram.perBankRdBursts::6 4419.225016
system.mem_ctrls.dram.perBankRdBursts::7 4456.979149
system.mem_ctrls.dram.perBankRdBursts::8 4398.835470999999
system.mem_ctrls.dram.perBankRdBursts::9 4460.750651000001
system.mem_ctrls.dram.perBankRdBursts::10 4474.428507
system.mem_ctrls.dram.perBankRdBursts::11 4610.965214
system.mem_ctrls.dram.perBankRdBursts::12 4608.841292
system.mem_ctrls.dram.perBankRdBursts::13 4709.123555999999
system.mem_ctrls.dram.perBankRdBursts::14 4483.246468
system.mem_ctrls.dram.perBankRdBursts::15 4389.365129
system.mem_ctrls.dram.perBankWrBursts::0 837.844098
system.mem_ctrls.dram.perBankWrBursts::1 885.967728
system.mem_ctrls.dram.perBankWrBursts::2 863.313089
system.mem_ctrls.dram.perBankWrBursts::3 815.3410259999999
system.mem_ctrls.dram.perBankWrBursts::4 872.172925
system.mem_ctrls.dram.perBankWrBursts::5 911.0300430000001
system.mem_ctrls.dram.perBankWrBursts::6 851.0959939999999
system.mem_ctrls.dram.perBankWrBursts::7 841.1719939999999
system.mem_ctrls.dram.perBankWrBursts::8 866.1149889999998
system.mem_ctrls.dram.perBankWrBursts::9 861.40415
system.mem_ctrls.dram.perBankWrBursts::10 883.3076779999999
system.mem_ctrls.dram.perBankWrBursts::11 940.703828
system.mem_ctrls.dram.perBankWrBursts::12 938.124012
system.mem_ctrls.dram.perBankWrBursts::13 884.5768569999999
system.mem_ctrls.dram.perBankWrBursts::14 864.807543
system.mem_ctrls.dram.perBankWrBursts::15 810.7078009999998
system.mem_ctrls.dram.totQLat 921697081.3395
system.mem_ctrls.dram.totBusLat 361279398.58500004
system.mem_ctrls.dram.totMemAccLat 2276494826.03325
system.mem_ctrls.dram.avgQLat 12111.278365700002
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 30861.2783657
system.mem_ctrls.dram.readRowHits 53820.66269600001
system.mem_ctrls.dram.writeRowHits 9430.331092999997
system.mem_ctrls.dram.readRowHitRate 72.16765822000002
system.mem_ctrls.dram.writeRowHitRate 62.94638427000001
system.mem_ctrls.dram.bytesPerActivate::samples 22932.143705
system.mem_ctrls.dram.bytesPerActivate::mean 225.37573731970198
system.mem_ctrls.dram.bytesPerActivate::gmean 167.57833351235396
system.mem_ctrls.dram.bytesPerActivate::stdev 190.85395454846403
system.mem_ctrls.dram.bytesPerActivate::0-127 6524.486450999999
system.mem_ctrls.dram.bytesPerActivate::128-255 8653.753023000001
system.mem_ctrls.dram.bytesPerActivate::256-383 2630.4966259999997
system.mem_ctrls.dram.bytesPerActivate::384-511 2988.4321670000004
system.mem_ctrls.dram.bytesPerActivate::512-639 463.520295
system.mem_ctrls.dram.bytesPerActivate::640-767 333.509002
system.mem_ctrls.dram.bytesPerActivate::768-895 319.61888000000005
system.mem_ctrls.dram.bytesPerActivate::896-1023 143.407602
system.mem_ctrls.dram.bytesPerActivate::1024-1151 874.9196589999998
system.mem_ctrls.dram.bytesPerActivate::total 22932.143705
system.mem_ctrls.dram.dramBytesRead 4624376.301887999
system.mem_ctrls.dram.dramBytesWritten 891371.7603199999
system.mem_ctrls.dram.avgRdBW 86.284272589919
system.mem_ctrls.dram.avgWrBW 16.162747382398997
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 0.8015498799999997
system.mem_ctrls.dram.busUtilRead 0.67357255
system.mem_ctrls.dram.busUtilWrite 0.12676607
system.mem_ctrls.dram.pageHitRate 71.14069789000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.mem_ctrls.dram.rank0.actEnergy 82500900.93419999
system.mem_ctrls.dram.rank0.preEnergy 43850352.351135
system.mem_ctrls.dram.rank0.readEnergy 257899109.28306004
system.mem_ctrls.dram.rank0.writeEnergy 35902830.60234
system.mem_ctrls.dram.rank0.refreshEnergy 4142233711.3716006
system.mem_ctrls.dram.rank0.actBackEnergy 5965986372.42024
system.mem_ctrls.dram.rank0.preBackEnergy 15126127034.39328
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 25654500311.355858
system.mem_ctrls.dram.rank0.averagePower 488.567850842236
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 39262679407.82475
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1752225013.8412502
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 11459365199.2285
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 81237646.60242
system.mem_ctrls.dram.rank1.preEnergy 43177133.00934
system.mem_ctrls.dram.rank1.readEnergy 258007871.89632
system.mem_ctrls.dram.rank1.writeEnergy 36799678.59876001
system.mem_ctrls.dram.rank1.refreshEnergy 4142233711.3716006
system.mem_ctrls.dram.rank1.actBackEnergy 5969550726.315028
system.mem_ctrls.dram.rank1.preBackEnergy 15123125473.21872
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 25654132241.01219
system.mem_ctrls.dram.rank1.averagePower 488.57719890312507
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 39254849566.00025
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1752225013.8412502
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 11467195041.053001
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.membus.transDist::ReadResp 53567.66112999999
system.membus.transDist::ReadExReq 18694.495297
system.membus.transDist::ReadExResp 18694.495297
system.membus.transDist::ReadSharedReq 53567.66112999999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 194568.36069800003
system.membus.pktCount::total 194568.36069800003
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 5517779.173824
system.membus.pktSize::total 5517779.173824
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 72582.345868
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 72582.345868
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 72582.345868
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.membus.reqLayer0.occupancy 191809209.85049996
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 380962528.18425006
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 122306.20427100002
system.membus.snoop_filter.hitSingleRequests 49723.858403000006
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 104948539.277678
system.switch_cpus.cpi 1.049209802208
system.switch_cpus.ipc 0.9560632926460001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107283801.84068002
system.switch_cpus.instsIssued 107450087.62144397
system.switch_cpus.squashedInstsIssued 1794.693397
system.switch_cpus.squashedInstsExamined 1866496.5371909998
system.switch_cpus.squashedOperandsExamined 1160565.3458500002
system.switch_cpus.numIssuedDist::samples 101760035.77134302
system.switch_cpus.numIssuedDist::mean 1.058037647774
system.switch_cpus.numIssuedDist::stdev 1.185758202992
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 44734513.815799005
system.switch_cpus.numIssuedDist::1 26488634.141836997
system.switch_cpus.numIssuedDist::2 13665268.935352001
system.switch_cpus.numIssuedDist::3 14762077.069976998
system.switch_cpus.numIssuedDist::4 1507896.8665259997
system.switch_cpus.numIssuedDist::5 396368.256557
system.switch_cpus.numIssuedDist::6 132639.76908899998
system.switch_cpus.numIssuedDist::7 45678.294099
system.switch_cpus.numIssuedDist::8 26958.622107000003
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 101760035.77134302
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 12226.423429
system.switch_cpus.statFuBusy::IntDiv 7524.172562
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.042414
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 1782.079739
system.switch_cpus.statFuBusy::SimdAddAcc 795.9408850000001
system.switch_cpus.statFuBusy::SimdAlu 751.3705309999999
system.switch_cpus.statFuBusy::SimdCmp 1468.3291479999998
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 34.187319
system.switch_cpus.statFuBusy::SimdMult 264.308954
system.switch_cpus.statFuBusy::SimdMultAcc 794.607626
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 927.588591
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 67071.93456800001
system.switch_cpus.statFuBusy::MemWrite 1906.142467
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19791.397316999995
system.switch_cpus.statIssuedInstType_0::IntAlu 50715659.540419996
system.switch_cpus.statIssuedInstType_0::IntMult 3183106.8240860007
system.switch_cpus.statIssuedInstType_0::IntDiv 14369.808185999998
system.switch_cpus.statIssuedInstType_0::FloatAdd 4958.481741
system.switch_cpus.statIssuedInstType_0::FloatCmp 4.039752
system.switch_cpus.statIssuedInstType_0::FloatCvt 2071.377038
system.switch_cpus.statIssuedInstType_0::FloatMult 626.128161
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 1544.2324270000001
system.switch_cpus.statIssuedInstType_0::FloatDiv 84.80971799999999
system.switch_cpus.statIssuedInstType_0::FloatMisc 443603.66851700004
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.631728
system.switch_cpus.statIssuedInstType_0::SimdAdd 10246129.693905002
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3256870.859137
system.switch_cpus.statIssuedInstType_0::SimdAlu 5347645.148777001
system.switch_cpus.statIssuedInstType_0::SimdCmp 1640289.2284419998
system.switch_cpus.statIssuedInstType_0::SimdCvt 541.1366439999999
system.switch_cpus.statIssuedInstType_0::SimdMisc 1549381.9997899998
system.switch_cpus.statIssuedInstType_0::SimdMult 712595.1646039999
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 680207.305029
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1713253.234009
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 539.976979
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20768519.277767997
system.switch_cpus.statIssuedInstType_0::MemWrite 7148292.764937
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107450087.62144397
system.switch_cpus.issueRate 1.0264534134949999
system.switch_cpus.fuBusy 95547.12823299997
system.switch_cpus.fuBusyRate 0.000888307875
system.switch_cpus.intInstQueueReads 243692676.58879
system.switch_cpus.intInstQueueWrites 73104927.37540402
system.switch_cpus.intInstQueueWakeupAccesses 70437910.45533401
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 73064876.06823699
system.switch_cpus.vecInstQueueWrites 36045373.020619996
system.switch_cpus.vecInstQueueWakeupAccesses 35937192.773442
system.switch_cpus.intAluAccesses 70984039.81422901
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 36541803.538131006
system.switch_cpus.numSquashedInsts 302431.380888
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 640589.8182479999
system.switch_cpus.idleCycles 3188503.506335
system.switch_cpus.MemDepUnit__0.insertedLoads 20260535.975156
system.switch_cpus.MemDepUnit__0.insertedStores 7199672.707173
system.switch_cpus.MemDepUnit__0.conflictingLoads 1899883.4211249999
system.switch_cpus.MemDepUnit__0.conflictingStores 0.515091
system.switch_cpus.MemDepUnit__0.MDPLookups 8728687.134579001
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 11531848.840577
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 1670209.9485129998
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 121558.06715100001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 480619.61297500005
system.switch_cpus.branchPred.lookups_0::CallDirect 140224.56464699996
system.switch_cpus.branchPred.lookups_0::CallIndirect 365459.42632
system.switch_cpus.branchPred.lookups_0::DirectCond 6486985.623319
system.switch_cpus.branchPred.lookups_0::DirectUncond 1037542.2577670001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 34299.592792
system.switch_cpus.branchPred.lookups_0::total 8545131.07782
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 14745.171243
system.switch_cpus.branchPred.squashes_0::CallDirect 11388.130545000004
system.switch_cpus.branchPred.squashes_0::CallIndirect 28421.123218
system.switch_cpus.branchPred.squashes_0::DirectCond 308426.7873530001
system.switch_cpus.branchPred.squashes_0::DirectUncond 53946.80675900001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8159.731970000002
system.switch_cpus.branchPred.squashes_0::total 425087.75108799996
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 4.393555
system.switch_cpus.branchPred.corrected_0::CallDirect 7310.974023999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 56871.404850000006
system.switch_cpus.branchPred.corrected_0::DirectCond 240569.78140399995
system.switch_cpus.branchPred.corrected_0::DirectUncond 8563.200573999999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2382.6462019999994
system.switch_cpus.branchPred.corrected_0::total 315702.400609
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 465874.65930999996
system.switch_cpus.branchPred.committed_0::CallDirect 128836.43960799999
system.switch_cpus.branchPred.committed_0::CallIndirect 337038.303102
system.switch_cpus.branchPred.committed_0::DirectCond 6178559.192004
system.switch_cpus.branchPred.committed_0::DirectUncond 983595.5327790002
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 26139.947077999997
system.switch_cpus.branchPred.committed_0::total 8120044.073881
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.6182699999999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6786.707895000001
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 56277.37468100001
system.switch_cpus.branchPred.mispredicted_0::DirectCond 236255.80185699998
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6838.856533
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2379.5717759999998
system.switch_cpus.branchPred.mispredicted_0::total 308538.931012
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3684417.0947519997
system.switch_cpus.branchPred.targetProvider_0::BTB 4066760.853809
system.switch_cpus.branchPred.targetProvider_0::RAS 480618.99470499996
system.switch_cpus.branchPred.targetProvider_0::Indirect 313334.134554
system.switch_cpus.branchPred.targetProvider_0::total 8545131.07782
system.switch_cpus.branchPred.targetWrong_0::NoBranch 215593.96937600002
system.switch_cpus.branchPred.targetWrong_0::Return 97941.66420500001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 3.7752850000000002
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2162.991743
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 315702.400609
system.switch_cpus.branchPred.condPredicted 6486985.623319
system.switch_cpus.branchPred.condPredictedTaken 2959683.7024109997
system.switch_cpus.branchPred.condIncorrect 315702.400609
system.switch_cpus.branchPred.predTakenBTBMiss 39846.783773
system.switch_cpus.branchPred.NotTakenMispredicted 217760.73640399997
system.switch_cpus.branchPred.TakenMispredicted 97941.66420500001
system.switch_cpus.branchPred.BTBLookups 8545131.07782
system.switch_cpus.branchPred.BTBUpdates 158502.29179699998
system.switch_cpus.branchPred.BTBHits 6222312.438335
system.switch_cpus.branchPred.BTBHitRatio 0.7247954314600001
system.switch_cpus.branchPred.BTBMispredicted 45139.428258
system.switch_cpus.branchPred.indirectLookups 399759.019112
system.switch_cpus.branchPred.indirectHits 313334.134554
system.switch_cpus.branchPred.indirectMisses 86424.88455799999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 480619.61297500005
system.switch_cpus.branchPred.btb.lookups::CallDirect 140224.56464699996
system.switch_cpus.branchPred.btb.lookups::CallIndirect 365459.42632
system.switch_cpus.branchPred.btb.lookups::DirectCond 6486985.623319
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1037542.2577670001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 34299.592792
system.switch_cpus.branchPred.btb.lookups::total 8545131.07782
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 480619.61297500005
system.switch_cpus.branchPred.btb.misses::CallDirect 7928.607931
system.switch_cpus.branchPred.btb.misses::CallIndirect 365459.42632
system.switch_cpus.branchPred.btb.misses::DirectCond 1425307.985042
system.switch_cpus.branchPred.btb.misses::DirectUncond 9203.414424999999
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 34299.592792
system.switch_cpus.branchPred.btb.misses::total 2322818.639485
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 7310.974023999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 142628.117199
system.switch_cpus.branchPred.btb.updates::DirectUncond 8563.200573999999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 158502.29179699998
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 7310.974023999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 142628.117199
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8563.200573999999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 158502.29179699998
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.switch_cpus.branchPred.indirectBranchPred.lookups 399759.019112
system.switch_cpus.branchPred.indirectBranchPred.hits 313334.134554
system.switch_cpus.branchPred.indirectBranchPred.misses 86424.88455799999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59254.05105200002
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 459013.07016400015
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 520429.16221000004
system.switch_cpus.branchPred.ras.pops 520428.866738
system.switch_cpus.branchPred.ras.squashes 54554.42500599999
system.switch_cpus.branchPred.ras.used 465874.65930999996
system.switch_cpus.branchPred.ras.correct 465874.04104000004
system.switch_cpus.branchPred.ras.incorrect 0.6182699999999999
system.switch_cpus.commit.commitSquashedInsts 1866969.648337
system.switch_cpus.commit.branchMispredicts 299831.763319
system.switch_cpus.commit.numCommittedDist::samples 101014566.021287
system.switch_cpus.commit.numCommittedDist::mean 1.046043549662
system.switch_cpus.commit.numCommittedDist::stdev 1.1595344588079999
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 45456760.070857994
system.switch_cpus.commit.numCommittedDist::1 26075346.120751996
system.switch_cpus.commit.numCommittedDist::2 9079910.982859999
system.switch_cpus.commit.numCommittedDist::3 20402548.846817
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 101014566.021287
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 465874.74271000014
system.switch_cpus.commit.committedInstType_0::No_OpClass 19787.076158999997
system.switch_cpus.commit.committedInstType_0::IntAlu 49873752.883791015
system.switch_cpus.commit.committedInstType_0::IntMult 3174391.000832
system.switch_cpus.commit.committedInstType_0::IntDiv 14367.942978999998
system.switch_cpus.commit.committedInstType_0::FloatAdd 4876.9458700000005
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.6207089999999997
system.switch_cpus.commit.committedInstType_0::FloatCvt 1989.0497830000002
system.switch_cpus.commit.committedInstType_0::FloatMult 625.9268969999998
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 1544.0607300000001
system.switch_cpus.commit.committedInstType_0::FloatDiv 4.451259
system.switch_cpus.commit.committedInstType_0::FloatMisc 439351.7881800001
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.631728
system.switch_cpus.commit.committedInstType_0::SimdAdd 10245215.61018
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3256661.881572
system.switch_cpus.commit.committedInstType_0::SimdAlu 5347010.384757999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1639226.070709
system.switch_cpus.commit.committedInstType_0::SimdCvt 540.991458
system.switch_cpus.commit.committedInstType_0::SimdMisc 1545724.7995599997
system.switch_cpus.commit.committedInstType_0::SimdMult 712578.9402910002
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 680189.7116290001
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1712639.043929
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 539.9659680000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19694136.64496
system.switch_cpus.commit.committedInstType_0::MemWrite 7077654.310659999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105442814.62692298
system.switch_cpus.commit.commitEligibleSamples 20402548.846817
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 33775.494223
system.switch_cpus.commitStats0.numInsts 100025505.42640498
system.switch_cpus.commitStats0.numOps 105442814.62692298
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.04751202
system.switch_cpus.commitStats0.numOpsNotNOP 105417308.24803002
system.switch_cpus.commitStats0.cpi 1.049209802208
system.switch_cpus.commitStats0.ipc 0.9560632926460001
system.switch_cpus.commitStats0.numMemRefs 26771790.95562
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75185370.989642
system.switch_cpus.commitStats0.numLoadInsts 19694136.64496
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7077654.310659999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 35916196.988501005
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19787.076158999997
system.switch_cpus.commitStats0.committedInstType::IntAlu 49873752.883791015
system.switch_cpus.commitStats0.committedInstType::IntMult 3174391.000832
system.switch_cpus.commitStats0.committedInstType::IntDiv 14367.942978999998
system.switch_cpus.commitStats0.committedInstType::FloatAdd 4876.9458700000005
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.6207089999999997
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1989.0497830000002
system.switch_cpus.commitStats0.committedInstType::FloatMult 625.9268969999998
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 1544.0607300000001
system.switch_cpus.commitStats0.committedInstType::FloatDiv 4.451259
system.switch_cpus.commitStats0.committedInstType::FloatMisc 439351.7881800001
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.631728
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10245215.61018
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3256661.881572
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5347010.384757999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1639226.070709
system.switch_cpus.commitStats0.committedInstType::SimdCvt 540.991458
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1545724.7995599997
system.switch_cpus.commitStats0.committedInstType::SimdMult 712578.9402910002
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 680189.7116290001
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1712639.043929
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 539.9659680000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.56199
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.33034199999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19694136.64496
system.switch_cpus.commitStats0.committedInstType::MemWrite 7077654.310659999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105442814.62692298
system.switch_cpus.commitStats0.committedControl::IsControl 8120044.015153
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7290991.105663
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 829052.9094899998
system.switch_cpus.commitStats0.committedControl::IsCondControl 6178559.16264
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1941484.8525130001
system.switch_cpus.commitStats0.committedControl::IsCall 465874.74271000014
system.switch_cpus.commitStats0.committedControl::IsReturn 465874.65930999996
system.switch_cpus.decode.idleCycles 42415790.685390994
system.switch_cpus.decode.blockedCycles 6745913.789563999
system.switch_cpus.decode.runCycles 51639503.359878995
system.switch_cpus.decode.unblockCycles 625081.6977440001
system.switch_cpus.decode.squashCycles 333746.23876499996
system.switch_cpus.decode.branchResolved 4058872.6247150004
system.switch_cpus.decode.branchMispred 16096.854549
system.switch_cpus.decode.decodedInsts 108453979.38414198
system.switch_cpus.decode.squashedInsts 14645.566636999998
system.switch_cpus.executeStats0.numInsts 107147656.061722
system.switch_cpus.executeStats0.numNop 25536.127254000003
system.switch_cpus.executeStats0.numBranches 8228514.369421001
system.switch_cpus.executeStats0.numLoadInsts 20679847.579735998
system.switch_cpus.executeStats0.numStoreInsts 7125366.778615
system.switch_cpus.executeStats0.instRate 1.023543869135
system.switch_cpus.executeStats0.numCCRegReads 20711514.263691004
system.switch_cpus.executeStats0.numCCRegWrites 20309112.173319
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 108315915.44633302
system.switch_cpus.executeStats0.numIntRegWrites 52677505.578032
system.switch_cpus.executeStats0.numMemRefs 27805214.358350996
system.switch_cpus.executeStats0.numMiscRegReads 76429829.591965
system.switch_cpus.executeStats0.numMiscRegWrites 10125.337919000001
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 54654434.76624799
system.switch_cpus.executeStats0.numVecRegWrites 34224422.936423
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4860713.9830680005
system.switch_cpus.fetch.cycles 57798954.09320201
system.switch_cpus.fetch.squashCycles 699240.826726
system.switch_cpus.fetch.cacheLines 29519748.345723
system.switch_cpus.fetch.icacheSquashes 164875.77950300003
system.switch_cpus.fetch.nisnDist::samples 101760035.77134302
system.switch_cpus.fetch.nisnDist::mean 1.0729178073999999
system.switch_cpus.fetch.nisnDist::stdev 1.236519284491
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 48648027.477
system.switch_cpus.fetch.nisnDist::1 23199382.923020996
system.switch_cpus.fetch.nisnDist::2 3994574.7316980003
system.switch_cpus.fetch.nisnDist::3 25918050.639624003
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 101760035.77134302
system.switch_cpus.fetchStats0.numInsts 103360141.31404798
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9880762658630001
system.switch_cpus.fetchStats0.numBranches 8545131.07782
system.switch_cpus.fetchStats0.branchRate 0.08194075109099999
system.switch_cpus.fetchStats0.icacheStallCycles 43611430.558679
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 333746.23876499996
system.switch_cpus.iew.blockCycles 1115341.4885379998
system.switch_cpus.iew.unblockCycles 743870.61373
system.switch_cpus.iew.dispatchedInsts 107309339.986087
system.switch_cpus.iew.dispSquashedInsts 157191.533202
system.switch_cpus.iew.dispLoadInsts 20260535.975156
system.switch_cpus.iew.dispStoreInsts 7199672.707173
system.switch_cpus.iew.dispNonSpecInsts 2.0181530000000003
system.switch_cpus.iew.iqFullEvents 5085.580874
system.switch_cpus.iew.lsqFullEvents 723679.0674109999
system.switch_cpus.iew.predictedTakenIncorrect 102596.42265200001
system.switch_cpus.iew.predictedNotTakenIncorrect 205804.28906600003
system.switch_cpus.iew.branchMispredicts 308400.711718
system.switch_cpus.iew.instsToCommit 106431855.038052
system.switch_cpus.iew.writebackCount 106375103.22877601
system.switch_cpus.iew.producerInst 39112606.355440006
system.switch_cpus.iew.consumerInst 55238389.05996801
system.switch_cpus.iew.wbRate 1.016261356065
system.switch_cpus.iew.wbFanout 0.7098707686229999
system.switch_cpus.lsq0.forwLoads 48372.068845
system.switch_cpus.lsq0.squashedLoads 566398.727418
system.switch_cpus.lsq0.ignoredResponses 1507.1754429999996
system.switch_cpus.lsq0.memOrderViolation 34030.63563999999
system.switch_cpus.lsq0.squashedStores 122018.925471
system.switch_cpus.lsq0.rescheduledLoads 26478.229713000004
system.switch_cpus.lsq0.blockedByCache 83842.70132999998
system.switch_cpus.lsq0.loadToUse::samples 19688059.451478
system.switch_cpus.lsq0.loadToUse::mean 5.359043269873
system.switch_cpus.lsq0.loadToUse::stdev 19.773182543315
system.switch_cpus.lsq0.loadToUse::0-9 18951222.056451
system.switch_cpus.lsq0.loadToUse::10-19 97586.07592700001
system.switch_cpus.lsq0.loadToUse::20-29 442850.551402
system.switch_cpus.lsq0.loadToUse::30-39 48649.156227000014
system.switch_cpus.lsq0.loadToUse::40-49 10225.285303
system.switch_cpus.lsq0.loadToUse::50-59 4653.895178000001
system.switch_cpus.lsq0.loadToUse::60-69 3976.3720620000004
system.switch_cpus.lsq0.loadToUse::70-79 1661.206774
system.switch_cpus.lsq0.loadToUse::80-89 1318.976251
system.switch_cpus.lsq0.loadToUse::90-99 1761.3572049999998
system.switch_cpus.lsq0.loadToUse::100-109 2398.2615490000003
system.switch_cpus.lsq0.loadToUse::110-119 5505.282124
system.switch_cpus.lsq0.loadToUse::120-129 10030.381241
system.switch_cpus.lsq0.loadToUse::130-139 8779.782860000001
system.switch_cpus.lsq0.loadToUse::140-149 26560.383834999997
system.switch_cpus.lsq0.loadToUse::150-159 5557.606157000001
system.switch_cpus.lsq0.loadToUse::160-169 5635.9896499999995
system.switch_cpus.lsq0.loadToUse::170-179 11945.82319
system.switch_cpus.lsq0.loadToUse::180-189 4937.742294999998
system.switch_cpus.lsq0.loadToUse::190-199 3443.657031
system.switch_cpus.lsq0.loadToUse::200-209 3594.5559109999995
system.switch_cpus.lsq0.loadToUse::210-219 1621.7128810000002
system.switch_cpus.lsq0.loadToUse::220-229 1091.967089
system.switch_cpus.lsq0.loadToUse::230-239 786.0646989999999
system.switch_cpus.lsq0.loadToUse::240-249 749.759287
system.switch_cpus.lsq0.loadToUse::250-259 970.401771
system.switch_cpus.lsq0.loadToUse::260-269 1031.279435
system.switch_cpus.lsq0.loadToUse::270-279 1161.380931
system.switch_cpus.lsq0.loadToUse::280-289 1561.9894429999997
system.switch_cpus.lsq0.loadToUse::290-299 1574.952644
system.switch_cpus.lsq0.loadToUse::overflows 25215.919083000008
system.switch_cpus.lsq0.loadToUse::min_value 1.029364
system.switch_cpus.lsq0.loadToUse::max_value 1502.954217
system.switch_cpus.lsq0.loadToUse::total 19688059.451478
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 52474269620.8945
system.switch_cpus.rename.squashCycles 333746.23876499996
system.switch_cpus.rename.idleCycles 42791159.977998
system.switch_cpus.rename.blockCycles 3661427.082813
system.switch_cpus.rename.serializeStallCycles 50101.16347000001
system.switch_cpus.rename.runCycles 51782038.055984
system.switch_cpus.rename.unblockCycles 3141563.2523129997
system.switch_cpus.rename.renamedInsts 108023786.54291
system.switch_cpus.rename.ROBFullEvents 85145.488967
system.switch_cpus.rename.IQFullEvents 632582.2967630002
system.switch_cpus.rename.LQFullEvents 378861.2850810001
system.switch_cpus.rename.SQFullEvents 1590299.1258430001
system.switch_cpus.rename.fullRegistersEvents 374723.60521199997
system.switch_cpus.rename.renamedOperands 114962735.02618198
system.switch_cpus.rename.lookups 262980880.90576997
system.switch_cpus.rename.intLookups 109315417.891826
system.switch_cpus.rename.vecLookups 54706444.117789
system.switch_cpus.rename.committedMaps 112185653.88476299
system.switch_cpus.rename.undoneMaps 2777082.4868509993
system.switch_cpus.rename.serializing 251.58675400000007
system.switch_cpus.rename.tempSerializing 1.099717
system.switch_cpus.rename.skidInsts 1313112.130976
system.switch_cpus.rob.reads 187921783.76557
system.switch_cpus.rob.writes 215365631.645814
system.switch_cpus.rob.squashedLoads 572974.0492330001
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 123025.20351400002
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.04751202
system.switch_cpus.thread_0.numOps 105417308.24803002
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1178593.0491420003
system.tol2bus.transDist::WritebackDirty 187345.05409100006
system.tol2bus.transDist::WritebackClean 746395.7857609998
system.tol2bus.transDist::CleanEvict 406412.1818430001
system.tol2bus.transDist::ReadExReq 111336.237341
system.tol2bus.transDist::ReadExResp 111336.266501
system.tol2bus.transDist::ReadCleanReq 746424.3642709999
system.tol2bus.transDist::ReadSharedReq 432168.67386
system.tol2bus.pktCount::total 3870853.629574
system.tol2bus.pktSize::total 141421888.789184
system.tol2bus.snoops 49887.524794
system.tol2bus.snoopTraffic 893001.1624959998
system.tol2bus.snoopFanout::samples 1340181.571045
system.tol2bus.snoopFanout::mean 0.00013368886900000002
system.tol2bus.snoopFanout::stdev 0.007221496639999998
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1340017.8018820004
system.tol2bus.snoopFanout::1 163.769163
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9692089999999999
system.tol2bus.snoopFanout::total 1340181.571045
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 52474269620.8945
system.tol2bus.reqLayer0.occupancy 2210067468.264
system.tol2bus.reqLayer0.utilization 0.020758600000000002
system.tol2bus.respLayer0.occupancy 1120726740.218461
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 815541809.241009
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2580559.5431520003
system.tol2bus.snoop_filter.hitSingleRequests 1290265.4969010002
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 163.769163
system.tol2bus.snoop_filter.hitSingleSnoops 163.769163
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 13953.143163999997
system.l2.writebacks::total 13953.143163999997
system.l2.tags.occupancies::writebacks 88.27097772232601
system.l2.tags.avgOccs::writebacks 0.0026937800149999997
system.l2.tags.ageTaskId_1024::4 22088.702348
system.mem_ctrls.avgPriority_writebacks::samples 13953.143163999997
system.mem_ctrls.rdPerTurnAround::samples 834.445184
system.mem_ctrls.rdPerTurnAround::mean 289.6951250638111
system.mem_ctrls.rdPerTurnAround::gmean 114.876191704627
system.mem_ctrls.rdPerTurnAround::stdev 1630.096675724309
system.mem_ctrls.rdPerTurnAround::0-1023 830.695599
system.mem_ctrls.rdPerTurnAround::1024-2047 2.064636
system.mem_ctrls.rdPerTurnAround::2048-3071 0.6031799999999999
system.mem_ctrls.rdPerTurnAround::3072-4095 0.051386
system.mem_ctrls.rdPerTurnAround::27648-28671 0.236746
system.mem_ctrls.rdPerTurnAround::total 834.445184
system.mem_ctrls.wrPerTurnAround::samples 834.445184
system.mem_ctrls.wrPerTurnAround::mean 16.541152471344002
system.mem_ctrls.wrPerTurnAround::gmean 16.506534835653
system.mem_ctrls.wrPerTurnAround::stdev 1.097464956369
system.mem_ctrls.wrPerTurnAround::16 626.1900210000001
system.mem_ctrls.wrPerTurnAround::18 107.09387799999999
system.mem_ctrls.wrPerTurnAround::19 43.429714
system.mem_ctrls.wrPerTurnAround::20 44.690972999999985
system.mem_ctrls.wrPerTurnAround::21 8.48064
system.mem_ctrls.wrPerTurnAround::total 834.445184
system.mem_ctrls.requestorWriteBytes::writebacks 891371.7603199999
system.mem_ctrls.requestorWriteRate::writebacks 16162747.262389718
system.mem_ctrls.requestorWriteAccesses::writebacks 13953.143163999997
system.mem_ctrls.requestorWriteTotalLat::writebacks 961831468416.6611
system.mem_ctrls.requestorWriteAvgLat::writebacks 308725433.52733546
system.mem_ctrls.dram.bytesWritten::writebacks 893001.1624959998
system.mem_ctrls.dram.bytesWritten::total 893001.1624959998
system.mem_ctrls.dram.numWrites::writebacks 13953.143163999997
system.mem_ctrls.dram.numWrites::total 13953.143163999997
system.mem_ctrls.dram.bwWrite::writebacks 16193893.474301001
system.mem_ctrls.dram.bwWrite::total 16193893.474301001
system.mem_ctrls.dram.bwTotal::writebacks 16193893.474301001
system.membus.transDist::WritebackDirty 13953.143163999997
system.membus.transDist::CleanEvict 35770.715239
system.switch_cpus.executeStats0.numVecPredRegReads 113836.37865299999
system.switch_cpus.executeStats0.numVecPredRegWrites 37960.60663699999
system.switch_cpus.fetch.miscStallCycles 5.327686999999999
system.switch_cpus.fetch.pendingTrapStallCycles 39.176603
system.switch_cpus.rename.vecPredLookups 76312.24225199998
system.l2.InvalidateReq.hits::switch_cpus.data 44.61049799999999
system.l2.InvalidateReq.hits::total 44.61049799999999
system.l2.InvalidateReq.accesses::switch_cpus.data 364.770779
system.l2.InvalidateReq.accesses::total 364.770779
system.mem_ctrls.rdPerTurnAround::23552-24575 0.25468999999999997
system.tol2bus.transDist::InvalidateReq 364.770779
system.tol2bus.transDist::InvalidateResp 364.770779
system.l2.InvalidateReq.misses::switch_cpus.data 321.050981
system.l2.InvalidateReq.misses::total 321.050981
system.l2.InvalidateReq.missRate::switch_cpus.data 0.32622358451699995
system.l2.InvalidateReq.missRate::total 0.32622358451699995
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 321.050981
system.l2.InvalidateReq.mshrMisses::total 321.050981
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 6122633.509
system.l2.InvalidateReq.mshrMissLatency::total 6122633.509
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.32622358451699995
system.l2.InvalidateReq.mshrMissRate::total 0.32622358451699995
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 10607.854879264398
system.l2.InvalidateReq.avgMshrMissLatency::total 10607.854879264398
system.l2.UpgradeReq.hits::switch_cpus.data 0.328712
system.l2.UpgradeReq.hits::total 0.328712
system.l2.UpgradeReq.accesses::switch_cpus.data 0.328712
system.l2.UpgradeReq.accesses::total 0.328712
system.membus.transDist::InvalidateReq 321.050981
system.switch_cpus.nonSpecInstsAdded 2.534465
system.switch_cpus.squashedNonSpecRemoved 1.434748
system.tol2bus.transDist::UpgradeReq 0.328712
system.tol2bus.transDist::UpgradeResp 0.328712
system.mem_ctrls.wrPerTurnAround::17 3.6205189999999994
system.mem_ctrls.wrPerTurnAround::22 0.20085699999999998
system.mem_ctrls.wrPerTurnAround::24 0.44351699999999994
system.mem_ctrls.wrPerTurnAround::25 0.192904
system.switch_cpus.commit.commitNonSpecStalls 1.099717
system.mem_ctrls.rdPerTurnAround::17408-18431 0.125816
system.l2.CleanEvict.mshrMisses::writebacks 0.102772
system.l2.CleanEvict.mshrMisses::total 0.102772
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::26624-27647 0.08890700000000001
system.mem_ctrls.rdPerTurnAround::25600-26623 0.146207
system.mem_ctrls.rdPerTurnAround::24576-25599 0.02916
system.mem_ctrls.wrPerTurnAround::23 0.071574
system.mem_ctrls.rdPerTurnAround::4096-5119 0.035889
system.mem_ctrls.rdPerTurnAround::21504-22527 0.057095999999999994
system.mem_ctrls.rdPerTurnAround::22528-23551 0.025285
system.mem_ctrls.rdPerTurnAround::30720-31743 0.030587
system.mem_ctrls.wrPerTurnAround::26 0.030587
CPI 1.0494854027730023

Per-Address PND Load Violations:
