0.6
2018.1
Apr  4 2018
18:43:17
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Top_Design.vhd,1527970290,vhdl,,,,top_design,,,,,,,,
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Top_Design_TB.vhd,1527970496,vhdl,,,,top_design_tb,,,,,,,,
