-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dL_dy_val : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0 : IN STD_LOGIC_VECTOR (5 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1 : IN STD_LOGIC_VECTOR (5 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv24_66 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001100110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_AB : STD_LOGIC_VECTOR (7 downto 0) := "10101011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_A7 : STD_LOGIC_VECTOR (7 downto 0) := "10100111";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_A5 : STD_LOGIC_VECTOR (7 downto 0) := "10100101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_A3 : STD_LOGIC_VECTOR (7 downto 0) := "10100011";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_A1 : STD_LOGIC_VECTOR (7 downto 0) := "10100001";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_9F : STD_LOGIC_VECTOR (7 downto 0) := "10011111";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_9D : STD_LOGIC_VECTOR (7 downto 0) := "10011101";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_9B : STD_LOGIC_VECTOR (7 downto 0) := "10011011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_99 : STD_LOGIC_VECTOR (7 downto 0) := "10011001";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_97 : STD_LOGIC_VECTOR (7 downto 0) := "10010111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_96 : STD_LOGIC_VECTOR (7 downto 0) := "10010110";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_94 : STD_LOGIC_VECTOR (7 downto 0) := "10010100";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_92 : STD_LOGIC_VECTOR (7 downto 0) := "10010010";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_8E : STD_LOGIC_VECTOR (7 downto 0) := "10001110";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_8D : STD_LOGIC_VECTOR (7 downto 0) := "10001101";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_8B : STD_LOGIC_VECTOR (7 downto 0) := "10001011";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_89 : STD_LOGIC_VECTOR (7 downto 0) := "10001001";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv8_14 : STD_LOGIC_VECTOR (7 downto 0) := "00010100";
    constant ap_const_lv8_86 : STD_LOGIC_VECTOR (7 downto 0) := "10000110";
    constant ap_const_lv8_15 : STD_LOGIC_VECTOR (7 downto 0) := "00010101";
    constant ap_const_lv8_84 : STD_LOGIC_VECTOR (7 downto 0) := "10000100";
    constant ap_const_lv8_16 : STD_LOGIC_VECTOR (7 downto 0) := "00010110";
    constant ap_const_lv8_82 : STD_LOGIC_VECTOR (7 downto 0) := "10000010";
    constant ap_const_lv8_17 : STD_LOGIC_VECTOR (7 downto 0) := "00010111";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv8_18 : STD_LOGIC_VECTOR (7 downto 0) := "00011000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_19 : STD_LOGIC_VECTOR (7 downto 0) := "00011001";
    constant ap_const_lv8_7D : STD_LOGIC_VECTOR (7 downto 0) := "01111101";
    constant ap_const_lv8_1A : STD_LOGIC_VECTOR (7 downto 0) := "00011010";
    constant ap_const_lv8_7C : STD_LOGIC_VECTOR (7 downto 0) := "01111100";
    constant ap_const_lv8_1B : STD_LOGIC_VECTOR (7 downto 0) := "00011011";
    constant ap_const_lv8_7A : STD_LOGIC_VECTOR (7 downto 0) := "01111010";
    constant ap_const_lv8_1C : STD_LOGIC_VECTOR (7 downto 0) := "00011100";
    constant ap_const_lv8_79 : STD_LOGIC_VECTOR (7 downto 0) := "01111001";
    constant ap_const_lv8_1D : STD_LOGIC_VECTOR (7 downto 0) := "00011101";
    constant ap_const_lv8_77 : STD_LOGIC_VECTOR (7 downto 0) := "01110111";
    constant ap_const_lv8_1E : STD_LOGIC_VECTOR (7 downto 0) := "00011110";
    constant ap_const_lv8_75 : STD_LOGIC_VECTOR (7 downto 0) := "01110101";
    constant ap_const_lv8_1F : STD_LOGIC_VECTOR (7 downto 0) := "00011111";
    constant ap_const_lv8_74 : STD_LOGIC_VECTOR (7 downto 0) := "01110100";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv8_72 : STD_LOGIC_VECTOR (7 downto 0) := "01110010";
    constant ap_const_lv8_21 : STD_LOGIC_VECTOR (7 downto 0) := "00100001";
    constant ap_const_lv8_71 : STD_LOGIC_VECTOR (7 downto 0) := "01110001";
    constant ap_const_lv8_22 : STD_LOGIC_VECTOR (7 downto 0) := "00100010";
    constant ap_const_lv8_6F : STD_LOGIC_VECTOR (7 downto 0) := "01101111";
    constant ap_const_lv8_23 : STD_LOGIC_VECTOR (7 downto 0) := "00100011";
    constant ap_const_lv8_6E : STD_LOGIC_VECTOR (7 downto 0) := "01101110";
    constant ap_const_lv8_24 : STD_LOGIC_VECTOR (7 downto 0) := "00100100";
    constant ap_const_lv8_6C : STD_LOGIC_VECTOR (7 downto 0) := "01101100";
    constant ap_const_lv8_25 : STD_LOGIC_VECTOR (7 downto 0) := "00100101";
    constant ap_const_lv8_6B : STD_LOGIC_VECTOR (7 downto 0) := "01101011";
    constant ap_const_lv8_26 : STD_LOGIC_VECTOR (7 downto 0) := "00100110";
    constant ap_const_lv8_69 : STD_LOGIC_VECTOR (7 downto 0) := "01101001";
    constant ap_const_lv8_27 : STD_LOGIC_VECTOR (7 downto 0) := "00100111";
    constant ap_const_lv8_68 : STD_LOGIC_VECTOR (7 downto 0) := "01101000";
    constant ap_const_lv8_28 : STD_LOGIC_VECTOR (7 downto 0) := "00101000";
    constant ap_const_lv8_67 : STD_LOGIC_VECTOR (7 downto 0) := "01100111";
    constant ap_const_lv8_29 : STD_LOGIC_VECTOR (7 downto 0) := "00101001";
    constant ap_const_lv8_65 : STD_LOGIC_VECTOR (7 downto 0) := "01100101";
    constant ap_const_lv8_2A : STD_LOGIC_VECTOR (7 downto 0) := "00101010";
    constant ap_const_lv8_64 : STD_LOGIC_VECTOR (7 downto 0) := "01100100";
    constant ap_const_lv8_2B : STD_LOGIC_VECTOR (7 downto 0) := "00101011";
    constant ap_const_lv8_62 : STD_LOGIC_VECTOR (7 downto 0) := "01100010";
    constant ap_const_lv8_2C : STD_LOGIC_VECTOR (7 downto 0) := "00101100";
    constant ap_const_lv8_61 : STD_LOGIC_VECTOR (7 downto 0) := "01100001";
    constant ap_const_lv8_2D : STD_LOGIC_VECTOR (7 downto 0) := "00101101";
    constant ap_const_lv8_60 : STD_LOGIC_VECTOR (7 downto 0) := "01100000";
    constant ap_const_lv8_2E : STD_LOGIC_VECTOR (7 downto 0) := "00101110";
    constant ap_const_lv8_5E : STD_LOGIC_VECTOR (7 downto 0) := "01011110";
    constant ap_const_lv8_2F : STD_LOGIC_VECTOR (7 downto 0) := "00101111";
    constant ap_const_lv8_5D : STD_LOGIC_VECTOR (7 downto 0) := "01011101";
    constant ap_const_lv8_30 : STD_LOGIC_VECTOR (7 downto 0) := "00110000";
    constant ap_const_lv8_5C : STD_LOGIC_VECTOR (7 downto 0) := "01011100";
    constant ap_const_lv8_31 : STD_LOGIC_VECTOR (7 downto 0) := "00110001";
    constant ap_const_lv8_5A : STD_LOGIC_VECTOR (7 downto 0) := "01011010";
    constant ap_const_lv8_32 : STD_LOGIC_VECTOR (7 downto 0) := "00110010";
    constant ap_const_lv8_59 : STD_LOGIC_VECTOR (7 downto 0) := "01011001";
    constant ap_const_lv8_33 : STD_LOGIC_VECTOR (7 downto 0) := "00110011";
    constant ap_const_lv8_58 : STD_LOGIC_VECTOR (7 downto 0) := "01011000";
    constant ap_const_lv8_34 : STD_LOGIC_VECTOR (7 downto 0) := "00110100";
    constant ap_const_lv8_56 : STD_LOGIC_VECTOR (7 downto 0) := "01010110";
    constant ap_const_lv8_35 : STD_LOGIC_VECTOR (7 downto 0) := "00110101";
    constant ap_const_lv8_55 : STD_LOGIC_VECTOR (7 downto 0) := "01010101";
    constant ap_const_lv8_36 : STD_LOGIC_VECTOR (7 downto 0) := "00110110";
    constant ap_const_lv8_54 : STD_LOGIC_VECTOR (7 downto 0) := "01010100";
    constant ap_const_lv8_37 : STD_LOGIC_VECTOR (7 downto 0) := "00110111";
    constant ap_const_lv8_53 : STD_LOGIC_VECTOR (7 downto 0) := "01010011";
    constant ap_const_lv8_38 : STD_LOGIC_VECTOR (7 downto 0) := "00111000";
    constant ap_const_lv8_51 : STD_LOGIC_VECTOR (7 downto 0) := "01010001";
    constant ap_const_lv8_39 : STD_LOGIC_VECTOR (7 downto 0) := "00111001";
    constant ap_const_lv8_50 : STD_LOGIC_VECTOR (7 downto 0) := "01010000";
    constant ap_const_lv8_3A : STD_LOGIC_VECTOR (7 downto 0) := "00111010";
    constant ap_const_lv8_4F : STD_LOGIC_VECTOR (7 downto 0) := "01001111";
    constant ap_const_lv8_3B : STD_LOGIC_VECTOR (7 downto 0) := "00111011";
    constant ap_const_lv8_4E : STD_LOGIC_VECTOR (7 downto 0) := "01001110";
    constant ap_const_lv8_3C : STD_LOGIC_VECTOR (7 downto 0) := "00111100";
    constant ap_const_lv8_4D : STD_LOGIC_VECTOR (7 downto 0) := "01001101";
    constant ap_const_lv8_3D : STD_LOGIC_VECTOR (7 downto 0) := "00111101";
    constant ap_const_lv8_4B : STD_LOGIC_VECTOR (7 downto 0) := "01001011";
    constant ap_const_lv8_3E : STD_LOGIC_VECTOR (7 downto 0) := "00111110";
    constant ap_const_lv8_4A : STD_LOGIC_VECTOR (7 downto 0) := "01001010";
    constant ap_const_lv8_3F : STD_LOGIC_VECTOR (7 downto 0) := "00111111";
    constant ap_const_lv8_49 : STD_LOGIC_VECTOR (7 downto 0) := "01001001";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv8_48 : STD_LOGIC_VECTOR (7 downto 0) := "01001000";
    constant ap_const_lv8_41 : STD_LOGIC_VECTOR (7 downto 0) := "01000001";
    constant ap_const_lv8_47 : STD_LOGIC_VECTOR (7 downto 0) := "01000111";
    constant ap_const_lv8_46 : STD_LOGIC_VECTOR (7 downto 0) := "01000110";
    constant ap_const_lv8_43 : STD_LOGIC_VECTOR (7 downto 0) := "01000011";
    constant ap_const_lv8_45 : STD_LOGIC_VECTOR (7 downto 0) := "01000101";
    constant ap_const_lv8_44 : STD_LOGIC_VECTOR (7 downto 0) := "01000100";
    constant ap_const_lv10_2AB : STD_LOGIC_VECTOR (9 downto 0) := "1010101011";
    constant ap_const_lv10_2AA : STD_LOGIC_VECTOR (9 downto 0) := "1010101010";
    constant ap_const_lv10_2A9 : STD_LOGIC_VECTOR (9 downto 0) := "1010101001";
    constant ap_const_lv10_2A8 : STD_LOGIC_VECTOR (9 downto 0) := "1010101000";
    constant ap_const_lv10_2A7 : STD_LOGIC_VECTOR (9 downto 0) := "1010100111";
    constant ap_const_lv10_2A6 : STD_LOGIC_VECTOR (9 downto 0) := "1010100110";
    constant ap_const_lv10_2A5 : STD_LOGIC_VECTOR (9 downto 0) := "1010100101";
    constant ap_const_lv10_2A4 : STD_LOGIC_VECTOR (9 downto 0) := "1010100100";
    constant ap_const_lv10_2A3 : STD_LOGIC_VECTOR (9 downto 0) := "1010100011";
    constant ap_const_lv10_2A2 : STD_LOGIC_VECTOR (9 downto 0) := "1010100010";
    constant ap_const_lv10_2A1 : STD_LOGIC_VECTOR (9 downto 0) := "1010100001";
    constant ap_const_lv10_2A0 : STD_LOGIC_VECTOR (9 downto 0) := "1010100000";
    constant ap_const_lv10_29F : STD_LOGIC_VECTOR (9 downto 0) := "1010011111";
    constant ap_const_lv10_29E : STD_LOGIC_VECTOR (9 downto 0) := "1010011110";
    constant ap_const_lv10_29D : STD_LOGIC_VECTOR (9 downto 0) := "1010011101";
    constant ap_const_lv10_29C : STD_LOGIC_VECTOR (9 downto 0) := "1010011100";
    constant ap_const_lv10_29B : STD_LOGIC_VECTOR (9 downto 0) := "1010011011";
    constant ap_const_lv10_29A : STD_LOGIC_VECTOR (9 downto 0) := "1010011010";
    constant ap_const_lv10_299 : STD_LOGIC_VECTOR (9 downto 0) := "1010011001";
    constant ap_const_lv10_298 : STD_LOGIC_VECTOR (9 downto 0) := "1010011000";
    constant ap_const_lv10_297 : STD_LOGIC_VECTOR (9 downto 0) := "1010010111";
    constant ap_const_lv10_296 : STD_LOGIC_VECTOR (9 downto 0) := "1010010110";
    constant ap_const_lv10_295 : STD_LOGIC_VECTOR (9 downto 0) := "1010010101";
    constant ap_const_lv10_294 : STD_LOGIC_VECTOR (9 downto 0) := "1010010100";
    constant ap_const_lv10_293 : STD_LOGIC_VECTOR (9 downto 0) := "1010010011";
    constant ap_const_lv10_291 : STD_LOGIC_VECTOR (9 downto 0) := "1010010001";
    constant ap_const_lv10_290 : STD_LOGIC_VECTOR (9 downto 0) := "1010010000";
    constant ap_const_lv10_28F : STD_LOGIC_VECTOR (9 downto 0) := "1010001111";
    constant ap_const_lv10_28E : STD_LOGIC_VECTOR (9 downto 0) := "1010001110";
    constant ap_const_lv10_28D : STD_LOGIC_VECTOR (9 downto 0) := "1010001101";
    constant ap_const_lv10_28B : STD_LOGIC_VECTOR (9 downto 0) := "1010001011";
    constant ap_const_lv10_28A : STD_LOGIC_VECTOR (9 downto 0) := "1010001010";
    constant ap_const_lv10_289 : STD_LOGIC_VECTOR (9 downto 0) := "1010001001";
    constant ap_const_lv10_287 : STD_LOGIC_VECTOR (9 downto 0) := "1010000111";
    constant ap_const_lv10_286 : STD_LOGIC_VECTOR (9 downto 0) := "1010000110";
    constant ap_const_lv10_285 : STD_LOGIC_VECTOR (9 downto 0) := "1010000101";
    constant ap_const_lv10_283 : STD_LOGIC_VECTOR (9 downto 0) := "1010000011";
    constant ap_const_lv10_282 : STD_LOGIC_VECTOR (9 downto 0) := "1010000010";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv10_27F : STD_LOGIC_VECTOR (9 downto 0) := "1001111111";
    constant ap_const_lv10_27E : STD_LOGIC_VECTOR (9 downto 0) := "1001111110";
    constant ap_const_lv10_27C : STD_LOGIC_VECTOR (9 downto 0) := "1001111100";
    constant ap_const_lv10_27B : STD_LOGIC_VECTOR (9 downto 0) := "1001111011";
    constant ap_const_lv10_279 : STD_LOGIC_VECTOR (9 downto 0) := "1001111001";
    constant ap_const_lv10_277 : STD_LOGIC_VECTOR (9 downto 0) := "1001110111";
    constant ap_const_lv10_276 : STD_LOGIC_VECTOR (9 downto 0) := "1001110110";
    constant ap_const_lv10_274 : STD_LOGIC_VECTOR (9 downto 0) := "1001110100";
    constant ap_const_lv10_273 : STD_LOGIC_VECTOR (9 downto 0) := "1001110011";
    constant ap_const_lv10_271 : STD_LOGIC_VECTOR (9 downto 0) := "1001110001";
    constant ap_const_lv10_26F : STD_LOGIC_VECTOR (9 downto 0) := "1001101111";
    constant ap_const_lv10_26E : STD_LOGIC_VECTOR (9 downto 0) := "1001101110";
    constant ap_const_lv10_26C : STD_LOGIC_VECTOR (9 downto 0) := "1001101100";
    constant ap_const_lv10_26A : STD_LOGIC_VECTOR (9 downto 0) := "1001101010";
    constant ap_const_lv10_269 : STD_LOGIC_VECTOR (9 downto 0) := "1001101001";
    constant ap_const_lv10_267 : STD_LOGIC_VECTOR (9 downto 0) := "1001100111";
    constant ap_const_lv10_265 : STD_LOGIC_VECTOR (9 downto 0) := "1001100101";
    constant ap_const_lv10_263 : STD_LOGIC_VECTOR (9 downto 0) := "1001100011";
    constant ap_const_lv10_261 : STD_LOGIC_VECTOR (9 downto 0) := "1001100001";
    constant ap_const_lv10_260 : STD_LOGIC_VECTOR (9 downto 0) := "1001100000";
    constant ap_const_lv10_25E : STD_LOGIC_VECTOR (9 downto 0) := "1001011110";
    constant ap_const_lv10_25C : STD_LOGIC_VECTOR (9 downto 0) := "1001011100";
    constant ap_const_lv10_25A : STD_LOGIC_VECTOR (9 downto 0) := "1001011010";
    constant ap_const_lv10_258 : STD_LOGIC_VECTOR (9 downto 0) := "1001011000";
    constant ap_const_lv10_256 : STD_LOGIC_VECTOR (9 downto 0) := "1001010110";
    constant ap_const_lv10_254 : STD_LOGIC_VECTOR (9 downto 0) := "1001010100";
    constant ap_const_lv10_252 : STD_LOGIC_VECTOR (9 downto 0) := "1001010010";
    constant ap_const_lv10_250 : STD_LOGIC_VECTOR (9 downto 0) := "1001010000";
    constant ap_const_lv10_24F : STD_LOGIC_VECTOR (9 downto 0) := "1001001111";
    constant ap_const_lv10_24D : STD_LOGIC_VECTOR (9 downto 0) := "1001001101";
    constant ap_const_lv10_24B : STD_LOGIC_VECTOR (9 downto 0) := "1001001011";
    constant ap_const_lv10_248 : STD_LOGIC_VECTOR (9 downto 0) := "1001001000";
    constant ap_const_lv10_246 : STD_LOGIC_VECTOR (9 downto 0) := "1001000110";
    constant ap_const_lv10_244 : STD_LOGIC_VECTOR (9 downto 0) := "1001000100";
    constant ap_const_lv10_242 : STD_LOGIC_VECTOR (9 downto 0) := "1001000010";
    constant ap_const_lv10_240 : STD_LOGIC_VECTOR (9 downto 0) := "1001000000";
    constant ap_const_lv10_23E : STD_LOGIC_VECTOR (9 downto 0) := "1000111110";
    constant ap_const_lv10_23C : STD_LOGIC_VECTOR (9 downto 0) := "1000111100";
    constant ap_const_lv10_23A : STD_LOGIC_VECTOR (9 downto 0) := "1000111010";
    constant ap_const_lv10_238 : STD_LOGIC_VECTOR (9 downto 0) := "1000111000";
    constant ap_const_lv10_236 : STD_LOGIC_VECTOR (9 downto 0) := "1000110110";
    constant ap_const_lv10_234 : STD_LOGIC_VECTOR (9 downto 0) := "1000110100";
    constant ap_const_lv10_231 : STD_LOGIC_VECTOR (9 downto 0) := "1000110001";
    constant ap_const_lv10_22F : STD_LOGIC_VECTOR (9 downto 0) := "1000101111";
    constant ap_const_lv10_22D : STD_LOGIC_VECTOR (9 downto 0) := "1000101101";
    constant ap_const_lv10_22B : STD_LOGIC_VECTOR (9 downto 0) := "1000101011";
    constant ap_const_lv10_228 : STD_LOGIC_VECTOR (9 downto 0) := "1000101000";
    constant ap_const_lv10_226 : STD_LOGIC_VECTOR (9 downto 0) := "1000100110";
    constant ap_const_lv10_224 : STD_LOGIC_VECTOR (9 downto 0) := "1000100100";
    constant ap_const_lv10_222 : STD_LOGIC_VECTOR (9 downto 0) := "1000100010";
    constant ap_const_lv10_21F : STD_LOGIC_VECTOR (9 downto 0) := "1000011111";
    constant ap_const_lv10_21D : STD_LOGIC_VECTOR (9 downto 0) := "1000011101";
    constant ap_const_lv10_21B : STD_LOGIC_VECTOR (9 downto 0) := "1000011011";
    constant ap_const_lv10_219 : STD_LOGIC_VECTOR (9 downto 0) := "1000011001";
    constant ap_const_lv10_216 : STD_LOGIC_VECTOR (9 downto 0) := "1000010110";
    constant ap_const_lv10_214 : STD_LOGIC_VECTOR (9 downto 0) := "1000010100";
    constant ap_const_lv10_212 : STD_LOGIC_VECTOR (9 downto 0) := "1000010010";
    constant ap_const_lv10_20F : STD_LOGIC_VECTOR (9 downto 0) := "1000001111";
    constant ap_const_lv10_20D : STD_LOGIC_VECTOR (9 downto 0) := "1000001101";
    constant ap_const_lv10_20A : STD_LOGIC_VECTOR (9 downto 0) := "1000001010";
    constant ap_const_lv10_208 : STD_LOGIC_VECTOR (9 downto 0) := "1000001000";
    constant ap_const_lv10_206 : STD_LOGIC_VECTOR (9 downto 0) := "1000000110";
    constant ap_const_lv10_203 : STD_LOGIC_VECTOR (9 downto 0) := "1000000011";
    constant ap_const_lv10_201 : STD_LOGIC_VECTOR (9 downto 0) := "1000000001";
    constant ap_const_lv10_1FE : STD_LOGIC_VECTOR (9 downto 0) := "0111111110";
    constant ap_const_lv10_1FC : STD_LOGIC_VECTOR (9 downto 0) := "0111111100";
    constant ap_const_lv10_1FA : STD_LOGIC_VECTOR (9 downto 0) := "0111111010";
    constant ap_const_lv10_1F7 : STD_LOGIC_VECTOR (9 downto 0) := "0111110111";
    constant ap_const_lv10_1F5 : STD_LOGIC_VECTOR (9 downto 0) := "0111110101";
    constant ap_const_lv10_1F2 : STD_LOGIC_VECTOR (9 downto 0) := "0111110010";
    constant ap_const_lv10_1F0 : STD_LOGIC_VECTOR (9 downto 0) := "0111110000";
    constant ap_const_lv10_1ED : STD_LOGIC_VECTOR (9 downto 0) := "0111101101";
    constant ap_const_lv10_1EB : STD_LOGIC_VECTOR (9 downto 0) := "0111101011";
    constant ap_const_lv10_1E8 : STD_LOGIC_VECTOR (9 downto 0) := "0111101000";
    constant ap_const_lv10_1E6 : STD_LOGIC_VECTOR (9 downto 0) := "0111100110";
    constant ap_const_lv10_1E3 : STD_LOGIC_VECTOR (9 downto 0) := "0111100011";
    constant ap_const_lv10_1E1 : STD_LOGIC_VECTOR (9 downto 0) := "0111100001";
    constant ap_const_lv10_1DE : STD_LOGIC_VECTOR (9 downto 0) := "0111011110";
    constant ap_const_lv10_1DC : STD_LOGIC_VECTOR (9 downto 0) := "0111011100";
    constant ap_const_lv10_1D9 : STD_LOGIC_VECTOR (9 downto 0) := "0111011001";
    constant ap_const_lv10_1D6 : STD_LOGIC_VECTOR (9 downto 0) := "0111010110";
    constant ap_const_lv10_1D4 : STD_LOGIC_VECTOR (9 downto 0) := "0111010100";
    constant ap_const_lv10_1D1 : STD_LOGIC_VECTOR (9 downto 0) := "0111010001";
    constant ap_const_lv10_1CF : STD_LOGIC_VECTOR (9 downto 0) := "0111001111";
    constant ap_const_lv10_1CC : STD_LOGIC_VECTOR (9 downto 0) := "0111001100";
    constant ap_const_lv10_1CA : STD_LOGIC_VECTOR (9 downto 0) := "0111001010";
    constant ap_const_lv10_1C7 : STD_LOGIC_VECTOR (9 downto 0) := "0111000111";
    constant ap_const_lv10_1C4 : STD_LOGIC_VECTOR (9 downto 0) := "0111000100";
    constant ap_const_lv10_1C2 : STD_LOGIC_VECTOR (9 downto 0) := "0111000010";
    constant ap_const_lv10_1BF : STD_LOGIC_VECTOR (9 downto 0) := "0110111111";
    constant ap_const_lv10_1BD : STD_LOGIC_VECTOR (9 downto 0) := "0110111101";
    constant ap_const_lv10_1BA : STD_LOGIC_VECTOR (9 downto 0) := "0110111010";
    constant ap_const_lv10_1B7 : STD_LOGIC_VECTOR (9 downto 0) := "0110110111";
    constant ap_const_lv10_1B5 : STD_LOGIC_VECTOR (9 downto 0) := "0110110101";
    constant ap_const_lv10_1B2 : STD_LOGIC_VECTOR (9 downto 0) := "0110110010";
    constant ap_const_lv10_1AF : STD_LOGIC_VECTOR (9 downto 0) := "0110101111";
    constant ap_const_lv10_1AD : STD_LOGIC_VECTOR (9 downto 0) := "0110101101";
    constant ap_const_lv10_1AA : STD_LOGIC_VECTOR (9 downto 0) := "0110101010";
    constant ap_const_lv10_1A8 : STD_LOGIC_VECTOR (9 downto 0) := "0110101000";
    constant ap_const_lv10_1A5 : STD_LOGIC_VECTOR (9 downto 0) := "0110100101";
    constant ap_const_lv10_1A2 : STD_LOGIC_VECTOR (9 downto 0) := "0110100010";
    constant ap_const_lv10_1A0 : STD_LOGIC_VECTOR (9 downto 0) := "0110100000";
    constant ap_const_lv10_19D : STD_LOGIC_VECTOR (9 downto 0) := "0110011101";
    constant ap_const_lv10_19A : STD_LOGIC_VECTOR (9 downto 0) := "0110011010";
    constant ap_const_lv10_198 : STD_LOGIC_VECTOR (9 downto 0) := "0110011000";
    constant ap_const_lv10_195 : STD_LOGIC_VECTOR (9 downto 0) := "0110010101";
    constant ap_const_lv10_192 : STD_LOGIC_VECTOR (9 downto 0) := "0110010010";
    constant ap_const_lv10_190 : STD_LOGIC_VECTOR (9 downto 0) := "0110010000";
    constant ap_const_lv10_18D : STD_LOGIC_VECTOR (9 downto 0) := "0110001101";
    constant ap_const_lv10_18A : STD_LOGIC_VECTOR (9 downto 0) := "0110001010";
    constant ap_const_lv10_188 : STD_LOGIC_VECTOR (9 downto 0) := "0110001000";
    constant ap_const_lv10_185 : STD_LOGIC_VECTOR (9 downto 0) := "0110000101";
    constant ap_const_lv10_182 : STD_LOGIC_VECTOR (9 downto 0) := "0110000010";
    constant ap_const_lv10_180 : STD_LOGIC_VECTOR (9 downto 0) := "0110000000";
    constant ap_const_lv10_17D : STD_LOGIC_VECTOR (9 downto 0) := "0101111101";
    constant ap_const_lv10_17A : STD_LOGIC_VECTOR (9 downto 0) := "0101111010";
    constant ap_const_lv10_178 : STD_LOGIC_VECTOR (9 downto 0) := "0101111000";
    constant ap_const_lv10_175 : STD_LOGIC_VECTOR (9 downto 0) := "0101110101";
    constant ap_const_lv10_172 : STD_LOGIC_VECTOR (9 downto 0) := "0101110010";
    constant ap_const_lv10_170 : STD_LOGIC_VECTOR (9 downto 0) := "0101110000";
    constant ap_const_lv10_16D : STD_LOGIC_VECTOR (9 downto 0) := "0101101101";
    constant ap_const_lv10_16A : STD_LOGIC_VECTOR (9 downto 0) := "0101101010";
    constant ap_const_lv10_168 : STD_LOGIC_VECTOR (9 downto 0) := "0101101000";
    constant ap_const_lv10_165 : STD_LOGIC_VECTOR (9 downto 0) := "0101100101";
    constant ap_const_lv10_162 : STD_LOGIC_VECTOR (9 downto 0) := "0101100010";
    constant ap_const_lv10_160 : STD_LOGIC_VECTOR (9 downto 0) := "0101100000";
    constant ap_const_lv10_15D : STD_LOGIC_VECTOR (9 downto 0) := "0101011101";
    constant ap_const_lv10_15A : STD_LOGIC_VECTOR (9 downto 0) := "0101011010";
    constant ap_const_lv10_158 : STD_LOGIC_VECTOR (9 downto 0) := "0101011000";
    constant ap_const_lv10_155 : STD_LOGIC_VECTOR (9 downto 0) := "0101010101";
    constant ap_const_lv10_152 : STD_LOGIC_VECTOR (9 downto 0) := "0101010010";
    constant ap_const_lv10_150 : STD_LOGIC_VECTOR (9 downto 0) := "0101010000";
    constant ap_const_lv10_14D : STD_LOGIC_VECTOR (9 downto 0) := "0101001101";
    constant ap_const_lv10_14B : STD_LOGIC_VECTOR (9 downto 0) := "0101001011";
    constant ap_const_lv10_148 : STD_LOGIC_VECTOR (9 downto 0) := "0101001000";
    constant ap_const_lv10_145 : STD_LOGIC_VECTOR (9 downto 0) := "0101000101";
    constant ap_const_lv10_143 : STD_LOGIC_VECTOR (9 downto 0) := "0101000011";
    constant ap_const_lv10_140 : STD_LOGIC_VECTOR (9 downto 0) := "0101000000";
    constant ap_const_lv10_13D : STD_LOGIC_VECTOR (9 downto 0) := "0100111101";
    constant ap_const_lv10_13B : STD_LOGIC_VECTOR (9 downto 0) := "0100111011";
    constant ap_const_lv10_138 : STD_LOGIC_VECTOR (9 downto 0) := "0100111000";
    constant ap_const_lv10_136 : STD_LOGIC_VECTOR (9 downto 0) := "0100110110";
    constant ap_const_lv10_133 : STD_LOGIC_VECTOR (9 downto 0) := "0100110011";
    constant ap_const_lv10_130 : STD_LOGIC_VECTOR (9 downto 0) := "0100110000";
    constant ap_const_lv10_12E : STD_LOGIC_VECTOR (9 downto 0) := "0100101110";
    constant ap_const_lv10_12B : STD_LOGIC_VECTOR (9 downto 0) := "0100101011";
    constant ap_const_lv10_129 : STD_LOGIC_VECTOR (9 downto 0) := "0100101001";
    constant ap_const_lv10_126 : STD_LOGIC_VECTOR (9 downto 0) := "0100100110";
    constant ap_const_lv10_124 : STD_LOGIC_VECTOR (9 downto 0) := "0100100100";
    constant ap_const_lv10_121 : STD_LOGIC_VECTOR (9 downto 0) := "0100100001";
    constant ap_const_lv10_11E : STD_LOGIC_VECTOR (9 downto 0) := "0100011110";
    constant ap_const_lv10_11C : STD_LOGIC_VECTOR (9 downto 0) := "0100011100";
    constant ap_const_lv10_119 : STD_LOGIC_VECTOR (9 downto 0) := "0100011001";
    constant ap_const_lv10_117 : STD_LOGIC_VECTOR (9 downto 0) := "0100010111";
    constant ap_const_lv10_114 : STD_LOGIC_VECTOR (9 downto 0) := "0100010100";
    constant ap_const_lv10_112 : STD_LOGIC_VECTOR (9 downto 0) := "0100010010";
    constant ap_const_lv10_10F : STD_LOGIC_VECTOR (9 downto 0) := "0100001111";
    constant ap_const_lv10_10D : STD_LOGIC_VECTOR (9 downto 0) := "0100001101";
    constant ap_const_lv10_10A : STD_LOGIC_VECTOR (9 downto 0) := "0100001010";
    constant ap_const_lv10_108 : STD_LOGIC_VECTOR (9 downto 0) := "0100001000";
    constant ap_const_lv10_105 : STD_LOGIC_VECTOR (9 downto 0) := "0100000101";
    constant ap_const_lv10_103 : STD_LOGIC_VECTOR (9 downto 0) := "0100000011";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_const_lv10_FE : STD_LOGIC_VECTOR (9 downto 0) := "0011111110";
    constant ap_const_lv10_FB : STD_LOGIC_VECTOR (9 downto 0) := "0011111011";
    constant ap_const_lv10_F9 : STD_LOGIC_VECTOR (9 downto 0) := "0011111001";
    constant ap_const_lv10_F6 : STD_LOGIC_VECTOR (9 downto 0) := "0011110110";
    constant ap_const_lv10_F4 : STD_LOGIC_VECTOR (9 downto 0) := "0011110100";
    constant ap_const_lv10_F2 : STD_LOGIC_VECTOR (9 downto 0) := "0011110010";
    constant ap_const_lv10_EF : STD_LOGIC_VECTOR (9 downto 0) := "0011101111";
    constant ap_const_lv10_ED : STD_LOGIC_VECTOR (9 downto 0) := "0011101101";
    constant ap_const_lv10_EA : STD_LOGIC_VECTOR (9 downto 0) := "0011101010";
    constant ap_const_lv10_E8 : STD_LOGIC_VECTOR (9 downto 0) := "0011101000";
    constant ap_const_lv10_E6 : STD_LOGIC_VECTOR (9 downto 0) := "0011100110";
    constant ap_const_lv10_E3 : STD_LOGIC_VECTOR (9 downto 0) := "0011100011";
    constant ap_const_lv10_E1 : STD_LOGIC_VECTOR (9 downto 0) := "0011100001";
    constant ap_const_lv10_DF : STD_LOGIC_VECTOR (9 downto 0) := "0011011111";
    constant ap_const_lv10_DC : STD_LOGIC_VECTOR (9 downto 0) := "0011011100";
    constant ap_const_lv10_DA : STD_LOGIC_VECTOR (9 downto 0) := "0011011010";
    constant ap_const_lv10_D8 : STD_LOGIC_VECTOR (9 downto 0) := "0011011000";
    constant ap_const_lv10_D6 : STD_LOGIC_VECTOR (9 downto 0) := "0011010110";
    constant ap_const_lv10_D3 : STD_LOGIC_VECTOR (9 downto 0) := "0011010011";
    constant ap_const_lv10_D1 : STD_LOGIC_VECTOR (9 downto 0) := "0011010001";
    constant ap_const_lv10_CF : STD_LOGIC_VECTOR (9 downto 0) := "0011001111";
    constant ap_const_lv10_CD : STD_LOGIC_VECTOR (9 downto 0) := "0011001101";
    constant ap_const_lv10_CA : STD_LOGIC_VECTOR (9 downto 0) := "0011001010";
    constant ap_const_lv10_C8 : STD_LOGIC_VECTOR (9 downto 0) := "0011001000";
    constant ap_const_lv10_C6 : STD_LOGIC_VECTOR (9 downto 0) := "0011000110";
    constant ap_const_lv10_C4 : STD_LOGIC_VECTOR (9 downto 0) := "0011000100";
    constant ap_const_lv10_C2 : STD_LOGIC_VECTOR (9 downto 0) := "0011000010";
    constant ap_const_lv10_BF : STD_LOGIC_VECTOR (9 downto 0) := "0010111111";
    constant ap_const_lv10_BD : STD_LOGIC_VECTOR (9 downto 0) := "0010111101";
    constant ap_const_lv10_BB : STD_LOGIC_VECTOR (9 downto 0) := "0010111011";
    constant ap_const_lv10_B9 : STD_LOGIC_VECTOR (9 downto 0) := "0010111001";
    constant ap_const_lv10_B7 : STD_LOGIC_VECTOR (9 downto 0) := "0010110111";
    constant ap_const_lv10_B5 : STD_LOGIC_VECTOR (9 downto 0) := "0010110101";
    constant ap_const_lv10_B3 : STD_LOGIC_VECTOR (9 downto 0) := "0010110011";
    constant ap_const_lv10_B1 : STD_LOGIC_VECTOR (9 downto 0) := "0010110001";
    constant ap_const_lv10_AF : STD_LOGIC_VECTOR (9 downto 0) := "0010101111";
    constant ap_const_lv10_AD : STD_LOGIC_VECTOR (9 downto 0) := "0010101101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv10_AB : STD_LOGIC_VECTOR (9 downto 0) := "0010101011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_737056_reg_1366 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_636949_reg_1391 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_536842_reg_1416 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_436735_reg_1441 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_336628_reg_1466 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_236521_reg_1491 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_136414_reg_1516 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_71426224_reg_1772 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_61425217_reg_1797 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_51424210_reg_1822 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_41423203_reg_1847 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_31422196_reg_1872 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_21421189_reg_1897 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_11420182_reg_1922 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_7370_reg_3375 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_6369_reg_3435 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_5368_reg_3495 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_4367_reg_3555 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_3366_reg_3615 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_2365_reg_3675 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_71426_reg_5222 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_61425_reg_5282 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_51424_reg_5342 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_41423_reg_5402 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_31422_reg_5462 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_21421_reg_5522 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_7634_reg_6997 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_6633_reg_7051 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_5632_reg_7105 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_4631_reg_7159 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_3630_reg_7213 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_71690_reg_8676 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_61689_reg_8730 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_51688_reg_8784 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_41687_reg_8838 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_31686_reg_8892 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_26022 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal delta_1_fu_15601_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal delta_1_reg_26029 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_fu_15692_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln104_reg_26034 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal sext_ln104_1_fu_15696_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln104_1_reg_26041 : STD_LOGIC_VECTOR (23 downto 0);
    signal u_index_reg_26047 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln108_fu_16740_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln108_reg_26053 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln109_fu_17782_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln109_reg_26059 : STD_LOGIC_VECTOR (25 downto 0);
    signal u_index_1_reg_26065 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln108_1_fu_18828_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln108_1_reg_26072 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln104_fu_18838_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln104_reg_26078 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal tmp_56_reg_26088 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_26095 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln108_fu_19068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln108_reg_26100 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln110_fu_20109_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln110_reg_26120 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln104_1_fu_20118_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln104_1_reg_26126 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_76_reg_26136 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_26143 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln108_1_fu_20348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln108_1_reg_26148 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln109_1_fu_21389_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln109_1_reg_26168 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln110_1_fu_22429_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln110_1_reg_26174 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln109_fu_22554_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln109_reg_26189 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal icmp_ln109_fu_22560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_reg_26197 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_22565_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_26201 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_2_fu_22577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_2_reg_26208 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln111_fu_23618_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln111_reg_26213 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln109_1_fu_23743_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln109_1_reg_26228 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln109_4_fu_23749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_4_reg_26236 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_23754_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_reg_26240 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_5_fu_23766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_5_reg_26247 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln111_1_fu_24807_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln111_1_reg_26252 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln110_fu_25000_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln110_reg_26267 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln110_fu_25006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_reg_26277 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln110_1_fu_25199_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln110_1_reg_26290 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln110_4_fu_25205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_4_reg_26300 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_25370_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_26316 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_25563_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_26333 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_phi_mux_empty_phi_fu_1128_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_15610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_fu_18994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_mux_case_737056_phi_fu_1369_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_636949_phi_fu_1394_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_536842_phi_fu_1419_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_436735_phi_fu_1444_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_336628_phi_fu_1469_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_236521_phi_fu_1494_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_136414_phi_fu_1519_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_4_fu_20274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_mux_case_71426224_phi_fu_1775_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_61425217_phi_fu_1800_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_51424210_phi_fu_1825_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_41423203_phi_fu_1850_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_31422196_phi_fu_1875_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_21421189_phi_fu_1900_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_11420182_phi_fu_1925_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_reg_2012 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_reg_2041 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_reg_2101 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_reg_2159 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_reg_2217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_reg_2275 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_reg_2333 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_737055_phi_fu_2452_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_737055_reg_2449 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_636948_phi_fu_2480_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_636948_reg_2477 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_536841_phi_fu_2508_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_536841_reg_2505 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_436734_phi_fu_2536_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_436734_reg_2533 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_336627_phi_fu_2564_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_336627_reg_2561 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_236520_phi_fu_2592_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_236520_reg_2589 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_136413_phi_fu_2620_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_136413_reg_2617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_15_phi_fu_2648_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_6_fu_22446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_15_reg_2645 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_2_fu_22498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_1_fu_22475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_3_fu_22492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_7370_phi_fu_3378_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_6369_phi_fu_3438_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_5368_phi_fu_3498_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_4367_phi_fu_3558_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_3366_phi_fu_3618_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_2365_phi_fu_3678_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_1364_phi_fu_3738_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_1364_reg_3735 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_reg_3859 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_reg_3888 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_reg_3948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_reg_4006 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_reg_4064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_reg_4122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_reg_4180 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_reg_4238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_71426223_phi_fu_4299_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_71426223_reg_4296 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_61425216_phi_fu_4327_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_61425216_reg_4324 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_51424209_phi_fu_4355_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_51424209_reg_4352 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_41423202_phi_fu_4383_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_41423202_reg_4380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_31422195_phi_fu_4411_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_31422195_reg_4408 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_21421188_phi_fu_4439_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_21421188_reg_4436 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_11420181_phi_fu_4467_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_11420181_reg_4464 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_19_phi_fu_4495_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_7_fu_23635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_19_reg_4492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_5_fu_23687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_5_fu_23664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_7_fu_23681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_71426_phi_fu_5225_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_61425_phi_fu_5285_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_51424_phi_fu_5345_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_41423_phi_fu_5405_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_31422_phi_fu_5465_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_21421_phi_fu_5525_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_11420_phi_fu_5585_p36 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_11420_reg_5582 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_7634112_phi_fu_6294_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_7634112_reg_6291 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_6633105_phi_fu_6323_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_6633105_reg_6320 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_563298_phi_fu_6352_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_563298_reg_6349 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_463191_phi_fu_6381_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_463191_reg_6378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_363084_phi_fu_6410_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_363084_reg_6407 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_262977_phi_fu_6439_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_262977_reg_6436 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_reg_6465 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_reg_6492 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_fu_24863_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_reg_6518 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_reg_6545 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_reg_6571 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_reg_6598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_reg_6624 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_reg_6651 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_reg_6677 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_reg_6704 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_reg_6730 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_reg_6757 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_reg_6783 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_reg_6810 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_7634111_phi_fu_6839_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_7634111_reg_6836 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_6633104_phi_fu_6864_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_6633104_reg_6861 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_563297_phi_fu_6889_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_563297_reg_6886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_463190_phi_fu_6914_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_463190_reg_6911 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_363083_phi_fu_6939_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_363083_reg_6936 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_262976_phi_fu_6964_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_262976_reg_6961 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_16_phi_fu_6990_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_6_fu_24896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_16_reg_6986 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_16_reg_6986 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_mux_case_7634_phi_fu_7000_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln109_2_fu_24948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_1_fu_24925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_3_fu_24942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_mux_case_6633_phi_fu_7054_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_5632_phi_fu_7108_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_4631_phi_fu_7162_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_3630_phi_fu_7216_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_2629_phi_fu_7270_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_2629_reg_7267 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_71690280_phi_fu_7973_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_71690280_reg_7970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_61689273_phi_fu_8002_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_61689273_reg_7999 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_51688266_phi_fu_8031_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_51688266_reg_8028 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_41687259_phi_fu_8060_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_41687259_reg_8057 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_31686252_phi_fu_8089_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_31686252_reg_8086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_21685245_phi_fu_8118_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_mux_case_21685245_reg_8115 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_reg_8144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_reg_8171 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln109_1_fu_25062_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_reg_8197 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_reg_8224 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_reg_8250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_reg_8277 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_reg_8303 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_reg_8330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_reg_8356 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_reg_8383 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_reg_8409 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_reg_8436 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_reg_8462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_reg_8489 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_71690279_phi_fu_8518_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_71690279_reg_8515 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_61689272_phi_fu_8543_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_61689272_reg_8540 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_51688265_phi_fu_8568_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_51688265_reg_8565 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_41687258_phi_fu_8593_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_41687258_reg_8590 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_31686251_phi_fu_8618_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_31686251_reg_8615 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_21685244_phi_fu_8643_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_21685244_reg_8640 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_20_phi_fu_8669_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_7_fu_25095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_20_reg_8665 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_20_reg_8665 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_mux_case_71690_phi_fu_8679_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln109_5_fu_25147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_5_fu_25124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_7_fu_25141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_mux_case_61689_phi_fu_8733_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_51688_phi_fu_8787_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_41687_phi_fu_8841_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_31686_phi_fu_8895_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_21685_phi_fu_8949_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_21685_reg_8946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_reg_9762 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_reg_9788 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_reg_9814 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_reg_9840 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_reg_9866 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_reg_9892 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_reg_9918 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_reg_9944 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_reg_9970 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_reg_9996 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_reg_10022 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_reg_10048 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_7898168_phi_fu_10077_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_7898168_reg_10074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_6897161_phi_fu_10103_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_6897161_reg_10100 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_5896154_phi_fu_10129_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_5896154_reg_10126 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_4895147_phi_fu_10155_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_4895147_reg_10152 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_3894140_phi_fu_10181_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_3894140_reg_10178 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_reg_10204 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_reg_10227 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_fu_25278_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_reg_10249 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_reg_10273 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_reg_10296 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_reg_10320 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_reg_10343 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_reg_10367 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_reg_10390 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_reg_10414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_reg_10437 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_reg_10461 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_7898167_phi_fu_10487_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_7898167_reg_10484 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_6897160_phi_fu_10509_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_6897160_reg_10506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_5896153_phi_fu_10531_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_5896153_reg_10528 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_4895146_phi_fu_10553_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_4895146_reg_10550 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_3894139_phi_fu_10575_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_3894139_reg_10572 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_17_phi_fu_10597_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_6_fu_25309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_17_reg_10594 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_25216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_reg_10604 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_2_fu_25364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_1_fu_25340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_3_fu_25358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_reg_10651 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_7898_phi_fu_10701_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_7898_reg_10698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_6897_phi_fu_10748_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_6897_reg_10745 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_5896_phi_fu_10795_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_5896_reg_10792 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_4895_phi_fu_10842_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_4895_reg_10839 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_3894_phi_fu_10889_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_3894_reg_10886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_reg_11696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_reg_11722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_reg_11748 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_reg_11774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_reg_11800 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_reg_11826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_reg_11852 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_reg_11878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_reg_11904 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_reg_11930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_reg_11956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_reg_11982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_72144336_phi_fu_12011_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_72144336_reg_12008 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_62143329_phi_fu_12037_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_62143329_reg_12034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_52142322_phi_fu_12063_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_52142322_reg_12060 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_42141315_phi_fu_12089_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_42141315_reg_12086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_32140308_phi_fu_12115_p14 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_32140308_reg_12112 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_reg_12138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_reg_12161 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_1_fu_25471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_reg_12183 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_reg_12207 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_reg_12230 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_reg_12254 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_reg_12277 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_reg_12301 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_reg_12324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_reg_12348 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_reg_12371 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_reg_12395 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_72144335_phi_fu_12421_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_72144335_reg_12418 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_62143328_phi_fu_12443_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_62143328_reg_12440 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_52142321_phi_fu_12465_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_52142321_reg_12462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_42141314_phi_fu_12487_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_42141314_reg_12484 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_32140307_phi_fu_12509_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_32140307_reg_12506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_21_phi_fu_12531_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_7_fu_25502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_21_reg_12528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_25409_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_reg_12538 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_5_fu_25557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_5_fu_25533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_7_fu_25551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_reg_12585 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_72144_phi_fu_12635_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_72144_reg_12632 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_62143_phi_fu_12682_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_62143_reg_12679 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_52142_phi_fu_12729_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_52142_reg_12726 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_42141_phi_fu_12776_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_42141_reg_12773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_32140_phi_fu_12823_p28 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_32140_reg_12820 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_reg_13352 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_fu_25619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_reg_13375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_reg_13398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_reg_13421 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_reg_13444 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_reg_13467 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_reg_13490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_reg_13513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_reg_13536 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_reg_13559 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_reg_13582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_reg_13602 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln111_fu_25693_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_reg_13621 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_reg_13641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_reg_13660 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_reg_13680 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_reg_13699 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_reg_13719 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_reg_13738 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_reg_13758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_18_phi_fu_13780_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_6_fu_25718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_18_reg_13777 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_25625_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_reg_13787 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_2_fu_25773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_1_fu_25749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_3_fu_25767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_reg_13828 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_reg_13869 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_reg_13910 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_reg_13951 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_reg_13992 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_reg_14033 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_reg_14074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_reg_14115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_reg_14156 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_reg_14682 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_4_fu_25832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_reg_14705 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_reg_14728 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_reg_14751 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_reg_14774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_reg_14797 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_reg_14820 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_reg_14843 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_reg_14866 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_reg_14889 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_reg_14912 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_reg_14932 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln111_1_fu_25906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_reg_14951 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_reg_14971 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_reg_14990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_reg_15010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_reg_15029 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_reg_15049 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_reg_15068 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_reg_15088 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_22_phi_fu_15110_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_7_fu_25931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_22_reg_15107 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_25838_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_reg_15117 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_5_fu_25986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_7_fu_25980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_5_fu_25962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_reg_15158 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_reg_15199 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_reg_15240 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_reg_15281 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_reg_15322 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_reg_15363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_reg_15404 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_reg_15445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_reg_15486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_fu_15531_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_fu_15531_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal delta_fu_15545_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln98_fu_15567_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_fu_15577_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_fu_15571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_fu_15585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_15559_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_fu_15591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln98_1_fu_15555_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_fu_15597_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln98_2_fu_15607_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln98_fu_15619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_3_fu_15624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_1_fu_15630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_2_fu_15635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_1_fu_15641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_2_fu_15653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_3_fu_15658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_1_fu_15647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_3_fu_15664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_2_fu_15678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln98_fu_15670_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_2_fu_15684_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln108_2_cast_fu_15704_p513 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p515 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln108_fu_16740_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln108_fu_16740_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p513 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln109_2_cast_fu_16746_p515 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln109_fu_17782_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln108_3_cast_fu_17792_p513 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p515 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln108_1_fu_18828_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln108_1_fu_18828_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_18930_p17 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_18930_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_18930_p19 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_18970_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln108_fu_18978_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln108_2_fu_18985_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln108_1_fu_18982_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln108_fu_18988_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln108_fu_19026_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_59_fu_19044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_2_fu_19030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_19052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_19018_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_fu_19058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_fu_19008_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln108_fu_19064_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_2_cast_fu_19074_p513 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln110_2_cast_fu_19074_p515 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln110_fu_20109_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln110_fu_20109_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_20210_p17 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_20210_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_20210_p19 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln108_1_fu_20250_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln108_3_fu_20258_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln108_5_fu_20265_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln108_4_fu_20262_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln108_1_fu_20268_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln108_2_fu_20306_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_79_fu_20324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_6_fu_20310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_3_fu_20332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_20298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_4_fu_20338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln108_1_fu_20288_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln108_1_fu_20344_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln109_3_cast_fu_20354_p513 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln109_3_cast_fu_20354_p515 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln109_1_fu_21389_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln109_1_fu_21389_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_3_cast_fu_21394_p513 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln110_3_cast_fu_21394_p515 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln110_1_fu_22429_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln110_1_fu_22429_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_60_fu_22434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_22441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_2_fu_22453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_3_fu_22463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_1_fu_22469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_1_fu_22458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_2_fu_22481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_4_fu_22486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_22504_p15 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_22504_p17 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1_fu_22539_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln109_fu_22547_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln109_1_fu_22551_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln109_fu_22573_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln111_2_cast_fu_22583_p513 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p515 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln111_fu_23618_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln111_fu_23618_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_fu_23623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_5_fu_23630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_6_fu_23642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_8_fu_23652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_4_fu_23658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_7_fu_23647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_6_fu_23670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_9_fu_23675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_23693_p15 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_23693_p17 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln109_1_fu_23728_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln109_2_fu_23736_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln109_3_fu_23740_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln109_2_fu_23762_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln111_3_cast_fu_23772_p513 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p515 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln111_1_fu_24807_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln111_1_fu_24807_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_64_fu_24841_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_fu_24848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_24827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_fu_24853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_fu_24818_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln109_fu_24859_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_fu_24834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_24882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_fu_24890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_2_fu_24903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_3_fu_24913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_1_fu_24919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_1_fu_24908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_2_fu_24931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_4_fu_24936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_24954_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_24954_p15 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln2_fu_24985_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln110_fu_24993_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln110_1_fu_24997_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_84_fu_25040_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_3_fu_25047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_25026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_4_fu_25052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln109_1_fu_25017_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln109_1_fu_25058_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_83_fu_25033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_25081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_5_fu_25089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_6_fu_25102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_8_fu_25112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_4_fu_25118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_7_fu_25107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_6_fu_25130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_9_fu_25135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_25153_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_25153_p15 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln110_1_fu_25184_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln110_2_fu_25192_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln110_3_fu_25196_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln110_fu_25239_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_69_fu_25255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_2_fu_25242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_fu_25262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_25232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_fu_25268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_25223_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_fu_25274_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_68_fu_25248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_25295_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_fu_25303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_2_fu_25316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_3_fu_25328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_1_fu_25334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_1_fu_25322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_2_fu_25346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_4_fu_25352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_25370_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_2_fu_25432_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_89_fu_25448_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_5_fu_25435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_3_fu_25455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_25425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_4_fu_25461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln110_1_fu_25416_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_1_fu_25467_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_88_fu_25441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_25488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_5_fu_25496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_6_fu_25509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_8_fu_25521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_4_fu_25527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_7_fu_25515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_6_fu_25539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_9_fu_25545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_25563_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln3_fu_25596_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln111_fu_25603_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln111_2_fu_25610_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln111_1_fu_25607_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln111_fu_25613_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln111_fu_25651_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_74_fu_25669_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_2_fu_25655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_fu_25677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_25643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_fu_25683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_25633_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln111_fu_25689_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_fu_25661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_25704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_fu_25712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_2_fu_25725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_3_fu_25737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_1_fu_25743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_1_fu_25731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_2_fu_25755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_4_fu_25761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln111_1_fu_25809_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln111_3_fu_25816_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln111_5_fu_25823_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln111_4_fu_25820_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln111_1_fu_25826_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln111_2_fu_25864_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_94_fu_25882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_5_fu_25868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_3_fu_25890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_25856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_4_fu_25896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln111_1_fu_25846_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln111_1_fu_25902_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_93_fu_25874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_25917_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_5_fu_25925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_6_fu_25938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_8_fu_25950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln111_4_fu_25956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_7_fu_25944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_6_fu_25968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_9_fu_25974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln108_1_fu_18828_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln108_fu_16740_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln109_1_fu_21389_p00 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln109_fu_17782_p00 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln110_1_fu_22429_p00 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln110_fu_20109_p00 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln111_1_fu_24807_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln111_fu_23618_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_condition_1337 : BOOLEAN;
    signal zext_ln108_2_cast_fu_15704_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p21 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p27 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p31 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p37 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p39 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p41 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p43 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p45 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p47 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p49 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p51 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p53 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p55 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p57 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p59 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p61 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p63 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p65 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p67 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p69 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p71 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p73 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p75 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p77 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p79 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p81 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p83 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p85 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p87 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p89 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p91 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p93 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p95 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p97 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p99 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p101 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p103 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p107 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p109 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p111 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p113 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p115 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p117 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p119 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p121 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p123 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p125 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p127 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p129 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p131 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p135 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p137 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p139 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p141 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p143 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p145 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p147 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p151 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p153 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p155 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p157 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p159 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p161 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p163 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p165 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p169 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p173 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p175 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p177 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p179 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p181 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p183 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p185 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p187 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p189 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p191 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p193 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p195 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p197 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p199 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p201 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p203 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p205 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p207 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p211 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p213 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p217 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p219 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p221 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p223 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p225 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p229 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p231 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p233 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p235 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p239 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p241 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p243 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p247 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p249 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p251 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p253 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p257 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p261 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p263 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p265 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p267 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p269 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p271 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p273 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p275 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p277 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p281 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p283 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p285 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p289 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p291 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p293 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p295 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p297 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p299 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p301 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p305 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p309 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p311 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p313 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p315 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p317 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p319 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p321 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p323 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p325 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p327 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p329 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p331 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p335 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p337 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p341 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p343 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p345 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p347 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p349 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p351 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p353 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p355 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p361 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p363 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p365 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p367 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p369 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p371 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p373 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p375 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p377 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p379 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p381 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p383 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p385 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p387 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p389 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p391 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p393 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p395 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p397 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p399 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p401 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p403 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p405 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p407 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p411 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p413 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p415 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p417 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p419 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p421 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p423 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p425 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p427 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p429 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p431 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p433 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p437 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p439 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p443 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p445 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p449 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p451 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p453 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p455 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p459 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p461 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p463 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p465 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p467 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p469 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p473 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p475 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p477 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p479 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p481 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p483 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p485 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p487 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p489 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p491 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p495 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p497 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p499 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p501 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p503 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p505 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p507 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p509 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_2_cast_fu_15704_p511 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p21 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p27 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p31 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p37 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p39 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p41 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p43 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p45 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p47 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p49 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p51 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p53 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p55 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p57 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p59 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p61 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p63 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p65 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p67 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p69 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p71 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p73 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p75 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p77 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p79 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p81 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p83 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p85 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p87 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p89 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p91 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p93 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p95 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p97 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p99 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p101 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p103 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p107 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p109 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p111 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p113 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p115 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p117 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p119 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p121 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p123 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p125 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p127 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p129 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p131 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p135 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p137 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p139 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p141 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p143 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p145 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p147 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p151 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p153 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p155 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p157 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p159 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p161 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p163 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p165 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p169 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p173 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p175 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p177 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p179 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p181 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p183 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p185 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p187 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p189 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p191 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p193 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p195 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p197 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p199 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p201 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p203 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p205 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p207 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p211 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p213 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p217 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p219 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p221 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p223 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p225 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p229 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p231 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p233 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p235 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p239 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p241 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p243 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p247 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p249 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p251 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p253 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p257 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p261 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p263 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p265 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p267 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p269 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p271 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p273 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p275 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p277 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p281 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p283 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p285 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p289 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p291 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p293 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p295 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p297 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p299 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p301 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p305 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p309 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p311 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p313 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p315 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p317 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p319 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p321 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p323 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p325 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p327 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p329 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p331 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p335 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p337 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p341 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p343 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p345 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p347 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p349 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p351 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p353 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p355 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p361 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p363 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p365 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p367 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p369 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p371 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p373 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p375 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p377 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p379 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p381 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p383 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p385 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p387 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p389 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p391 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p393 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p395 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p397 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p399 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p401 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p403 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p405 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p407 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p411 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p413 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p415 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p417 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p419 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p421 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p423 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p425 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p427 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p429 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p431 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p433 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p437 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p439 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p443 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p445 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p449 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p451 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p453 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p455 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p459 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p461 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p463 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p465 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p467 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p469 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p473 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p475 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p477 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p479 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p481 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p483 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p485 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p487 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p489 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p491 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p495 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p497 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p499 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p501 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p503 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p505 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p507 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p509 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_2_cast_fu_16746_p511 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p21 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p27 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p31 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p37 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p39 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p41 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p43 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p45 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p47 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p49 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p51 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p53 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p55 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p57 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p59 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p61 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p63 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p65 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p67 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p69 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p71 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p73 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p75 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p77 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p79 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p81 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p83 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p85 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p87 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p89 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p91 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p93 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p95 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p97 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p99 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p101 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p103 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p107 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p109 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p111 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p113 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p115 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p117 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p119 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p121 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p123 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p125 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p127 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p129 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p131 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p135 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p137 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p139 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p141 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p143 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p145 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p147 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p151 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p153 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p155 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p157 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p159 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p161 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p163 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p165 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p169 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p173 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p175 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p177 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p179 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p181 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p183 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p185 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p187 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p189 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p191 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p193 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p195 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p197 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p199 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p201 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p203 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p205 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p207 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p211 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p213 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p217 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p219 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p221 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p223 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p225 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p229 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p231 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p233 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p235 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p239 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p241 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p243 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p247 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p249 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p251 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p253 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p257 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p261 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p263 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p265 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p267 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p269 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p271 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p273 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p275 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p277 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p281 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p283 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p285 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p289 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p291 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p293 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p295 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p297 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p299 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p301 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p305 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p309 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p311 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p313 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p315 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p317 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p319 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p321 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p323 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p325 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p327 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p329 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p331 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p335 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p337 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p341 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p343 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p345 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p347 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p349 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p351 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p353 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p355 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p361 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p363 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p365 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p367 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p369 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p371 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p373 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p375 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p377 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p379 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p381 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p383 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p385 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p387 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p389 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p391 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p393 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p395 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p397 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p399 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p401 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p403 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p405 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p407 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p411 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p413 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p415 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p417 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p419 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p421 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p423 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p425 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p427 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p429 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p431 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p433 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p437 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p439 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p443 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p445 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p449 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p451 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p453 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p455 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p459 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p461 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p463 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p465 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p467 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p469 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p473 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p475 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p477 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p479 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p481 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p483 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p485 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p487 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p489 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p491 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p495 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p497 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p499 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p501 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p503 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p505 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p507 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p509 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln108_3_cast_fu_17792_p511 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_18930_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_18930_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_18930_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_18930_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_18930_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_18930_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_18930_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_18930_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln110_2_cast_fu_19074_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p21 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p27 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p31 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p37 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p39 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p41 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p43 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p45 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p47 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p49 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p51 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p53 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p55 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p57 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p59 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p61 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p63 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p65 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p67 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p69 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p71 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p73 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p75 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p77 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p79 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p81 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p83 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p85 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p87 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p89 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p91 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p93 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p95 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p97 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p99 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p101 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p103 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p107 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p109 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p111 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p113 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p115 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p117 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p119 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p121 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p123 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p125 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p127 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p129 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p131 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p135 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p137 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p139 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p141 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p143 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p145 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p147 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p151 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p153 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p155 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p157 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p159 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p161 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p163 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p165 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p169 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p173 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p175 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p177 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p179 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p181 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p183 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p185 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p187 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p189 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p191 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p193 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p195 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p197 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p199 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p201 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p203 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p205 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p207 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p211 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p213 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p217 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p219 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p221 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p223 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p225 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p229 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p231 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p233 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p235 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p239 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p241 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p243 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p247 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p249 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p251 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p253 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p257 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p261 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p263 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p265 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p267 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p269 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p271 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p273 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p275 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p277 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p281 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p283 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p285 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p289 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p291 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p293 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p295 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p297 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p299 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p301 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p305 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p309 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p311 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p313 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p315 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p317 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p319 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p321 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p323 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p325 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p327 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p329 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p331 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p335 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p337 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p341 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p343 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p345 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p347 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p349 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p351 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p353 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p355 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p361 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p363 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p365 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p367 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p369 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p371 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p373 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p375 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p377 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p379 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p381 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p383 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p385 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p387 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p389 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p391 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p393 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p395 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p397 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p399 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p401 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p403 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p405 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p407 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p411 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p413 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p415 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p417 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p419 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p421 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p423 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p425 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p427 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p429 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p431 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p433 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p437 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p439 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p443 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p445 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p449 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p451 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p453 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p455 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p459 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p461 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p463 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p465 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p467 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p469 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p473 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p475 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p477 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p479 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p481 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p483 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p485 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p487 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p489 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p491 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p495 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p497 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p499 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p501 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p503 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p505 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p507 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p509 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_2_cast_fu_19074_p511 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_20210_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_20210_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_20210_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_20210_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_20210_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_20210_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_20210_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_20210_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln109_3_cast_fu_20354_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p21 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p27 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p31 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p37 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p39 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p41 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p43 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p45 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p47 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p49 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p51 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p53 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p55 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p57 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p59 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p61 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p63 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p65 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p67 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p69 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p71 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p73 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p75 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p77 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p79 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p81 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p83 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p85 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p87 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p89 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p91 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p93 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p95 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p97 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p99 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p101 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p103 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p107 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p109 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p111 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p113 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p115 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p117 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p119 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p121 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p123 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p125 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p127 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p129 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p131 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p135 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p137 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p139 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p141 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p143 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p145 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p147 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p151 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p153 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p155 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p157 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p159 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p161 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p163 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p165 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p169 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p173 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p175 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p177 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p179 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p181 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p183 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p185 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p187 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p189 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p191 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p193 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p195 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p197 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p199 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p201 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p203 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p205 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p207 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p211 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p213 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p217 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p219 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p221 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p223 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p225 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p229 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p231 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p233 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p235 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p239 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p241 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p243 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p247 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p249 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p251 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p253 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p257 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p261 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p263 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p265 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p267 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p269 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p271 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p273 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p275 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p277 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p281 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p283 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p285 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p289 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p291 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p293 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p295 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p297 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p299 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p301 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p305 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p309 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p311 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p313 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p315 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p317 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p319 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p321 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p323 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p325 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p327 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p329 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p331 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p335 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p337 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p341 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p343 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p345 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p347 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p349 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p351 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p353 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p355 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p361 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p363 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p365 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p367 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p369 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p371 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p373 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p375 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p377 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p379 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p381 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p383 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p385 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p387 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p389 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p391 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p393 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p395 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p397 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p399 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p401 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p403 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p405 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p407 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p411 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p413 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p415 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p417 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p419 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p421 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p423 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p425 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p427 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p429 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p431 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p433 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p437 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p439 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p443 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p445 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p449 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p451 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p453 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p455 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p459 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p461 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p463 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p465 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p467 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p469 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p473 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p475 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p477 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p479 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p481 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p483 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p485 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p487 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p489 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p491 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p495 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p497 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p499 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p501 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p503 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p505 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p507 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p509 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_3_cast_fu_20354_p511 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p21 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p27 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p31 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p37 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p39 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p41 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p43 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p45 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p47 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p49 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p51 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p53 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p55 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p57 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p59 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p61 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p63 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p65 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p67 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p69 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p71 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p73 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p75 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p77 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p79 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p81 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p83 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p85 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p87 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p89 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p91 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p93 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p95 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p97 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p99 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p101 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p103 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p107 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p109 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p111 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p113 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p115 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p117 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p119 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p121 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p123 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p125 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p127 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p129 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p131 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p135 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p137 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p139 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p141 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p143 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p145 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p147 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p151 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p153 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p155 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p157 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p159 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p161 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p163 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p165 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p169 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p173 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p175 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p177 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p179 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p181 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p183 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p185 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p187 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p189 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p191 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p193 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p195 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p197 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p199 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p201 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p203 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p205 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p207 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p211 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p213 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p217 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p219 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p221 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p223 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p225 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p229 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p231 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p233 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p235 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p239 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p241 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p243 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p247 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p249 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p251 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p253 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p257 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p261 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p263 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p265 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p267 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p269 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p271 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p273 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p275 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p277 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p281 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p283 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p285 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p289 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p291 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p293 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p295 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p297 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p299 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p301 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p305 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p309 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p311 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p313 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p315 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p317 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p319 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p321 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p323 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p325 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p327 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p329 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p331 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p335 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p337 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p341 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p343 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p345 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p347 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p349 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p351 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p353 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p355 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p361 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p363 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p365 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p367 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p369 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p371 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p373 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p375 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p377 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p379 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p381 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p383 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p385 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p387 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p389 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p391 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p393 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p395 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p397 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p399 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p401 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p403 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p405 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p407 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p411 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p413 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p415 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p417 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p419 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p421 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p423 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p425 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p427 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p429 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p431 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p433 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p437 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p439 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p443 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p445 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p449 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p451 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p453 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p455 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p459 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p461 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p463 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p465 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p467 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p469 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p473 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p475 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p477 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p479 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p481 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p483 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p485 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p487 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p489 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p491 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p495 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p497 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p499 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p501 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p503 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p505 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p507 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p509 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln110_3_cast_fu_21394_p511 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_22504_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_46_fu_22504_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_46_fu_22504_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_46_fu_22504_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_46_fu_22504_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_46_fu_22504_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_46_fu_22504_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln111_2_cast_fu_22583_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p21 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p27 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p31 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p37 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p39 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p41 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p43 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p45 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p47 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p49 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p51 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p53 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p55 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p57 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p59 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p61 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p63 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p65 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p67 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p69 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p71 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p73 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p75 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p77 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p79 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p81 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p83 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p85 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p87 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p89 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p91 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p93 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p95 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p97 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p99 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p101 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p103 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p107 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p109 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p111 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p113 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p115 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p117 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p119 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p121 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p123 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p125 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p127 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p129 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p131 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p135 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p137 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p139 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p141 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p143 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p145 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p147 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p151 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p153 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p155 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p157 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p159 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p161 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p163 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p165 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p169 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p173 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p175 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p177 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p179 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p181 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p183 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p185 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p187 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p189 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p191 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p193 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p195 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p197 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p199 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p201 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p203 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p205 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p207 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p211 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p213 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p217 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p219 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p221 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p223 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p225 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p229 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p231 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p233 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p235 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p239 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p241 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p243 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p247 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p249 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p251 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p253 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p257 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p261 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p263 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p265 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p267 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p269 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p271 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p273 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p275 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p277 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p281 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p283 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p285 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p289 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p291 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p293 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p295 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p297 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p299 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p301 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p305 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p309 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p311 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p313 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p315 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p317 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p319 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p321 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p323 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p325 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p327 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p329 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p331 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p335 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p337 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p341 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p343 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p345 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p347 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p349 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p351 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p353 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p355 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p361 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p363 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p365 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p367 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p369 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p371 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p373 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p375 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p377 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p379 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p381 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p383 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p385 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p387 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p389 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p391 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p393 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p395 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p397 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p399 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p401 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p403 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p405 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p407 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p411 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p413 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p415 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p417 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p419 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p421 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p423 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p425 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p427 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p429 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p431 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p433 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p437 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p439 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p443 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p445 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p449 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p451 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p453 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p455 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p459 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p461 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p463 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p465 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p467 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p469 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p473 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p475 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p477 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p479 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p481 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p483 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p485 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p487 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p489 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p491 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p495 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p497 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p499 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p501 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p503 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p505 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p507 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p509 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_cast_fu_22583_p511 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_23693_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_23693_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_23693_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_23693_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_23693_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_23693_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_23693_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln111_3_cast_fu_23772_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p21 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p23 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p25 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p27 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p31 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p37 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p39 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p41 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p43 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p45 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p47 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p49 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p51 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p53 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p55 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p57 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p59 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p61 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p63 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p65 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p67 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p69 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p71 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p73 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p75 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p77 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p79 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p81 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p83 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p85 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p87 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p89 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p91 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p93 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p95 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p97 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p99 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p101 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p103 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p105 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p107 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p109 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p111 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p113 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p115 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p117 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p119 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p121 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p123 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p125 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p127 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p129 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p131 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p135 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p137 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p139 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p141 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p143 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p145 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p147 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p149 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p151 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p153 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p155 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p157 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p159 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p161 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p163 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p165 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p167 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p169 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p173 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p175 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p177 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p179 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p181 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p183 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p185 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p187 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p189 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p191 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p193 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p195 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p197 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p199 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p201 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p203 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p205 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p207 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p209 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p211 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p213 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p217 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p219 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p221 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p223 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p225 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p229 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p231 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p233 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p235 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p239 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p241 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p243 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p247 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p249 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p251 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p253 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p257 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p261 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p263 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p265 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p267 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p269 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p271 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p273 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p275 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p277 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p281 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p283 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p285 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p289 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p291 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p293 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p295 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p297 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p299 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p301 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p303 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p305 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p309 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p311 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p313 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p315 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p317 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p319 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p321 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p323 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p325 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p327 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p329 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p331 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p335 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p337 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p339 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p341 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p343 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p345 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p347 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p349 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p351 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p353 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p355 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p359 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p361 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p363 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p365 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p367 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p369 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p371 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p373 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p375 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p377 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p379 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p381 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p383 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p385 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p387 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p389 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p391 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p393 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p395 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p397 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p399 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p401 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p403 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p405 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p407 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p411 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p413 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p415 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p417 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p419 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p421 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p423 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p425 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p427 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p429 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p431 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p433 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p437 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p439 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p443 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p445 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p449 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p451 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p453 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p455 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p459 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p461 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p463 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p465 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p467 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p469 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p473 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p475 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p477 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p479 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p481 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p483 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p485 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p487 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p489 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p491 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p495 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p497 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p499 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p501 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p503 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p505 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p507 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p509 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_cast_fu_23772_p511 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_24954_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_47_fu_24954_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_47_fu_24954_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_47_fu_24954_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_47_fu_24954_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_47_fu_24954_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_25153_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_25153_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_25153_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_25153_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_25153_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_25153_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_25370_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_25370_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_25370_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_25370_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_48_fu_25370_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_52_fu_25563_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_52_fu_25563_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_52_fu_25563_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_52_fu_25563_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_52_fu_25563_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component eclair_mul_16s_8ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component eclair_sparsemux_513_8_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (7 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (7 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (7 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (7 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (7 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (7 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (7 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (7 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (7 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (7 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (7 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (7 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (7 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (7 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (7 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (7 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (7 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (7 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (7 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (7 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (7 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (7 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (7 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (7 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (7 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (7 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (7 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (7 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (7 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (7 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (7 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (7 downto 0);
        din31_WIDTH : INTEGER;
        CASE32 : STD_LOGIC_VECTOR (7 downto 0);
        din32_WIDTH : INTEGER;
        CASE33 : STD_LOGIC_VECTOR (7 downto 0);
        din33_WIDTH : INTEGER;
        CASE34 : STD_LOGIC_VECTOR (7 downto 0);
        din34_WIDTH : INTEGER;
        CASE35 : STD_LOGIC_VECTOR (7 downto 0);
        din35_WIDTH : INTEGER;
        CASE36 : STD_LOGIC_VECTOR (7 downto 0);
        din36_WIDTH : INTEGER;
        CASE37 : STD_LOGIC_VECTOR (7 downto 0);
        din37_WIDTH : INTEGER;
        CASE38 : STD_LOGIC_VECTOR (7 downto 0);
        din38_WIDTH : INTEGER;
        CASE39 : STD_LOGIC_VECTOR (7 downto 0);
        din39_WIDTH : INTEGER;
        CASE40 : STD_LOGIC_VECTOR (7 downto 0);
        din40_WIDTH : INTEGER;
        CASE41 : STD_LOGIC_VECTOR (7 downto 0);
        din41_WIDTH : INTEGER;
        CASE42 : STD_LOGIC_VECTOR (7 downto 0);
        din42_WIDTH : INTEGER;
        CASE43 : STD_LOGIC_VECTOR (7 downto 0);
        din43_WIDTH : INTEGER;
        CASE44 : STD_LOGIC_VECTOR (7 downto 0);
        din44_WIDTH : INTEGER;
        CASE45 : STD_LOGIC_VECTOR (7 downto 0);
        din45_WIDTH : INTEGER;
        CASE46 : STD_LOGIC_VECTOR (7 downto 0);
        din46_WIDTH : INTEGER;
        CASE47 : STD_LOGIC_VECTOR (7 downto 0);
        din47_WIDTH : INTEGER;
        CASE48 : STD_LOGIC_VECTOR (7 downto 0);
        din48_WIDTH : INTEGER;
        CASE49 : STD_LOGIC_VECTOR (7 downto 0);
        din49_WIDTH : INTEGER;
        CASE50 : STD_LOGIC_VECTOR (7 downto 0);
        din50_WIDTH : INTEGER;
        CASE51 : STD_LOGIC_VECTOR (7 downto 0);
        din51_WIDTH : INTEGER;
        CASE52 : STD_LOGIC_VECTOR (7 downto 0);
        din52_WIDTH : INTEGER;
        CASE53 : STD_LOGIC_VECTOR (7 downto 0);
        din53_WIDTH : INTEGER;
        CASE54 : STD_LOGIC_VECTOR (7 downto 0);
        din54_WIDTH : INTEGER;
        CASE55 : STD_LOGIC_VECTOR (7 downto 0);
        din55_WIDTH : INTEGER;
        CASE56 : STD_LOGIC_VECTOR (7 downto 0);
        din56_WIDTH : INTEGER;
        CASE57 : STD_LOGIC_VECTOR (7 downto 0);
        din57_WIDTH : INTEGER;
        CASE58 : STD_LOGIC_VECTOR (7 downto 0);
        din58_WIDTH : INTEGER;
        CASE59 : STD_LOGIC_VECTOR (7 downto 0);
        din59_WIDTH : INTEGER;
        CASE60 : STD_LOGIC_VECTOR (7 downto 0);
        din60_WIDTH : INTEGER;
        CASE61 : STD_LOGIC_VECTOR (7 downto 0);
        din61_WIDTH : INTEGER;
        CASE62 : STD_LOGIC_VECTOR (7 downto 0);
        din62_WIDTH : INTEGER;
        CASE63 : STD_LOGIC_VECTOR (7 downto 0);
        din63_WIDTH : INTEGER;
        CASE64 : STD_LOGIC_VECTOR (7 downto 0);
        din64_WIDTH : INTEGER;
        CASE65 : STD_LOGIC_VECTOR (7 downto 0);
        din65_WIDTH : INTEGER;
        CASE66 : STD_LOGIC_VECTOR (7 downto 0);
        din66_WIDTH : INTEGER;
        CASE67 : STD_LOGIC_VECTOR (7 downto 0);
        din67_WIDTH : INTEGER;
        CASE68 : STD_LOGIC_VECTOR (7 downto 0);
        din68_WIDTH : INTEGER;
        CASE69 : STD_LOGIC_VECTOR (7 downto 0);
        din69_WIDTH : INTEGER;
        CASE70 : STD_LOGIC_VECTOR (7 downto 0);
        din70_WIDTH : INTEGER;
        CASE71 : STD_LOGIC_VECTOR (7 downto 0);
        din71_WIDTH : INTEGER;
        CASE72 : STD_LOGIC_VECTOR (7 downto 0);
        din72_WIDTH : INTEGER;
        CASE73 : STD_LOGIC_VECTOR (7 downto 0);
        din73_WIDTH : INTEGER;
        CASE74 : STD_LOGIC_VECTOR (7 downto 0);
        din74_WIDTH : INTEGER;
        CASE75 : STD_LOGIC_VECTOR (7 downto 0);
        din75_WIDTH : INTEGER;
        CASE76 : STD_LOGIC_VECTOR (7 downto 0);
        din76_WIDTH : INTEGER;
        CASE77 : STD_LOGIC_VECTOR (7 downto 0);
        din77_WIDTH : INTEGER;
        CASE78 : STD_LOGIC_VECTOR (7 downto 0);
        din78_WIDTH : INTEGER;
        CASE79 : STD_LOGIC_VECTOR (7 downto 0);
        din79_WIDTH : INTEGER;
        CASE80 : STD_LOGIC_VECTOR (7 downto 0);
        din80_WIDTH : INTEGER;
        CASE81 : STD_LOGIC_VECTOR (7 downto 0);
        din81_WIDTH : INTEGER;
        CASE82 : STD_LOGIC_VECTOR (7 downto 0);
        din82_WIDTH : INTEGER;
        CASE83 : STD_LOGIC_VECTOR (7 downto 0);
        din83_WIDTH : INTEGER;
        CASE84 : STD_LOGIC_VECTOR (7 downto 0);
        din84_WIDTH : INTEGER;
        CASE85 : STD_LOGIC_VECTOR (7 downto 0);
        din85_WIDTH : INTEGER;
        CASE86 : STD_LOGIC_VECTOR (7 downto 0);
        din86_WIDTH : INTEGER;
        CASE87 : STD_LOGIC_VECTOR (7 downto 0);
        din87_WIDTH : INTEGER;
        CASE88 : STD_LOGIC_VECTOR (7 downto 0);
        din88_WIDTH : INTEGER;
        CASE89 : STD_LOGIC_VECTOR (7 downto 0);
        din89_WIDTH : INTEGER;
        CASE90 : STD_LOGIC_VECTOR (7 downto 0);
        din90_WIDTH : INTEGER;
        CASE91 : STD_LOGIC_VECTOR (7 downto 0);
        din91_WIDTH : INTEGER;
        CASE92 : STD_LOGIC_VECTOR (7 downto 0);
        din92_WIDTH : INTEGER;
        CASE93 : STD_LOGIC_VECTOR (7 downto 0);
        din93_WIDTH : INTEGER;
        CASE94 : STD_LOGIC_VECTOR (7 downto 0);
        din94_WIDTH : INTEGER;
        CASE95 : STD_LOGIC_VECTOR (7 downto 0);
        din95_WIDTH : INTEGER;
        CASE96 : STD_LOGIC_VECTOR (7 downto 0);
        din96_WIDTH : INTEGER;
        CASE97 : STD_LOGIC_VECTOR (7 downto 0);
        din97_WIDTH : INTEGER;
        CASE98 : STD_LOGIC_VECTOR (7 downto 0);
        din98_WIDTH : INTEGER;
        CASE99 : STD_LOGIC_VECTOR (7 downto 0);
        din99_WIDTH : INTEGER;
        CASE100 : STD_LOGIC_VECTOR (7 downto 0);
        din100_WIDTH : INTEGER;
        CASE101 : STD_LOGIC_VECTOR (7 downto 0);
        din101_WIDTH : INTEGER;
        CASE102 : STD_LOGIC_VECTOR (7 downto 0);
        din102_WIDTH : INTEGER;
        CASE103 : STD_LOGIC_VECTOR (7 downto 0);
        din103_WIDTH : INTEGER;
        CASE104 : STD_LOGIC_VECTOR (7 downto 0);
        din104_WIDTH : INTEGER;
        CASE105 : STD_LOGIC_VECTOR (7 downto 0);
        din105_WIDTH : INTEGER;
        CASE106 : STD_LOGIC_VECTOR (7 downto 0);
        din106_WIDTH : INTEGER;
        CASE107 : STD_LOGIC_VECTOR (7 downto 0);
        din107_WIDTH : INTEGER;
        CASE108 : STD_LOGIC_VECTOR (7 downto 0);
        din108_WIDTH : INTEGER;
        CASE109 : STD_LOGIC_VECTOR (7 downto 0);
        din109_WIDTH : INTEGER;
        CASE110 : STD_LOGIC_VECTOR (7 downto 0);
        din110_WIDTH : INTEGER;
        CASE111 : STD_LOGIC_VECTOR (7 downto 0);
        din111_WIDTH : INTEGER;
        CASE112 : STD_LOGIC_VECTOR (7 downto 0);
        din112_WIDTH : INTEGER;
        CASE113 : STD_LOGIC_VECTOR (7 downto 0);
        din113_WIDTH : INTEGER;
        CASE114 : STD_LOGIC_VECTOR (7 downto 0);
        din114_WIDTH : INTEGER;
        CASE115 : STD_LOGIC_VECTOR (7 downto 0);
        din115_WIDTH : INTEGER;
        CASE116 : STD_LOGIC_VECTOR (7 downto 0);
        din116_WIDTH : INTEGER;
        CASE117 : STD_LOGIC_VECTOR (7 downto 0);
        din117_WIDTH : INTEGER;
        CASE118 : STD_LOGIC_VECTOR (7 downto 0);
        din118_WIDTH : INTEGER;
        CASE119 : STD_LOGIC_VECTOR (7 downto 0);
        din119_WIDTH : INTEGER;
        CASE120 : STD_LOGIC_VECTOR (7 downto 0);
        din120_WIDTH : INTEGER;
        CASE121 : STD_LOGIC_VECTOR (7 downto 0);
        din121_WIDTH : INTEGER;
        CASE122 : STD_LOGIC_VECTOR (7 downto 0);
        din122_WIDTH : INTEGER;
        CASE123 : STD_LOGIC_VECTOR (7 downto 0);
        din123_WIDTH : INTEGER;
        CASE124 : STD_LOGIC_VECTOR (7 downto 0);
        din124_WIDTH : INTEGER;
        CASE125 : STD_LOGIC_VECTOR (7 downto 0);
        din125_WIDTH : INTEGER;
        CASE126 : STD_LOGIC_VECTOR (7 downto 0);
        din126_WIDTH : INTEGER;
        CASE127 : STD_LOGIC_VECTOR (7 downto 0);
        din127_WIDTH : INTEGER;
        CASE128 : STD_LOGIC_VECTOR (7 downto 0);
        din128_WIDTH : INTEGER;
        CASE129 : STD_LOGIC_VECTOR (7 downto 0);
        din129_WIDTH : INTEGER;
        CASE130 : STD_LOGIC_VECTOR (7 downto 0);
        din130_WIDTH : INTEGER;
        CASE131 : STD_LOGIC_VECTOR (7 downto 0);
        din131_WIDTH : INTEGER;
        CASE132 : STD_LOGIC_VECTOR (7 downto 0);
        din132_WIDTH : INTEGER;
        CASE133 : STD_LOGIC_VECTOR (7 downto 0);
        din133_WIDTH : INTEGER;
        CASE134 : STD_LOGIC_VECTOR (7 downto 0);
        din134_WIDTH : INTEGER;
        CASE135 : STD_LOGIC_VECTOR (7 downto 0);
        din135_WIDTH : INTEGER;
        CASE136 : STD_LOGIC_VECTOR (7 downto 0);
        din136_WIDTH : INTEGER;
        CASE137 : STD_LOGIC_VECTOR (7 downto 0);
        din137_WIDTH : INTEGER;
        CASE138 : STD_LOGIC_VECTOR (7 downto 0);
        din138_WIDTH : INTEGER;
        CASE139 : STD_LOGIC_VECTOR (7 downto 0);
        din139_WIDTH : INTEGER;
        CASE140 : STD_LOGIC_VECTOR (7 downto 0);
        din140_WIDTH : INTEGER;
        CASE141 : STD_LOGIC_VECTOR (7 downto 0);
        din141_WIDTH : INTEGER;
        CASE142 : STD_LOGIC_VECTOR (7 downto 0);
        din142_WIDTH : INTEGER;
        CASE143 : STD_LOGIC_VECTOR (7 downto 0);
        din143_WIDTH : INTEGER;
        CASE144 : STD_LOGIC_VECTOR (7 downto 0);
        din144_WIDTH : INTEGER;
        CASE145 : STD_LOGIC_VECTOR (7 downto 0);
        din145_WIDTH : INTEGER;
        CASE146 : STD_LOGIC_VECTOR (7 downto 0);
        din146_WIDTH : INTEGER;
        CASE147 : STD_LOGIC_VECTOR (7 downto 0);
        din147_WIDTH : INTEGER;
        CASE148 : STD_LOGIC_VECTOR (7 downto 0);
        din148_WIDTH : INTEGER;
        CASE149 : STD_LOGIC_VECTOR (7 downto 0);
        din149_WIDTH : INTEGER;
        CASE150 : STD_LOGIC_VECTOR (7 downto 0);
        din150_WIDTH : INTEGER;
        CASE151 : STD_LOGIC_VECTOR (7 downto 0);
        din151_WIDTH : INTEGER;
        CASE152 : STD_LOGIC_VECTOR (7 downto 0);
        din152_WIDTH : INTEGER;
        CASE153 : STD_LOGIC_VECTOR (7 downto 0);
        din153_WIDTH : INTEGER;
        CASE154 : STD_LOGIC_VECTOR (7 downto 0);
        din154_WIDTH : INTEGER;
        CASE155 : STD_LOGIC_VECTOR (7 downto 0);
        din155_WIDTH : INTEGER;
        CASE156 : STD_LOGIC_VECTOR (7 downto 0);
        din156_WIDTH : INTEGER;
        CASE157 : STD_LOGIC_VECTOR (7 downto 0);
        din157_WIDTH : INTEGER;
        CASE158 : STD_LOGIC_VECTOR (7 downto 0);
        din158_WIDTH : INTEGER;
        CASE159 : STD_LOGIC_VECTOR (7 downto 0);
        din159_WIDTH : INTEGER;
        CASE160 : STD_LOGIC_VECTOR (7 downto 0);
        din160_WIDTH : INTEGER;
        CASE161 : STD_LOGIC_VECTOR (7 downto 0);
        din161_WIDTH : INTEGER;
        CASE162 : STD_LOGIC_VECTOR (7 downto 0);
        din162_WIDTH : INTEGER;
        CASE163 : STD_LOGIC_VECTOR (7 downto 0);
        din163_WIDTH : INTEGER;
        CASE164 : STD_LOGIC_VECTOR (7 downto 0);
        din164_WIDTH : INTEGER;
        CASE165 : STD_LOGIC_VECTOR (7 downto 0);
        din165_WIDTH : INTEGER;
        CASE166 : STD_LOGIC_VECTOR (7 downto 0);
        din166_WIDTH : INTEGER;
        CASE167 : STD_LOGIC_VECTOR (7 downto 0);
        din167_WIDTH : INTEGER;
        CASE168 : STD_LOGIC_VECTOR (7 downto 0);
        din168_WIDTH : INTEGER;
        CASE169 : STD_LOGIC_VECTOR (7 downto 0);
        din169_WIDTH : INTEGER;
        CASE170 : STD_LOGIC_VECTOR (7 downto 0);
        din170_WIDTH : INTEGER;
        CASE171 : STD_LOGIC_VECTOR (7 downto 0);
        din171_WIDTH : INTEGER;
        CASE172 : STD_LOGIC_VECTOR (7 downto 0);
        din172_WIDTH : INTEGER;
        CASE173 : STD_LOGIC_VECTOR (7 downto 0);
        din173_WIDTH : INTEGER;
        CASE174 : STD_LOGIC_VECTOR (7 downto 0);
        din174_WIDTH : INTEGER;
        CASE175 : STD_LOGIC_VECTOR (7 downto 0);
        din175_WIDTH : INTEGER;
        CASE176 : STD_LOGIC_VECTOR (7 downto 0);
        din176_WIDTH : INTEGER;
        CASE177 : STD_LOGIC_VECTOR (7 downto 0);
        din177_WIDTH : INTEGER;
        CASE178 : STD_LOGIC_VECTOR (7 downto 0);
        din178_WIDTH : INTEGER;
        CASE179 : STD_LOGIC_VECTOR (7 downto 0);
        din179_WIDTH : INTEGER;
        CASE180 : STD_LOGIC_VECTOR (7 downto 0);
        din180_WIDTH : INTEGER;
        CASE181 : STD_LOGIC_VECTOR (7 downto 0);
        din181_WIDTH : INTEGER;
        CASE182 : STD_LOGIC_VECTOR (7 downto 0);
        din182_WIDTH : INTEGER;
        CASE183 : STD_LOGIC_VECTOR (7 downto 0);
        din183_WIDTH : INTEGER;
        CASE184 : STD_LOGIC_VECTOR (7 downto 0);
        din184_WIDTH : INTEGER;
        CASE185 : STD_LOGIC_VECTOR (7 downto 0);
        din185_WIDTH : INTEGER;
        CASE186 : STD_LOGIC_VECTOR (7 downto 0);
        din186_WIDTH : INTEGER;
        CASE187 : STD_LOGIC_VECTOR (7 downto 0);
        din187_WIDTH : INTEGER;
        CASE188 : STD_LOGIC_VECTOR (7 downto 0);
        din188_WIDTH : INTEGER;
        CASE189 : STD_LOGIC_VECTOR (7 downto 0);
        din189_WIDTH : INTEGER;
        CASE190 : STD_LOGIC_VECTOR (7 downto 0);
        din190_WIDTH : INTEGER;
        CASE191 : STD_LOGIC_VECTOR (7 downto 0);
        din191_WIDTH : INTEGER;
        CASE192 : STD_LOGIC_VECTOR (7 downto 0);
        din192_WIDTH : INTEGER;
        CASE193 : STD_LOGIC_VECTOR (7 downto 0);
        din193_WIDTH : INTEGER;
        CASE194 : STD_LOGIC_VECTOR (7 downto 0);
        din194_WIDTH : INTEGER;
        CASE195 : STD_LOGIC_VECTOR (7 downto 0);
        din195_WIDTH : INTEGER;
        CASE196 : STD_LOGIC_VECTOR (7 downto 0);
        din196_WIDTH : INTEGER;
        CASE197 : STD_LOGIC_VECTOR (7 downto 0);
        din197_WIDTH : INTEGER;
        CASE198 : STD_LOGIC_VECTOR (7 downto 0);
        din198_WIDTH : INTEGER;
        CASE199 : STD_LOGIC_VECTOR (7 downto 0);
        din199_WIDTH : INTEGER;
        CASE200 : STD_LOGIC_VECTOR (7 downto 0);
        din200_WIDTH : INTEGER;
        CASE201 : STD_LOGIC_VECTOR (7 downto 0);
        din201_WIDTH : INTEGER;
        CASE202 : STD_LOGIC_VECTOR (7 downto 0);
        din202_WIDTH : INTEGER;
        CASE203 : STD_LOGIC_VECTOR (7 downto 0);
        din203_WIDTH : INTEGER;
        CASE204 : STD_LOGIC_VECTOR (7 downto 0);
        din204_WIDTH : INTEGER;
        CASE205 : STD_LOGIC_VECTOR (7 downto 0);
        din205_WIDTH : INTEGER;
        CASE206 : STD_LOGIC_VECTOR (7 downto 0);
        din206_WIDTH : INTEGER;
        CASE207 : STD_LOGIC_VECTOR (7 downto 0);
        din207_WIDTH : INTEGER;
        CASE208 : STD_LOGIC_VECTOR (7 downto 0);
        din208_WIDTH : INTEGER;
        CASE209 : STD_LOGIC_VECTOR (7 downto 0);
        din209_WIDTH : INTEGER;
        CASE210 : STD_LOGIC_VECTOR (7 downto 0);
        din210_WIDTH : INTEGER;
        CASE211 : STD_LOGIC_VECTOR (7 downto 0);
        din211_WIDTH : INTEGER;
        CASE212 : STD_LOGIC_VECTOR (7 downto 0);
        din212_WIDTH : INTEGER;
        CASE213 : STD_LOGIC_VECTOR (7 downto 0);
        din213_WIDTH : INTEGER;
        CASE214 : STD_LOGIC_VECTOR (7 downto 0);
        din214_WIDTH : INTEGER;
        CASE215 : STD_LOGIC_VECTOR (7 downto 0);
        din215_WIDTH : INTEGER;
        CASE216 : STD_LOGIC_VECTOR (7 downto 0);
        din216_WIDTH : INTEGER;
        CASE217 : STD_LOGIC_VECTOR (7 downto 0);
        din217_WIDTH : INTEGER;
        CASE218 : STD_LOGIC_VECTOR (7 downto 0);
        din218_WIDTH : INTEGER;
        CASE219 : STD_LOGIC_VECTOR (7 downto 0);
        din219_WIDTH : INTEGER;
        CASE220 : STD_LOGIC_VECTOR (7 downto 0);
        din220_WIDTH : INTEGER;
        CASE221 : STD_LOGIC_VECTOR (7 downto 0);
        din221_WIDTH : INTEGER;
        CASE222 : STD_LOGIC_VECTOR (7 downto 0);
        din222_WIDTH : INTEGER;
        CASE223 : STD_LOGIC_VECTOR (7 downto 0);
        din223_WIDTH : INTEGER;
        CASE224 : STD_LOGIC_VECTOR (7 downto 0);
        din224_WIDTH : INTEGER;
        CASE225 : STD_LOGIC_VECTOR (7 downto 0);
        din225_WIDTH : INTEGER;
        CASE226 : STD_LOGIC_VECTOR (7 downto 0);
        din226_WIDTH : INTEGER;
        CASE227 : STD_LOGIC_VECTOR (7 downto 0);
        din227_WIDTH : INTEGER;
        CASE228 : STD_LOGIC_VECTOR (7 downto 0);
        din228_WIDTH : INTEGER;
        CASE229 : STD_LOGIC_VECTOR (7 downto 0);
        din229_WIDTH : INTEGER;
        CASE230 : STD_LOGIC_VECTOR (7 downto 0);
        din230_WIDTH : INTEGER;
        CASE231 : STD_LOGIC_VECTOR (7 downto 0);
        din231_WIDTH : INTEGER;
        CASE232 : STD_LOGIC_VECTOR (7 downto 0);
        din232_WIDTH : INTEGER;
        CASE233 : STD_LOGIC_VECTOR (7 downto 0);
        din233_WIDTH : INTEGER;
        CASE234 : STD_LOGIC_VECTOR (7 downto 0);
        din234_WIDTH : INTEGER;
        CASE235 : STD_LOGIC_VECTOR (7 downto 0);
        din235_WIDTH : INTEGER;
        CASE236 : STD_LOGIC_VECTOR (7 downto 0);
        din236_WIDTH : INTEGER;
        CASE237 : STD_LOGIC_VECTOR (7 downto 0);
        din237_WIDTH : INTEGER;
        CASE238 : STD_LOGIC_VECTOR (7 downto 0);
        din238_WIDTH : INTEGER;
        CASE239 : STD_LOGIC_VECTOR (7 downto 0);
        din239_WIDTH : INTEGER;
        CASE240 : STD_LOGIC_VECTOR (7 downto 0);
        din240_WIDTH : INTEGER;
        CASE241 : STD_LOGIC_VECTOR (7 downto 0);
        din241_WIDTH : INTEGER;
        CASE242 : STD_LOGIC_VECTOR (7 downto 0);
        din242_WIDTH : INTEGER;
        CASE243 : STD_LOGIC_VECTOR (7 downto 0);
        din243_WIDTH : INTEGER;
        CASE244 : STD_LOGIC_VECTOR (7 downto 0);
        din244_WIDTH : INTEGER;
        CASE245 : STD_LOGIC_VECTOR (7 downto 0);
        din245_WIDTH : INTEGER;
        CASE246 : STD_LOGIC_VECTOR (7 downto 0);
        din246_WIDTH : INTEGER;
        CASE247 : STD_LOGIC_VECTOR (7 downto 0);
        din247_WIDTH : INTEGER;
        CASE248 : STD_LOGIC_VECTOR (7 downto 0);
        din248_WIDTH : INTEGER;
        CASE249 : STD_LOGIC_VECTOR (7 downto 0);
        din249_WIDTH : INTEGER;
        CASE250 : STD_LOGIC_VECTOR (7 downto 0);
        din250_WIDTH : INTEGER;
        CASE251 : STD_LOGIC_VECTOR (7 downto 0);
        din251_WIDTH : INTEGER;
        CASE252 : STD_LOGIC_VECTOR (7 downto 0);
        din252_WIDTH : INTEGER;
        CASE253 : STD_LOGIC_VECTOR (7 downto 0);
        din253_WIDTH : INTEGER;
        CASE254 : STD_LOGIC_VECTOR (7 downto 0);
        din254_WIDTH : INTEGER;
        CASE255 : STD_LOGIC_VECTOR (7 downto 0);
        din255_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (7 downto 0);
        din26 : IN STD_LOGIC_VECTOR (7 downto 0);
        din27 : IN STD_LOGIC_VECTOR (7 downto 0);
        din28 : IN STD_LOGIC_VECTOR (7 downto 0);
        din29 : IN STD_LOGIC_VECTOR (7 downto 0);
        din30 : IN STD_LOGIC_VECTOR (7 downto 0);
        din31 : IN STD_LOGIC_VECTOR (7 downto 0);
        din32 : IN STD_LOGIC_VECTOR (7 downto 0);
        din33 : IN STD_LOGIC_VECTOR (7 downto 0);
        din34 : IN STD_LOGIC_VECTOR (7 downto 0);
        din35 : IN STD_LOGIC_VECTOR (7 downto 0);
        din36 : IN STD_LOGIC_VECTOR (7 downto 0);
        din37 : IN STD_LOGIC_VECTOR (7 downto 0);
        din38 : IN STD_LOGIC_VECTOR (7 downto 0);
        din39 : IN STD_LOGIC_VECTOR (7 downto 0);
        din40 : IN STD_LOGIC_VECTOR (7 downto 0);
        din41 : IN STD_LOGIC_VECTOR (7 downto 0);
        din42 : IN STD_LOGIC_VECTOR (7 downto 0);
        din43 : IN STD_LOGIC_VECTOR (7 downto 0);
        din44 : IN STD_LOGIC_VECTOR (7 downto 0);
        din45 : IN STD_LOGIC_VECTOR (7 downto 0);
        din46 : IN STD_LOGIC_VECTOR (7 downto 0);
        din47 : IN STD_LOGIC_VECTOR (7 downto 0);
        din48 : IN STD_LOGIC_VECTOR (7 downto 0);
        din49 : IN STD_LOGIC_VECTOR (7 downto 0);
        din50 : IN STD_LOGIC_VECTOR (7 downto 0);
        din51 : IN STD_LOGIC_VECTOR (7 downto 0);
        din52 : IN STD_LOGIC_VECTOR (7 downto 0);
        din53 : IN STD_LOGIC_VECTOR (7 downto 0);
        din54 : IN STD_LOGIC_VECTOR (7 downto 0);
        din55 : IN STD_LOGIC_VECTOR (7 downto 0);
        din56 : IN STD_LOGIC_VECTOR (7 downto 0);
        din57 : IN STD_LOGIC_VECTOR (7 downto 0);
        din58 : IN STD_LOGIC_VECTOR (7 downto 0);
        din59 : IN STD_LOGIC_VECTOR (7 downto 0);
        din60 : IN STD_LOGIC_VECTOR (7 downto 0);
        din61 : IN STD_LOGIC_VECTOR (7 downto 0);
        din62 : IN STD_LOGIC_VECTOR (7 downto 0);
        din63 : IN STD_LOGIC_VECTOR (7 downto 0);
        din64 : IN STD_LOGIC_VECTOR (7 downto 0);
        din65 : IN STD_LOGIC_VECTOR (7 downto 0);
        din66 : IN STD_LOGIC_VECTOR (7 downto 0);
        din67 : IN STD_LOGIC_VECTOR (7 downto 0);
        din68 : IN STD_LOGIC_VECTOR (7 downto 0);
        din69 : IN STD_LOGIC_VECTOR (7 downto 0);
        din70 : IN STD_LOGIC_VECTOR (7 downto 0);
        din71 : IN STD_LOGIC_VECTOR (7 downto 0);
        din72 : IN STD_LOGIC_VECTOR (7 downto 0);
        din73 : IN STD_LOGIC_VECTOR (7 downto 0);
        din74 : IN STD_LOGIC_VECTOR (7 downto 0);
        din75 : IN STD_LOGIC_VECTOR (7 downto 0);
        din76 : IN STD_LOGIC_VECTOR (7 downto 0);
        din77 : IN STD_LOGIC_VECTOR (7 downto 0);
        din78 : IN STD_LOGIC_VECTOR (7 downto 0);
        din79 : IN STD_LOGIC_VECTOR (7 downto 0);
        din80 : IN STD_LOGIC_VECTOR (7 downto 0);
        din81 : IN STD_LOGIC_VECTOR (7 downto 0);
        din82 : IN STD_LOGIC_VECTOR (7 downto 0);
        din83 : IN STD_LOGIC_VECTOR (7 downto 0);
        din84 : IN STD_LOGIC_VECTOR (7 downto 0);
        din85 : IN STD_LOGIC_VECTOR (7 downto 0);
        din86 : IN STD_LOGIC_VECTOR (7 downto 0);
        din87 : IN STD_LOGIC_VECTOR (7 downto 0);
        din88 : IN STD_LOGIC_VECTOR (7 downto 0);
        din89 : IN STD_LOGIC_VECTOR (7 downto 0);
        din90 : IN STD_LOGIC_VECTOR (7 downto 0);
        din91 : IN STD_LOGIC_VECTOR (7 downto 0);
        din92 : IN STD_LOGIC_VECTOR (7 downto 0);
        din93 : IN STD_LOGIC_VECTOR (7 downto 0);
        din94 : IN STD_LOGIC_VECTOR (7 downto 0);
        din95 : IN STD_LOGIC_VECTOR (7 downto 0);
        din96 : IN STD_LOGIC_VECTOR (7 downto 0);
        din97 : IN STD_LOGIC_VECTOR (7 downto 0);
        din98 : IN STD_LOGIC_VECTOR (7 downto 0);
        din99 : IN STD_LOGIC_VECTOR (7 downto 0);
        din100 : IN STD_LOGIC_VECTOR (7 downto 0);
        din101 : IN STD_LOGIC_VECTOR (7 downto 0);
        din102 : IN STD_LOGIC_VECTOR (7 downto 0);
        din103 : IN STD_LOGIC_VECTOR (7 downto 0);
        din104 : IN STD_LOGIC_VECTOR (7 downto 0);
        din105 : IN STD_LOGIC_VECTOR (7 downto 0);
        din106 : IN STD_LOGIC_VECTOR (7 downto 0);
        din107 : IN STD_LOGIC_VECTOR (7 downto 0);
        din108 : IN STD_LOGIC_VECTOR (7 downto 0);
        din109 : IN STD_LOGIC_VECTOR (7 downto 0);
        din110 : IN STD_LOGIC_VECTOR (7 downto 0);
        din111 : IN STD_LOGIC_VECTOR (7 downto 0);
        din112 : IN STD_LOGIC_VECTOR (7 downto 0);
        din113 : IN STD_LOGIC_VECTOR (7 downto 0);
        din114 : IN STD_LOGIC_VECTOR (7 downto 0);
        din115 : IN STD_LOGIC_VECTOR (7 downto 0);
        din116 : IN STD_LOGIC_VECTOR (7 downto 0);
        din117 : IN STD_LOGIC_VECTOR (7 downto 0);
        din118 : IN STD_LOGIC_VECTOR (7 downto 0);
        din119 : IN STD_LOGIC_VECTOR (7 downto 0);
        din120 : IN STD_LOGIC_VECTOR (7 downto 0);
        din121 : IN STD_LOGIC_VECTOR (7 downto 0);
        din122 : IN STD_LOGIC_VECTOR (7 downto 0);
        din123 : IN STD_LOGIC_VECTOR (7 downto 0);
        din124 : IN STD_LOGIC_VECTOR (7 downto 0);
        din125 : IN STD_LOGIC_VECTOR (7 downto 0);
        din126 : IN STD_LOGIC_VECTOR (7 downto 0);
        din127 : IN STD_LOGIC_VECTOR (7 downto 0);
        din128 : IN STD_LOGIC_VECTOR (7 downto 0);
        din129 : IN STD_LOGIC_VECTOR (7 downto 0);
        din130 : IN STD_LOGIC_VECTOR (7 downto 0);
        din131 : IN STD_LOGIC_VECTOR (7 downto 0);
        din132 : IN STD_LOGIC_VECTOR (7 downto 0);
        din133 : IN STD_LOGIC_VECTOR (7 downto 0);
        din134 : IN STD_LOGIC_VECTOR (7 downto 0);
        din135 : IN STD_LOGIC_VECTOR (7 downto 0);
        din136 : IN STD_LOGIC_VECTOR (7 downto 0);
        din137 : IN STD_LOGIC_VECTOR (7 downto 0);
        din138 : IN STD_LOGIC_VECTOR (7 downto 0);
        din139 : IN STD_LOGIC_VECTOR (7 downto 0);
        din140 : IN STD_LOGIC_VECTOR (7 downto 0);
        din141 : IN STD_LOGIC_VECTOR (7 downto 0);
        din142 : IN STD_LOGIC_VECTOR (7 downto 0);
        din143 : IN STD_LOGIC_VECTOR (7 downto 0);
        din144 : IN STD_LOGIC_VECTOR (7 downto 0);
        din145 : IN STD_LOGIC_VECTOR (7 downto 0);
        din146 : IN STD_LOGIC_VECTOR (7 downto 0);
        din147 : IN STD_LOGIC_VECTOR (7 downto 0);
        din148 : IN STD_LOGIC_VECTOR (7 downto 0);
        din149 : IN STD_LOGIC_VECTOR (7 downto 0);
        din150 : IN STD_LOGIC_VECTOR (7 downto 0);
        din151 : IN STD_LOGIC_VECTOR (7 downto 0);
        din152 : IN STD_LOGIC_VECTOR (7 downto 0);
        din153 : IN STD_LOGIC_VECTOR (7 downto 0);
        din154 : IN STD_LOGIC_VECTOR (7 downto 0);
        din155 : IN STD_LOGIC_VECTOR (7 downto 0);
        din156 : IN STD_LOGIC_VECTOR (7 downto 0);
        din157 : IN STD_LOGIC_VECTOR (7 downto 0);
        din158 : IN STD_LOGIC_VECTOR (7 downto 0);
        din159 : IN STD_LOGIC_VECTOR (7 downto 0);
        din160 : IN STD_LOGIC_VECTOR (7 downto 0);
        din161 : IN STD_LOGIC_VECTOR (7 downto 0);
        din162 : IN STD_LOGIC_VECTOR (7 downto 0);
        din163 : IN STD_LOGIC_VECTOR (7 downto 0);
        din164 : IN STD_LOGIC_VECTOR (7 downto 0);
        din165 : IN STD_LOGIC_VECTOR (7 downto 0);
        din166 : IN STD_LOGIC_VECTOR (7 downto 0);
        din167 : IN STD_LOGIC_VECTOR (7 downto 0);
        din168 : IN STD_LOGIC_VECTOR (7 downto 0);
        din169 : IN STD_LOGIC_VECTOR (7 downto 0);
        din170 : IN STD_LOGIC_VECTOR (7 downto 0);
        din171 : IN STD_LOGIC_VECTOR (7 downto 0);
        din172 : IN STD_LOGIC_VECTOR (7 downto 0);
        din173 : IN STD_LOGIC_VECTOR (7 downto 0);
        din174 : IN STD_LOGIC_VECTOR (7 downto 0);
        din175 : IN STD_LOGIC_VECTOR (7 downto 0);
        din176 : IN STD_LOGIC_VECTOR (7 downto 0);
        din177 : IN STD_LOGIC_VECTOR (7 downto 0);
        din178 : IN STD_LOGIC_VECTOR (7 downto 0);
        din179 : IN STD_LOGIC_VECTOR (7 downto 0);
        din180 : IN STD_LOGIC_VECTOR (7 downto 0);
        din181 : IN STD_LOGIC_VECTOR (7 downto 0);
        din182 : IN STD_LOGIC_VECTOR (7 downto 0);
        din183 : IN STD_LOGIC_VECTOR (7 downto 0);
        din184 : IN STD_LOGIC_VECTOR (7 downto 0);
        din185 : IN STD_LOGIC_VECTOR (7 downto 0);
        din186 : IN STD_LOGIC_VECTOR (7 downto 0);
        din187 : IN STD_LOGIC_VECTOR (7 downto 0);
        din188 : IN STD_LOGIC_VECTOR (7 downto 0);
        din189 : IN STD_LOGIC_VECTOR (7 downto 0);
        din190 : IN STD_LOGIC_VECTOR (7 downto 0);
        din191 : IN STD_LOGIC_VECTOR (7 downto 0);
        din192 : IN STD_LOGIC_VECTOR (7 downto 0);
        din193 : IN STD_LOGIC_VECTOR (7 downto 0);
        din194 : IN STD_LOGIC_VECTOR (7 downto 0);
        din195 : IN STD_LOGIC_VECTOR (7 downto 0);
        din196 : IN STD_LOGIC_VECTOR (7 downto 0);
        din197 : IN STD_LOGIC_VECTOR (7 downto 0);
        din198 : IN STD_LOGIC_VECTOR (7 downto 0);
        din199 : IN STD_LOGIC_VECTOR (7 downto 0);
        din200 : IN STD_LOGIC_VECTOR (7 downto 0);
        din201 : IN STD_LOGIC_VECTOR (7 downto 0);
        din202 : IN STD_LOGIC_VECTOR (7 downto 0);
        din203 : IN STD_LOGIC_VECTOR (7 downto 0);
        din204 : IN STD_LOGIC_VECTOR (7 downto 0);
        din205 : IN STD_LOGIC_VECTOR (7 downto 0);
        din206 : IN STD_LOGIC_VECTOR (7 downto 0);
        din207 : IN STD_LOGIC_VECTOR (7 downto 0);
        din208 : IN STD_LOGIC_VECTOR (7 downto 0);
        din209 : IN STD_LOGIC_VECTOR (7 downto 0);
        din210 : IN STD_LOGIC_VECTOR (7 downto 0);
        din211 : IN STD_LOGIC_VECTOR (7 downto 0);
        din212 : IN STD_LOGIC_VECTOR (7 downto 0);
        din213 : IN STD_LOGIC_VECTOR (7 downto 0);
        din214 : IN STD_LOGIC_VECTOR (7 downto 0);
        din215 : IN STD_LOGIC_VECTOR (7 downto 0);
        din216 : IN STD_LOGIC_VECTOR (7 downto 0);
        din217 : IN STD_LOGIC_VECTOR (7 downto 0);
        din218 : IN STD_LOGIC_VECTOR (7 downto 0);
        din219 : IN STD_LOGIC_VECTOR (7 downto 0);
        din220 : IN STD_LOGIC_VECTOR (7 downto 0);
        din221 : IN STD_LOGIC_VECTOR (7 downto 0);
        din222 : IN STD_LOGIC_VECTOR (7 downto 0);
        din223 : IN STD_LOGIC_VECTOR (7 downto 0);
        din224 : IN STD_LOGIC_VECTOR (7 downto 0);
        din225 : IN STD_LOGIC_VECTOR (7 downto 0);
        din226 : IN STD_LOGIC_VECTOR (7 downto 0);
        din227 : IN STD_LOGIC_VECTOR (7 downto 0);
        din228 : IN STD_LOGIC_VECTOR (7 downto 0);
        din229 : IN STD_LOGIC_VECTOR (7 downto 0);
        din230 : IN STD_LOGIC_VECTOR (7 downto 0);
        din231 : IN STD_LOGIC_VECTOR (7 downto 0);
        din232 : IN STD_LOGIC_VECTOR (7 downto 0);
        din233 : IN STD_LOGIC_VECTOR (7 downto 0);
        din234 : IN STD_LOGIC_VECTOR (7 downto 0);
        din235 : IN STD_LOGIC_VECTOR (7 downto 0);
        din236 : IN STD_LOGIC_VECTOR (7 downto 0);
        din237 : IN STD_LOGIC_VECTOR (7 downto 0);
        din238 : IN STD_LOGIC_VECTOR (7 downto 0);
        din239 : IN STD_LOGIC_VECTOR (7 downto 0);
        din240 : IN STD_LOGIC_VECTOR (7 downto 0);
        din241 : IN STD_LOGIC_VECTOR (7 downto 0);
        din242 : IN STD_LOGIC_VECTOR (7 downto 0);
        din243 : IN STD_LOGIC_VECTOR (7 downto 0);
        din244 : IN STD_LOGIC_VECTOR (7 downto 0);
        din245 : IN STD_LOGIC_VECTOR (7 downto 0);
        din246 : IN STD_LOGIC_VECTOR (7 downto 0);
        din247 : IN STD_LOGIC_VECTOR (7 downto 0);
        din248 : IN STD_LOGIC_VECTOR (7 downto 0);
        din249 : IN STD_LOGIC_VECTOR (7 downto 0);
        din250 : IN STD_LOGIC_VECTOR (7 downto 0);
        din251 : IN STD_LOGIC_VECTOR (7 downto 0);
        din252 : IN STD_LOGIC_VECTOR (7 downto 0);
        din253 : IN STD_LOGIC_VECTOR (7 downto 0);
        din254 : IN STD_LOGIC_VECTOR (7 downto 0);
        din255 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component eclair_sparsemux_513_8_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (7 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (7 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (7 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (7 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (7 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (7 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (7 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (7 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (7 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (7 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (7 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (7 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (7 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (7 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (7 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (7 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (7 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (7 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (7 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (7 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (7 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (7 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (7 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (7 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (7 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (7 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (7 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (7 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (7 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (7 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (7 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (7 downto 0);
        din31_WIDTH : INTEGER;
        CASE32 : STD_LOGIC_VECTOR (7 downto 0);
        din32_WIDTH : INTEGER;
        CASE33 : STD_LOGIC_VECTOR (7 downto 0);
        din33_WIDTH : INTEGER;
        CASE34 : STD_LOGIC_VECTOR (7 downto 0);
        din34_WIDTH : INTEGER;
        CASE35 : STD_LOGIC_VECTOR (7 downto 0);
        din35_WIDTH : INTEGER;
        CASE36 : STD_LOGIC_VECTOR (7 downto 0);
        din36_WIDTH : INTEGER;
        CASE37 : STD_LOGIC_VECTOR (7 downto 0);
        din37_WIDTH : INTEGER;
        CASE38 : STD_LOGIC_VECTOR (7 downto 0);
        din38_WIDTH : INTEGER;
        CASE39 : STD_LOGIC_VECTOR (7 downto 0);
        din39_WIDTH : INTEGER;
        CASE40 : STD_LOGIC_VECTOR (7 downto 0);
        din40_WIDTH : INTEGER;
        CASE41 : STD_LOGIC_VECTOR (7 downto 0);
        din41_WIDTH : INTEGER;
        CASE42 : STD_LOGIC_VECTOR (7 downto 0);
        din42_WIDTH : INTEGER;
        CASE43 : STD_LOGIC_VECTOR (7 downto 0);
        din43_WIDTH : INTEGER;
        CASE44 : STD_LOGIC_VECTOR (7 downto 0);
        din44_WIDTH : INTEGER;
        CASE45 : STD_LOGIC_VECTOR (7 downto 0);
        din45_WIDTH : INTEGER;
        CASE46 : STD_LOGIC_VECTOR (7 downto 0);
        din46_WIDTH : INTEGER;
        CASE47 : STD_LOGIC_VECTOR (7 downto 0);
        din47_WIDTH : INTEGER;
        CASE48 : STD_LOGIC_VECTOR (7 downto 0);
        din48_WIDTH : INTEGER;
        CASE49 : STD_LOGIC_VECTOR (7 downto 0);
        din49_WIDTH : INTEGER;
        CASE50 : STD_LOGIC_VECTOR (7 downto 0);
        din50_WIDTH : INTEGER;
        CASE51 : STD_LOGIC_VECTOR (7 downto 0);
        din51_WIDTH : INTEGER;
        CASE52 : STD_LOGIC_VECTOR (7 downto 0);
        din52_WIDTH : INTEGER;
        CASE53 : STD_LOGIC_VECTOR (7 downto 0);
        din53_WIDTH : INTEGER;
        CASE54 : STD_LOGIC_VECTOR (7 downto 0);
        din54_WIDTH : INTEGER;
        CASE55 : STD_LOGIC_VECTOR (7 downto 0);
        din55_WIDTH : INTEGER;
        CASE56 : STD_LOGIC_VECTOR (7 downto 0);
        din56_WIDTH : INTEGER;
        CASE57 : STD_LOGIC_VECTOR (7 downto 0);
        din57_WIDTH : INTEGER;
        CASE58 : STD_LOGIC_VECTOR (7 downto 0);
        din58_WIDTH : INTEGER;
        CASE59 : STD_LOGIC_VECTOR (7 downto 0);
        din59_WIDTH : INTEGER;
        CASE60 : STD_LOGIC_VECTOR (7 downto 0);
        din60_WIDTH : INTEGER;
        CASE61 : STD_LOGIC_VECTOR (7 downto 0);
        din61_WIDTH : INTEGER;
        CASE62 : STD_LOGIC_VECTOR (7 downto 0);
        din62_WIDTH : INTEGER;
        CASE63 : STD_LOGIC_VECTOR (7 downto 0);
        din63_WIDTH : INTEGER;
        CASE64 : STD_LOGIC_VECTOR (7 downto 0);
        din64_WIDTH : INTEGER;
        CASE65 : STD_LOGIC_VECTOR (7 downto 0);
        din65_WIDTH : INTEGER;
        CASE66 : STD_LOGIC_VECTOR (7 downto 0);
        din66_WIDTH : INTEGER;
        CASE67 : STD_LOGIC_VECTOR (7 downto 0);
        din67_WIDTH : INTEGER;
        CASE68 : STD_LOGIC_VECTOR (7 downto 0);
        din68_WIDTH : INTEGER;
        CASE69 : STD_LOGIC_VECTOR (7 downto 0);
        din69_WIDTH : INTEGER;
        CASE70 : STD_LOGIC_VECTOR (7 downto 0);
        din70_WIDTH : INTEGER;
        CASE71 : STD_LOGIC_VECTOR (7 downto 0);
        din71_WIDTH : INTEGER;
        CASE72 : STD_LOGIC_VECTOR (7 downto 0);
        din72_WIDTH : INTEGER;
        CASE73 : STD_LOGIC_VECTOR (7 downto 0);
        din73_WIDTH : INTEGER;
        CASE74 : STD_LOGIC_VECTOR (7 downto 0);
        din74_WIDTH : INTEGER;
        CASE75 : STD_LOGIC_VECTOR (7 downto 0);
        din75_WIDTH : INTEGER;
        CASE76 : STD_LOGIC_VECTOR (7 downto 0);
        din76_WIDTH : INTEGER;
        CASE77 : STD_LOGIC_VECTOR (7 downto 0);
        din77_WIDTH : INTEGER;
        CASE78 : STD_LOGIC_VECTOR (7 downto 0);
        din78_WIDTH : INTEGER;
        CASE79 : STD_LOGIC_VECTOR (7 downto 0);
        din79_WIDTH : INTEGER;
        CASE80 : STD_LOGIC_VECTOR (7 downto 0);
        din80_WIDTH : INTEGER;
        CASE81 : STD_LOGIC_VECTOR (7 downto 0);
        din81_WIDTH : INTEGER;
        CASE82 : STD_LOGIC_VECTOR (7 downto 0);
        din82_WIDTH : INTEGER;
        CASE83 : STD_LOGIC_VECTOR (7 downto 0);
        din83_WIDTH : INTEGER;
        CASE84 : STD_LOGIC_VECTOR (7 downto 0);
        din84_WIDTH : INTEGER;
        CASE85 : STD_LOGIC_VECTOR (7 downto 0);
        din85_WIDTH : INTEGER;
        CASE86 : STD_LOGIC_VECTOR (7 downto 0);
        din86_WIDTH : INTEGER;
        CASE87 : STD_LOGIC_VECTOR (7 downto 0);
        din87_WIDTH : INTEGER;
        CASE88 : STD_LOGIC_VECTOR (7 downto 0);
        din88_WIDTH : INTEGER;
        CASE89 : STD_LOGIC_VECTOR (7 downto 0);
        din89_WIDTH : INTEGER;
        CASE90 : STD_LOGIC_VECTOR (7 downto 0);
        din90_WIDTH : INTEGER;
        CASE91 : STD_LOGIC_VECTOR (7 downto 0);
        din91_WIDTH : INTEGER;
        CASE92 : STD_LOGIC_VECTOR (7 downto 0);
        din92_WIDTH : INTEGER;
        CASE93 : STD_LOGIC_VECTOR (7 downto 0);
        din93_WIDTH : INTEGER;
        CASE94 : STD_LOGIC_VECTOR (7 downto 0);
        din94_WIDTH : INTEGER;
        CASE95 : STD_LOGIC_VECTOR (7 downto 0);
        din95_WIDTH : INTEGER;
        CASE96 : STD_LOGIC_VECTOR (7 downto 0);
        din96_WIDTH : INTEGER;
        CASE97 : STD_LOGIC_VECTOR (7 downto 0);
        din97_WIDTH : INTEGER;
        CASE98 : STD_LOGIC_VECTOR (7 downto 0);
        din98_WIDTH : INTEGER;
        CASE99 : STD_LOGIC_VECTOR (7 downto 0);
        din99_WIDTH : INTEGER;
        CASE100 : STD_LOGIC_VECTOR (7 downto 0);
        din100_WIDTH : INTEGER;
        CASE101 : STD_LOGIC_VECTOR (7 downto 0);
        din101_WIDTH : INTEGER;
        CASE102 : STD_LOGIC_VECTOR (7 downto 0);
        din102_WIDTH : INTEGER;
        CASE103 : STD_LOGIC_VECTOR (7 downto 0);
        din103_WIDTH : INTEGER;
        CASE104 : STD_LOGIC_VECTOR (7 downto 0);
        din104_WIDTH : INTEGER;
        CASE105 : STD_LOGIC_VECTOR (7 downto 0);
        din105_WIDTH : INTEGER;
        CASE106 : STD_LOGIC_VECTOR (7 downto 0);
        din106_WIDTH : INTEGER;
        CASE107 : STD_LOGIC_VECTOR (7 downto 0);
        din107_WIDTH : INTEGER;
        CASE108 : STD_LOGIC_VECTOR (7 downto 0);
        din108_WIDTH : INTEGER;
        CASE109 : STD_LOGIC_VECTOR (7 downto 0);
        din109_WIDTH : INTEGER;
        CASE110 : STD_LOGIC_VECTOR (7 downto 0);
        din110_WIDTH : INTEGER;
        CASE111 : STD_LOGIC_VECTOR (7 downto 0);
        din111_WIDTH : INTEGER;
        CASE112 : STD_LOGIC_VECTOR (7 downto 0);
        din112_WIDTH : INTEGER;
        CASE113 : STD_LOGIC_VECTOR (7 downto 0);
        din113_WIDTH : INTEGER;
        CASE114 : STD_LOGIC_VECTOR (7 downto 0);
        din114_WIDTH : INTEGER;
        CASE115 : STD_LOGIC_VECTOR (7 downto 0);
        din115_WIDTH : INTEGER;
        CASE116 : STD_LOGIC_VECTOR (7 downto 0);
        din116_WIDTH : INTEGER;
        CASE117 : STD_LOGIC_VECTOR (7 downto 0);
        din117_WIDTH : INTEGER;
        CASE118 : STD_LOGIC_VECTOR (7 downto 0);
        din118_WIDTH : INTEGER;
        CASE119 : STD_LOGIC_VECTOR (7 downto 0);
        din119_WIDTH : INTEGER;
        CASE120 : STD_LOGIC_VECTOR (7 downto 0);
        din120_WIDTH : INTEGER;
        CASE121 : STD_LOGIC_VECTOR (7 downto 0);
        din121_WIDTH : INTEGER;
        CASE122 : STD_LOGIC_VECTOR (7 downto 0);
        din122_WIDTH : INTEGER;
        CASE123 : STD_LOGIC_VECTOR (7 downto 0);
        din123_WIDTH : INTEGER;
        CASE124 : STD_LOGIC_VECTOR (7 downto 0);
        din124_WIDTH : INTEGER;
        CASE125 : STD_LOGIC_VECTOR (7 downto 0);
        din125_WIDTH : INTEGER;
        CASE126 : STD_LOGIC_VECTOR (7 downto 0);
        din126_WIDTH : INTEGER;
        CASE127 : STD_LOGIC_VECTOR (7 downto 0);
        din127_WIDTH : INTEGER;
        CASE128 : STD_LOGIC_VECTOR (7 downto 0);
        din128_WIDTH : INTEGER;
        CASE129 : STD_LOGIC_VECTOR (7 downto 0);
        din129_WIDTH : INTEGER;
        CASE130 : STD_LOGIC_VECTOR (7 downto 0);
        din130_WIDTH : INTEGER;
        CASE131 : STD_LOGIC_VECTOR (7 downto 0);
        din131_WIDTH : INTEGER;
        CASE132 : STD_LOGIC_VECTOR (7 downto 0);
        din132_WIDTH : INTEGER;
        CASE133 : STD_LOGIC_VECTOR (7 downto 0);
        din133_WIDTH : INTEGER;
        CASE134 : STD_LOGIC_VECTOR (7 downto 0);
        din134_WIDTH : INTEGER;
        CASE135 : STD_LOGIC_VECTOR (7 downto 0);
        din135_WIDTH : INTEGER;
        CASE136 : STD_LOGIC_VECTOR (7 downto 0);
        din136_WIDTH : INTEGER;
        CASE137 : STD_LOGIC_VECTOR (7 downto 0);
        din137_WIDTH : INTEGER;
        CASE138 : STD_LOGIC_VECTOR (7 downto 0);
        din138_WIDTH : INTEGER;
        CASE139 : STD_LOGIC_VECTOR (7 downto 0);
        din139_WIDTH : INTEGER;
        CASE140 : STD_LOGIC_VECTOR (7 downto 0);
        din140_WIDTH : INTEGER;
        CASE141 : STD_LOGIC_VECTOR (7 downto 0);
        din141_WIDTH : INTEGER;
        CASE142 : STD_LOGIC_VECTOR (7 downto 0);
        din142_WIDTH : INTEGER;
        CASE143 : STD_LOGIC_VECTOR (7 downto 0);
        din143_WIDTH : INTEGER;
        CASE144 : STD_LOGIC_VECTOR (7 downto 0);
        din144_WIDTH : INTEGER;
        CASE145 : STD_LOGIC_VECTOR (7 downto 0);
        din145_WIDTH : INTEGER;
        CASE146 : STD_LOGIC_VECTOR (7 downto 0);
        din146_WIDTH : INTEGER;
        CASE147 : STD_LOGIC_VECTOR (7 downto 0);
        din147_WIDTH : INTEGER;
        CASE148 : STD_LOGIC_VECTOR (7 downto 0);
        din148_WIDTH : INTEGER;
        CASE149 : STD_LOGIC_VECTOR (7 downto 0);
        din149_WIDTH : INTEGER;
        CASE150 : STD_LOGIC_VECTOR (7 downto 0);
        din150_WIDTH : INTEGER;
        CASE151 : STD_LOGIC_VECTOR (7 downto 0);
        din151_WIDTH : INTEGER;
        CASE152 : STD_LOGIC_VECTOR (7 downto 0);
        din152_WIDTH : INTEGER;
        CASE153 : STD_LOGIC_VECTOR (7 downto 0);
        din153_WIDTH : INTEGER;
        CASE154 : STD_LOGIC_VECTOR (7 downto 0);
        din154_WIDTH : INTEGER;
        CASE155 : STD_LOGIC_VECTOR (7 downto 0);
        din155_WIDTH : INTEGER;
        CASE156 : STD_LOGIC_VECTOR (7 downto 0);
        din156_WIDTH : INTEGER;
        CASE157 : STD_LOGIC_VECTOR (7 downto 0);
        din157_WIDTH : INTEGER;
        CASE158 : STD_LOGIC_VECTOR (7 downto 0);
        din158_WIDTH : INTEGER;
        CASE159 : STD_LOGIC_VECTOR (7 downto 0);
        din159_WIDTH : INTEGER;
        CASE160 : STD_LOGIC_VECTOR (7 downto 0);
        din160_WIDTH : INTEGER;
        CASE161 : STD_LOGIC_VECTOR (7 downto 0);
        din161_WIDTH : INTEGER;
        CASE162 : STD_LOGIC_VECTOR (7 downto 0);
        din162_WIDTH : INTEGER;
        CASE163 : STD_LOGIC_VECTOR (7 downto 0);
        din163_WIDTH : INTEGER;
        CASE164 : STD_LOGIC_VECTOR (7 downto 0);
        din164_WIDTH : INTEGER;
        CASE165 : STD_LOGIC_VECTOR (7 downto 0);
        din165_WIDTH : INTEGER;
        CASE166 : STD_LOGIC_VECTOR (7 downto 0);
        din166_WIDTH : INTEGER;
        CASE167 : STD_LOGIC_VECTOR (7 downto 0);
        din167_WIDTH : INTEGER;
        CASE168 : STD_LOGIC_VECTOR (7 downto 0);
        din168_WIDTH : INTEGER;
        CASE169 : STD_LOGIC_VECTOR (7 downto 0);
        din169_WIDTH : INTEGER;
        CASE170 : STD_LOGIC_VECTOR (7 downto 0);
        din170_WIDTH : INTEGER;
        CASE171 : STD_LOGIC_VECTOR (7 downto 0);
        din171_WIDTH : INTEGER;
        CASE172 : STD_LOGIC_VECTOR (7 downto 0);
        din172_WIDTH : INTEGER;
        CASE173 : STD_LOGIC_VECTOR (7 downto 0);
        din173_WIDTH : INTEGER;
        CASE174 : STD_LOGIC_VECTOR (7 downto 0);
        din174_WIDTH : INTEGER;
        CASE175 : STD_LOGIC_VECTOR (7 downto 0);
        din175_WIDTH : INTEGER;
        CASE176 : STD_LOGIC_VECTOR (7 downto 0);
        din176_WIDTH : INTEGER;
        CASE177 : STD_LOGIC_VECTOR (7 downto 0);
        din177_WIDTH : INTEGER;
        CASE178 : STD_LOGIC_VECTOR (7 downto 0);
        din178_WIDTH : INTEGER;
        CASE179 : STD_LOGIC_VECTOR (7 downto 0);
        din179_WIDTH : INTEGER;
        CASE180 : STD_LOGIC_VECTOR (7 downto 0);
        din180_WIDTH : INTEGER;
        CASE181 : STD_LOGIC_VECTOR (7 downto 0);
        din181_WIDTH : INTEGER;
        CASE182 : STD_LOGIC_VECTOR (7 downto 0);
        din182_WIDTH : INTEGER;
        CASE183 : STD_LOGIC_VECTOR (7 downto 0);
        din183_WIDTH : INTEGER;
        CASE184 : STD_LOGIC_VECTOR (7 downto 0);
        din184_WIDTH : INTEGER;
        CASE185 : STD_LOGIC_VECTOR (7 downto 0);
        din185_WIDTH : INTEGER;
        CASE186 : STD_LOGIC_VECTOR (7 downto 0);
        din186_WIDTH : INTEGER;
        CASE187 : STD_LOGIC_VECTOR (7 downto 0);
        din187_WIDTH : INTEGER;
        CASE188 : STD_LOGIC_VECTOR (7 downto 0);
        din188_WIDTH : INTEGER;
        CASE189 : STD_LOGIC_VECTOR (7 downto 0);
        din189_WIDTH : INTEGER;
        CASE190 : STD_LOGIC_VECTOR (7 downto 0);
        din190_WIDTH : INTEGER;
        CASE191 : STD_LOGIC_VECTOR (7 downto 0);
        din191_WIDTH : INTEGER;
        CASE192 : STD_LOGIC_VECTOR (7 downto 0);
        din192_WIDTH : INTEGER;
        CASE193 : STD_LOGIC_VECTOR (7 downto 0);
        din193_WIDTH : INTEGER;
        CASE194 : STD_LOGIC_VECTOR (7 downto 0);
        din194_WIDTH : INTEGER;
        CASE195 : STD_LOGIC_VECTOR (7 downto 0);
        din195_WIDTH : INTEGER;
        CASE196 : STD_LOGIC_VECTOR (7 downto 0);
        din196_WIDTH : INTEGER;
        CASE197 : STD_LOGIC_VECTOR (7 downto 0);
        din197_WIDTH : INTEGER;
        CASE198 : STD_LOGIC_VECTOR (7 downto 0);
        din198_WIDTH : INTEGER;
        CASE199 : STD_LOGIC_VECTOR (7 downto 0);
        din199_WIDTH : INTEGER;
        CASE200 : STD_LOGIC_VECTOR (7 downto 0);
        din200_WIDTH : INTEGER;
        CASE201 : STD_LOGIC_VECTOR (7 downto 0);
        din201_WIDTH : INTEGER;
        CASE202 : STD_LOGIC_VECTOR (7 downto 0);
        din202_WIDTH : INTEGER;
        CASE203 : STD_LOGIC_VECTOR (7 downto 0);
        din203_WIDTH : INTEGER;
        CASE204 : STD_LOGIC_VECTOR (7 downto 0);
        din204_WIDTH : INTEGER;
        CASE205 : STD_LOGIC_VECTOR (7 downto 0);
        din205_WIDTH : INTEGER;
        CASE206 : STD_LOGIC_VECTOR (7 downto 0);
        din206_WIDTH : INTEGER;
        CASE207 : STD_LOGIC_VECTOR (7 downto 0);
        din207_WIDTH : INTEGER;
        CASE208 : STD_LOGIC_VECTOR (7 downto 0);
        din208_WIDTH : INTEGER;
        CASE209 : STD_LOGIC_VECTOR (7 downto 0);
        din209_WIDTH : INTEGER;
        CASE210 : STD_LOGIC_VECTOR (7 downto 0);
        din210_WIDTH : INTEGER;
        CASE211 : STD_LOGIC_VECTOR (7 downto 0);
        din211_WIDTH : INTEGER;
        CASE212 : STD_LOGIC_VECTOR (7 downto 0);
        din212_WIDTH : INTEGER;
        CASE213 : STD_LOGIC_VECTOR (7 downto 0);
        din213_WIDTH : INTEGER;
        CASE214 : STD_LOGIC_VECTOR (7 downto 0);
        din214_WIDTH : INTEGER;
        CASE215 : STD_LOGIC_VECTOR (7 downto 0);
        din215_WIDTH : INTEGER;
        CASE216 : STD_LOGIC_VECTOR (7 downto 0);
        din216_WIDTH : INTEGER;
        CASE217 : STD_LOGIC_VECTOR (7 downto 0);
        din217_WIDTH : INTEGER;
        CASE218 : STD_LOGIC_VECTOR (7 downto 0);
        din218_WIDTH : INTEGER;
        CASE219 : STD_LOGIC_VECTOR (7 downto 0);
        din219_WIDTH : INTEGER;
        CASE220 : STD_LOGIC_VECTOR (7 downto 0);
        din220_WIDTH : INTEGER;
        CASE221 : STD_LOGIC_VECTOR (7 downto 0);
        din221_WIDTH : INTEGER;
        CASE222 : STD_LOGIC_VECTOR (7 downto 0);
        din222_WIDTH : INTEGER;
        CASE223 : STD_LOGIC_VECTOR (7 downto 0);
        din223_WIDTH : INTEGER;
        CASE224 : STD_LOGIC_VECTOR (7 downto 0);
        din224_WIDTH : INTEGER;
        CASE225 : STD_LOGIC_VECTOR (7 downto 0);
        din225_WIDTH : INTEGER;
        CASE226 : STD_LOGIC_VECTOR (7 downto 0);
        din226_WIDTH : INTEGER;
        CASE227 : STD_LOGIC_VECTOR (7 downto 0);
        din227_WIDTH : INTEGER;
        CASE228 : STD_LOGIC_VECTOR (7 downto 0);
        din228_WIDTH : INTEGER;
        CASE229 : STD_LOGIC_VECTOR (7 downto 0);
        din229_WIDTH : INTEGER;
        CASE230 : STD_LOGIC_VECTOR (7 downto 0);
        din230_WIDTH : INTEGER;
        CASE231 : STD_LOGIC_VECTOR (7 downto 0);
        din231_WIDTH : INTEGER;
        CASE232 : STD_LOGIC_VECTOR (7 downto 0);
        din232_WIDTH : INTEGER;
        CASE233 : STD_LOGIC_VECTOR (7 downto 0);
        din233_WIDTH : INTEGER;
        CASE234 : STD_LOGIC_VECTOR (7 downto 0);
        din234_WIDTH : INTEGER;
        CASE235 : STD_LOGIC_VECTOR (7 downto 0);
        din235_WIDTH : INTEGER;
        CASE236 : STD_LOGIC_VECTOR (7 downto 0);
        din236_WIDTH : INTEGER;
        CASE237 : STD_LOGIC_VECTOR (7 downto 0);
        din237_WIDTH : INTEGER;
        CASE238 : STD_LOGIC_VECTOR (7 downto 0);
        din238_WIDTH : INTEGER;
        CASE239 : STD_LOGIC_VECTOR (7 downto 0);
        din239_WIDTH : INTEGER;
        CASE240 : STD_LOGIC_VECTOR (7 downto 0);
        din240_WIDTH : INTEGER;
        CASE241 : STD_LOGIC_VECTOR (7 downto 0);
        din241_WIDTH : INTEGER;
        CASE242 : STD_LOGIC_VECTOR (7 downto 0);
        din242_WIDTH : INTEGER;
        CASE243 : STD_LOGIC_VECTOR (7 downto 0);
        din243_WIDTH : INTEGER;
        CASE244 : STD_LOGIC_VECTOR (7 downto 0);
        din244_WIDTH : INTEGER;
        CASE245 : STD_LOGIC_VECTOR (7 downto 0);
        din245_WIDTH : INTEGER;
        CASE246 : STD_LOGIC_VECTOR (7 downto 0);
        din246_WIDTH : INTEGER;
        CASE247 : STD_LOGIC_VECTOR (7 downto 0);
        din247_WIDTH : INTEGER;
        CASE248 : STD_LOGIC_VECTOR (7 downto 0);
        din248_WIDTH : INTEGER;
        CASE249 : STD_LOGIC_VECTOR (7 downto 0);
        din249_WIDTH : INTEGER;
        CASE250 : STD_LOGIC_VECTOR (7 downto 0);
        din250_WIDTH : INTEGER;
        CASE251 : STD_LOGIC_VECTOR (7 downto 0);
        din251_WIDTH : INTEGER;
        CASE252 : STD_LOGIC_VECTOR (7 downto 0);
        din252_WIDTH : INTEGER;
        CASE253 : STD_LOGIC_VECTOR (7 downto 0);
        din253_WIDTH : INTEGER;
        CASE254 : STD_LOGIC_VECTOR (7 downto 0);
        din254_WIDTH : INTEGER;
        CASE255 : STD_LOGIC_VECTOR (7 downto 0);
        din255_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (9 downto 0);
        din4 : IN STD_LOGIC_VECTOR (9 downto 0);
        din5 : IN STD_LOGIC_VECTOR (9 downto 0);
        din6 : IN STD_LOGIC_VECTOR (9 downto 0);
        din7 : IN STD_LOGIC_VECTOR (9 downto 0);
        din8 : IN STD_LOGIC_VECTOR (9 downto 0);
        din9 : IN STD_LOGIC_VECTOR (9 downto 0);
        din10 : IN STD_LOGIC_VECTOR (9 downto 0);
        din11 : IN STD_LOGIC_VECTOR (9 downto 0);
        din12 : IN STD_LOGIC_VECTOR (9 downto 0);
        din13 : IN STD_LOGIC_VECTOR (9 downto 0);
        din14 : IN STD_LOGIC_VECTOR (9 downto 0);
        din15 : IN STD_LOGIC_VECTOR (9 downto 0);
        din16 : IN STD_LOGIC_VECTOR (9 downto 0);
        din17 : IN STD_LOGIC_VECTOR (9 downto 0);
        din18 : IN STD_LOGIC_VECTOR (9 downto 0);
        din19 : IN STD_LOGIC_VECTOR (9 downto 0);
        din20 : IN STD_LOGIC_VECTOR (9 downto 0);
        din21 : IN STD_LOGIC_VECTOR (9 downto 0);
        din22 : IN STD_LOGIC_VECTOR (9 downto 0);
        din23 : IN STD_LOGIC_VECTOR (9 downto 0);
        din24 : IN STD_LOGIC_VECTOR (9 downto 0);
        din25 : IN STD_LOGIC_VECTOR (9 downto 0);
        din26 : IN STD_LOGIC_VECTOR (9 downto 0);
        din27 : IN STD_LOGIC_VECTOR (9 downto 0);
        din28 : IN STD_LOGIC_VECTOR (9 downto 0);
        din29 : IN STD_LOGIC_VECTOR (9 downto 0);
        din30 : IN STD_LOGIC_VECTOR (9 downto 0);
        din31 : IN STD_LOGIC_VECTOR (9 downto 0);
        din32 : IN STD_LOGIC_VECTOR (9 downto 0);
        din33 : IN STD_LOGIC_VECTOR (9 downto 0);
        din34 : IN STD_LOGIC_VECTOR (9 downto 0);
        din35 : IN STD_LOGIC_VECTOR (9 downto 0);
        din36 : IN STD_LOGIC_VECTOR (9 downto 0);
        din37 : IN STD_LOGIC_VECTOR (9 downto 0);
        din38 : IN STD_LOGIC_VECTOR (9 downto 0);
        din39 : IN STD_LOGIC_VECTOR (9 downto 0);
        din40 : IN STD_LOGIC_VECTOR (9 downto 0);
        din41 : IN STD_LOGIC_VECTOR (9 downto 0);
        din42 : IN STD_LOGIC_VECTOR (9 downto 0);
        din43 : IN STD_LOGIC_VECTOR (9 downto 0);
        din44 : IN STD_LOGIC_VECTOR (9 downto 0);
        din45 : IN STD_LOGIC_VECTOR (9 downto 0);
        din46 : IN STD_LOGIC_VECTOR (9 downto 0);
        din47 : IN STD_LOGIC_VECTOR (9 downto 0);
        din48 : IN STD_LOGIC_VECTOR (9 downto 0);
        din49 : IN STD_LOGIC_VECTOR (9 downto 0);
        din50 : IN STD_LOGIC_VECTOR (9 downto 0);
        din51 : IN STD_LOGIC_VECTOR (9 downto 0);
        din52 : IN STD_LOGIC_VECTOR (9 downto 0);
        din53 : IN STD_LOGIC_VECTOR (9 downto 0);
        din54 : IN STD_LOGIC_VECTOR (9 downto 0);
        din55 : IN STD_LOGIC_VECTOR (9 downto 0);
        din56 : IN STD_LOGIC_VECTOR (9 downto 0);
        din57 : IN STD_LOGIC_VECTOR (9 downto 0);
        din58 : IN STD_LOGIC_VECTOR (9 downto 0);
        din59 : IN STD_LOGIC_VECTOR (9 downto 0);
        din60 : IN STD_LOGIC_VECTOR (9 downto 0);
        din61 : IN STD_LOGIC_VECTOR (9 downto 0);
        din62 : IN STD_LOGIC_VECTOR (9 downto 0);
        din63 : IN STD_LOGIC_VECTOR (9 downto 0);
        din64 : IN STD_LOGIC_VECTOR (9 downto 0);
        din65 : IN STD_LOGIC_VECTOR (9 downto 0);
        din66 : IN STD_LOGIC_VECTOR (9 downto 0);
        din67 : IN STD_LOGIC_VECTOR (9 downto 0);
        din68 : IN STD_LOGIC_VECTOR (9 downto 0);
        din69 : IN STD_LOGIC_VECTOR (9 downto 0);
        din70 : IN STD_LOGIC_VECTOR (9 downto 0);
        din71 : IN STD_LOGIC_VECTOR (9 downto 0);
        din72 : IN STD_LOGIC_VECTOR (9 downto 0);
        din73 : IN STD_LOGIC_VECTOR (9 downto 0);
        din74 : IN STD_LOGIC_VECTOR (9 downto 0);
        din75 : IN STD_LOGIC_VECTOR (9 downto 0);
        din76 : IN STD_LOGIC_VECTOR (9 downto 0);
        din77 : IN STD_LOGIC_VECTOR (9 downto 0);
        din78 : IN STD_LOGIC_VECTOR (9 downto 0);
        din79 : IN STD_LOGIC_VECTOR (9 downto 0);
        din80 : IN STD_LOGIC_VECTOR (9 downto 0);
        din81 : IN STD_LOGIC_VECTOR (9 downto 0);
        din82 : IN STD_LOGIC_VECTOR (9 downto 0);
        din83 : IN STD_LOGIC_VECTOR (9 downto 0);
        din84 : IN STD_LOGIC_VECTOR (9 downto 0);
        din85 : IN STD_LOGIC_VECTOR (9 downto 0);
        din86 : IN STD_LOGIC_VECTOR (9 downto 0);
        din87 : IN STD_LOGIC_VECTOR (9 downto 0);
        din88 : IN STD_LOGIC_VECTOR (9 downto 0);
        din89 : IN STD_LOGIC_VECTOR (9 downto 0);
        din90 : IN STD_LOGIC_VECTOR (9 downto 0);
        din91 : IN STD_LOGIC_VECTOR (9 downto 0);
        din92 : IN STD_LOGIC_VECTOR (9 downto 0);
        din93 : IN STD_LOGIC_VECTOR (9 downto 0);
        din94 : IN STD_LOGIC_VECTOR (9 downto 0);
        din95 : IN STD_LOGIC_VECTOR (9 downto 0);
        din96 : IN STD_LOGIC_VECTOR (9 downto 0);
        din97 : IN STD_LOGIC_VECTOR (9 downto 0);
        din98 : IN STD_LOGIC_VECTOR (9 downto 0);
        din99 : IN STD_LOGIC_VECTOR (9 downto 0);
        din100 : IN STD_LOGIC_VECTOR (9 downto 0);
        din101 : IN STD_LOGIC_VECTOR (9 downto 0);
        din102 : IN STD_LOGIC_VECTOR (9 downto 0);
        din103 : IN STD_LOGIC_VECTOR (9 downto 0);
        din104 : IN STD_LOGIC_VECTOR (9 downto 0);
        din105 : IN STD_LOGIC_VECTOR (9 downto 0);
        din106 : IN STD_LOGIC_VECTOR (9 downto 0);
        din107 : IN STD_LOGIC_VECTOR (9 downto 0);
        din108 : IN STD_LOGIC_VECTOR (9 downto 0);
        din109 : IN STD_LOGIC_VECTOR (9 downto 0);
        din110 : IN STD_LOGIC_VECTOR (9 downto 0);
        din111 : IN STD_LOGIC_VECTOR (9 downto 0);
        din112 : IN STD_LOGIC_VECTOR (9 downto 0);
        din113 : IN STD_LOGIC_VECTOR (9 downto 0);
        din114 : IN STD_LOGIC_VECTOR (9 downto 0);
        din115 : IN STD_LOGIC_VECTOR (9 downto 0);
        din116 : IN STD_LOGIC_VECTOR (9 downto 0);
        din117 : IN STD_LOGIC_VECTOR (9 downto 0);
        din118 : IN STD_LOGIC_VECTOR (9 downto 0);
        din119 : IN STD_LOGIC_VECTOR (9 downto 0);
        din120 : IN STD_LOGIC_VECTOR (9 downto 0);
        din121 : IN STD_LOGIC_VECTOR (9 downto 0);
        din122 : IN STD_LOGIC_VECTOR (9 downto 0);
        din123 : IN STD_LOGIC_VECTOR (9 downto 0);
        din124 : IN STD_LOGIC_VECTOR (9 downto 0);
        din125 : IN STD_LOGIC_VECTOR (9 downto 0);
        din126 : IN STD_LOGIC_VECTOR (9 downto 0);
        din127 : IN STD_LOGIC_VECTOR (9 downto 0);
        din128 : IN STD_LOGIC_VECTOR (9 downto 0);
        din129 : IN STD_LOGIC_VECTOR (9 downto 0);
        din130 : IN STD_LOGIC_VECTOR (9 downto 0);
        din131 : IN STD_LOGIC_VECTOR (9 downto 0);
        din132 : IN STD_LOGIC_VECTOR (9 downto 0);
        din133 : IN STD_LOGIC_VECTOR (9 downto 0);
        din134 : IN STD_LOGIC_VECTOR (9 downto 0);
        din135 : IN STD_LOGIC_VECTOR (9 downto 0);
        din136 : IN STD_LOGIC_VECTOR (9 downto 0);
        din137 : IN STD_LOGIC_VECTOR (9 downto 0);
        din138 : IN STD_LOGIC_VECTOR (9 downto 0);
        din139 : IN STD_LOGIC_VECTOR (9 downto 0);
        din140 : IN STD_LOGIC_VECTOR (9 downto 0);
        din141 : IN STD_LOGIC_VECTOR (9 downto 0);
        din142 : IN STD_LOGIC_VECTOR (9 downto 0);
        din143 : IN STD_LOGIC_VECTOR (9 downto 0);
        din144 : IN STD_LOGIC_VECTOR (9 downto 0);
        din145 : IN STD_LOGIC_VECTOR (9 downto 0);
        din146 : IN STD_LOGIC_VECTOR (9 downto 0);
        din147 : IN STD_LOGIC_VECTOR (9 downto 0);
        din148 : IN STD_LOGIC_VECTOR (9 downto 0);
        din149 : IN STD_LOGIC_VECTOR (9 downto 0);
        din150 : IN STD_LOGIC_VECTOR (9 downto 0);
        din151 : IN STD_LOGIC_VECTOR (9 downto 0);
        din152 : IN STD_LOGIC_VECTOR (9 downto 0);
        din153 : IN STD_LOGIC_VECTOR (9 downto 0);
        din154 : IN STD_LOGIC_VECTOR (9 downto 0);
        din155 : IN STD_LOGIC_VECTOR (9 downto 0);
        din156 : IN STD_LOGIC_VECTOR (9 downto 0);
        din157 : IN STD_LOGIC_VECTOR (9 downto 0);
        din158 : IN STD_LOGIC_VECTOR (9 downto 0);
        din159 : IN STD_LOGIC_VECTOR (9 downto 0);
        din160 : IN STD_LOGIC_VECTOR (9 downto 0);
        din161 : IN STD_LOGIC_VECTOR (9 downto 0);
        din162 : IN STD_LOGIC_VECTOR (9 downto 0);
        din163 : IN STD_LOGIC_VECTOR (9 downto 0);
        din164 : IN STD_LOGIC_VECTOR (9 downto 0);
        din165 : IN STD_LOGIC_VECTOR (9 downto 0);
        din166 : IN STD_LOGIC_VECTOR (9 downto 0);
        din167 : IN STD_LOGIC_VECTOR (9 downto 0);
        din168 : IN STD_LOGIC_VECTOR (9 downto 0);
        din169 : IN STD_LOGIC_VECTOR (9 downto 0);
        din170 : IN STD_LOGIC_VECTOR (9 downto 0);
        din171 : IN STD_LOGIC_VECTOR (9 downto 0);
        din172 : IN STD_LOGIC_VECTOR (9 downto 0);
        din173 : IN STD_LOGIC_VECTOR (9 downto 0);
        din174 : IN STD_LOGIC_VECTOR (9 downto 0);
        din175 : IN STD_LOGIC_VECTOR (9 downto 0);
        din176 : IN STD_LOGIC_VECTOR (9 downto 0);
        din177 : IN STD_LOGIC_VECTOR (9 downto 0);
        din178 : IN STD_LOGIC_VECTOR (9 downto 0);
        din179 : IN STD_LOGIC_VECTOR (9 downto 0);
        din180 : IN STD_LOGIC_VECTOR (9 downto 0);
        din181 : IN STD_LOGIC_VECTOR (9 downto 0);
        din182 : IN STD_LOGIC_VECTOR (9 downto 0);
        din183 : IN STD_LOGIC_VECTOR (9 downto 0);
        din184 : IN STD_LOGIC_VECTOR (9 downto 0);
        din185 : IN STD_LOGIC_VECTOR (9 downto 0);
        din186 : IN STD_LOGIC_VECTOR (9 downto 0);
        din187 : IN STD_LOGIC_VECTOR (9 downto 0);
        din188 : IN STD_LOGIC_VECTOR (9 downto 0);
        din189 : IN STD_LOGIC_VECTOR (9 downto 0);
        din190 : IN STD_LOGIC_VECTOR (9 downto 0);
        din191 : IN STD_LOGIC_VECTOR (9 downto 0);
        din192 : IN STD_LOGIC_VECTOR (9 downto 0);
        din193 : IN STD_LOGIC_VECTOR (9 downto 0);
        din194 : IN STD_LOGIC_VECTOR (9 downto 0);
        din195 : IN STD_LOGIC_VECTOR (9 downto 0);
        din196 : IN STD_LOGIC_VECTOR (9 downto 0);
        din197 : IN STD_LOGIC_VECTOR (9 downto 0);
        din198 : IN STD_LOGIC_VECTOR (9 downto 0);
        din199 : IN STD_LOGIC_VECTOR (9 downto 0);
        din200 : IN STD_LOGIC_VECTOR (9 downto 0);
        din201 : IN STD_LOGIC_VECTOR (9 downto 0);
        din202 : IN STD_LOGIC_VECTOR (9 downto 0);
        din203 : IN STD_LOGIC_VECTOR (9 downto 0);
        din204 : IN STD_LOGIC_VECTOR (9 downto 0);
        din205 : IN STD_LOGIC_VECTOR (9 downto 0);
        din206 : IN STD_LOGIC_VECTOR (9 downto 0);
        din207 : IN STD_LOGIC_VECTOR (9 downto 0);
        din208 : IN STD_LOGIC_VECTOR (9 downto 0);
        din209 : IN STD_LOGIC_VECTOR (9 downto 0);
        din210 : IN STD_LOGIC_VECTOR (9 downto 0);
        din211 : IN STD_LOGIC_VECTOR (9 downto 0);
        din212 : IN STD_LOGIC_VECTOR (9 downto 0);
        din213 : IN STD_LOGIC_VECTOR (9 downto 0);
        din214 : IN STD_LOGIC_VECTOR (9 downto 0);
        din215 : IN STD_LOGIC_VECTOR (9 downto 0);
        din216 : IN STD_LOGIC_VECTOR (9 downto 0);
        din217 : IN STD_LOGIC_VECTOR (9 downto 0);
        din218 : IN STD_LOGIC_VECTOR (9 downto 0);
        din219 : IN STD_LOGIC_VECTOR (9 downto 0);
        din220 : IN STD_LOGIC_VECTOR (9 downto 0);
        din221 : IN STD_LOGIC_VECTOR (9 downto 0);
        din222 : IN STD_LOGIC_VECTOR (9 downto 0);
        din223 : IN STD_LOGIC_VECTOR (9 downto 0);
        din224 : IN STD_LOGIC_VECTOR (9 downto 0);
        din225 : IN STD_LOGIC_VECTOR (9 downto 0);
        din226 : IN STD_LOGIC_VECTOR (9 downto 0);
        din227 : IN STD_LOGIC_VECTOR (9 downto 0);
        din228 : IN STD_LOGIC_VECTOR (9 downto 0);
        din229 : IN STD_LOGIC_VECTOR (9 downto 0);
        din230 : IN STD_LOGIC_VECTOR (9 downto 0);
        din231 : IN STD_LOGIC_VECTOR (9 downto 0);
        din232 : IN STD_LOGIC_VECTOR (9 downto 0);
        din233 : IN STD_LOGIC_VECTOR (9 downto 0);
        din234 : IN STD_LOGIC_VECTOR (9 downto 0);
        din235 : IN STD_LOGIC_VECTOR (9 downto 0);
        din236 : IN STD_LOGIC_VECTOR (9 downto 0);
        din237 : IN STD_LOGIC_VECTOR (9 downto 0);
        din238 : IN STD_LOGIC_VECTOR (9 downto 0);
        din239 : IN STD_LOGIC_VECTOR (9 downto 0);
        din240 : IN STD_LOGIC_VECTOR (9 downto 0);
        din241 : IN STD_LOGIC_VECTOR (9 downto 0);
        din242 : IN STD_LOGIC_VECTOR (9 downto 0);
        din243 : IN STD_LOGIC_VECTOR (9 downto 0);
        din244 : IN STD_LOGIC_VECTOR (9 downto 0);
        din245 : IN STD_LOGIC_VECTOR (9 downto 0);
        din246 : IN STD_LOGIC_VECTOR (9 downto 0);
        din247 : IN STD_LOGIC_VECTOR (9 downto 0);
        din248 : IN STD_LOGIC_VECTOR (9 downto 0);
        din249 : IN STD_LOGIC_VECTOR (9 downto 0);
        din250 : IN STD_LOGIC_VECTOR (9 downto 0);
        din251 : IN STD_LOGIC_VECTOR (9 downto 0);
        din252 : IN STD_LOGIC_VECTOR (9 downto 0);
        din253 : IN STD_LOGIC_VECTOR (9 downto 0);
        din254 : IN STD_LOGIC_VECTOR (9 downto 0);
        din255 : IN STD_LOGIC_VECTOR (9 downto 0);
        def : IN STD_LOGIC_VECTOR (9 downto 0);
        sel : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component eclair_mul_10ns_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component eclair_mul_8ns_16s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component eclair_sparsemux_17_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component eclair_sparsemux_15_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component eclair_sparsemux_13_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component eclair_sparsemux_11_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    mul_16s_8ns_24_1_1_U1 : component eclair_mul_16s_8ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => dL_dy_val,
        din1 => mul_ln98_fu_15531_p1,
        dout => mul_ln98_fu_15531_p2);

    sparsemux_513_8_8_1_1_U2 : component eclair_sparsemux_513_8_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000000",
        din0_WIDTH => 8,
        CASE1 => "00000001",
        din1_WIDTH => 8,
        CASE2 => "00000010",
        din2_WIDTH => 8,
        CASE3 => "00000011",
        din3_WIDTH => 8,
        CASE4 => "00000100",
        din4_WIDTH => 8,
        CASE5 => "00000101",
        din5_WIDTH => 8,
        CASE6 => "00000110",
        din6_WIDTH => 8,
        CASE7 => "00000111",
        din7_WIDTH => 8,
        CASE8 => "00001000",
        din8_WIDTH => 8,
        CASE9 => "00001001",
        din9_WIDTH => 8,
        CASE10 => "00001010",
        din10_WIDTH => 8,
        CASE11 => "00001011",
        din11_WIDTH => 8,
        CASE12 => "00001100",
        din12_WIDTH => 8,
        CASE13 => "00001101",
        din13_WIDTH => 8,
        CASE14 => "00001110",
        din14_WIDTH => 8,
        CASE15 => "00001111",
        din15_WIDTH => 8,
        CASE16 => "00010000",
        din16_WIDTH => 8,
        CASE17 => "00010001",
        din17_WIDTH => 8,
        CASE18 => "00010010",
        din18_WIDTH => 8,
        CASE19 => "00010011",
        din19_WIDTH => 8,
        CASE20 => "00010100",
        din20_WIDTH => 8,
        CASE21 => "00010101",
        din21_WIDTH => 8,
        CASE22 => "00010110",
        din22_WIDTH => 8,
        CASE23 => "00010111",
        din23_WIDTH => 8,
        CASE24 => "00011000",
        din24_WIDTH => 8,
        CASE25 => "00011001",
        din25_WIDTH => 8,
        CASE26 => "00011010",
        din26_WIDTH => 8,
        CASE27 => "00011011",
        din27_WIDTH => 8,
        CASE28 => "00011100",
        din28_WIDTH => 8,
        CASE29 => "00011101",
        din29_WIDTH => 8,
        CASE30 => "00011110",
        din30_WIDTH => 8,
        CASE31 => "00011111",
        din31_WIDTH => 8,
        CASE32 => "00100000",
        din32_WIDTH => 8,
        CASE33 => "00100001",
        din33_WIDTH => 8,
        CASE34 => "00100010",
        din34_WIDTH => 8,
        CASE35 => "00100011",
        din35_WIDTH => 8,
        CASE36 => "00100100",
        din36_WIDTH => 8,
        CASE37 => "00100101",
        din37_WIDTH => 8,
        CASE38 => "00100110",
        din38_WIDTH => 8,
        CASE39 => "00100111",
        din39_WIDTH => 8,
        CASE40 => "00101000",
        din40_WIDTH => 8,
        CASE41 => "00101001",
        din41_WIDTH => 8,
        CASE42 => "00101010",
        din42_WIDTH => 8,
        CASE43 => "00101011",
        din43_WIDTH => 8,
        CASE44 => "00101100",
        din44_WIDTH => 8,
        CASE45 => "00101101",
        din45_WIDTH => 8,
        CASE46 => "00101110",
        din46_WIDTH => 8,
        CASE47 => "00101111",
        din47_WIDTH => 8,
        CASE48 => "00110000",
        din48_WIDTH => 8,
        CASE49 => "00110001",
        din49_WIDTH => 8,
        CASE50 => "00110010",
        din50_WIDTH => 8,
        CASE51 => "00110011",
        din51_WIDTH => 8,
        CASE52 => "00110100",
        din52_WIDTH => 8,
        CASE53 => "00110101",
        din53_WIDTH => 8,
        CASE54 => "00110110",
        din54_WIDTH => 8,
        CASE55 => "00110111",
        din55_WIDTH => 8,
        CASE56 => "00111000",
        din56_WIDTH => 8,
        CASE57 => "00111001",
        din57_WIDTH => 8,
        CASE58 => "00111010",
        din58_WIDTH => 8,
        CASE59 => "00111011",
        din59_WIDTH => 8,
        CASE60 => "00111100",
        din60_WIDTH => 8,
        CASE61 => "00111101",
        din61_WIDTH => 8,
        CASE62 => "00111110",
        din62_WIDTH => 8,
        CASE63 => "00111111",
        din63_WIDTH => 8,
        CASE64 => "01000000",
        din64_WIDTH => 8,
        CASE65 => "01000001",
        din65_WIDTH => 8,
        CASE66 => "01000010",
        din66_WIDTH => 8,
        CASE67 => "01000011",
        din67_WIDTH => 8,
        CASE68 => "01000100",
        din68_WIDTH => 8,
        CASE69 => "01000101",
        din69_WIDTH => 8,
        CASE70 => "01000110",
        din70_WIDTH => 8,
        CASE71 => "01000111",
        din71_WIDTH => 8,
        CASE72 => "01001000",
        din72_WIDTH => 8,
        CASE73 => "01001001",
        din73_WIDTH => 8,
        CASE74 => "01001010",
        din74_WIDTH => 8,
        CASE75 => "01001011",
        din75_WIDTH => 8,
        CASE76 => "01001100",
        din76_WIDTH => 8,
        CASE77 => "01001101",
        din77_WIDTH => 8,
        CASE78 => "01001110",
        din78_WIDTH => 8,
        CASE79 => "01001111",
        din79_WIDTH => 8,
        CASE80 => "01010000",
        din80_WIDTH => 8,
        CASE81 => "01010001",
        din81_WIDTH => 8,
        CASE82 => "01010010",
        din82_WIDTH => 8,
        CASE83 => "01010011",
        din83_WIDTH => 8,
        CASE84 => "01010100",
        din84_WIDTH => 8,
        CASE85 => "01010101",
        din85_WIDTH => 8,
        CASE86 => "01010110",
        din86_WIDTH => 8,
        CASE87 => "01010111",
        din87_WIDTH => 8,
        CASE88 => "01011000",
        din88_WIDTH => 8,
        CASE89 => "01011001",
        din89_WIDTH => 8,
        CASE90 => "01011010",
        din90_WIDTH => 8,
        CASE91 => "01011011",
        din91_WIDTH => 8,
        CASE92 => "01011100",
        din92_WIDTH => 8,
        CASE93 => "01011101",
        din93_WIDTH => 8,
        CASE94 => "01011110",
        din94_WIDTH => 8,
        CASE95 => "01011111",
        din95_WIDTH => 8,
        CASE96 => "01100000",
        din96_WIDTH => 8,
        CASE97 => "01100001",
        din97_WIDTH => 8,
        CASE98 => "01100010",
        din98_WIDTH => 8,
        CASE99 => "01100011",
        din99_WIDTH => 8,
        CASE100 => "01100100",
        din100_WIDTH => 8,
        CASE101 => "01100101",
        din101_WIDTH => 8,
        CASE102 => "01100110",
        din102_WIDTH => 8,
        CASE103 => "01100111",
        din103_WIDTH => 8,
        CASE104 => "01101000",
        din104_WIDTH => 8,
        CASE105 => "01101001",
        din105_WIDTH => 8,
        CASE106 => "01101010",
        din106_WIDTH => 8,
        CASE107 => "01101011",
        din107_WIDTH => 8,
        CASE108 => "01101100",
        din108_WIDTH => 8,
        CASE109 => "01101101",
        din109_WIDTH => 8,
        CASE110 => "01101110",
        din110_WIDTH => 8,
        CASE111 => "01101111",
        din111_WIDTH => 8,
        CASE112 => "01110000",
        din112_WIDTH => 8,
        CASE113 => "01110001",
        din113_WIDTH => 8,
        CASE114 => "01110010",
        din114_WIDTH => 8,
        CASE115 => "01110011",
        din115_WIDTH => 8,
        CASE116 => "01110100",
        din116_WIDTH => 8,
        CASE117 => "01110101",
        din117_WIDTH => 8,
        CASE118 => "01110110",
        din118_WIDTH => 8,
        CASE119 => "01110111",
        din119_WIDTH => 8,
        CASE120 => "01111000",
        din120_WIDTH => 8,
        CASE121 => "01111001",
        din121_WIDTH => 8,
        CASE122 => "01111010",
        din122_WIDTH => 8,
        CASE123 => "01111011",
        din123_WIDTH => 8,
        CASE124 => "01111100",
        din124_WIDTH => 8,
        CASE125 => "01111101",
        din125_WIDTH => 8,
        CASE126 => "01111110",
        din126_WIDTH => 8,
        CASE127 => "01111111",
        din127_WIDTH => 8,
        CASE128 => "10000000",
        din128_WIDTH => 8,
        CASE129 => "10000001",
        din129_WIDTH => 8,
        CASE130 => "10000010",
        din130_WIDTH => 8,
        CASE131 => "10000011",
        din131_WIDTH => 8,
        CASE132 => "10000100",
        din132_WIDTH => 8,
        CASE133 => "10000101",
        din133_WIDTH => 8,
        CASE134 => "10000110",
        din134_WIDTH => 8,
        CASE135 => "10000111",
        din135_WIDTH => 8,
        CASE136 => "10001000",
        din136_WIDTH => 8,
        CASE137 => "10001001",
        din137_WIDTH => 8,
        CASE138 => "10001010",
        din138_WIDTH => 8,
        CASE139 => "10001011",
        din139_WIDTH => 8,
        CASE140 => "10001100",
        din140_WIDTH => 8,
        CASE141 => "10001101",
        din141_WIDTH => 8,
        CASE142 => "10001110",
        din142_WIDTH => 8,
        CASE143 => "10001111",
        din143_WIDTH => 8,
        CASE144 => "10010000",
        din144_WIDTH => 8,
        CASE145 => "10010001",
        din145_WIDTH => 8,
        CASE146 => "10010010",
        din146_WIDTH => 8,
        CASE147 => "10010011",
        din147_WIDTH => 8,
        CASE148 => "10010100",
        din148_WIDTH => 8,
        CASE149 => "10010101",
        din149_WIDTH => 8,
        CASE150 => "10010110",
        din150_WIDTH => 8,
        CASE151 => "10010111",
        din151_WIDTH => 8,
        CASE152 => "10011000",
        din152_WIDTH => 8,
        CASE153 => "10011001",
        din153_WIDTH => 8,
        CASE154 => "10011010",
        din154_WIDTH => 8,
        CASE155 => "10011011",
        din155_WIDTH => 8,
        CASE156 => "10011100",
        din156_WIDTH => 8,
        CASE157 => "10011101",
        din157_WIDTH => 8,
        CASE158 => "10011110",
        din158_WIDTH => 8,
        CASE159 => "10011111",
        din159_WIDTH => 8,
        CASE160 => "10100000",
        din160_WIDTH => 8,
        CASE161 => "10100001",
        din161_WIDTH => 8,
        CASE162 => "10100010",
        din162_WIDTH => 8,
        CASE163 => "10100011",
        din163_WIDTH => 8,
        CASE164 => "10100100",
        din164_WIDTH => 8,
        CASE165 => "10100101",
        din165_WIDTH => 8,
        CASE166 => "10100110",
        din166_WIDTH => 8,
        CASE167 => "10100111",
        din167_WIDTH => 8,
        CASE168 => "10101000",
        din168_WIDTH => 8,
        CASE169 => "10101001",
        din169_WIDTH => 8,
        CASE170 => "10101010",
        din170_WIDTH => 8,
        CASE171 => "10101011",
        din171_WIDTH => 8,
        CASE172 => "10101100",
        din172_WIDTH => 8,
        CASE173 => "10101101",
        din173_WIDTH => 8,
        CASE174 => "10101110",
        din174_WIDTH => 8,
        CASE175 => "10101111",
        din175_WIDTH => 8,
        CASE176 => "10110000",
        din176_WIDTH => 8,
        CASE177 => "10110001",
        din177_WIDTH => 8,
        CASE178 => "10110010",
        din178_WIDTH => 8,
        CASE179 => "10110011",
        din179_WIDTH => 8,
        CASE180 => "10110100",
        din180_WIDTH => 8,
        CASE181 => "10110101",
        din181_WIDTH => 8,
        CASE182 => "10110110",
        din182_WIDTH => 8,
        CASE183 => "10110111",
        din183_WIDTH => 8,
        CASE184 => "10111000",
        din184_WIDTH => 8,
        CASE185 => "10111001",
        din185_WIDTH => 8,
        CASE186 => "10111010",
        din186_WIDTH => 8,
        CASE187 => "10111011",
        din187_WIDTH => 8,
        CASE188 => "10111100",
        din188_WIDTH => 8,
        CASE189 => "10111101",
        din189_WIDTH => 8,
        CASE190 => "10111110",
        din190_WIDTH => 8,
        CASE191 => "10111111",
        din191_WIDTH => 8,
        CASE192 => "11000000",
        din192_WIDTH => 8,
        CASE193 => "11000001",
        din193_WIDTH => 8,
        CASE194 => "11000010",
        din194_WIDTH => 8,
        CASE195 => "11000011",
        din195_WIDTH => 8,
        CASE196 => "11000100",
        din196_WIDTH => 8,
        CASE197 => "11000101",
        din197_WIDTH => 8,
        CASE198 => "11000110",
        din198_WIDTH => 8,
        CASE199 => "11000111",
        din199_WIDTH => 8,
        CASE200 => "11001000",
        din200_WIDTH => 8,
        CASE201 => "11001001",
        din201_WIDTH => 8,
        CASE202 => "11001010",
        din202_WIDTH => 8,
        CASE203 => "11001011",
        din203_WIDTH => 8,
        CASE204 => "11001100",
        din204_WIDTH => 8,
        CASE205 => "11001101",
        din205_WIDTH => 8,
        CASE206 => "11001110",
        din206_WIDTH => 8,
        CASE207 => "11001111",
        din207_WIDTH => 8,
        CASE208 => "11010000",
        din208_WIDTH => 8,
        CASE209 => "11010001",
        din209_WIDTH => 8,
        CASE210 => "11010010",
        din210_WIDTH => 8,
        CASE211 => "11010011",
        din211_WIDTH => 8,
        CASE212 => "11010100",
        din212_WIDTH => 8,
        CASE213 => "11010101",
        din213_WIDTH => 8,
        CASE214 => "11010110",
        din214_WIDTH => 8,
        CASE215 => "11010111",
        din215_WIDTH => 8,
        CASE216 => "11011000",
        din216_WIDTH => 8,
        CASE217 => "11011001",
        din217_WIDTH => 8,
        CASE218 => "11011010",
        din218_WIDTH => 8,
        CASE219 => "11011011",
        din219_WIDTH => 8,
        CASE220 => "11011100",
        din220_WIDTH => 8,
        CASE221 => "11011101",
        din221_WIDTH => 8,
        CASE222 => "11011110",
        din222_WIDTH => 8,
        CASE223 => "11011111",
        din223_WIDTH => 8,
        CASE224 => "11100000",
        din224_WIDTH => 8,
        CASE225 => "11100001",
        din225_WIDTH => 8,
        CASE226 => "11100010",
        din226_WIDTH => 8,
        CASE227 => "11100011",
        din227_WIDTH => 8,
        CASE228 => "11100100",
        din228_WIDTH => 8,
        CASE229 => "11100101",
        din229_WIDTH => 8,
        CASE230 => "11100110",
        din230_WIDTH => 8,
        CASE231 => "11100111",
        din231_WIDTH => 8,
        CASE232 => "11101000",
        din232_WIDTH => 8,
        CASE233 => "11101001",
        din233_WIDTH => 8,
        CASE234 => "11101010",
        din234_WIDTH => 8,
        CASE235 => "11101011",
        din235_WIDTH => 8,
        CASE236 => "11101100",
        din236_WIDTH => 8,
        CASE237 => "11101101",
        din237_WIDTH => 8,
        CASE238 => "11101110",
        din238_WIDTH => 8,
        CASE239 => "11101111",
        din239_WIDTH => 8,
        CASE240 => "11110000",
        din240_WIDTH => 8,
        CASE241 => "11110001",
        din241_WIDTH => 8,
        CASE242 => "11110010",
        din242_WIDTH => 8,
        CASE243 => "11110011",
        din243_WIDTH => 8,
        CASE244 => "11110100",
        din244_WIDTH => 8,
        CASE245 => "11110101",
        din245_WIDTH => 8,
        CASE246 => "11110110",
        din246_WIDTH => 8,
        CASE247 => "11110111",
        din247_WIDTH => 8,
        CASE248 => "11111000",
        din248_WIDTH => 8,
        CASE249 => "11111001",
        din249_WIDTH => 8,
        CASE250 => "11111010",
        din250_WIDTH => 8,
        CASE251 => "11111011",
        din251_WIDTH => 8,
        CASE252 => "11111100",
        din252_WIDTH => 8,
        CASE253 => "11111101",
        din253_WIDTH => 8,
        CASE254 => "11111110",
        din254_WIDTH => 8,
        CASE255 => "11111111",
        din255_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_AB,
        din1 => ap_const_lv8_A9,
        din2 => ap_const_lv8_A7,
        din3 => ap_const_lv8_A5,
        din4 => ap_const_lv8_A3,
        din5 => ap_const_lv8_A1,
        din6 => ap_const_lv8_9F,
        din7 => ap_const_lv8_9D,
        din8 => ap_const_lv8_9B,
        din9 => ap_const_lv8_99,
        din10 => ap_const_lv8_97,
        din11 => ap_const_lv8_96,
        din12 => ap_const_lv8_94,
        din13 => ap_const_lv8_92,
        din14 => ap_const_lv8_90,
        din15 => ap_const_lv8_8E,
        din16 => ap_const_lv8_8D,
        din17 => ap_const_lv8_8B,
        din18 => ap_const_lv8_89,
        din19 => ap_const_lv8_87,
        din20 => ap_const_lv8_86,
        din21 => ap_const_lv8_84,
        din22 => ap_const_lv8_82,
        din23 => ap_const_lv8_81,
        din24 => ap_const_lv8_7F,
        din25 => ap_const_lv8_7D,
        din26 => ap_const_lv8_7C,
        din27 => ap_const_lv8_7A,
        din28 => ap_const_lv8_79,
        din29 => ap_const_lv8_77,
        din30 => ap_const_lv8_75,
        din31 => ap_const_lv8_74,
        din32 => ap_const_lv8_72,
        din33 => ap_const_lv8_71,
        din34 => ap_const_lv8_6F,
        din35 => ap_const_lv8_6E,
        din36 => ap_const_lv8_6C,
        din37 => ap_const_lv8_6B,
        din38 => ap_const_lv8_69,
        din39 => ap_const_lv8_68,
        din40 => ap_const_lv8_67,
        din41 => ap_const_lv8_65,
        din42 => ap_const_lv8_64,
        din43 => ap_const_lv8_62,
        din44 => ap_const_lv8_61,
        din45 => ap_const_lv8_60,
        din46 => ap_const_lv8_5E,
        din47 => ap_const_lv8_5D,
        din48 => ap_const_lv8_5C,
        din49 => ap_const_lv8_5A,
        din50 => ap_const_lv8_59,
        din51 => ap_const_lv8_58,
        din52 => ap_const_lv8_56,
        din53 => ap_const_lv8_55,
        din54 => ap_const_lv8_54,
        din55 => ap_const_lv8_53,
        din56 => ap_const_lv8_51,
        din57 => ap_const_lv8_50,
        din58 => ap_const_lv8_4F,
        din59 => ap_const_lv8_4E,
        din60 => ap_const_lv8_4D,
        din61 => ap_const_lv8_4B,
        din62 => ap_const_lv8_4A,
        din63 => ap_const_lv8_49,
        din64 => ap_const_lv8_48,
        din65 => ap_const_lv8_47,
        din66 => ap_const_lv8_46,
        din67 => ap_const_lv8_45,
        din68 => ap_const_lv8_44,
        din69 => ap_const_lv8_43,
        din70 => ap_const_lv8_41,
        din71 => ap_const_lv8_40,
        din72 => ap_const_lv8_3F,
        din73 => ap_const_lv8_3E,
        din74 => ap_const_lv8_3D,
        din75 => ap_const_lv8_3C,
        din76 => ap_const_lv8_3B,
        din77 => ap_const_lv8_3A,
        din78 => ap_const_lv8_39,
        din79 => ap_const_lv8_38,
        din80 => ap_const_lv8_37,
        din81 => ap_const_lv8_37,
        din82 => ap_const_lv8_36,
        din83 => ap_const_lv8_35,
        din84 => ap_const_lv8_34,
        din85 => ap_const_lv8_33,
        din86 => ap_const_lv8_32,
        din87 => ap_const_lv8_31,
        din88 => ap_const_lv8_30,
        din89 => ap_const_lv8_2F,
        din90 => ap_const_lv8_2F,
        din91 => ap_const_lv8_2E,
        din92 => ap_const_lv8_2D,
        din93 => ap_const_lv8_2C,
        din94 => ap_const_lv8_2B,
        din95 => ap_const_lv8_2A,
        din96 => ap_const_lv8_2A,
        din97 => ap_const_lv8_29,
        din98 => ap_const_lv8_28,
        din99 => ap_const_lv8_27,
        din100 => ap_const_lv8_27,
        din101 => ap_const_lv8_26,
        din102 => ap_const_lv8_25,
        din103 => ap_const_lv8_24,
        din104 => ap_const_lv8_24,
        din105 => ap_const_lv8_23,
        din106 => ap_const_lv8_22,
        din107 => ap_const_lv8_22,
        din108 => ap_const_lv8_21,
        din109 => ap_const_lv8_20,
        din110 => ap_const_lv8_20,
        din111 => ap_const_lv8_1F,
        din112 => ap_const_lv8_1E,
        din113 => ap_const_lv8_1E,
        din114 => ap_const_lv8_1D,
        din115 => ap_const_lv8_1D,
        din116 => ap_const_lv8_1C,
        din117 => ap_const_lv8_1B,
        din118 => ap_const_lv8_1B,
        din119 => ap_const_lv8_1A,
        din120 => ap_const_lv8_1A,
        din121 => ap_const_lv8_19,
        din122 => ap_const_lv8_18,
        din123 => ap_const_lv8_18,
        din124 => ap_const_lv8_17,
        din125 => ap_const_lv8_17,
        din126 => ap_const_lv8_16,
        din127 => ap_const_lv8_16,
        din128 => ap_const_lv8_15,
        din129 => ap_const_lv8_15,
        din130 => ap_const_lv8_14,
        din131 => ap_const_lv8_14,
        din132 => ap_const_lv8_13,
        din133 => ap_const_lv8_13,
        din134 => ap_const_lv8_12,
        din135 => ap_const_lv8_12,
        din136 => ap_const_lv8_12,
        din137 => ap_const_lv8_11,
        din138 => ap_const_lv8_11,
        din139 => ap_const_lv8_10,
        din140 => ap_const_lv8_10,
        din141 => ap_const_lv8_F,
        din142 => ap_const_lv8_F,
        din143 => ap_const_lv8_F,
        din144 => ap_const_lv8_E,
        din145 => ap_const_lv8_E,
        din146 => ap_const_lv8_E,
        din147 => ap_const_lv8_D,
        din148 => ap_const_lv8_D,
        din149 => ap_const_lv8_C,
        din150 => ap_const_lv8_C,
        din151 => ap_const_lv8_C,
        din152 => ap_const_lv8_B,
        din153 => ap_const_lv8_B,
        din154 => ap_const_lv8_B,
        din155 => ap_const_lv8_A,
        din156 => ap_const_lv8_A,
        din157 => ap_const_lv8_A,
        din158 => ap_const_lv8_A,
        din159 => ap_const_lv8_9,
        din160 => ap_const_lv8_9,
        din161 => ap_const_lv8_9,
        din162 => ap_const_lv8_8,
        din163 => ap_const_lv8_8,
        din164 => ap_const_lv8_8,
        din165 => ap_const_lv8_8,
        din166 => ap_const_lv8_7,
        din167 => ap_const_lv8_7,
        din168 => ap_const_lv8_7,
        din169 => ap_const_lv8_7,
        din170 => ap_const_lv8_6,
        din171 => ap_const_lv8_6,
        din172 => ap_const_lv8_6,
        din173 => ap_const_lv8_6,
        din174 => ap_const_lv8_6,
        din175 => ap_const_lv8_5,
        din176 => ap_const_lv8_5,
        din177 => ap_const_lv8_5,
        din178 => ap_const_lv8_5,
        din179 => ap_const_lv8_5,
        din180 => ap_const_lv8_4,
        din181 => ap_const_lv8_4,
        din182 => ap_const_lv8_4,
        din183 => ap_const_lv8_4,
        din184 => ap_const_lv8_4,
        din185 => ap_const_lv8_4,
        din186 => ap_const_lv8_3,
        din187 => ap_const_lv8_3,
        din188 => ap_const_lv8_3,
        din189 => ap_const_lv8_3,
        din190 => ap_const_lv8_3,
        din191 => ap_const_lv8_3,
        din192 => ap_const_lv8_3,
        din193 => ap_const_lv8_3,
        din194 => ap_const_lv8_2,
        din195 => ap_const_lv8_2,
        din196 => ap_const_lv8_2,
        din197 => ap_const_lv8_2,
        din198 => ap_const_lv8_2,
        din199 => ap_const_lv8_2,
        din200 => ap_const_lv8_2,
        din201 => ap_const_lv8_2,
        din202 => ap_const_lv8_2,
        din203 => ap_const_lv8_2,
        din204 => ap_const_lv8_1,
        din205 => ap_const_lv8_1,
        din206 => ap_const_lv8_1,
        din207 => ap_const_lv8_1,
        din208 => ap_const_lv8_1,
        din209 => ap_const_lv8_1,
        din210 => ap_const_lv8_1,
        din211 => ap_const_lv8_1,
        din212 => ap_const_lv8_1,
        din213 => ap_const_lv8_1,
        din214 => ap_const_lv8_1,
        din215 => ap_const_lv8_1,
        din216 => ap_const_lv8_1,
        din217 => ap_const_lv8_1,
        din218 => ap_const_lv8_1,
        din219 => ap_const_lv8_1,
        din220 => ap_const_lv8_0,
        din221 => ap_const_lv8_0,
        din222 => ap_const_lv8_0,
        din223 => ap_const_lv8_0,
        din224 => ap_const_lv8_0,
        din225 => ap_const_lv8_0,
        din226 => ap_const_lv8_0,
        din227 => ap_const_lv8_0,
        din228 => ap_const_lv8_0,
        din229 => ap_const_lv8_0,
        din230 => ap_const_lv8_0,
        din231 => ap_const_lv8_0,
        din232 => ap_const_lv8_0,
        din233 => ap_const_lv8_0,
        din234 => ap_const_lv8_0,
        din235 => ap_const_lv8_0,
        din236 => ap_const_lv8_0,
        din237 => ap_const_lv8_0,
        din238 => ap_const_lv8_0,
        din239 => ap_const_lv8_0,
        din240 => ap_const_lv8_0,
        din241 => ap_const_lv8_0,
        din242 => ap_const_lv8_0,
        din243 => ap_const_lv8_0,
        din244 => ap_const_lv8_0,
        din245 => ap_const_lv8_0,
        din246 => ap_const_lv8_0,
        din247 => ap_const_lv8_0,
        din248 => ap_const_lv8_0,
        din249 => ap_const_lv8_0,
        din250 => ap_const_lv8_0,
        din251 => ap_const_lv8_0,
        din252 => ap_const_lv8_0,
        din253 => ap_const_lv8_0,
        din254 => ap_const_lv8_0,
        din255 => ap_const_lv8_0,
        def => zext_ln108_2_cast_fu_15704_p513,
        sel => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0,
        dout => zext_ln108_2_cast_fu_15704_p515);

    mul_16s_8ns_24_1_1_U3 : component eclair_mul_16s_8ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln108_fu_16740_p0,
        din1 => mul_ln108_fu_16740_p1,
        dout => mul_ln108_fu_16740_p2);

    sparsemux_513_8_10_1_1_U4 : component eclair_sparsemux_513_8_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000000",
        din0_WIDTH => 10,
        CASE1 => "00000001",
        din1_WIDTH => 10,
        CASE2 => "00000010",
        din2_WIDTH => 10,
        CASE3 => "00000011",
        din3_WIDTH => 10,
        CASE4 => "00000100",
        din4_WIDTH => 10,
        CASE5 => "00000101",
        din5_WIDTH => 10,
        CASE6 => "00000110",
        din6_WIDTH => 10,
        CASE7 => "00000111",
        din7_WIDTH => 10,
        CASE8 => "00001000",
        din8_WIDTH => 10,
        CASE9 => "00001001",
        din9_WIDTH => 10,
        CASE10 => "00001010",
        din10_WIDTH => 10,
        CASE11 => "00001011",
        din11_WIDTH => 10,
        CASE12 => "00001100",
        din12_WIDTH => 10,
        CASE13 => "00001101",
        din13_WIDTH => 10,
        CASE14 => "00001110",
        din14_WIDTH => 10,
        CASE15 => "00001111",
        din15_WIDTH => 10,
        CASE16 => "00010000",
        din16_WIDTH => 10,
        CASE17 => "00010001",
        din17_WIDTH => 10,
        CASE18 => "00010010",
        din18_WIDTH => 10,
        CASE19 => "00010011",
        din19_WIDTH => 10,
        CASE20 => "00010100",
        din20_WIDTH => 10,
        CASE21 => "00010101",
        din21_WIDTH => 10,
        CASE22 => "00010110",
        din22_WIDTH => 10,
        CASE23 => "00010111",
        din23_WIDTH => 10,
        CASE24 => "00011000",
        din24_WIDTH => 10,
        CASE25 => "00011001",
        din25_WIDTH => 10,
        CASE26 => "00011010",
        din26_WIDTH => 10,
        CASE27 => "00011011",
        din27_WIDTH => 10,
        CASE28 => "00011100",
        din28_WIDTH => 10,
        CASE29 => "00011101",
        din29_WIDTH => 10,
        CASE30 => "00011110",
        din30_WIDTH => 10,
        CASE31 => "00011111",
        din31_WIDTH => 10,
        CASE32 => "00100000",
        din32_WIDTH => 10,
        CASE33 => "00100001",
        din33_WIDTH => 10,
        CASE34 => "00100010",
        din34_WIDTH => 10,
        CASE35 => "00100011",
        din35_WIDTH => 10,
        CASE36 => "00100100",
        din36_WIDTH => 10,
        CASE37 => "00100101",
        din37_WIDTH => 10,
        CASE38 => "00100110",
        din38_WIDTH => 10,
        CASE39 => "00100111",
        din39_WIDTH => 10,
        CASE40 => "00101000",
        din40_WIDTH => 10,
        CASE41 => "00101001",
        din41_WIDTH => 10,
        CASE42 => "00101010",
        din42_WIDTH => 10,
        CASE43 => "00101011",
        din43_WIDTH => 10,
        CASE44 => "00101100",
        din44_WIDTH => 10,
        CASE45 => "00101101",
        din45_WIDTH => 10,
        CASE46 => "00101110",
        din46_WIDTH => 10,
        CASE47 => "00101111",
        din47_WIDTH => 10,
        CASE48 => "00110000",
        din48_WIDTH => 10,
        CASE49 => "00110001",
        din49_WIDTH => 10,
        CASE50 => "00110010",
        din50_WIDTH => 10,
        CASE51 => "00110011",
        din51_WIDTH => 10,
        CASE52 => "00110100",
        din52_WIDTH => 10,
        CASE53 => "00110101",
        din53_WIDTH => 10,
        CASE54 => "00110110",
        din54_WIDTH => 10,
        CASE55 => "00110111",
        din55_WIDTH => 10,
        CASE56 => "00111000",
        din56_WIDTH => 10,
        CASE57 => "00111001",
        din57_WIDTH => 10,
        CASE58 => "00111010",
        din58_WIDTH => 10,
        CASE59 => "00111011",
        din59_WIDTH => 10,
        CASE60 => "00111100",
        din60_WIDTH => 10,
        CASE61 => "00111101",
        din61_WIDTH => 10,
        CASE62 => "00111110",
        din62_WIDTH => 10,
        CASE63 => "00111111",
        din63_WIDTH => 10,
        CASE64 => "01000000",
        din64_WIDTH => 10,
        CASE65 => "01000001",
        din65_WIDTH => 10,
        CASE66 => "01000010",
        din66_WIDTH => 10,
        CASE67 => "01000011",
        din67_WIDTH => 10,
        CASE68 => "01000100",
        din68_WIDTH => 10,
        CASE69 => "01000101",
        din69_WIDTH => 10,
        CASE70 => "01000110",
        din70_WIDTH => 10,
        CASE71 => "01000111",
        din71_WIDTH => 10,
        CASE72 => "01001000",
        din72_WIDTH => 10,
        CASE73 => "01001001",
        din73_WIDTH => 10,
        CASE74 => "01001010",
        din74_WIDTH => 10,
        CASE75 => "01001011",
        din75_WIDTH => 10,
        CASE76 => "01001100",
        din76_WIDTH => 10,
        CASE77 => "01001101",
        din77_WIDTH => 10,
        CASE78 => "01001110",
        din78_WIDTH => 10,
        CASE79 => "01001111",
        din79_WIDTH => 10,
        CASE80 => "01010000",
        din80_WIDTH => 10,
        CASE81 => "01010001",
        din81_WIDTH => 10,
        CASE82 => "01010010",
        din82_WIDTH => 10,
        CASE83 => "01010011",
        din83_WIDTH => 10,
        CASE84 => "01010100",
        din84_WIDTH => 10,
        CASE85 => "01010101",
        din85_WIDTH => 10,
        CASE86 => "01010110",
        din86_WIDTH => 10,
        CASE87 => "01010111",
        din87_WIDTH => 10,
        CASE88 => "01011000",
        din88_WIDTH => 10,
        CASE89 => "01011001",
        din89_WIDTH => 10,
        CASE90 => "01011010",
        din90_WIDTH => 10,
        CASE91 => "01011011",
        din91_WIDTH => 10,
        CASE92 => "01011100",
        din92_WIDTH => 10,
        CASE93 => "01011101",
        din93_WIDTH => 10,
        CASE94 => "01011110",
        din94_WIDTH => 10,
        CASE95 => "01011111",
        din95_WIDTH => 10,
        CASE96 => "01100000",
        din96_WIDTH => 10,
        CASE97 => "01100001",
        din97_WIDTH => 10,
        CASE98 => "01100010",
        din98_WIDTH => 10,
        CASE99 => "01100011",
        din99_WIDTH => 10,
        CASE100 => "01100100",
        din100_WIDTH => 10,
        CASE101 => "01100101",
        din101_WIDTH => 10,
        CASE102 => "01100110",
        din102_WIDTH => 10,
        CASE103 => "01100111",
        din103_WIDTH => 10,
        CASE104 => "01101000",
        din104_WIDTH => 10,
        CASE105 => "01101001",
        din105_WIDTH => 10,
        CASE106 => "01101010",
        din106_WIDTH => 10,
        CASE107 => "01101011",
        din107_WIDTH => 10,
        CASE108 => "01101100",
        din108_WIDTH => 10,
        CASE109 => "01101101",
        din109_WIDTH => 10,
        CASE110 => "01101110",
        din110_WIDTH => 10,
        CASE111 => "01101111",
        din111_WIDTH => 10,
        CASE112 => "01110000",
        din112_WIDTH => 10,
        CASE113 => "01110001",
        din113_WIDTH => 10,
        CASE114 => "01110010",
        din114_WIDTH => 10,
        CASE115 => "01110011",
        din115_WIDTH => 10,
        CASE116 => "01110100",
        din116_WIDTH => 10,
        CASE117 => "01110101",
        din117_WIDTH => 10,
        CASE118 => "01110110",
        din118_WIDTH => 10,
        CASE119 => "01110111",
        din119_WIDTH => 10,
        CASE120 => "01111000",
        din120_WIDTH => 10,
        CASE121 => "01111001",
        din121_WIDTH => 10,
        CASE122 => "01111010",
        din122_WIDTH => 10,
        CASE123 => "01111011",
        din123_WIDTH => 10,
        CASE124 => "01111100",
        din124_WIDTH => 10,
        CASE125 => "01111101",
        din125_WIDTH => 10,
        CASE126 => "01111110",
        din126_WIDTH => 10,
        CASE127 => "01111111",
        din127_WIDTH => 10,
        CASE128 => "10000000",
        din128_WIDTH => 10,
        CASE129 => "10000001",
        din129_WIDTH => 10,
        CASE130 => "10000010",
        din130_WIDTH => 10,
        CASE131 => "10000011",
        din131_WIDTH => 10,
        CASE132 => "10000100",
        din132_WIDTH => 10,
        CASE133 => "10000101",
        din133_WIDTH => 10,
        CASE134 => "10000110",
        din134_WIDTH => 10,
        CASE135 => "10000111",
        din135_WIDTH => 10,
        CASE136 => "10001000",
        din136_WIDTH => 10,
        CASE137 => "10001001",
        din137_WIDTH => 10,
        CASE138 => "10001010",
        din138_WIDTH => 10,
        CASE139 => "10001011",
        din139_WIDTH => 10,
        CASE140 => "10001100",
        din140_WIDTH => 10,
        CASE141 => "10001101",
        din141_WIDTH => 10,
        CASE142 => "10001110",
        din142_WIDTH => 10,
        CASE143 => "10001111",
        din143_WIDTH => 10,
        CASE144 => "10010000",
        din144_WIDTH => 10,
        CASE145 => "10010001",
        din145_WIDTH => 10,
        CASE146 => "10010010",
        din146_WIDTH => 10,
        CASE147 => "10010011",
        din147_WIDTH => 10,
        CASE148 => "10010100",
        din148_WIDTH => 10,
        CASE149 => "10010101",
        din149_WIDTH => 10,
        CASE150 => "10010110",
        din150_WIDTH => 10,
        CASE151 => "10010111",
        din151_WIDTH => 10,
        CASE152 => "10011000",
        din152_WIDTH => 10,
        CASE153 => "10011001",
        din153_WIDTH => 10,
        CASE154 => "10011010",
        din154_WIDTH => 10,
        CASE155 => "10011011",
        din155_WIDTH => 10,
        CASE156 => "10011100",
        din156_WIDTH => 10,
        CASE157 => "10011101",
        din157_WIDTH => 10,
        CASE158 => "10011110",
        din158_WIDTH => 10,
        CASE159 => "10011111",
        din159_WIDTH => 10,
        CASE160 => "10100000",
        din160_WIDTH => 10,
        CASE161 => "10100001",
        din161_WIDTH => 10,
        CASE162 => "10100010",
        din162_WIDTH => 10,
        CASE163 => "10100011",
        din163_WIDTH => 10,
        CASE164 => "10100100",
        din164_WIDTH => 10,
        CASE165 => "10100101",
        din165_WIDTH => 10,
        CASE166 => "10100110",
        din166_WIDTH => 10,
        CASE167 => "10100111",
        din167_WIDTH => 10,
        CASE168 => "10101000",
        din168_WIDTH => 10,
        CASE169 => "10101001",
        din169_WIDTH => 10,
        CASE170 => "10101010",
        din170_WIDTH => 10,
        CASE171 => "10101011",
        din171_WIDTH => 10,
        CASE172 => "10101100",
        din172_WIDTH => 10,
        CASE173 => "10101101",
        din173_WIDTH => 10,
        CASE174 => "10101110",
        din174_WIDTH => 10,
        CASE175 => "10101111",
        din175_WIDTH => 10,
        CASE176 => "10110000",
        din176_WIDTH => 10,
        CASE177 => "10110001",
        din177_WIDTH => 10,
        CASE178 => "10110010",
        din178_WIDTH => 10,
        CASE179 => "10110011",
        din179_WIDTH => 10,
        CASE180 => "10110100",
        din180_WIDTH => 10,
        CASE181 => "10110101",
        din181_WIDTH => 10,
        CASE182 => "10110110",
        din182_WIDTH => 10,
        CASE183 => "10110111",
        din183_WIDTH => 10,
        CASE184 => "10111000",
        din184_WIDTH => 10,
        CASE185 => "10111001",
        din185_WIDTH => 10,
        CASE186 => "10111010",
        din186_WIDTH => 10,
        CASE187 => "10111011",
        din187_WIDTH => 10,
        CASE188 => "10111100",
        din188_WIDTH => 10,
        CASE189 => "10111101",
        din189_WIDTH => 10,
        CASE190 => "10111110",
        din190_WIDTH => 10,
        CASE191 => "10111111",
        din191_WIDTH => 10,
        CASE192 => "11000000",
        din192_WIDTH => 10,
        CASE193 => "11000001",
        din193_WIDTH => 10,
        CASE194 => "11000010",
        din194_WIDTH => 10,
        CASE195 => "11000011",
        din195_WIDTH => 10,
        CASE196 => "11000100",
        din196_WIDTH => 10,
        CASE197 => "11000101",
        din197_WIDTH => 10,
        CASE198 => "11000110",
        din198_WIDTH => 10,
        CASE199 => "11000111",
        din199_WIDTH => 10,
        CASE200 => "11001000",
        din200_WIDTH => 10,
        CASE201 => "11001001",
        din201_WIDTH => 10,
        CASE202 => "11001010",
        din202_WIDTH => 10,
        CASE203 => "11001011",
        din203_WIDTH => 10,
        CASE204 => "11001100",
        din204_WIDTH => 10,
        CASE205 => "11001101",
        din205_WIDTH => 10,
        CASE206 => "11001110",
        din206_WIDTH => 10,
        CASE207 => "11001111",
        din207_WIDTH => 10,
        CASE208 => "11010000",
        din208_WIDTH => 10,
        CASE209 => "11010001",
        din209_WIDTH => 10,
        CASE210 => "11010010",
        din210_WIDTH => 10,
        CASE211 => "11010011",
        din211_WIDTH => 10,
        CASE212 => "11010100",
        din212_WIDTH => 10,
        CASE213 => "11010101",
        din213_WIDTH => 10,
        CASE214 => "11010110",
        din214_WIDTH => 10,
        CASE215 => "11010111",
        din215_WIDTH => 10,
        CASE216 => "11011000",
        din216_WIDTH => 10,
        CASE217 => "11011001",
        din217_WIDTH => 10,
        CASE218 => "11011010",
        din218_WIDTH => 10,
        CASE219 => "11011011",
        din219_WIDTH => 10,
        CASE220 => "11011100",
        din220_WIDTH => 10,
        CASE221 => "11011101",
        din221_WIDTH => 10,
        CASE222 => "11011110",
        din222_WIDTH => 10,
        CASE223 => "11011111",
        din223_WIDTH => 10,
        CASE224 => "11100000",
        din224_WIDTH => 10,
        CASE225 => "11100001",
        din225_WIDTH => 10,
        CASE226 => "11100010",
        din226_WIDTH => 10,
        CASE227 => "11100011",
        din227_WIDTH => 10,
        CASE228 => "11100100",
        din228_WIDTH => 10,
        CASE229 => "11100101",
        din229_WIDTH => 10,
        CASE230 => "11100110",
        din230_WIDTH => 10,
        CASE231 => "11100111",
        din231_WIDTH => 10,
        CASE232 => "11101000",
        din232_WIDTH => 10,
        CASE233 => "11101001",
        din233_WIDTH => 10,
        CASE234 => "11101010",
        din234_WIDTH => 10,
        CASE235 => "11101011",
        din235_WIDTH => 10,
        CASE236 => "11101100",
        din236_WIDTH => 10,
        CASE237 => "11101101",
        din237_WIDTH => 10,
        CASE238 => "11101110",
        din238_WIDTH => 10,
        CASE239 => "11101111",
        din239_WIDTH => 10,
        CASE240 => "11110000",
        din240_WIDTH => 10,
        CASE241 => "11110001",
        din241_WIDTH => 10,
        CASE242 => "11110010",
        din242_WIDTH => 10,
        CASE243 => "11110011",
        din243_WIDTH => 10,
        CASE244 => "11110100",
        din244_WIDTH => 10,
        CASE245 => "11110101",
        din245_WIDTH => 10,
        CASE246 => "11110110",
        din246_WIDTH => 10,
        CASE247 => "11110111",
        din247_WIDTH => 10,
        CASE248 => "11111000",
        din248_WIDTH => 10,
        CASE249 => "11111001",
        din249_WIDTH => 10,
        CASE250 => "11111010",
        din250_WIDTH => 10,
        CASE251 => "11111011",
        din251_WIDTH => 10,
        CASE252 => "11111100",
        din252_WIDTH => 10,
        CASE253 => "11111101",
        din253_WIDTH => 10,
        CASE254 => "11111110",
        din254_WIDTH => 10,
        CASE255 => "11111111",
        din255_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_2AB,
        din1 => ap_const_lv10_2AB,
        din2 => ap_const_lv10_2AB,
        din3 => ap_const_lv10_2AB,
        din4 => ap_const_lv10_2AA,
        din5 => ap_const_lv10_2AA,
        din6 => ap_const_lv10_2AA,
        din7 => ap_const_lv10_2AA,
        din8 => ap_const_lv10_2AA,
        din9 => ap_const_lv10_2A9,
        din10 => ap_const_lv10_2A9,
        din11 => ap_const_lv10_2A9,
        din12 => ap_const_lv10_2A8,
        din13 => ap_const_lv10_2A8,
        din14 => ap_const_lv10_2A8,
        din15 => ap_const_lv10_2A7,
        din16 => ap_const_lv10_2A7,
        din17 => ap_const_lv10_2A6,
        din18 => ap_const_lv10_2A6,
        din19 => ap_const_lv10_2A5,
        din20 => ap_const_lv10_2A5,
        din21 => ap_const_lv10_2A4,
        din22 => ap_const_lv10_2A3,
        din23 => ap_const_lv10_2A3,
        din24 => ap_const_lv10_2A2,
        din25 => ap_const_lv10_2A1,
        din26 => ap_const_lv10_2A1,
        din27 => ap_const_lv10_2A0,
        din28 => ap_const_lv10_29F,
        din29 => ap_const_lv10_29E,
        din30 => ap_const_lv10_29D,
        din31 => ap_const_lv10_29D,
        din32 => ap_const_lv10_29C,
        din33 => ap_const_lv10_29B,
        din34 => ap_const_lv10_29A,
        din35 => ap_const_lv10_299,
        din36 => ap_const_lv10_298,
        din37 => ap_const_lv10_297,
        din38 => ap_const_lv10_296,
        din39 => ap_const_lv10_295,
        din40 => ap_const_lv10_294,
        din41 => ap_const_lv10_293,
        din42 => ap_const_lv10_291,
        din43 => ap_const_lv10_290,
        din44 => ap_const_lv10_28F,
        din45 => ap_const_lv10_28E,
        din46 => ap_const_lv10_28D,
        din47 => ap_const_lv10_28B,
        din48 => ap_const_lv10_28A,
        din49 => ap_const_lv10_289,
        din50 => ap_const_lv10_287,
        din51 => ap_const_lv10_286,
        din52 => ap_const_lv10_285,
        din53 => ap_const_lv10_283,
        din54 => ap_const_lv10_282,
        din55 => ap_const_lv10_280,
        din56 => ap_const_lv10_27F,
        din57 => ap_const_lv10_27E,
        din58 => ap_const_lv10_27C,
        din59 => ap_const_lv10_27B,
        din60 => ap_const_lv10_279,
        din61 => ap_const_lv10_277,
        din62 => ap_const_lv10_276,
        din63 => ap_const_lv10_274,
        din64 => ap_const_lv10_273,
        din65 => ap_const_lv10_271,
        din66 => ap_const_lv10_26F,
        din67 => ap_const_lv10_26E,
        din68 => ap_const_lv10_26C,
        din69 => ap_const_lv10_26A,
        din70 => ap_const_lv10_269,
        din71 => ap_const_lv10_267,
        din72 => ap_const_lv10_265,
        din73 => ap_const_lv10_263,
        din74 => ap_const_lv10_261,
        din75 => ap_const_lv10_260,
        din76 => ap_const_lv10_25E,
        din77 => ap_const_lv10_25C,
        din78 => ap_const_lv10_25A,
        din79 => ap_const_lv10_258,
        din80 => ap_const_lv10_256,
        din81 => ap_const_lv10_254,
        din82 => ap_const_lv10_252,
        din83 => ap_const_lv10_250,
        din84 => ap_const_lv10_24F,
        din85 => ap_const_lv10_24D,
        din86 => ap_const_lv10_24B,
        din87 => ap_const_lv10_248,
        din88 => ap_const_lv10_246,
        din89 => ap_const_lv10_244,
        din90 => ap_const_lv10_242,
        din91 => ap_const_lv10_240,
        din92 => ap_const_lv10_23E,
        din93 => ap_const_lv10_23C,
        din94 => ap_const_lv10_23A,
        din95 => ap_const_lv10_238,
        din96 => ap_const_lv10_236,
        din97 => ap_const_lv10_234,
        din98 => ap_const_lv10_231,
        din99 => ap_const_lv10_22F,
        din100 => ap_const_lv10_22D,
        din101 => ap_const_lv10_22B,
        din102 => ap_const_lv10_228,
        din103 => ap_const_lv10_226,
        din104 => ap_const_lv10_224,
        din105 => ap_const_lv10_222,
        din106 => ap_const_lv10_21F,
        din107 => ap_const_lv10_21D,
        din108 => ap_const_lv10_21B,
        din109 => ap_const_lv10_219,
        din110 => ap_const_lv10_216,
        din111 => ap_const_lv10_214,
        din112 => ap_const_lv10_212,
        din113 => ap_const_lv10_20F,
        din114 => ap_const_lv10_20D,
        din115 => ap_const_lv10_20A,
        din116 => ap_const_lv10_208,
        din117 => ap_const_lv10_206,
        din118 => ap_const_lv10_203,
        din119 => ap_const_lv10_201,
        din120 => ap_const_lv10_1FE,
        din121 => ap_const_lv10_1FC,
        din122 => ap_const_lv10_1FA,
        din123 => ap_const_lv10_1F7,
        din124 => ap_const_lv10_1F5,
        din125 => ap_const_lv10_1F2,
        din126 => ap_const_lv10_1F0,
        din127 => ap_const_lv10_1ED,
        din128 => ap_const_lv10_1EB,
        din129 => ap_const_lv10_1E8,
        din130 => ap_const_lv10_1E6,
        din131 => ap_const_lv10_1E3,
        din132 => ap_const_lv10_1E1,
        din133 => ap_const_lv10_1DE,
        din134 => ap_const_lv10_1DC,
        din135 => ap_const_lv10_1D9,
        din136 => ap_const_lv10_1D6,
        din137 => ap_const_lv10_1D4,
        din138 => ap_const_lv10_1D1,
        din139 => ap_const_lv10_1CF,
        din140 => ap_const_lv10_1CC,
        din141 => ap_const_lv10_1CA,
        din142 => ap_const_lv10_1C7,
        din143 => ap_const_lv10_1C4,
        din144 => ap_const_lv10_1C2,
        din145 => ap_const_lv10_1BF,
        din146 => ap_const_lv10_1BD,
        din147 => ap_const_lv10_1BA,
        din148 => ap_const_lv10_1B7,
        din149 => ap_const_lv10_1B5,
        din150 => ap_const_lv10_1B2,
        din151 => ap_const_lv10_1AF,
        din152 => ap_const_lv10_1AD,
        din153 => ap_const_lv10_1AA,
        din154 => ap_const_lv10_1A8,
        din155 => ap_const_lv10_1A5,
        din156 => ap_const_lv10_1A2,
        din157 => ap_const_lv10_1A0,
        din158 => ap_const_lv10_19D,
        din159 => ap_const_lv10_19A,
        din160 => ap_const_lv10_198,
        din161 => ap_const_lv10_195,
        din162 => ap_const_lv10_192,
        din163 => ap_const_lv10_190,
        din164 => ap_const_lv10_18D,
        din165 => ap_const_lv10_18A,
        din166 => ap_const_lv10_188,
        din167 => ap_const_lv10_185,
        din168 => ap_const_lv10_182,
        din169 => ap_const_lv10_180,
        din170 => ap_const_lv10_17D,
        din171 => ap_const_lv10_17A,
        din172 => ap_const_lv10_178,
        din173 => ap_const_lv10_175,
        din174 => ap_const_lv10_172,
        din175 => ap_const_lv10_170,
        din176 => ap_const_lv10_16D,
        din177 => ap_const_lv10_16A,
        din178 => ap_const_lv10_168,
        din179 => ap_const_lv10_165,
        din180 => ap_const_lv10_162,
        din181 => ap_const_lv10_160,
        din182 => ap_const_lv10_15D,
        din183 => ap_const_lv10_15A,
        din184 => ap_const_lv10_158,
        din185 => ap_const_lv10_155,
        din186 => ap_const_lv10_152,
        din187 => ap_const_lv10_150,
        din188 => ap_const_lv10_14D,
        din189 => ap_const_lv10_14B,
        din190 => ap_const_lv10_148,
        din191 => ap_const_lv10_145,
        din192 => ap_const_lv10_143,
        din193 => ap_const_lv10_140,
        din194 => ap_const_lv10_13D,
        din195 => ap_const_lv10_13B,
        din196 => ap_const_lv10_138,
        din197 => ap_const_lv10_136,
        din198 => ap_const_lv10_133,
        din199 => ap_const_lv10_130,
        din200 => ap_const_lv10_12E,
        din201 => ap_const_lv10_12B,
        din202 => ap_const_lv10_129,
        din203 => ap_const_lv10_126,
        din204 => ap_const_lv10_124,
        din205 => ap_const_lv10_121,
        din206 => ap_const_lv10_11E,
        din207 => ap_const_lv10_11C,
        din208 => ap_const_lv10_119,
        din209 => ap_const_lv10_117,
        din210 => ap_const_lv10_114,
        din211 => ap_const_lv10_112,
        din212 => ap_const_lv10_10F,
        din213 => ap_const_lv10_10D,
        din214 => ap_const_lv10_10A,
        din215 => ap_const_lv10_108,
        din216 => ap_const_lv10_105,
        din217 => ap_const_lv10_103,
        din218 => ap_const_lv10_100,
        din219 => ap_const_lv10_FE,
        din220 => ap_const_lv10_FB,
        din221 => ap_const_lv10_F9,
        din222 => ap_const_lv10_F6,
        din223 => ap_const_lv10_F4,
        din224 => ap_const_lv10_F2,
        din225 => ap_const_lv10_EF,
        din226 => ap_const_lv10_ED,
        din227 => ap_const_lv10_EA,
        din228 => ap_const_lv10_E8,
        din229 => ap_const_lv10_E6,
        din230 => ap_const_lv10_E3,
        din231 => ap_const_lv10_E1,
        din232 => ap_const_lv10_DF,
        din233 => ap_const_lv10_DC,
        din234 => ap_const_lv10_DA,
        din235 => ap_const_lv10_D8,
        din236 => ap_const_lv10_D6,
        din237 => ap_const_lv10_D3,
        din238 => ap_const_lv10_D1,
        din239 => ap_const_lv10_CF,
        din240 => ap_const_lv10_CD,
        din241 => ap_const_lv10_CA,
        din242 => ap_const_lv10_C8,
        din243 => ap_const_lv10_C6,
        din244 => ap_const_lv10_C4,
        din245 => ap_const_lv10_C2,
        din246 => ap_const_lv10_BF,
        din247 => ap_const_lv10_BD,
        din248 => ap_const_lv10_BB,
        din249 => ap_const_lv10_B9,
        din250 => ap_const_lv10_B7,
        din251 => ap_const_lv10_B5,
        din252 => ap_const_lv10_B3,
        din253 => ap_const_lv10_B1,
        din254 => ap_const_lv10_AF,
        din255 => ap_const_lv10_AD,
        def => zext_ln109_2_cast_fu_16746_p513,
        sel => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0,
        dout => zext_ln109_2_cast_fu_16746_p515);

    mul_10ns_16s_26_1_1_U5 : component eclair_mul_10ns_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln109_fu_17782_p0,
        din1 => delta_2_fu_15684_p3,
        dout => mul_ln109_fu_17782_p2);

    sparsemux_513_8_8_1_1_U6 : component eclair_sparsemux_513_8_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000000",
        din0_WIDTH => 8,
        CASE1 => "00000001",
        din1_WIDTH => 8,
        CASE2 => "00000010",
        din2_WIDTH => 8,
        CASE3 => "00000011",
        din3_WIDTH => 8,
        CASE4 => "00000100",
        din4_WIDTH => 8,
        CASE5 => "00000101",
        din5_WIDTH => 8,
        CASE6 => "00000110",
        din6_WIDTH => 8,
        CASE7 => "00000111",
        din7_WIDTH => 8,
        CASE8 => "00001000",
        din8_WIDTH => 8,
        CASE9 => "00001001",
        din9_WIDTH => 8,
        CASE10 => "00001010",
        din10_WIDTH => 8,
        CASE11 => "00001011",
        din11_WIDTH => 8,
        CASE12 => "00001100",
        din12_WIDTH => 8,
        CASE13 => "00001101",
        din13_WIDTH => 8,
        CASE14 => "00001110",
        din14_WIDTH => 8,
        CASE15 => "00001111",
        din15_WIDTH => 8,
        CASE16 => "00010000",
        din16_WIDTH => 8,
        CASE17 => "00010001",
        din17_WIDTH => 8,
        CASE18 => "00010010",
        din18_WIDTH => 8,
        CASE19 => "00010011",
        din19_WIDTH => 8,
        CASE20 => "00010100",
        din20_WIDTH => 8,
        CASE21 => "00010101",
        din21_WIDTH => 8,
        CASE22 => "00010110",
        din22_WIDTH => 8,
        CASE23 => "00010111",
        din23_WIDTH => 8,
        CASE24 => "00011000",
        din24_WIDTH => 8,
        CASE25 => "00011001",
        din25_WIDTH => 8,
        CASE26 => "00011010",
        din26_WIDTH => 8,
        CASE27 => "00011011",
        din27_WIDTH => 8,
        CASE28 => "00011100",
        din28_WIDTH => 8,
        CASE29 => "00011101",
        din29_WIDTH => 8,
        CASE30 => "00011110",
        din30_WIDTH => 8,
        CASE31 => "00011111",
        din31_WIDTH => 8,
        CASE32 => "00100000",
        din32_WIDTH => 8,
        CASE33 => "00100001",
        din33_WIDTH => 8,
        CASE34 => "00100010",
        din34_WIDTH => 8,
        CASE35 => "00100011",
        din35_WIDTH => 8,
        CASE36 => "00100100",
        din36_WIDTH => 8,
        CASE37 => "00100101",
        din37_WIDTH => 8,
        CASE38 => "00100110",
        din38_WIDTH => 8,
        CASE39 => "00100111",
        din39_WIDTH => 8,
        CASE40 => "00101000",
        din40_WIDTH => 8,
        CASE41 => "00101001",
        din41_WIDTH => 8,
        CASE42 => "00101010",
        din42_WIDTH => 8,
        CASE43 => "00101011",
        din43_WIDTH => 8,
        CASE44 => "00101100",
        din44_WIDTH => 8,
        CASE45 => "00101101",
        din45_WIDTH => 8,
        CASE46 => "00101110",
        din46_WIDTH => 8,
        CASE47 => "00101111",
        din47_WIDTH => 8,
        CASE48 => "00110000",
        din48_WIDTH => 8,
        CASE49 => "00110001",
        din49_WIDTH => 8,
        CASE50 => "00110010",
        din50_WIDTH => 8,
        CASE51 => "00110011",
        din51_WIDTH => 8,
        CASE52 => "00110100",
        din52_WIDTH => 8,
        CASE53 => "00110101",
        din53_WIDTH => 8,
        CASE54 => "00110110",
        din54_WIDTH => 8,
        CASE55 => "00110111",
        din55_WIDTH => 8,
        CASE56 => "00111000",
        din56_WIDTH => 8,
        CASE57 => "00111001",
        din57_WIDTH => 8,
        CASE58 => "00111010",
        din58_WIDTH => 8,
        CASE59 => "00111011",
        din59_WIDTH => 8,
        CASE60 => "00111100",
        din60_WIDTH => 8,
        CASE61 => "00111101",
        din61_WIDTH => 8,
        CASE62 => "00111110",
        din62_WIDTH => 8,
        CASE63 => "00111111",
        din63_WIDTH => 8,
        CASE64 => "01000000",
        din64_WIDTH => 8,
        CASE65 => "01000001",
        din65_WIDTH => 8,
        CASE66 => "01000010",
        din66_WIDTH => 8,
        CASE67 => "01000011",
        din67_WIDTH => 8,
        CASE68 => "01000100",
        din68_WIDTH => 8,
        CASE69 => "01000101",
        din69_WIDTH => 8,
        CASE70 => "01000110",
        din70_WIDTH => 8,
        CASE71 => "01000111",
        din71_WIDTH => 8,
        CASE72 => "01001000",
        din72_WIDTH => 8,
        CASE73 => "01001001",
        din73_WIDTH => 8,
        CASE74 => "01001010",
        din74_WIDTH => 8,
        CASE75 => "01001011",
        din75_WIDTH => 8,
        CASE76 => "01001100",
        din76_WIDTH => 8,
        CASE77 => "01001101",
        din77_WIDTH => 8,
        CASE78 => "01001110",
        din78_WIDTH => 8,
        CASE79 => "01001111",
        din79_WIDTH => 8,
        CASE80 => "01010000",
        din80_WIDTH => 8,
        CASE81 => "01010001",
        din81_WIDTH => 8,
        CASE82 => "01010010",
        din82_WIDTH => 8,
        CASE83 => "01010011",
        din83_WIDTH => 8,
        CASE84 => "01010100",
        din84_WIDTH => 8,
        CASE85 => "01010101",
        din85_WIDTH => 8,
        CASE86 => "01010110",
        din86_WIDTH => 8,
        CASE87 => "01010111",
        din87_WIDTH => 8,
        CASE88 => "01011000",
        din88_WIDTH => 8,
        CASE89 => "01011001",
        din89_WIDTH => 8,
        CASE90 => "01011010",
        din90_WIDTH => 8,
        CASE91 => "01011011",
        din91_WIDTH => 8,
        CASE92 => "01011100",
        din92_WIDTH => 8,
        CASE93 => "01011101",
        din93_WIDTH => 8,
        CASE94 => "01011110",
        din94_WIDTH => 8,
        CASE95 => "01011111",
        din95_WIDTH => 8,
        CASE96 => "01100000",
        din96_WIDTH => 8,
        CASE97 => "01100001",
        din97_WIDTH => 8,
        CASE98 => "01100010",
        din98_WIDTH => 8,
        CASE99 => "01100011",
        din99_WIDTH => 8,
        CASE100 => "01100100",
        din100_WIDTH => 8,
        CASE101 => "01100101",
        din101_WIDTH => 8,
        CASE102 => "01100110",
        din102_WIDTH => 8,
        CASE103 => "01100111",
        din103_WIDTH => 8,
        CASE104 => "01101000",
        din104_WIDTH => 8,
        CASE105 => "01101001",
        din105_WIDTH => 8,
        CASE106 => "01101010",
        din106_WIDTH => 8,
        CASE107 => "01101011",
        din107_WIDTH => 8,
        CASE108 => "01101100",
        din108_WIDTH => 8,
        CASE109 => "01101101",
        din109_WIDTH => 8,
        CASE110 => "01101110",
        din110_WIDTH => 8,
        CASE111 => "01101111",
        din111_WIDTH => 8,
        CASE112 => "01110000",
        din112_WIDTH => 8,
        CASE113 => "01110001",
        din113_WIDTH => 8,
        CASE114 => "01110010",
        din114_WIDTH => 8,
        CASE115 => "01110011",
        din115_WIDTH => 8,
        CASE116 => "01110100",
        din116_WIDTH => 8,
        CASE117 => "01110101",
        din117_WIDTH => 8,
        CASE118 => "01110110",
        din118_WIDTH => 8,
        CASE119 => "01110111",
        din119_WIDTH => 8,
        CASE120 => "01111000",
        din120_WIDTH => 8,
        CASE121 => "01111001",
        din121_WIDTH => 8,
        CASE122 => "01111010",
        din122_WIDTH => 8,
        CASE123 => "01111011",
        din123_WIDTH => 8,
        CASE124 => "01111100",
        din124_WIDTH => 8,
        CASE125 => "01111101",
        din125_WIDTH => 8,
        CASE126 => "01111110",
        din126_WIDTH => 8,
        CASE127 => "01111111",
        din127_WIDTH => 8,
        CASE128 => "10000000",
        din128_WIDTH => 8,
        CASE129 => "10000001",
        din129_WIDTH => 8,
        CASE130 => "10000010",
        din130_WIDTH => 8,
        CASE131 => "10000011",
        din131_WIDTH => 8,
        CASE132 => "10000100",
        din132_WIDTH => 8,
        CASE133 => "10000101",
        din133_WIDTH => 8,
        CASE134 => "10000110",
        din134_WIDTH => 8,
        CASE135 => "10000111",
        din135_WIDTH => 8,
        CASE136 => "10001000",
        din136_WIDTH => 8,
        CASE137 => "10001001",
        din137_WIDTH => 8,
        CASE138 => "10001010",
        din138_WIDTH => 8,
        CASE139 => "10001011",
        din139_WIDTH => 8,
        CASE140 => "10001100",
        din140_WIDTH => 8,
        CASE141 => "10001101",
        din141_WIDTH => 8,
        CASE142 => "10001110",
        din142_WIDTH => 8,
        CASE143 => "10001111",
        din143_WIDTH => 8,
        CASE144 => "10010000",
        din144_WIDTH => 8,
        CASE145 => "10010001",
        din145_WIDTH => 8,
        CASE146 => "10010010",
        din146_WIDTH => 8,
        CASE147 => "10010011",
        din147_WIDTH => 8,
        CASE148 => "10010100",
        din148_WIDTH => 8,
        CASE149 => "10010101",
        din149_WIDTH => 8,
        CASE150 => "10010110",
        din150_WIDTH => 8,
        CASE151 => "10010111",
        din151_WIDTH => 8,
        CASE152 => "10011000",
        din152_WIDTH => 8,
        CASE153 => "10011001",
        din153_WIDTH => 8,
        CASE154 => "10011010",
        din154_WIDTH => 8,
        CASE155 => "10011011",
        din155_WIDTH => 8,
        CASE156 => "10011100",
        din156_WIDTH => 8,
        CASE157 => "10011101",
        din157_WIDTH => 8,
        CASE158 => "10011110",
        din158_WIDTH => 8,
        CASE159 => "10011111",
        din159_WIDTH => 8,
        CASE160 => "10100000",
        din160_WIDTH => 8,
        CASE161 => "10100001",
        din161_WIDTH => 8,
        CASE162 => "10100010",
        din162_WIDTH => 8,
        CASE163 => "10100011",
        din163_WIDTH => 8,
        CASE164 => "10100100",
        din164_WIDTH => 8,
        CASE165 => "10100101",
        din165_WIDTH => 8,
        CASE166 => "10100110",
        din166_WIDTH => 8,
        CASE167 => "10100111",
        din167_WIDTH => 8,
        CASE168 => "10101000",
        din168_WIDTH => 8,
        CASE169 => "10101001",
        din169_WIDTH => 8,
        CASE170 => "10101010",
        din170_WIDTH => 8,
        CASE171 => "10101011",
        din171_WIDTH => 8,
        CASE172 => "10101100",
        din172_WIDTH => 8,
        CASE173 => "10101101",
        din173_WIDTH => 8,
        CASE174 => "10101110",
        din174_WIDTH => 8,
        CASE175 => "10101111",
        din175_WIDTH => 8,
        CASE176 => "10110000",
        din176_WIDTH => 8,
        CASE177 => "10110001",
        din177_WIDTH => 8,
        CASE178 => "10110010",
        din178_WIDTH => 8,
        CASE179 => "10110011",
        din179_WIDTH => 8,
        CASE180 => "10110100",
        din180_WIDTH => 8,
        CASE181 => "10110101",
        din181_WIDTH => 8,
        CASE182 => "10110110",
        din182_WIDTH => 8,
        CASE183 => "10110111",
        din183_WIDTH => 8,
        CASE184 => "10111000",
        din184_WIDTH => 8,
        CASE185 => "10111001",
        din185_WIDTH => 8,
        CASE186 => "10111010",
        din186_WIDTH => 8,
        CASE187 => "10111011",
        din187_WIDTH => 8,
        CASE188 => "10111100",
        din188_WIDTH => 8,
        CASE189 => "10111101",
        din189_WIDTH => 8,
        CASE190 => "10111110",
        din190_WIDTH => 8,
        CASE191 => "10111111",
        din191_WIDTH => 8,
        CASE192 => "11000000",
        din192_WIDTH => 8,
        CASE193 => "11000001",
        din193_WIDTH => 8,
        CASE194 => "11000010",
        din194_WIDTH => 8,
        CASE195 => "11000011",
        din195_WIDTH => 8,
        CASE196 => "11000100",
        din196_WIDTH => 8,
        CASE197 => "11000101",
        din197_WIDTH => 8,
        CASE198 => "11000110",
        din198_WIDTH => 8,
        CASE199 => "11000111",
        din199_WIDTH => 8,
        CASE200 => "11001000",
        din200_WIDTH => 8,
        CASE201 => "11001001",
        din201_WIDTH => 8,
        CASE202 => "11001010",
        din202_WIDTH => 8,
        CASE203 => "11001011",
        din203_WIDTH => 8,
        CASE204 => "11001100",
        din204_WIDTH => 8,
        CASE205 => "11001101",
        din205_WIDTH => 8,
        CASE206 => "11001110",
        din206_WIDTH => 8,
        CASE207 => "11001111",
        din207_WIDTH => 8,
        CASE208 => "11010000",
        din208_WIDTH => 8,
        CASE209 => "11010001",
        din209_WIDTH => 8,
        CASE210 => "11010010",
        din210_WIDTH => 8,
        CASE211 => "11010011",
        din211_WIDTH => 8,
        CASE212 => "11010100",
        din212_WIDTH => 8,
        CASE213 => "11010101",
        din213_WIDTH => 8,
        CASE214 => "11010110",
        din214_WIDTH => 8,
        CASE215 => "11010111",
        din215_WIDTH => 8,
        CASE216 => "11011000",
        din216_WIDTH => 8,
        CASE217 => "11011001",
        din217_WIDTH => 8,
        CASE218 => "11011010",
        din218_WIDTH => 8,
        CASE219 => "11011011",
        din219_WIDTH => 8,
        CASE220 => "11011100",
        din220_WIDTH => 8,
        CASE221 => "11011101",
        din221_WIDTH => 8,
        CASE222 => "11011110",
        din222_WIDTH => 8,
        CASE223 => "11011111",
        din223_WIDTH => 8,
        CASE224 => "11100000",
        din224_WIDTH => 8,
        CASE225 => "11100001",
        din225_WIDTH => 8,
        CASE226 => "11100010",
        din226_WIDTH => 8,
        CASE227 => "11100011",
        din227_WIDTH => 8,
        CASE228 => "11100100",
        din228_WIDTH => 8,
        CASE229 => "11100101",
        din229_WIDTH => 8,
        CASE230 => "11100110",
        din230_WIDTH => 8,
        CASE231 => "11100111",
        din231_WIDTH => 8,
        CASE232 => "11101000",
        din232_WIDTH => 8,
        CASE233 => "11101001",
        din233_WIDTH => 8,
        CASE234 => "11101010",
        din234_WIDTH => 8,
        CASE235 => "11101011",
        din235_WIDTH => 8,
        CASE236 => "11101100",
        din236_WIDTH => 8,
        CASE237 => "11101101",
        din237_WIDTH => 8,
        CASE238 => "11101110",
        din238_WIDTH => 8,
        CASE239 => "11101111",
        din239_WIDTH => 8,
        CASE240 => "11110000",
        din240_WIDTH => 8,
        CASE241 => "11110001",
        din241_WIDTH => 8,
        CASE242 => "11110010",
        din242_WIDTH => 8,
        CASE243 => "11110011",
        din243_WIDTH => 8,
        CASE244 => "11110100",
        din244_WIDTH => 8,
        CASE245 => "11110101",
        din245_WIDTH => 8,
        CASE246 => "11110110",
        din246_WIDTH => 8,
        CASE247 => "11110111",
        din247_WIDTH => 8,
        CASE248 => "11111000",
        din248_WIDTH => 8,
        CASE249 => "11111001",
        din249_WIDTH => 8,
        CASE250 => "11111010",
        din250_WIDTH => 8,
        CASE251 => "11111011",
        din251_WIDTH => 8,
        CASE252 => "11111100",
        din252_WIDTH => 8,
        CASE253 => "11111101",
        din253_WIDTH => 8,
        CASE254 => "11111110",
        din254_WIDTH => 8,
        CASE255 => "11111111",
        din255_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_AB,
        din1 => ap_const_lv8_A9,
        din2 => ap_const_lv8_A7,
        din3 => ap_const_lv8_A5,
        din4 => ap_const_lv8_A3,
        din5 => ap_const_lv8_A1,
        din6 => ap_const_lv8_9F,
        din7 => ap_const_lv8_9D,
        din8 => ap_const_lv8_9B,
        din9 => ap_const_lv8_99,
        din10 => ap_const_lv8_97,
        din11 => ap_const_lv8_96,
        din12 => ap_const_lv8_94,
        din13 => ap_const_lv8_92,
        din14 => ap_const_lv8_90,
        din15 => ap_const_lv8_8E,
        din16 => ap_const_lv8_8D,
        din17 => ap_const_lv8_8B,
        din18 => ap_const_lv8_89,
        din19 => ap_const_lv8_87,
        din20 => ap_const_lv8_86,
        din21 => ap_const_lv8_84,
        din22 => ap_const_lv8_82,
        din23 => ap_const_lv8_81,
        din24 => ap_const_lv8_7F,
        din25 => ap_const_lv8_7D,
        din26 => ap_const_lv8_7C,
        din27 => ap_const_lv8_7A,
        din28 => ap_const_lv8_79,
        din29 => ap_const_lv8_77,
        din30 => ap_const_lv8_75,
        din31 => ap_const_lv8_74,
        din32 => ap_const_lv8_72,
        din33 => ap_const_lv8_71,
        din34 => ap_const_lv8_6F,
        din35 => ap_const_lv8_6E,
        din36 => ap_const_lv8_6C,
        din37 => ap_const_lv8_6B,
        din38 => ap_const_lv8_69,
        din39 => ap_const_lv8_68,
        din40 => ap_const_lv8_67,
        din41 => ap_const_lv8_65,
        din42 => ap_const_lv8_64,
        din43 => ap_const_lv8_62,
        din44 => ap_const_lv8_61,
        din45 => ap_const_lv8_60,
        din46 => ap_const_lv8_5E,
        din47 => ap_const_lv8_5D,
        din48 => ap_const_lv8_5C,
        din49 => ap_const_lv8_5A,
        din50 => ap_const_lv8_59,
        din51 => ap_const_lv8_58,
        din52 => ap_const_lv8_56,
        din53 => ap_const_lv8_55,
        din54 => ap_const_lv8_54,
        din55 => ap_const_lv8_53,
        din56 => ap_const_lv8_51,
        din57 => ap_const_lv8_50,
        din58 => ap_const_lv8_4F,
        din59 => ap_const_lv8_4E,
        din60 => ap_const_lv8_4D,
        din61 => ap_const_lv8_4B,
        din62 => ap_const_lv8_4A,
        din63 => ap_const_lv8_49,
        din64 => ap_const_lv8_48,
        din65 => ap_const_lv8_47,
        din66 => ap_const_lv8_46,
        din67 => ap_const_lv8_45,
        din68 => ap_const_lv8_44,
        din69 => ap_const_lv8_43,
        din70 => ap_const_lv8_41,
        din71 => ap_const_lv8_40,
        din72 => ap_const_lv8_3F,
        din73 => ap_const_lv8_3E,
        din74 => ap_const_lv8_3D,
        din75 => ap_const_lv8_3C,
        din76 => ap_const_lv8_3B,
        din77 => ap_const_lv8_3A,
        din78 => ap_const_lv8_39,
        din79 => ap_const_lv8_38,
        din80 => ap_const_lv8_37,
        din81 => ap_const_lv8_37,
        din82 => ap_const_lv8_36,
        din83 => ap_const_lv8_35,
        din84 => ap_const_lv8_34,
        din85 => ap_const_lv8_33,
        din86 => ap_const_lv8_32,
        din87 => ap_const_lv8_31,
        din88 => ap_const_lv8_30,
        din89 => ap_const_lv8_2F,
        din90 => ap_const_lv8_2F,
        din91 => ap_const_lv8_2E,
        din92 => ap_const_lv8_2D,
        din93 => ap_const_lv8_2C,
        din94 => ap_const_lv8_2B,
        din95 => ap_const_lv8_2A,
        din96 => ap_const_lv8_2A,
        din97 => ap_const_lv8_29,
        din98 => ap_const_lv8_28,
        din99 => ap_const_lv8_27,
        din100 => ap_const_lv8_27,
        din101 => ap_const_lv8_26,
        din102 => ap_const_lv8_25,
        din103 => ap_const_lv8_24,
        din104 => ap_const_lv8_24,
        din105 => ap_const_lv8_23,
        din106 => ap_const_lv8_22,
        din107 => ap_const_lv8_22,
        din108 => ap_const_lv8_21,
        din109 => ap_const_lv8_20,
        din110 => ap_const_lv8_20,
        din111 => ap_const_lv8_1F,
        din112 => ap_const_lv8_1E,
        din113 => ap_const_lv8_1E,
        din114 => ap_const_lv8_1D,
        din115 => ap_const_lv8_1D,
        din116 => ap_const_lv8_1C,
        din117 => ap_const_lv8_1B,
        din118 => ap_const_lv8_1B,
        din119 => ap_const_lv8_1A,
        din120 => ap_const_lv8_1A,
        din121 => ap_const_lv8_19,
        din122 => ap_const_lv8_18,
        din123 => ap_const_lv8_18,
        din124 => ap_const_lv8_17,
        din125 => ap_const_lv8_17,
        din126 => ap_const_lv8_16,
        din127 => ap_const_lv8_16,
        din128 => ap_const_lv8_15,
        din129 => ap_const_lv8_15,
        din130 => ap_const_lv8_14,
        din131 => ap_const_lv8_14,
        din132 => ap_const_lv8_13,
        din133 => ap_const_lv8_13,
        din134 => ap_const_lv8_12,
        din135 => ap_const_lv8_12,
        din136 => ap_const_lv8_12,
        din137 => ap_const_lv8_11,
        din138 => ap_const_lv8_11,
        din139 => ap_const_lv8_10,
        din140 => ap_const_lv8_10,
        din141 => ap_const_lv8_F,
        din142 => ap_const_lv8_F,
        din143 => ap_const_lv8_F,
        din144 => ap_const_lv8_E,
        din145 => ap_const_lv8_E,
        din146 => ap_const_lv8_E,
        din147 => ap_const_lv8_D,
        din148 => ap_const_lv8_D,
        din149 => ap_const_lv8_C,
        din150 => ap_const_lv8_C,
        din151 => ap_const_lv8_C,
        din152 => ap_const_lv8_B,
        din153 => ap_const_lv8_B,
        din154 => ap_const_lv8_B,
        din155 => ap_const_lv8_A,
        din156 => ap_const_lv8_A,
        din157 => ap_const_lv8_A,
        din158 => ap_const_lv8_A,
        din159 => ap_const_lv8_9,
        din160 => ap_const_lv8_9,
        din161 => ap_const_lv8_9,
        din162 => ap_const_lv8_8,
        din163 => ap_const_lv8_8,
        din164 => ap_const_lv8_8,
        din165 => ap_const_lv8_8,
        din166 => ap_const_lv8_7,
        din167 => ap_const_lv8_7,
        din168 => ap_const_lv8_7,
        din169 => ap_const_lv8_7,
        din170 => ap_const_lv8_6,
        din171 => ap_const_lv8_6,
        din172 => ap_const_lv8_6,
        din173 => ap_const_lv8_6,
        din174 => ap_const_lv8_6,
        din175 => ap_const_lv8_5,
        din176 => ap_const_lv8_5,
        din177 => ap_const_lv8_5,
        din178 => ap_const_lv8_5,
        din179 => ap_const_lv8_5,
        din180 => ap_const_lv8_4,
        din181 => ap_const_lv8_4,
        din182 => ap_const_lv8_4,
        din183 => ap_const_lv8_4,
        din184 => ap_const_lv8_4,
        din185 => ap_const_lv8_4,
        din186 => ap_const_lv8_3,
        din187 => ap_const_lv8_3,
        din188 => ap_const_lv8_3,
        din189 => ap_const_lv8_3,
        din190 => ap_const_lv8_3,
        din191 => ap_const_lv8_3,
        din192 => ap_const_lv8_3,
        din193 => ap_const_lv8_3,
        din194 => ap_const_lv8_2,
        din195 => ap_const_lv8_2,
        din196 => ap_const_lv8_2,
        din197 => ap_const_lv8_2,
        din198 => ap_const_lv8_2,
        din199 => ap_const_lv8_2,
        din200 => ap_const_lv8_2,
        din201 => ap_const_lv8_2,
        din202 => ap_const_lv8_2,
        din203 => ap_const_lv8_2,
        din204 => ap_const_lv8_1,
        din205 => ap_const_lv8_1,
        din206 => ap_const_lv8_1,
        din207 => ap_const_lv8_1,
        din208 => ap_const_lv8_1,
        din209 => ap_const_lv8_1,
        din210 => ap_const_lv8_1,
        din211 => ap_const_lv8_1,
        din212 => ap_const_lv8_1,
        din213 => ap_const_lv8_1,
        din214 => ap_const_lv8_1,
        din215 => ap_const_lv8_1,
        din216 => ap_const_lv8_1,
        din217 => ap_const_lv8_1,
        din218 => ap_const_lv8_1,
        din219 => ap_const_lv8_1,
        din220 => ap_const_lv8_0,
        din221 => ap_const_lv8_0,
        din222 => ap_const_lv8_0,
        din223 => ap_const_lv8_0,
        din224 => ap_const_lv8_0,
        din225 => ap_const_lv8_0,
        din226 => ap_const_lv8_0,
        din227 => ap_const_lv8_0,
        din228 => ap_const_lv8_0,
        din229 => ap_const_lv8_0,
        din230 => ap_const_lv8_0,
        din231 => ap_const_lv8_0,
        din232 => ap_const_lv8_0,
        din233 => ap_const_lv8_0,
        din234 => ap_const_lv8_0,
        din235 => ap_const_lv8_0,
        din236 => ap_const_lv8_0,
        din237 => ap_const_lv8_0,
        din238 => ap_const_lv8_0,
        din239 => ap_const_lv8_0,
        din240 => ap_const_lv8_0,
        din241 => ap_const_lv8_0,
        din242 => ap_const_lv8_0,
        din243 => ap_const_lv8_0,
        din244 => ap_const_lv8_0,
        din245 => ap_const_lv8_0,
        din246 => ap_const_lv8_0,
        din247 => ap_const_lv8_0,
        din248 => ap_const_lv8_0,
        din249 => ap_const_lv8_0,
        din250 => ap_const_lv8_0,
        din251 => ap_const_lv8_0,
        din252 => ap_const_lv8_0,
        din253 => ap_const_lv8_0,
        din254 => ap_const_lv8_0,
        din255 => ap_const_lv8_0,
        def => zext_ln108_3_cast_fu_17792_p513,
        sel => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1,
        dout => zext_ln108_3_cast_fu_17792_p515);

    mul_8ns_16s_24_1_1_U7 : component eclair_mul_8ns_16s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln108_1_fu_18828_p0,
        din1 => mul_ln108_1_fu_18828_p1,
        dout => mul_ln108_1_fu_18828_p2);

    sparsemux_17_3_16_1_1_U8 : component eclair_sparsemux_17_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        CASE5 => "101",
        din5_WIDTH => 16,
        CASE6 => "110",
        din6_WIDTH => 16,
        CASE7 => "111",
        din7_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_i,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i,
        din3 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa,
        din4 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa,
        din5 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa,
        din6 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa,
        din7 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa,
        def => tmp_s_fu_18930_p17,
        sel => tmp_s_fu_18930_p18,
        dout => tmp_s_fu_18930_p19);

    sparsemux_513_8_10_1_1_U9 : component eclair_sparsemux_513_8_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000000",
        din0_WIDTH => 10,
        CASE1 => "00000001",
        din1_WIDTH => 10,
        CASE2 => "00000010",
        din2_WIDTH => 10,
        CASE3 => "00000011",
        din3_WIDTH => 10,
        CASE4 => "00000100",
        din4_WIDTH => 10,
        CASE5 => "00000101",
        din5_WIDTH => 10,
        CASE6 => "00000110",
        din6_WIDTH => 10,
        CASE7 => "00000111",
        din7_WIDTH => 10,
        CASE8 => "00001000",
        din8_WIDTH => 10,
        CASE9 => "00001001",
        din9_WIDTH => 10,
        CASE10 => "00001010",
        din10_WIDTH => 10,
        CASE11 => "00001011",
        din11_WIDTH => 10,
        CASE12 => "00001100",
        din12_WIDTH => 10,
        CASE13 => "00001101",
        din13_WIDTH => 10,
        CASE14 => "00001110",
        din14_WIDTH => 10,
        CASE15 => "00001111",
        din15_WIDTH => 10,
        CASE16 => "00010000",
        din16_WIDTH => 10,
        CASE17 => "00010001",
        din17_WIDTH => 10,
        CASE18 => "00010010",
        din18_WIDTH => 10,
        CASE19 => "00010011",
        din19_WIDTH => 10,
        CASE20 => "00010100",
        din20_WIDTH => 10,
        CASE21 => "00010101",
        din21_WIDTH => 10,
        CASE22 => "00010110",
        din22_WIDTH => 10,
        CASE23 => "00010111",
        din23_WIDTH => 10,
        CASE24 => "00011000",
        din24_WIDTH => 10,
        CASE25 => "00011001",
        din25_WIDTH => 10,
        CASE26 => "00011010",
        din26_WIDTH => 10,
        CASE27 => "00011011",
        din27_WIDTH => 10,
        CASE28 => "00011100",
        din28_WIDTH => 10,
        CASE29 => "00011101",
        din29_WIDTH => 10,
        CASE30 => "00011110",
        din30_WIDTH => 10,
        CASE31 => "00011111",
        din31_WIDTH => 10,
        CASE32 => "00100000",
        din32_WIDTH => 10,
        CASE33 => "00100001",
        din33_WIDTH => 10,
        CASE34 => "00100010",
        din34_WIDTH => 10,
        CASE35 => "00100011",
        din35_WIDTH => 10,
        CASE36 => "00100100",
        din36_WIDTH => 10,
        CASE37 => "00100101",
        din37_WIDTH => 10,
        CASE38 => "00100110",
        din38_WIDTH => 10,
        CASE39 => "00100111",
        din39_WIDTH => 10,
        CASE40 => "00101000",
        din40_WIDTH => 10,
        CASE41 => "00101001",
        din41_WIDTH => 10,
        CASE42 => "00101010",
        din42_WIDTH => 10,
        CASE43 => "00101011",
        din43_WIDTH => 10,
        CASE44 => "00101100",
        din44_WIDTH => 10,
        CASE45 => "00101101",
        din45_WIDTH => 10,
        CASE46 => "00101110",
        din46_WIDTH => 10,
        CASE47 => "00101111",
        din47_WIDTH => 10,
        CASE48 => "00110000",
        din48_WIDTH => 10,
        CASE49 => "00110001",
        din49_WIDTH => 10,
        CASE50 => "00110010",
        din50_WIDTH => 10,
        CASE51 => "00110011",
        din51_WIDTH => 10,
        CASE52 => "00110100",
        din52_WIDTH => 10,
        CASE53 => "00110101",
        din53_WIDTH => 10,
        CASE54 => "00110110",
        din54_WIDTH => 10,
        CASE55 => "00110111",
        din55_WIDTH => 10,
        CASE56 => "00111000",
        din56_WIDTH => 10,
        CASE57 => "00111001",
        din57_WIDTH => 10,
        CASE58 => "00111010",
        din58_WIDTH => 10,
        CASE59 => "00111011",
        din59_WIDTH => 10,
        CASE60 => "00111100",
        din60_WIDTH => 10,
        CASE61 => "00111101",
        din61_WIDTH => 10,
        CASE62 => "00111110",
        din62_WIDTH => 10,
        CASE63 => "00111111",
        din63_WIDTH => 10,
        CASE64 => "01000000",
        din64_WIDTH => 10,
        CASE65 => "01000001",
        din65_WIDTH => 10,
        CASE66 => "01000010",
        din66_WIDTH => 10,
        CASE67 => "01000011",
        din67_WIDTH => 10,
        CASE68 => "01000100",
        din68_WIDTH => 10,
        CASE69 => "01000101",
        din69_WIDTH => 10,
        CASE70 => "01000110",
        din70_WIDTH => 10,
        CASE71 => "01000111",
        din71_WIDTH => 10,
        CASE72 => "01001000",
        din72_WIDTH => 10,
        CASE73 => "01001001",
        din73_WIDTH => 10,
        CASE74 => "01001010",
        din74_WIDTH => 10,
        CASE75 => "01001011",
        din75_WIDTH => 10,
        CASE76 => "01001100",
        din76_WIDTH => 10,
        CASE77 => "01001101",
        din77_WIDTH => 10,
        CASE78 => "01001110",
        din78_WIDTH => 10,
        CASE79 => "01001111",
        din79_WIDTH => 10,
        CASE80 => "01010000",
        din80_WIDTH => 10,
        CASE81 => "01010001",
        din81_WIDTH => 10,
        CASE82 => "01010010",
        din82_WIDTH => 10,
        CASE83 => "01010011",
        din83_WIDTH => 10,
        CASE84 => "01010100",
        din84_WIDTH => 10,
        CASE85 => "01010101",
        din85_WIDTH => 10,
        CASE86 => "01010110",
        din86_WIDTH => 10,
        CASE87 => "01010111",
        din87_WIDTH => 10,
        CASE88 => "01011000",
        din88_WIDTH => 10,
        CASE89 => "01011001",
        din89_WIDTH => 10,
        CASE90 => "01011010",
        din90_WIDTH => 10,
        CASE91 => "01011011",
        din91_WIDTH => 10,
        CASE92 => "01011100",
        din92_WIDTH => 10,
        CASE93 => "01011101",
        din93_WIDTH => 10,
        CASE94 => "01011110",
        din94_WIDTH => 10,
        CASE95 => "01011111",
        din95_WIDTH => 10,
        CASE96 => "01100000",
        din96_WIDTH => 10,
        CASE97 => "01100001",
        din97_WIDTH => 10,
        CASE98 => "01100010",
        din98_WIDTH => 10,
        CASE99 => "01100011",
        din99_WIDTH => 10,
        CASE100 => "01100100",
        din100_WIDTH => 10,
        CASE101 => "01100101",
        din101_WIDTH => 10,
        CASE102 => "01100110",
        din102_WIDTH => 10,
        CASE103 => "01100111",
        din103_WIDTH => 10,
        CASE104 => "01101000",
        din104_WIDTH => 10,
        CASE105 => "01101001",
        din105_WIDTH => 10,
        CASE106 => "01101010",
        din106_WIDTH => 10,
        CASE107 => "01101011",
        din107_WIDTH => 10,
        CASE108 => "01101100",
        din108_WIDTH => 10,
        CASE109 => "01101101",
        din109_WIDTH => 10,
        CASE110 => "01101110",
        din110_WIDTH => 10,
        CASE111 => "01101111",
        din111_WIDTH => 10,
        CASE112 => "01110000",
        din112_WIDTH => 10,
        CASE113 => "01110001",
        din113_WIDTH => 10,
        CASE114 => "01110010",
        din114_WIDTH => 10,
        CASE115 => "01110011",
        din115_WIDTH => 10,
        CASE116 => "01110100",
        din116_WIDTH => 10,
        CASE117 => "01110101",
        din117_WIDTH => 10,
        CASE118 => "01110110",
        din118_WIDTH => 10,
        CASE119 => "01110111",
        din119_WIDTH => 10,
        CASE120 => "01111000",
        din120_WIDTH => 10,
        CASE121 => "01111001",
        din121_WIDTH => 10,
        CASE122 => "01111010",
        din122_WIDTH => 10,
        CASE123 => "01111011",
        din123_WIDTH => 10,
        CASE124 => "01111100",
        din124_WIDTH => 10,
        CASE125 => "01111101",
        din125_WIDTH => 10,
        CASE126 => "01111110",
        din126_WIDTH => 10,
        CASE127 => "01111111",
        din127_WIDTH => 10,
        CASE128 => "10000000",
        din128_WIDTH => 10,
        CASE129 => "10000001",
        din129_WIDTH => 10,
        CASE130 => "10000010",
        din130_WIDTH => 10,
        CASE131 => "10000011",
        din131_WIDTH => 10,
        CASE132 => "10000100",
        din132_WIDTH => 10,
        CASE133 => "10000101",
        din133_WIDTH => 10,
        CASE134 => "10000110",
        din134_WIDTH => 10,
        CASE135 => "10000111",
        din135_WIDTH => 10,
        CASE136 => "10001000",
        din136_WIDTH => 10,
        CASE137 => "10001001",
        din137_WIDTH => 10,
        CASE138 => "10001010",
        din138_WIDTH => 10,
        CASE139 => "10001011",
        din139_WIDTH => 10,
        CASE140 => "10001100",
        din140_WIDTH => 10,
        CASE141 => "10001101",
        din141_WIDTH => 10,
        CASE142 => "10001110",
        din142_WIDTH => 10,
        CASE143 => "10001111",
        din143_WIDTH => 10,
        CASE144 => "10010000",
        din144_WIDTH => 10,
        CASE145 => "10010001",
        din145_WIDTH => 10,
        CASE146 => "10010010",
        din146_WIDTH => 10,
        CASE147 => "10010011",
        din147_WIDTH => 10,
        CASE148 => "10010100",
        din148_WIDTH => 10,
        CASE149 => "10010101",
        din149_WIDTH => 10,
        CASE150 => "10010110",
        din150_WIDTH => 10,
        CASE151 => "10010111",
        din151_WIDTH => 10,
        CASE152 => "10011000",
        din152_WIDTH => 10,
        CASE153 => "10011001",
        din153_WIDTH => 10,
        CASE154 => "10011010",
        din154_WIDTH => 10,
        CASE155 => "10011011",
        din155_WIDTH => 10,
        CASE156 => "10011100",
        din156_WIDTH => 10,
        CASE157 => "10011101",
        din157_WIDTH => 10,
        CASE158 => "10011110",
        din158_WIDTH => 10,
        CASE159 => "10011111",
        din159_WIDTH => 10,
        CASE160 => "10100000",
        din160_WIDTH => 10,
        CASE161 => "10100001",
        din161_WIDTH => 10,
        CASE162 => "10100010",
        din162_WIDTH => 10,
        CASE163 => "10100011",
        din163_WIDTH => 10,
        CASE164 => "10100100",
        din164_WIDTH => 10,
        CASE165 => "10100101",
        din165_WIDTH => 10,
        CASE166 => "10100110",
        din166_WIDTH => 10,
        CASE167 => "10100111",
        din167_WIDTH => 10,
        CASE168 => "10101000",
        din168_WIDTH => 10,
        CASE169 => "10101001",
        din169_WIDTH => 10,
        CASE170 => "10101010",
        din170_WIDTH => 10,
        CASE171 => "10101011",
        din171_WIDTH => 10,
        CASE172 => "10101100",
        din172_WIDTH => 10,
        CASE173 => "10101101",
        din173_WIDTH => 10,
        CASE174 => "10101110",
        din174_WIDTH => 10,
        CASE175 => "10101111",
        din175_WIDTH => 10,
        CASE176 => "10110000",
        din176_WIDTH => 10,
        CASE177 => "10110001",
        din177_WIDTH => 10,
        CASE178 => "10110010",
        din178_WIDTH => 10,
        CASE179 => "10110011",
        din179_WIDTH => 10,
        CASE180 => "10110100",
        din180_WIDTH => 10,
        CASE181 => "10110101",
        din181_WIDTH => 10,
        CASE182 => "10110110",
        din182_WIDTH => 10,
        CASE183 => "10110111",
        din183_WIDTH => 10,
        CASE184 => "10111000",
        din184_WIDTH => 10,
        CASE185 => "10111001",
        din185_WIDTH => 10,
        CASE186 => "10111010",
        din186_WIDTH => 10,
        CASE187 => "10111011",
        din187_WIDTH => 10,
        CASE188 => "10111100",
        din188_WIDTH => 10,
        CASE189 => "10111101",
        din189_WIDTH => 10,
        CASE190 => "10111110",
        din190_WIDTH => 10,
        CASE191 => "10111111",
        din191_WIDTH => 10,
        CASE192 => "11000000",
        din192_WIDTH => 10,
        CASE193 => "11000001",
        din193_WIDTH => 10,
        CASE194 => "11000010",
        din194_WIDTH => 10,
        CASE195 => "11000011",
        din195_WIDTH => 10,
        CASE196 => "11000100",
        din196_WIDTH => 10,
        CASE197 => "11000101",
        din197_WIDTH => 10,
        CASE198 => "11000110",
        din198_WIDTH => 10,
        CASE199 => "11000111",
        din199_WIDTH => 10,
        CASE200 => "11001000",
        din200_WIDTH => 10,
        CASE201 => "11001001",
        din201_WIDTH => 10,
        CASE202 => "11001010",
        din202_WIDTH => 10,
        CASE203 => "11001011",
        din203_WIDTH => 10,
        CASE204 => "11001100",
        din204_WIDTH => 10,
        CASE205 => "11001101",
        din205_WIDTH => 10,
        CASE206 => "11001110",
        din206_WIDTH => 10,
        CASE207 => "11001111",
        din207_WIDTH => 10,
        CASE208 => "11010000",
        din208_WIDTH => 10,
        CASE209 => "11010001",
        din209_WIDTH => 10,
        CASE210 => "11010010",
        din210_WIDTH => 10,
        CASE211 => "11010011",
        din211_WIDTH => 10,
        CASE212 => "11010100",
        din212_WIDTH => 10,
        CASE213 => "11010101",
        din213_WIDTH => 10,
        CASE214 => "11010110",
        din214_WIDTH => 10,
        CASE215 => "11010111",
        din215_WIDTH => 10,
        CASE216 => "11011000",
        din216_WIDTH => 10,
        CASE217 => "11011001",
        din217_WIDTH => 10,
        CASE218 => "11011010",
        din218_WIDTH => 10,
        CASE219 => "11011011",
        din219_WIDTH => 10,
        CASE220 => "11011100",
        din220_WIDTH => 10,
        CASE221 => "11011101",
        din221_WIDTH => 10,
        CASE222 => "11011110",
        din222_WIDTH => 10,
        CASE223 => "11011111",
        din223_WIDTH => 10,
        CASE224 => "11100000",
        din224_WIDTH => 10,
        CASE225 => "11100001",
        din225_WIDTH => 10,
        CASE226 => "11100010",
        din226_WIDTH => 10,
        CASE227 => "11100011",
        din227_WIDTH => 10,
        CASE228 => "11100100",
        din228_WIDTH => 10,
        CASE229 => "11100101",
        din229_WIDTH => 10,
        CASE230 => "11100110",
        din230_WIDTH => 10,
        CASE231 => "11100111",
        din231_WIDTH => 10,
        CASE232 => "11101000",
        din232_WIDTH => 10,
        CASE233 => "11101001",
        din233_WIDTH => 10,
        CASE234 => "11101010",
        din234_WIDTH => 10,
        CASE235 => "11101011",
        din235_WIDTH => 10,
        CASE236 => "11101100",
        din236_WIDTH => 10,
        CASE237 => "11101101",
        din237_WIDTH => 10,
        CASE238 => "11101110",
        din238_WIDTH => 10,
        CASE239 => "11101111",
        din239_WIDTH => 10,
        CASE240 => "11110000",
        din240_WIDTH => 10,
        CASE241 => "11110001",
        din241_WIDTH => 10,
        CASE242 => "11110010",
        din242_WIDTH => 10,
        CASE243 => "11110011",
        din243_WIDTH => 10,
        CASE244 => "11110100",
        din244_WIDTH => 10,
        CASE245 => "11110101",
        din245_WIDTH => 10,
        CASE246 => "11110110",
        din246_WIDTH => 10,
        CASE247 => "11110111",
        din247_WIDTH => 10,
        CASE248 => "11111000",
        din248_WIDTH => 10,
        CASE249 => "11111001",
        din249_WIDTH => 10,
        CASE250 => "11111010",
        din250_WIDTH => 10,
        CASE251 => "11111011",
        din251_WIDTH => 10,
        CASE252 => "11111100",
        din252_WIDTH => 10,
        CASE253 => "11111101",
        din253_WIDTH => 10,
        CASE254 => "11111110",
        din254_WIDTH => 10,
        CASE255 => "11111111",
        din255_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_AB,
        din1 => ap_const_lv10_AD,
        din2 => ap_const_lv10_AF,
        din3 => ap_const_lv10_B1,
        din4 => ap_const_lv10_B3,
        din5 => ap_const_lv10_B5,
        din6 => ap_const_lv10_B7,
        din7 => ap_const_lv10_B9,
        din8 => ap_const_lv10_BB,
        din9 => ap_const_lv10_BD,
        din10 => ap_const_lv10_BF,
        din11 => ap_const_lv10_C2,
        din12 => ap_const_lv10_C4,
        din13 => ap_const_lv10_C6,
        din14 => ap_const_lv10_C8,
        din15 => ap_const_lv10_CA,
        din16 => ap_const_lv10_CD,
        din17 => ap_const_lv10_CF,
        din18 => ap_const_lv10_D1,
        din19 => ap_const_lv10_D3,
        din20 => ap_const_lv10_D6,
        din21 => ap_const_lv10_D8,
        din22 => ap_const_lv10_DA,
        din23 => ap_const_lv10_DC,
        din24 => ap_const_lv10_DF,
        din25 => ap_const_lv10_E1,
        din26 => ap_const_lv10_E3,
        din27 => ap_const_lv10_E6,
        din28 => ap_const_lv10_E8,
        din29 => ap_const_lv10_EA,
        din30 => ap_const_lv10_ED,
        din31 => ap_const_lv10_EF,
        din32 => ap_const_lv10_F2,
        din33 => ap_const_lv10_F4,
        din34 => ap_const_lv10_F6,
        din35 => ap_const_lv10_F9,
        din36 => ap_const_lv10_FB,
        din37 => ap_const_lv10_FE,
        din38 => ap_const_lv10_100,
        din39 => ap_const_lv10_103,
        din40 => ap_const_lv10_105,
        din41 => ap_const_lv10_108,
        din42 => ap_const_lv10_10A,
        din43 => ap_const_lv10_10D,
        din44 => ap_const_lv10_10F,
        din45 => ap_const_lv10_112,
        din46 => ap_const_lv10_114,
        din47 => ap_const_lv10_117,
        din48 => ap_const_lv10_119,
        din49 => ap_const_lv10_11C,
        din50 => ap_const_lv10_11E,
        din51 => ap_const_lv10_121,
        din52 => ap_const_lv10_124,
        din53 => ap_const_lv10_126,
        din54 => ap_const_lv10_129,
        din55 => ap_const_lv10_12B,
        din56 => ap_const_lv10_12E,
        din57 => ap_const_lv10_130,
        din58 => ap_const_lv10_133,
        din59 => ap_const_lv10_136,
        din60 => ap_const_lv10_138,
        din61 => ap_const_lv10_13B,
        din62 => ap_const_lv10_13D,
        din63 => ap_const_lv10_140,
        din64 => ap_const_lv10_143,
        din65 => ap_const_lv10_145,
        din66 => ap_const_lv10_148,
        din67 => ap_const_lv10_14B,
        din68 => ap_const_lv10_14D,
        din69 => ap_const_lv10_150,
        din70 => ap_const_lv10_152,
        din71 => ap_const_lv10_155,
        din72 => ap_const_lv10_158,
        din73 => ap_const_lv10_15A,
        din74 => ap_const_lv10_15D,
        din75 => ap_const_lv10_160,
        din76 => ap_const_lv10_162,
        din77 => ap_const_lv10_165,
        din78 => ap_const_lv10_168,
        din79 => ap_const_lv10_16A,
        din80 => ap_const_lv10_16D,
        din81 => ap_const_lv10_170,
        din82 => ap_const_lv10_172,
        din83 => ap_const_lv10_175,
        din84 => ap_const_lv10_178,
        din85 => ap_const_lv10_17A,
        din86 => ap_const_lv10_17D,
        din87 => ap_const_lv10_180,
        din88 => ap_const_lv10_182,
        din89 => ap_const_lv10_185,
        din90 => ap_const_lv10_188,
        din91 => ap_const_lv10_18A,
        din92 => ap_const_lv10_18D,
        din93 => ap_const_lv10_190,
        din94 => ap_const_lv10_192,
        din95 => ap_const_lv10_195,
        din96 => ap_const_lv10_198,
        din97 => ap_const_lv10_19A,
        din98 => ap_const_lv10_19D,
        din99 => ap_const_lv10_1A0,
        din100 => ap_const_lv10_1A2,
        din101 => ap_const_lv10_1A5,
        din102 => ap_const_lv10_1A8,
        din103 => ap_const_lv10_1AA,
        din104 => ap_const_lv10_1AD,
        din105 => ap_const_lv10_1AF,
        din106 => ap_const_lv10_1B2,
        din107 => ap_const_lv10_1B5,
        din108 => ap_const_lv10_1B7,
        din109 => ap_const_lv10_1BA,
        din110 => ap_const_lv10_1BD,
        din111 => ap_const_lv10_1BF,
        din112 => ap_const_lv10_1C2,
        din113 => ap_const_lv10_1C4,
        din114 => ap_const_lv10_1C7,
        din115 => ap_const_lv10_1CA,
        din116 => ap_const_lv10_1CC,
        din117 => ap_const_lv10_1CF,
        din118 => ap_const_lv10_1D1,
        din119 => ap_const_lv10_1D4,
        din120 => ap_const_lv10_1D6,
        din121 => ap_const_lv10_1D9,
        din122 => ap_const_lv10_1DC,
        din123 => ap_const_lv10_1DE,
        din124 => ap_const_lv10_1E1,
        din125 => ap_const_lv10_1E3,
        din126 => ap_const_lv10_1E6,
        din127 => ap_const_lv10_1E8,
        din128 => ap_const_lv10_1EB,
        din129 => ap_const_lv10_1ED,
        din130 => ap_const_lv10_1F0,
        din131 => ap_const_lv10_1F2,
        din132 => ap_const_lv10_1F5,
        din133 => ap_const_lv10_1F7,
        din134 => ap_const_lv10_1FA,
        din135 => ap_const_lv10_1FC,
        din136 => ap_const_lv10_1FE,
        din137 => ap_const_lv10_201,
        din138 => ap_const_lv10_203,
        din139 => ap_const_lv10_206,
        din140 => ap_const_lv10_208,
        din141 => ap_const_lv10_20A,
        din142 => ap_const_lv10_20D,
        din143 => ap_const_lv10_20F,
        din144 => ap_const_lv10_212,
        din145 => ap_const_lv10_214,
        din146 => ap_const_lv10_216,
        din147 => ap_const_lv10_219,
        din148 => ap_const_lv10_21B,
        din149 => ap_const_lv10_21D,
        din150 => ap_const_lv10_21F,
        din151 => ap_const_lv10_222,
        din152 => ap_const_lv10_224,
        din153 => ap_const_lv10_226,
        din154 => ap_const_lv10_228,
        din155 => ap_const_lv10_22B,
        din156 => ap_const_lv10_22D,
        din157 => ap_const_lv10_22F,
        din158 => ap_const_lv10_231,
        din159 => ap_const_lv10_234,
        din160 => ap_const_lv10_236,
        din161 => ap_const_lv10_238,
        din162 => ap_const_lv10_23A,
        din163 => ap_const_lv10_23C,
        din164 => ap_const_lv10_23E,
        din165 => ap_const_lv10_240,
        din166 => ap_const_lv10_242,
        din167 => ap_const_lv10_244,
        din168 => ap_const_lv10_246,
        din169 => ap_const_lv10_248,
        din170 => ap_const_lv10_24B,
        din171 => ap_const_lv10_24D,
        din172 => ap_const_lv10_24F,
        din173 => ap_const_lv10_250,
        din174 => ap_const_lv10_252,
        din175 => ap_const_lv10_254,
        din176 => ap_const_lv10_256,
        din177 => ap_const_lv10_258,
        din178 => ap_const_lv10_25A,
        din179 => ap_const_lv10_25C,
        din180 => ap_const_lv10_25E,
        din181 => ap_const_lv10_260,
        din182 => ap_const_lv10_261,
        din183 => ap_const_lv10_263,
        din184 => ap_const_lv10_265,
        din185 => ap_const_lv10_267,
        din186 => ap_const_lv10_269,
        din187 => ap_const_lv10_26A,
        din188 => ap_const_lv10_26C,
        din189 => ap_const_lv10_26E,
        din190 => ap_const_lv10_26F,
        din191 => ap_const_lv10_271,
        din192 => ap_const_lv10_273,
        din193 => ap_const_lv10_274,
        din194 => ap_const_lv10_276,
        din195 => ap_const_lv10_277,
        din196 => ap_const_lv10_279,
        din197 => ap_const_lv10_27B,
        din198 => ap_const_lv10_27C,
        din199 => ap_const_lv10_27E,
        din200 => ap_const_lv10_27F,
        din201 => ap_const_lv10_280,
        din202 => ap_const_lv10_282,
        din203 => ap_const_lv10_283,
        din204 => ap_const_lv10_285,
        din205 => ap_const_lv10_286,
        din206 => ap_const_lv10_287,
        din207 => ap_const_lv10_289,
        din208 => ap_const_lv10_28A,
        din209 => ap_const_lv10_28B,
        din210 => ap_const_lv10_28D,
        din211 => ap_const_lv10_28E,
        din212 => ap_const_lv10_28F,
        din213 => ap_const_lv10_290,
        din214 => ap_const_lv10_291,
        din215 => ap_const_lv10_293,
        din216 => ap_const_lv10_294,
        din217 => ap_const_lv10_295,
        din218 => ap_const_lv10_296,
        din219 => ap_const_lv10_297,
        din220 => ap_const_lv10_298,
        din221 => ap_const_lv10_299,
        din222 => ap_const_lv10_29A,
        din223 => ap_const_lv10_29B,
        din224 => ap_const_lv10_29C,
        din225 => ap_const_lv10_29D,
        din226 => ap_const_lv10_29D,
        din227 => ap_const_lv10_29E,
        din228 => ap_const_lv10_29F,
        din229 => ap_const_lv10_2A0,
        din230 => ap_const_lv10_2A1,
        din231 => ap_const_lv10_2A1,
        din232 => ap_const_lv10_2A2,
        din233 => ap_const_lv10_2A3,
        din234 => ap_const_lv10_2A3,
        din235 => ap_const_lv10_2A4,
        din236 => ap_const_lv10_2A5,
        din237 => ap_const_lv10_2A5,
        din238 => ap_const_lv10_2A6,
        din239 => ap_const_lv10_2A6,
        din240 => ap_const_lv10_2A7,
        din241 => ap_const_lv10_2A7,
        din242 => ap_const_lv10_2A8,
        din243 => ap_const_lv10_2A8,
        din244 => ap_const_lv10_2A8,
        din245 => ap_const_lv10_2A9,
        din246 => ap_const_lv10_2A9,
        din247 => ap_const_lv10_2A9,
        din248 => ap_const_lv10_2AA,
        din249 => ap_const_lv10_2AA,
        din250 => ap_const_lv10_2AA,
        din251 => ap_const_lv10_2AA,
        din252 => ap_const_lv10_2AA,
        din253 => ap_const_lv10_2AB,
        din254 => ap_const_lv10_2AB,
        din255 => ap_const_lv10_2AB,
        def => zext_ln110_2_cast_fu_19074_p513,
        sel => u_index_reg_26047,
        dout => zext_ln110_2_cast_fu_19074_p515);

    mul_10ns_16s_26_1_1_U10 : component eclair_mul_10ns_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln110_fu_20109_p0,
        din1 => mul_ln110_fu_20109_p1,
        dout => mul_ln110_fu_20109_p2);

    sparsemux_17_3_16_1_1_U11 : component eclair_sparsemux_17_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        CASE5 => "101",
        din5_WIDTH => 16,
        CASE6 => "110",
        din6_WIDTH => 16,
        CASE7 => "111",
        din7_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_i,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i,
        din3 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa,
        din4 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa,
        din5 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa,
        din6 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa,
        din7 => ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa,
        def => tmp_49_fu_20210_p17,
        sel => tmp_49_fu_20210_p18,
        dout => tmp_49_fu_20210_p19);

    sparsemux_513_8_10_1_1_U12 : component eclair_sparsemux_513_8_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000000",
        din0_WIDTH => 10,
        CASE1 => "00000001",
        din1_WIDTH => 10,
        CASE2 => "00000010",
        din2_WIDTH => 10,
        CASE3 => "00000011",
        din3_WIDTH => 10,
        CASE4 => "00000100",
        din4_WIDTH => 10,
        CASE5 => "00000101",
        din5_WIDTH => 10,
        CASE6 => "00000110",
        din6_WIDTH => 10,
        CASE7 => "00000111",
        din7_WIDTH => 10,
        CASE8 => "00001000",
        din8_WIDTH => 10,
        CASE9 => "00001001",
        din9_WIDTH => 10,
        CASE10 => "00001010",
        din10_WIDTH => 10,
        CASE11 => "00001011",
        din11_WIDTH => 10,
        CASE12 => "00001100",
        din12_WIDTH => 10,
        CASE13 => "00001101",
        din13_WIDTH => 10,
        CASE14 => "00001110",
        din14_WIDTH => 10,
        CASE15 => "00001111",
        din15_WIDTH => 10,
        CASE16 => "00010000",
        din16_WIDTH => 10,
        CASE17 => "00010001",
        din17_WIDTH => 10,
        CASE18 => "00010010",
        din18_WIDTH => 10,
        CASE19 => "00010011",
        din19_WIDTH => 10,
        CASE20 => "00010100",
        din20_WIDTH => 10,
        CASE21 => "00010101",
        din21_WIDTH => 10,
        CASE22 => "00010110",
        din22_WIDTH => 10,
        CASE23 => "00010111",
        din23_WIDTH => 10,
        CASE24 => "00011000",
        din24_WIDTH => 10,
        CASE25 => "00011001",
        din25_WIDTH => 10,
        CASE26 => "00011010",
        din26_WIDTH => 10,
        CASE27 => "00011011",
        din27_WIDTH => 10,
        CASE28 => "00011100",
        din28_WIDTH => 10,
        CASE29 => "00011101",
        din29_WIDTH => 10,
        CASE30 => "00011110",
        din30_WIDTH => 10,
        CASE31 => "00011111",
        din31_WIDTH => 10,
        CASE32 => "00100000",
        din32_WIDTH => 10,
        CASE33 => "00100001",
        din33_WIDTH => 10,
        CASE34 => "00100010",
        din34_WIDTH => 10,
        CASE35 => "00100011",
        din35_WIDTH => 10,
        CASE36 => "00100100",
        din36_WIDTH => 10,
        CASE37 => "00100101",
        din37_WIDTH => 10,
        CASE38 => "00100110",
        din38_WIDTH => 10,
        CASE39 => "00100111",
        din39_WIDTH => 10,
        CASE40 => "00101000",
        din40_WIDTH => 10,
        CASE41 => "00101001",
        din41_WIDTH => 10,
        CASE42 => "00101010",
        din42_WIDTH => 10,
        CASE43 => "00101011",
        din43_WIDTH => 10,
        CASE44 => "00101100",
        din44_WIDTH => 10,
        CASE45 => "00101101",
        din45_WIDTH => 10,
        CASE46 => "00101110",
        din46_WIDTH => 10,
        CASE47 => "00101111",
        din47_WIDTH => 10,
        CASE48 => "00110000",
        din48_WIDTH => 10,
        CASE49 => "00110001",
        din49_WIDTH => 10,
        CASE50 => "00110010",
        din50_WIDTH => 10,
        CASE51 => "00110011",
        din51_WIDTH => 10,
        CASE52 => "00110100",
        din52_WIDTH => 10,
        CASE53 => "00110101",
        din53_WIDTH => 10,
        CASE54 => "00110110",
        din54_WIDTH => 10,
        CASE55 => "00110111",
        din55_WIDTH => 10,
        CASE56 => "00111000",
        din56_WIDTH => 10,
        CASE57 => "00111001",
        din57_WIDTH => 10,
        CASE58 => "00111010",
        din58_WIDTH => 10,
        CASE59 => "00111011",
        din59_WIDTH => 10,
        CASE60 => "00111100",
        din60_WIDTH => 10,
        CASE61 => "00111101",
        din61_WIDTH => 10,
        CASE62 => "00111110",
        din62_WIDTH => 10,
        CASE63 => "00111111",
        din63_WIDTH => 10,
        CASE64 => "01000000",
        din64_WIDTH => 10,
        CASE65 => "01000001",
        din65_WIDTH => 10,
        CASE66 => "01000010",
        din66_WIDTH => 10,
        CASE67 => "01000011",
        din67_WIDTH => 10,
        CASE68 => "01000100",
        din68_WIDTH => 10,
        CASE69 => "01000101",
        din69_WIDTH => 10,
        CASE70 => "01000110",
        din70_WIDTH => 10,
        CASE71 => "01000111",
        din71_WIDTH => 10,
        CASE72 => "01001000",
        din72_WIDTH => 10,
        CASE73 => "01001001",
        din73_WIDTH => 10,
        CASE74 => "01001010",
        din74_WIDTH => 10,
        CASE75 => "01001011",
        din75_WIDTH => 10,
        CASE76 => "01001100",
        din76_WIDTH => 10,
        CASE77 => "01001101",
        din77_WIDTH => 10,
        CASE78 => "01001110",
        din78_WIDTH => 10,
        CASE79 => "01001111",
        din79_WIDTH => 10,
        CASE80 => "01010000",
        din80_WIDTH => 10,
        CASE81 => "01010001",
        din81_WIDTH => 10,
        CASE82 => "01010010",
        din82_WIDTH => 10,
        CASE83 => "01010011",
        din83_WIDTH => 10,
        CASE84 => "01010100",
        din84_WIDTH => 10,
        CASE85 => "01010101",
        din85_WIDTH => 10,
        CASE86 => "01010110",
        din86_WIDTH => 10,
        CASE87 => "01010111",
        din87_WIDTH => 10,
        CASE88 => "01011000",
        din88_WIDTH => 10,
        CASE89 => "01011001",
        din89_WIDTH => 10,
        CASE90 => "01011010",
        din90_WIDTH => 10,
        CASE91 => "01011011",
        din91_WIDTH => 10,
        CASE92 => "01011100",
        din92_WIDTH => 10,
        CASE93 => "01011101",
        din93_WIDTH => 10,
        CASE94 => "01011110",
        din94_WIDTH => 10,
        CASE95 => "01011111",
        din95_WIDTH => 10,
        CASE96 => "01100000",
        din96_WIDTH => 10,
        CASE97 => "01100001",
        din97_WIDTH => 10,
        CASE98 => "01100010",
        din98_WIDTH => 10,
        CASE99 => "01100011",
        din99_WIDTH => 10,
        CASE100 => "01100100",
        din100_WIDTH => 10,
        CASE101 => "01100101",
        din101_WIDTH => 10,
        CASE102 => "01100110",
        din102_WIDTH => 10,
        CASE103 => "01100111",
        din103_WIDTH => 10,
        CASE104 => "01101000",
        din104_WIDTH => 10,
        CASE105 => "01101001",
        din105_WIDTH => 10,
        CASE106 => "01101010",
        din106_WIDTH => 10,
        CASE107 => "01101011",
        din107_WIDTH => 10,
        CASE108 => "01101100",
        din108_WIDTH => 10,
        CASE109 => "01101101",
        din109_WIDTH => 10,
        CASE110 => "01101110",
        din110_WIDTH => 10,
        CASE111 => "01101111",
        din111_WIDTH => 10,
        CASE112 => "01110000",
        din112_WIDTH => 10,
        CASE113 => "01110001",
        din113_WIDTH => 10,
        CASE114 => "01110010",
        din114_WIDTH => 10,
        CASE115 => "01110011",
        din115_WIDTH => 10,
        CASE116 => "01110100",
        din116_WIDTH => 10,
        CASE117 => "01110101",
        din117_WIDTH => 10,
        CASE118 => "01110110",
        din118_WIDTH => 10,
        CASE119 => "01110111",
        din119_WIDTH => 10,
        CASE120 => "01111000",
        din120_WIDTH => 10,
        CASE121 => "01111001",
        din121_WIDTH => 10,
        CASE122 => "01111010",
        din122_WIDTH => 10,
        CASE123 => "01111011",
        din123_WIDTH => 10,
        CASE124 => "01111100",
        din124_WIDTH => 10,
        CASE125 => "01111101",
        din125_WIDTH => 10,
        CASE126 => "01111110",
        din126_WIDTH => 10,
        CASE127 => "01111111",
        din127_WIDTH => 10,
        CASE128 => "10000000",
        din128_WIDTH => 10,
        CASE129 => "10000001",
        din129_WIDTH => 10,
        CASE130 => "10000010",
        din130_WIDTH => 10,
        CASE131 => "10000011",
        din131_WIDTH => 10,
        CASE132 => "10000100",
        din132_WIDTH => 10,
        CASE133 => "10000101",
        din133_WIDTH => 10,
        CASE134 => "10000110",
        din134_WIDTH => 10,
        CASE135 => "10000111",
        din135_WIDTH => 10,
        CASE136 => "10001000",
        din136_WIDTH => 10,
        CASE137 => "10001001",
        din137_WIDTH => 10,
        CASE138 => "10001010",
        din138_WIDTH => 10,
        CASE139 => "10001011",
        din139_WIDTH => 10,
        CASE140 => "10001100",
        din140_WIDTH => 10,
        CASE141 => "10001101",
        din141_WIDTH => 10,
        CASE142 => "10001110",
        din142_WIDTH => 10,
        CASE143 => "10001111",
        din143_WIDTH => 10,
        CASE144 => "10010000",
        din144_WIDTH => 10,
        CASE145 => "10010001",
        din145_WIDTH => 10,
        CASE146 => "10010010",
        din146_WIDTH => 10,
        CASE147 => "10010011",
        din147_WIDTH => 10,
        CASE148 => "10010100",
        din148_WIDTH => 10,
        CASE149 => "10010101",
        din149_WIDTH => 10,
        CASE150 => "10010110",
        din150_WIDTH => 10,
        CASE151 => "10010111",
        din151_WIDTH => 10,
        CASE152 => "10011000",
        din152_WIDTH => 10,
        CASE153 => "10011001",
        din153_WIDTH => 10,
        CASE154 => "10011010",
        din154_WIDTH => 10,
        CASE155 => "10011011",
        din155_WIDTH => 10,
        CASE156 => "10011100",
        din156_WIDTH => 10,
        CASE157 => "10011101",
        din157_WIDTH => 10,
        CASE158 => "10011110",
        din158_WIDTH => 10,
        CASE159 => "10011111",
        din159_WIDTH => 10,
        CASE160 => "10100000",
        din160_WIDTH => 10,
        CASE161 => "10100001",
        din161_WIDTH => 10,
        CASE162 => "10100010",
        din162_WIDTH => 10,
        CASE163 => "10100011",
        din163_WIDTH => 10,
        CASE164 => "10100100",
        din164_WIDTH => 10,
        CASE165 => "10100101",
        din165_WIDTH => 10,
        CASE166 => "10100110",
        din166_WIDTH => 10,
        CASE167 => "10100111",
        din167_WIDTH => 10,
        CASE168 => "10101000",
        din168_WIDTH => 10,
        CASE169 => "10101001",
        din169_WIDTH => 10,
        CASE170 => "10101010",
        din170_WIDTH => 10,
        CASE171 => "10101011",
        din171_WIDTH => 10,
        CASE172 => "10101100",
        din172_WIDTH => 10,
        CASE173 => "10101101",
        din173_WIDTH => 10,
        CASE174 => "10101110",
        din174_WIDTH => 10,
        CASE175 => "10101111",
        din175_WIDTH => 10,
        CASE176 => "10110000",
        din176_WIDTH => 10,
        CASE177 => "10110001",
        din177_WIDTH => 10,
        CASE178 => "10110010",
        din178_WIDTH => 10,
        CASE179 => "10110011",
        din179_WIDTH => 10,
        CASE180 => "10110100",
        din180_WIDTH => 10,
        CASE181 => "10110101",
        din181_WIDTH => 10,
        CASE182 => "10110110",
        din182_WIDTH => 10,
        CASE183 => "10110111",
        din183_WIDTH => 10,
        CASE184 => "10111000",
        din184_WIDTH => 10,
        CASE185 => "10111001",
        din185_WIDTH => 10,
        CASE186 => "10111010",
        din186_WIDTH => 10,
        CASE187 => "10111011",
        din187_WIDTH => 10,
        CASE188 => "10111100",
        din188_WIDTH => 10,
        CASE189 => "10111101",
        din189_WIDTH => 10,
        CASE190 => "10111110",
        din190_WIDTH => 10,
        CASE191 => "10111111",
        din191_WIDTH => 10,
        CASE192 => "11000000",
        din192_WIDTH => 10,
        CASE193 => "11000001",
        din193_WIDTH => 10,
        CASE194 => "11000010",
        din194_WIDTH => 10,
        CASE195 => "11000011",
        din195_WIDTH => 10,
        CASE196 => "11000100",
        din196_WIDTH => 10,
        CASE197 => "11000101",
        din197_WIDTH => 10,
        CASE198 => "11000110",
        din198_WIDTH => 10,
        CASE199 => "11000111",
        din199_WIDTH => 10,
        CASE200 => "11001000",
        din200_WIDTH => 10,
        CASE201 => "11001001",
        din201_WIDTH => 10,
        CASE202 => "11001010",
        din202_WIDTH => 10,
        CASE203 => "11001011",
        din203_WIDTH => 10,
        CASE204 => "11001100",
        din204_WIDTH => 10,
        CASE205 => "11001101",
        din205_WIDTH => 10,
        CASE206 => "11001110",
        din206_WIDTH => 10,
        CASE207 => "11001111",
        din207_WIDTH => 10,
        CASE208 => "11010000",
        din208_WIDTH => 10,
        CASE209 => "11010001",
        din209_WIDTH => 10,
        CASE210 => "11010010",
        din210_WIDTH => 10,
        CASE211 => "11010011",
        din211_WIDTH => 10,
        CASE212 => "11010100",
        din212_WIDTH => 10,
        CASE213 => "11010101",
        din213_WIDTH => 10,
        CASE214 => "11010110",
        din214_WIDTH => 10,
        CASE215 => "11010111",
        din215_WIDTH => 10,
        CASE216 => "11011000",
        din216_WIDTH => 10,
        CASE217 => "11011001",
        din217_WIDTH => 10,
        CASE218 => "11011010",
        din218_WIDTH => 10,
        CASE219 => "11011011",
        din219_WIDTH => 10,
        CASE220 => "11011100",
        din220_WIDTH => 10,
        CASE221 => "11011101",
        din221_WIDTH => 10,
        CASE222 => "11011110",
        din222_WIDTH => 10,
        CASE223 => "11011111",
        din223_WIDTH => 10,
        CASE224 => "11100000",
        din224_WIDTH => 10,
        CASE225 => "11100001",
        din225_WIDTH => 10,
        CASE226 => "11100010",
        din226_WIDTH => 10,
        CASE227 => "11100011",
        din227_WIDTH => 10,
        CASE228 => "11100100",
        din228_WIDTH => 10,
        CASE229 => "11100101",
        din229_WIDTH => 10,
        CASE230 => "11100110",
        din230_WIDTH => 10,
        CASE231 => "11100111",
        din231_WIDTH => 10,
        CASE232 => "11101000",
        din232_WIDTH => 10,
        CASE233 => "11101001",
        din233_WIDTH => 10,
        CASE234 => "11101010",
        din234_WIDTH => 10,
        CASE235 => "11101011",
        din235_WIDTH => 10,
        CASE236 => "11101100",
        din236_WIDTH => 10,
        CASE237 => "11101101",
        din237_WIDTH => 10,
        CASE238 => "11101110",
        din238_WIDTH => 10,
        CASE239 => "11101111",
        din239_WIDTH => 10,
        CASE240 => "11110000",
        din240_WIDTH => 10,
        CASE241 => "11110001",
        din241_WIDTH => 10,
        CASE242 => "11110010",
        din242_WIDTH => 10,
        CASE243 => "11110011",
        din243_WIDTH => 10,
        CASE244 => "11110100",
        din244_WIDTH => 10,
        CASE245 => "11110101",
        din245_WIDTH => 10,
        CASE246 => "11110110",
        din246_WIDTH => 10,
        CASE247 => "11110111",
        din247_WIDTH => 10,
        CASE248 => "11111000",
        din248_WIDTH => 10,
        CASE249 => "11111001",
        din249_WIDTH => 10,
        CASE250 => "11111010",
        din250_WIDTH => 10,
        CASE251 => "11111011",
        din251_WIDTH => 10,
        CASE252 => "11111100",
        din252_WIDTH => 10,
        CASE253 => "11111101",
        din253_WIDTH => 10,
        CASE254 => "11111110",
        din254_WIDTH => 10,
        CASE255 => "11111111",
        din255_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_2AB,
        din1 => ap_const_lv10_2AB,
        din2 => ap_const_lv10_2AB,
        din3 => ap_const_lv10_2AB,
        din4 => ap_const_lv10_2AA,
        din5 => ap_const_lv10_2AA,
        din6 => ap_const_lv10_2AA,
        din7 => ap_const_lv10_2AA,
        din8 => ap_const_lv10_2AA,
        din9 => ap_const_lv10_2A9,
        din10 => ap_const_lv10_2A9,
        din11 => ap_const_lv10_2A9,
        din12 => ap_const_lv10_2A8,
        din13 => ap_const_lv10_2A8,
        din14 => ap_const_lv10_2A8,
        din15 => ap_const_lv10_2A7,
        din16 => ap_const_lv10_2A7,
        din17 => ap_const_lv10_2A6,
        din18 => ap_const_lv10_2A6,
        din19 => ap_const_lv10_2A5,
        din20 => ap_const_lv10_2A5,
        din21 => ap_const_lv10_2A4,
        din22 => ap_const_lv10_2A3,
        din23 => ap_const_lv10_2A3,
        din24 => ap_const_lv10_2A2,
        din25 => ap_const_lv10_2A1,
        din26 => ap_const_lv10_2A1,
        din27 => ap_const_lv10_2A0,
        din28 => ap_const_lv10_29F,
        din29 => ap_const_lv10_29E,
        din30 => ap_const_lv10_29D,
        din31 => ap_const_lv10_29D,
        din32 => ap_const_lv10_29C,
        din33 => ap_const_lv10_29B,
        din34 => ap_const_lv10_29A,
        din35 => ap_const_lv10_299,
        din36 => ap_const_lv10_298,
        din37 => ap_const_lv10_297,
        din38 => ap_const_lv10_296,
        din39 => ap_const_lv10_295,
        din40 => ap_const_lv10_294,
        din41 => ap_const_lv10_293,
        din42 => ap_const_lv10_291,
        din43 => ap_const_lv10_290,
        din44 => ap_const_lv10_28F,
        din45 => ap_const_lv10_28E,
        din46 => ap_const_lv10_28D,
        din47 => ap_const_lv10_28B,
        din48 => ap_const_lv10_28A,
        din49 => ap_const_lv10_289,
        din50 => ap_const_lv10_287,
        din51 => ap_const_lv10_286,
        din52 => ap_const_lv10_285,
        din53 => ap_const_lv10_283,
        din54 => ap_const_lv10_282,
        din55 => ap_const_lv10_280,
        din56 => ap_const_lv10_27F,
        din57 => ap_const_lv10_27E,
        din58 => ap_const_lv10_27C,
        din59 => ap_const_lv10_27B,
        din60 => ap_const_lv10_279,
        din61 => ap_const_lv10_277,
        din62 => ap_const_lv10_276,
        din63 => ap_const_lv10_274,
        din64 => ap_const_lv10_273,
        din65 => ap_const_lv10_271,
        din66 => ap_const_lv10_26F,
        din67 => ap_const_lv10_26E,
        din68 => ap_const_lv10_26C,
        din69 => ap_const_lv10_26A,
        din70 => ap_const_lv10_269,
        din71 => ap_const_lv10_267,
        din72 => ap_const_lv10_265,
        din73 => ap_const_lv10_263,
        din74 => ap_const_lv10_261,
        din75 => ap_const_lv10_260,
        din76 => ap_const_lv10_25E,
        din77 => ap_const_lv10_25C,
        din78 => ap_const_lv10_25A,
        din79 => ap_const_lv10_258,
        din80 => ap_const_lv10_256,
        din81 => ap_const_lv10_254,
        din82 => ap_const_lv10_252,
        din83 => ap_const_lv10_250,
        din84 => ap_const_lv10_24F,
        din85 => ap_const_lv10_24D,
        din86 => ap_const_lv10_24B,
        din87 => ap_const_lv10_248,
        din88 => ap_const_lv10_246,
        din89 => ap_const_lv10_244,
        din90 => ap_const_lv10_242,
        din91 => ap_const_lv10_240,
        din92 => ap_const_lv10_23E,
        din93 => ap_const_lv10_23C,
        din94 => ap_const_lv10_23A,
        din95 => ap_const_lv10_238,
        din96 => ap_const_lv10_236,
        din97 => ap_const_lv10_234,
        din98 => ap_const_lv10_231,
        din99 => ap_const_lv10_22F,
        din100 => ap_const_lv10_22D,
        din101 => ap_const_lv10_22B,
        din102 => ap_const_lv10_228,
        din103 => ap_const_lv10_226,
        din104 => ap_const_lv10_224,
        din105 => ap_const_lv10_222,
        din106 => ap_const_lv10_21F,
        din107 => ap_const_lv10_21D,
        din108 => ap_const_lv10_21B,
        din109 => ap_const_lv10_219,
        din110 => ap_const_lv10_216,
        din111 => ap_const_lv10_214,
        din112 => ap_const_lv10_212,
        din113 => ap_const_lv10_20F,
        din114 => ap_const_lv10_20D,
        din115 => ap_const_lv10_20A,
        din116 => ap_const_lv10_208,
        din117 => ap_const_lv10_206,
        din118 => ap_const_lv10_203,
        din119 => ap_const_lv10_201,
        din120 => ap_const_lv10_1FE,
        din121 => ap_const_lv10_1FC,
        din122 => ap_const_lv10_1FA,
        din123 => ap_const_lv10_1F7,
        din124 => ap_const_lv10_1F5,
        din125 => ap_const_lv10_1F2,
        din126 => ap_const_lv10_1F0,
        din127 => ap_const_lv10_1ED,
        din128 => ap_const_lv10_1EB,
        din129 => ap_const_lv10_1E8,
        din130 => ap_const_lv10_1E6,
        din131 => ap_const_lv10_1E3,
        din132 => ap_const_lv10_1E1,
        din133 => ap_const_lv10_1DE,
        din134 => ap_const_lv10_1DC,
        din135 => ap_const_lv10_1D9,
        din136 => ap_const_lv10_1D6,
        din137 => ap_const_lv10_1D4,
        din138 => ap_const_lv10_1D1,
        din139 => ap_const_lv10_1CF,
        din140 => ap_const_lv10_1CC,
        din141 => ap_const_lv10_1CA,
        din142 => ap_const_lv10_1C7,
        din143 => ap_const_lv10_1C4,
        din144 => ap_const_lv10_1C2,
        din145 => ap_const_lv10_1BF,
        din146 => ap_const_lv10_1BD,
        din147 => ap_const_lv10_1BA,
        din148 => ap_const_lv10_1B7,
        din149 => ap_const_lv10_1B5,
        din150 => ap_const_lv10_1B2,
        din151 => ap_const_lv10_1AF,
        din152 => ap_const_lv10_1AD,
        din153 => ap_const_lv10_1AA,
        din154 => ap_const_lv10_1A8,
        din155 => ap_const_lv10_1A5,
        din156 => ap_const_lv10_1A2,
        din157 => ap_const_lv10_1A0,
        din158 => ap_const_lv10_19D,
        din159 => ap_const_lv10_19A,
        din160 => ap_const_lv10_198,
        din161 => ap_const_lv10_195,
        din162 => ap_const_lv10_192,
        din163 => ap_const_lv10_190,
        din164 => ap_const_lv10_18D,
        din165 => ap_const_lv10_18A,
        din166 => ap_const_lv10_188,
        din167 => ap_const_lv10_185,
        din168 => ap_const_lv10_182,
        din169 => ap_const_lv10_180,
        din170 => ap_const_lv10_17D,
        din171 => ap_const_lv10_17A,
        din172 => ap_const_lv10_178,
        din173 => ap_const_lv10_175,
        din174 => ap_const_lv10_172,
        din175 => ap_const_lv10_170,
        din176 => ap_const_lv10_16D,
        din177 => ap_const_lv10_16A,
        din178 => ap_const_lv10_168,
        din179 => ap_const_lv10_165,
        din180 => ap_const_lv10_162,
        din181 => ap_const_lv10_160,
        din182 => ap_const_lv10_15D,
        din183 => ap_const_lv10_15A,
        din184 => ap_const_lv10_158,
        din185 => ap_const_lv10_155,
        din186 => ap_const_lv10_152,
        din187 => ap_const_lv10_150,
        din188 => ap_const_lv10_14D,
        din189 => ap_const_lv10_14B,
        din190 => ap_const_lv10_148,
        din191 => ap_const_lv10_145,
        din192 => ap_const_lv10_143,
        din193 => ap_const_lv10_140,
        din194 => ap_const_lv10_13D,
        din195 => ap_const_lv10_13B,
        din196 => ap_const_lv10_138,
        din197 => ap_const_lv10_136,
        din198 => ap_const_lv10_133,
        din199 => ap_const_lv10_130,
        din200 => ap_const_lv10_12E,
        din201 => ap_const_lv10_12B,
        din202 => ap_const_lv10_129,
        din203 => ap_const_lv10_126,
        din204 => ap_const_lv10_124,
        din205 => ap_const_lv10_121,
        din206 => ap_const_lv10_11E,
        din207 => ap_const_lv10_11C,
        din208 => ap_const_lv10_119,
        din209 => ap_const_lv10_117,
        din210 => ap_const_lv10_114,
        din211 => ap_const_lv10_112,
        din212 => ap_const_lv10_10F,
        din213 => ap_const_lv10_10D,
        din214 => ap_const_lv10_10A,
        din215 => ap_const_lv10_108,
        din216 => ap_const_lv10_105,
        din217 => ap_const_lv10_103,
        din218 => ap_const_lv10_100,
        din219 => ap_const_lv10_FE,
        din220 => ap_const_lv10_FB,
        din221 => ap_const_lv10_F9,
        din222 => ap_const_lv10_F6,
        din223 => ap_const_lv10_F4,
        din224 => ap_const_lv10_F2,
        din225 => ap_const_lv10_EF,
        din226 => ap_const_lv10_ED,
        din227 => ap_const_lv10_EA,
        din228 => ap_const_lv10_E8,
        din229 => ap_const_lv10_E6,
        din230 => ap_const_lv10_E3,
        din231 => ap_const_lv10_E1,
        din232 => ap_const_lv10_DF,
        din233 => ap_const_lv10_DC,
        din234 => ap_const_lv10_DA,
        din235 => ap_const_lv10_D8,
        din236 => ap_const_lv10_D6,
        din237 => ap_const_lv10_D3,
        din238 => ap_const_lv10_D1,
        din239 => ap_const_lv10_CF,
        din240 => ap_const_lv10_CD,
        din241 => ap_const_lv10_CA,
        din242 => ap_const_lv10_C8,
        din243 => ap_const_lv10_C6,
        din244 => ap_const_lv10_C4,
        din245 => ap_const_lv10_C2,
        din246 => ap_const_lv10_BF,
        din247 => ap_const_lv10_BD,
        din248 => ap_const_lv10_BB,
        din249 => ap_const_lv10_B9,
        din250 => ap_const_lv10_B7,
        din251 => ap_const_lv10_B5,
        din252 => ap_const_lv10_B3,
        din253 => ap_const_lv10_B1,
        din254 => ap_const_lv10_AF,
        din255 => ap_const_lv10_AD,
        def => zext_ln109_3_cast_fu_20354_p513,
        sel => u_index_1_reg_26065,
        dout => zext_ln109_3_cast_fu_20354_p515);

    mul_10ns_16s_26_1_1_U13 : component eclair_mul_10ns_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln109_1_fu_21389_p0,
        din1 => mul_ln109_1_fu_21389_p1,
        dout => mul_ln109_1_fu_21389_p2);

    sparsemux_513_8_10_1_1_U14 : component eclair_sparsemux_513_8_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000000",
        din0_WIDTH => 10,
        CASE1 => "00000001",
        din1_WIDTH => 10,
        CASE2 => "00000010",
        din2_WIDTH => 10,
        CASE3 => "00000011",
        din3_WIDTH => 10,
        CASE4 => "00000100",
        din4_WIDTH => 10,
        CASE5 => "00000101",
        din5_WIDTH => 10,
        CASE6 => "00000110",
        din6_WIDTH => 10,
        CASE7 => "00000111",
        din7_WIDTH => 10,
        CASE8 => "00001000",
        din8_WIDTH => 10,
        CASE9 => "00001001",
        din9_WIDTH => 10,
        CASE10 => "00001010",
        din10_WIDTH => 10,
        CASE11 => "00001011",
        din11_WIDTH => 10,
        CASE12 => "00001100",
        din12_WIDTH => 10,
        CASE13 => "00001101",
        din13_WIDTH => 10,
        CASE14 => "00001110",
        din14_WIDTH => 10,
        CASE15 => "00001111",
        din15_WIDTH => 10,
        CASE16 => "00010000",
        din16_WIDTH => 10,
        CASE17 => "00010001",
        din17_WIDTH => 10,
        CASE18 => "00010010",
        din18_WIDTH => 10,
        CASE19 => "00010011",
        din19_WIDTH => 10,
        CASE20 => "00010100",
        din20_WIDTH => 10,
        CASE21 => "00010101",
        din21_WIDTH => 10,
        CASE22 => "00010110",
        din22_WIDTH => 10,
        CASE23 => "00010111",
        din23_WIDTH => 10,
        CASE24 => "00011000",
        din24_WIDTH => 10,
        CASE25 => "00011001",
        din25_WIDTH => 10,
        CASE26 => "00011010",
        din26_WIDTH => 10,
        CASE27 => "00011011",
        din27_WIDTH => 10,
        CASE28 => "00011100",
        din28_WIDTH => 10,
        CASE29 => "00011101",
        din29_WIDTH => 10,
        CASE30 => "00011110",
        din30_WIDTH => 10,
        CASE31 => "00011111",
        din31_WIDTH => 10,
        CASE32 => "00100000",
        din32_WIDTH => 10,
        CASE33 => "00100001",
        din33_WIDTH => 10,
        CASE34 => "00100010",
        din34_WIDTH => 10,
        CASE35 => "00100011",
        din35_WIDTH => 10,
        CASE36 => "00100100",
        din36_WIDTH => 10,
        CASE37 => "00100101",
        din37_WIDTH => 10,
        CASE38 => "00100110",
        din38_WIDTH => 10,
        CASE39 => "00100111",
        din39_WIDTH => 10,
        CASE40 => "00101000",
        din40_WIDTH => 10,
        CASE41 => "00101001",
        din41_WIDTH => 10,
        CASE42 => "00101010",
        din42_WIDTH => 10,
        CASE43 => "00101011",
        din43_WIDTH => 10,
        CASE44 => "00101100",
        din44_WIDTH => 10,
        CASE45 => "00101101",
        din45_WIDTH => 10,
        CASE46 => "00101110",
        din46_WIDTH => 10,
        CASE47 => "00101111",
        din47_WIDTH => 10,
        CASE48 => "00110000",
        din48_WIDTH => 10,
        CASE49 => "00110001",
        din49_WIDTH => 10,
        CASE50 => "00110010",
        din50_WIDTH => 10,
        CASE51 => "00110011",
        din51_WIDTH => 10,
        CASE52 => "00110100",
        din52_WIDTH => 10,
        CASE53 => "00110101",
        din53_WIDTH => 10,
        CASE54 => "00110110",
        din54_WIDTH => 10,
        CASE55 => "00110111",
        din55_WIDTH => 10,
        CASE56 => "00111000",
        din56_WIDTH => 10,
        CASE57 => "00111001",
        din57_WIDTH => 10,
        CASE58 => "00111010",
        din58_WIDTH => 10,
        CASE59 => "00111011",
        din59_WIDTH => 10,
        CASE60 => "00111100",
        din60_WIDTH => 10,
        CASE61 => "00111101",
        din61_WIDTH => 10,
        CASE62 => "00111110",
        din62_WIDTH => 10,
        CASE63 => "00111111",
        din63_WIDTH => 10,
        CASE64 => "01000000",
        din64_WIDTH => 10,
        CASE65 => "01000001",
        din65_WIDTH => 10,
        CASE66 => "01000010",
        din66_WIDTH => 10,
        CASE67 => "01000011",
        din67_WIDTH => 10,
        CASE68 => "01000100",
        din68_WIDTH => 10,
        CASE69 => "01000101",
        din69_WIDTH => 10,
        CASE70 => "01000110",
        din70_WIDTH => 10,
        CASE71 => "01000111",
        din71_WIDTH => 10,
        CASE72 => "01001000",
        din72_WIDTH => 10,
        CASE73 => "01001001",
        din73_WIDTH => 10,
        CASE74 => "01001010",
        din74_WIDTH => 10,
        CASE75 => "01001011",
        din75_WIDTH => 10,
        CASE76 => "01001100",
        din76_WIDTH => 10,
        CASE77 => "01001101",
        din77_WIDTH => 10,
        CASE78 => "01001110",
        din78_WIDTH => 10,
        CASE79 => "01001111",
        din79_WIDTH => 10,
        CASE80 => "01010000",
        din80_WIDTH => 10,
        CASE81 => "01010001",
        din81_WIDTH => 10,
        CASE82 => "01010010",
        din82_WIDTH => 10,
        CASE83 => "01010011",
        din83_WIDTH => 10,
        CASE84 => "01010100",
        din84_WIDTH => 10,
        CASE85 => "01010101",
        din85_WIDTH => 10,
        CASE86 => "01010110",
        din86_WIDTH => 10,
        CASE87 => "01010111",
        din87_WIDTH => 10,
        CASE88 => "01011000",
        din88_WIDTH => 10,
        CASE89 => "01011001",
        din89_WIDTH => 10,
        CASE90 => "01011010",
        din90_WIDTH => 10,
        CASE91 => "01011011",
        din91_WIDTH => 10,
        CASE92 => "01011100",
        din92_WIDTH => 10,
        CASE93 => "01011101",
        din93_WIDTH => 10,
        CASE94 => "01011110",
        din94_WIDTH => 10,
        CASE95 => "01011111",
        din95_WIDTH => 10,
        CASE96 => "01100000",
        din96_WIDTH => 10,
        CASE97 => "01100001",
        din97_WIDTH => 10,
        CASE98 => "01100010",
        din98_WIDTH => 10,
        CASE99 => "01100011",
        din99_WIDTH => 10,
        CASE100 => "01100100",
        din100_WIDTH => 10,
        CASE101 => "01100101",
        din101_WIDTH => 10,
        CASE102 => "01100110",
        din102_WIDTH => 10,
        CASE103 => "01100111",
        din103_WIDTH => 10,
        CASE104 => "01101000",
        din104_WIDTH => 10,
        CASE105 => "01101001",
        din105_WIDTH => 10,
        CASE106 => "01101010",
        din106_WIDTH => 10,
        CASE107 => "01101011",
        din107_WIDTH => 10,
        CASE108 => "01101100",
        din108_WIDTH => 10,
        CASE109 => "01101101",
        din109_WIDTH => 10,
        CASE110 => "01101110",
        din110_WIDTH => 10,
        CASE111 => "01101111",
        din111_WIDTH => 10,
        CASE112 => "01110000",
        din112_WIDTH => 10,
        CASE113 => "01110001",
        din113_WIDTH => 10,
        CASE114 => "01110010",
        din114_WIDTH => 10,
        CASE115 => "01110011",
        din115_WIDTH => 10,
        CASE116 => "01110100",
        din116_WIDTH => 10,
        CASE117 => "01110101",
        din117_WIDTH => 10,
        CASE118 => "01110110",
        din118_WIDTH => 10,
        CASE119 => "01110111",
        din119_WIDTH => 10,
        CASE120 => "01111000",
        din120_WIDTH => 10,
        CASE121 => "01111001",
        din121_WIDTH => 10,
        CASE122 => "01111010",
        din122_WIDTH => 10,
        CASE123 => "01111011",
        din123_WIDTH => 10,
        CASE124 => "01111100",
        din124_WIDTH => 10,
        CASE125 => "01111101",
        din125_WIDTH => 10,
        CASE126 => "01111110",
        din126_WIDTH => 10,
        CASE127 => "01111111",
        din127_WIDTH => 10,
        CASE128 => "10000000",
        din128_WIDTH => 10,
        CASE129 => "10000001",
        din129_WIDTH => 10,
        CASE130 => "10000010",
        din130_WIDTH => 10,
        CASE131 => "10000011",
        din131_WIDTH => 10,
        CASE132 => "10000100",
        din132_WIDTH => 10,
        CASE133 => "10000101",
        din133_WIDTH => 10,
        CASE134 => "10000110",
        din134_WIDTH => 10,
        CASE135 => "10000111",
        din135_WIDTH => 10,
        CASE136 => "10001000",
        din136_WIDTH => 10,
        CASE137 => "10001001",
        din137_WIDTH => 10,
        CASE138 => "10001010",
        din138_WIDTH => 10,
        CASE139 => "10001011",
        din139_WIDTH => 10,
        CASE140 => "10001100",
        din140_WIDTH => 10,
        CASE141 => "10001101",
        din141_WIDTH => 10,
        CASE142 => "10001110",
        din142_WIDTH => 10,
        CASE143 => "10001111",
        din143_WIDTH => 10,
        CASE144 => "10010000",
        din144_WIDTH => 10,
        CASE145 => "10010001",
        din145_WIDTH => 10,
        CASE146 => "10010010",
        din146_WIDTH => 10,
        CASE147 => "10010011",
        din147_WIDTH => 10,
        CASE148 => "10010100",
        din148_WIDTH => 10,
        CASE149 => "10010101",
        din149_WIDTH => 10,
        CASE150 => "10010110",
        din150_WIDTH => 10,
        CASE151 => "10010111",
        din151_WIDTH => 10,
        CASE152 => "10011000",
        din152_WIDTH => 10,
        CASE153 => "10011001",
        din153_WIDTH => 10,
        CASE154 => "10011010",
        din154_WIDTH => 10,
        CASE155 => "10011011",
        din155_WIDTH => 10,
        CASE156 => "10011100",
        din156_WIDTH => 10,
        CASE157 => "10011101",
        din157_WIDTH => 10,
        CASE158 => "10011110",
        din158_WIDTH => 10,
        CASE159 => "10011111",
        din159_WIDTH => 10,
        CASE160 => "10100000",
        din160_WIDTH => 10,
        CASE161 => "10100001",
        din161_WIDTH => 10,
        CASE162 => "10100010",
        din162_WIDTH => 10,
        CASE163 => "10100011",
        din163_WIDTH => 10,
        CASE164 => "10100100",
        din164_WIDTH => 10,
        CASE165 => "10100101",
        din165_WIDTH => 10,
        CASE166 => "10100110",
        din166_WIDTH => 10,
        CASE167 => "10100111",
        din167_WIDTH => 10,
        CASE168 => "10101000",
        din168_WIDTH => 10,
        CASE169 => "10101001",
        din169_WIDTH => 10,
        CASE170 => "10101010",
        din170_WIDTH => 10,
        CASE171 => "10101011",
        din171_WIDTH => 10,
        CASE172 => "10101100",
        din172_WIDTH => 10,
        CASE173 => "10101101",
        din173_WIDTH => 10,
        CASE174 => "10101110",
        din174_WIDTH => 10,
        CASE175 => "10101111",
        din175_WIDTH => 10,
        CASE176 => "10110000",
        din176_WIDTH => 10,
        CASE177 => "10110001",
        din177_WIDTH => 10,
        CASE178 => "10110010",
        din178_WIDTH => 10,
        CASE179 => "10110011",
        din179_WIDTH => 10,
        CASE180 => "10110100",
        din180_WIDTH => 10,
        CASE181 => "10110101",
        din181_WIDTH => 10,
        CASE182 => "10110110",
        din182_WIDTH => 10,
        CASE183 => "10110111",
        din183_WIDTH => 10,
        CASE184 => "10111000",
        din184_WIDTH => 10,
        CASE185 => "10111001",
        din185_WIDTH => 10,
        CASE186 => "10111010",
        din186_WIDTH => 10,
        CASE187 => "10111011",
        din187_WIDTH => 10,
        CASE188 => "10111100",
        din188_WIDTH => 10,
        CASE189 => "10111101",
        din189_WIDTH => 10,
        CASE190 => "10111110",
        din190_WIDTH => 10,
        CASE191 => "10111111",
        din191_WIDTH => 10,
        CASE192 => "11000000",
        din192_WIDTH => 10,
        CASE193 => "11000001",
        din193_WIDTH => 10,
        CASE194 => "11000010",
        din194_WIDTH => 10,
        CASE195 => "11000011",
        din195_WIDTH => 10,
        CASE196 => "11000100",
        din196_WIDTH => 10,
        CASE197 => "11000101",
        din197_WIDTH => 10,
        CASE198 => "11000110",
        din198_WIDTH => 10,
        CASE199 => "11000111",
        din199_WIDTH => 10,
        CASE200 => "11001000",
        din200_WIDTH => 10,
        CASE201 => "11001001",
        din201_WIDTH => 10,
        CASE202 => "11001010",
        din202_WIDTH => 10,
        CASE203 => "11001011",
        din203_WIDTH => 10,
        CASE204 => "11001100",
        din204_WIDTH => 10,
        CASE205 => "11001101",
        din205_WIDTH => 10,
        CASE206 => "11001110",
        din206_WIDTH => 10,
        CASE207 => "11001111",
        din207_WIDTH => 10,
        CASE208 => "11010000",
        din208_WIDTH => 10,
        CASE209 => "11010001",
        din209_WIDTH => 10,
        CASE210 => "11010010",
        din210_WIDTH => 10,
        CASE211 => "11010011",
        din211_WIDTH => 10,
        CASE212 => "11010100",
        din212_WIDTH => 10,
        CASE213 => "11010101",
        din213_WIDTH => 10,
        CASE214 => "11010110",
        din214_WIDTH => 10,
        CASE215 => "11010111",
        din215_WIDTH => 10,
        CASE216 => "11011000",
        din216_WIDTH => 10,
        CASE217 => "11011001",
        din217_WIDTH => 10,
        CASE218 => "11011010",
        din218_WIDTH => 10,
        CASE219 => "11011011",
        din219_WIDTH => 10,
        CASE220 => "11011100",
        din220_WIDTH => 10,
        CASE221 => "11011101",
        din221_WIDTH => 10,
        CASE222 => "11011110",
        din222_WIDTH => 10,
        CASE223 => "11011111",
        din223_WIDTH => 10,
        CASE224 => "11100000",
        din224_WIDTH => 10,
        CASE225 => "11100001",
        din225_WIDTH => 10,
        CASE226 => "11100010",
        din226_WIDTH => 10,
        CASE227 => "11100011",
        din227_WIDTH => 10,
        CASE228 => "11100100",
        din228_WIDTH => 10,
        CASE229 => "11100101",
        din229_WIDTH => 10,
        CASE230 => "11100110",
        din230_WIDTH => 10,
        CASE231 => "11100111",
        din231_WIDTH => 10,
        CASE232 => "11101000",
        din232_WIDTH => 10,
        CASE233 => "11101001",
        din233_WIDTH => 10,
        CASE234 => "11101010",
        din234_WIDTH => 10,
        CASE235 => "11101011",
        din235_WIDTH => 10,
        CASE236 => "11101100",
        din236_WIDTH => 10,
        CASE237 => "11101101",
        din237_WIDTH => 10,
        CASE238 => "11101110",
        din238_WIDTH => 10,
        CASE239 => "11101111",
        din239_WIDTH => 10,
        CASE240 => "11110000",
        din240_WIDTH => 10,
        CASE241 => "11110001",
        din241_WIDTH => 10,
        CASE242 => "11110010",
        din242_WIDTH => 10,
        CASE243 => "11110011",
        din243_WIDTH => 10,
        CASE244 => "11110100",
        din244_WIDTH => 10,
        CASE245 => "11110101",
        din245_WIDTH => 10,
        CASE246 => "11110110",
        din246_WIDTH => 10,
        CASE247 => "11110111",
        din247_WIDTH => 10,
        CASE248 => "11111000",
        din248_WIDTH => 10,
        CASE249 => "11111001",
        din249_WIDTH => 10,
        CASE250 => "11111010",
        din250_WIDTH => 10,
        CASE251 => "11111011",
        din251_WIDTH => 10,
        CASE252 => "11111100",
        din252_WIDTH => 10,
        CASE253 => "11111101",
        din253_WIDTH => 10,
        CASE254 => "11111110",
        din254_WIDTH => 10,
        CASE255 => "11111111",
        din255_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_AB,
        din1 => ap_const_lv10_AD,
        din2 => ap_const_lv10_AF,
        din3 => ap_const_lv10_B1,
        din4 => ap_const_lv10_B3,
        din5 => ap_const_lv10_B5,
        din6 => ap_const_lv10_B7,
        din7 => ap_const_lv10_B9,
        din8 => ap_const_lv10_BB,
        din9 => ap_const_lv10_BD,
        din10 => ap_const_lv10_BF,
        din11 => ap_const_lv10_C2,
        din12 => ap_const_lv10_C4,
        din13 => ap_const_lv10_C6,
        din14 => ap_const_lv10_C8,
        din15 => ap_const_lv10_CA,
        din16 => ap_const_lv10_CD,
        din17 => ap_const_lv10_CF,
        din18 => ap_const_lv10_D1,
        din19 => ap_const_lv10_D3,
        din20 => ap_const_lv10_D6,
        din21 => ap_const_lv10_D8,
        din22 => ap_const_lv10_DA,
        din23 => ap_const_lv10_DC,
        din24 => ap_const_lv10_DF,
        din25 => ap_const_lv10_E1,
        din26 => ap_const_lv10_E3,
        din27 => ap_const_lv10_E6,
        din28 => ap_const_lv10_E8,
        din29 => ap_const_lv10_EA,
        din30 => ap_const_lv10_ED,
        din31 => ap_const_lv10_EF,
        din32 => ap_const_lv10_F2,
        din33 => ap_const_lv10_F4,
        din34 => ap_const_lv10_F6,
        din35 => ap_const_lv10_F9,
        din36 => ap_const_lv10_FB,
        din37 => ap_const_lv10_FE,
        din38 => ap_const_lv10_100,
        din39 => ap_const_lv10_103,
        din40 => ap_const_lv10_105,
        din41 => ap_const_lv10_108,
        din42 => ap_const_lv10_10A,
        din43 => ap_const_lv10_10D,
        din44 => ap_const_lv10_10F,
        din45 => ap_const_lv10_112,
        din46 => ap_const_lv10_114,
        din47 => ap_const_lv10_117,
        din48 => ap_const_lv10_119,
        din49 => ap_const_lv10_11C,
        din50 => ap_const_lv10_11E,
        din51 => ap_const_lv10_121,
        din52 => ap_const_lv10_124,
        din53 => ap_const_lv10_126,
        din54 => ap_const_lv10_129,
        din55 => ap_const_lv10_12B,
        din56 => ap_const_lv10_12E,
        din57 => ap_const_lv10_130,
        din58 => ap_const_lv10_133,
        din59 => ap_const_lv10_136,
        din60 => ap_const_lv10_138,
        din61 => ap_const_lv10_13B,
        din62 => ap_const_lv10_13D,
        din63 => ap_const_lv10_140,
        din64 => ap_const_lv10_143,
        din65 => ap_const_lv10_145,
        din66 => ap_const_lv10_148,
        din67 => ap_const_lv10_14B,
        din68 => ap_const_lv10_14D,
        din69 => ap_const_lv10_150,
        din70 => ap_const_lv10_152,
        din71 => ap_const_lv10_155,
        din72 => ap_const_lv10_158,
        din73 => ap_const_lv10_15A,
        din74 => ap_const_lv10_15D,
        din75 => ap_const_lv10_160,
        din76 => ap_const_lv10_162,
        din77 => ap_const_lv10_165,
        din78 => ap_const_lv10_168,
        din79 => ap_const_lv10_16A,
        din80 => ap_const_lv10_16D,
        din81 => ap_const_lv10_170,
        din82 => ap_const_lv10_172,
        din83 => ap_const_lv10_175,
        din84 => ap_const_lv10_178,
        din85 => ap_const_lv10_17A,
        din86 => ap_const_lv10_17D,
        din87 => ap_const_lv10_180,
        din88 => ap_const_lv10_182,
        din89 => ap_const_lv10_185,
        din90 => ap_const_lv10_188,
        din91 => ap_const_lv10_18A,
        din92 => ap_const_lv10_18D,
        din93 => ap_const_lv10_190,
        din94 => ap_const_lv10_192,
        din95 => ap_const_lv10_195,
        din96 => ap_const_lv10_198,
        din97 => ap_const_lv10_19A,
        din98 => ap_const_lv10_19D,
        din99 => ap_const_lv10_1A0,
        din100 => ap_const_lv10_1A2,
        din101 => ap_const_lv10_1A5,
        din102 => ap_const_lv10_1A8,
        din103 => ap_const_lv10_1AA,
        din104 => ap_const_lv10_1AD,
        din105 => ap_const_lv10_1AF,
        din106 => ap_const_lv10_1B2,
        din107 => ap_const_lv10_1B5,
        din108 => ap_const_lv10_1B7,
        din109 => ap_const_lv10_1BA,
        din110 => ap_const_lv10_1BD,
        din111 => ap_const_lv10_1BF,
        din112 => ap_const_lv10_1C2,
        din113 => ap_const_lv10_1C4,
        din114 => ap_const_lv10_1C7,
        din115 => ap_const_lv10_1CA,
        din116 => ap_const_lv10_1CC,
        din117 => ap_const_lv10_1CF,
        din118 => ap_const_lv10_1D1,
        din119 => ap_const_lv10_1D4,
        din120 => ap_const_lv10_1D6,
        din121 => ap_const_lv10_1D9,
        din122 => ap_const_lv10_1DC,
        din123 => ap_const_lv10_1DE,
        din124 => ap_const_lv10_1E1,
        din125 => ap_const_lv10_1E3,
        din126 => ap_const_lv10_1E6,
        din127 => ap_const_lv10_1E8,
        din128 => ap_const_lv10_1EB,
        din129 => ap_const_lv10_1ED,
        din130 => ap_const_lv10_1F0,
        din131 => ap_const_lv10_1F2,
        din132 => ap_const_lv10_1F5,
        din133 => ap_const_lv10_1F7,
        din134 => ap_const_lv10_1FA,
        din135 => ap_const_lv10_1FC,
        din136 => ap_const_lv10_1FE,
        din137 => ap_const_lv10_201,
        din138 => ap_const_lv10_203,
        din139 => ap_const_lv10_206,
        din140 => ap_const_lv10_208,
        din141 => ap_const_lv10_20A,
        din142 => ap_const_lv10_20D,
        din143 => ap_const_lv10_20F,
        din144 => ap_const_lv10_212,
        din145 => ap_const_lv10_214,
        din146 => ap_const_lv10_216,
        din147 => ap_const_lv10_219,
        din148 => ap_const_lv10_21B,
        din149 => ap_const_lv10_21D,
        din150 => ap_const_lv10_21F,
        din151 => ap_const_lv10_222,
        din152 => ap_const_lv10_224,
        din153 => ap_const_lv10_226,
        din154 => ap_const_lv10_228,
        din155 => ap_const_lv10_22B,
        din156 => ap_const_lv10_22D,
        din157 => ap_const_lv10_22F,
        din158 => ap_const_lv10_231,
        din159 => ap_const_lv10_234,
        din160 => ap_const_lv10_236,
        din161 => ap_const_lv10_238,
        din162 => ap_const_lv10_23A,
        din163 => ap_const_lv10_23C,
        din164 => ap_const_lv10_23E,
        din165 => ap_const_lv10_240,
        din166 => ap_const_lv10_242,
        din167 => ap_const_lv10_244,
        din168 => ap_const_lv10_246,
        din169 => ap_const_lv10_248,
        din170 => ap_const_lv10_24B,
        din171 => ap_const_lv10_24D,
        din172 => ap_const_lv10_24F,
        din173 => ap_const_lv10_250,
        din174 => ap_const_lv10_252,
        din175 => ap_const_lv10_254,
        din176 => ap_const_lv10_256,
        din177 => ap_const_lv10_258,
        din178 => ap_const_lv10_25A,
        din179 => ap_const_lv10_25C,
        din180 => ap_const_lv10_25E,
        din181 => ap_const_lv10_260,
        din182 => ap_const_lv10_261,
        din183 => ap_const_lv10_263,
        din184 => ap_const_lv10_265,
        din185 => ap_const_lv10_267,
        din186 => ap_const_lv10_269,
        din187 => ap_const_lv10_26A,
        din188 => ap_const_lv10_26C,
        din189 => ap_const_lv10_26E,
        din190 => ap_const_lv10_26F,
        din191 => ap_const_lv10_271,
        din192 => ap_const_lv10_273,
        din193 => ap_const_lv10_274,
        din194 => ap_const_lv10_276,
        din195 => ap_const_lv10_277,
        din196 => ap_const_lv10_279,
        din197 => ap_const_lv10_27B,
        din198 => ap_const_lv10_27C,
        din199 => ap_const_lv10_27E,
        din200 => ap_const_lv10_27F,
        din201 => ap_const_lv10_280,
        din202 => ap_const_lv10_282,
        din203 => ap_const_lv10_283,
        din204 => ap_const_lv10_285,
        din205 => ap_const_lv10_286,
        din206 => ap_const_lv10_287,
        din207 => ap_const_lv10_289,
        din208 => ap_const_lv10_28A,
        din209 => ap_const_lv10_28B,
        din210 => ap_const_lv10_28D,
        din211 => ap_const_lv10_28E,
        din212 => ap_const_lv10_28F,
        din213 => ap_const_lv10_290,
        din214 => ap_const_lv10_291,
        din215 => ap_const_lv10_293,
        din216 => ap_const_lv10_294,
        din217 => ap_const_lv10_295,
        din218 => ap_const_lv10_296,
        din219 => ap_const_lv10_297,
        din220 => ap_const_lv10_298,
        din221 => ap_const_lv10_299,
        din222 => ap_const_lv10_29A,
        din223 => ap_const_lv10_29B,
        din224 => ap_const_lv10_29C,
        din225 => ap_const_lv10_29D,
        din226 => ap_const_lv10_29D,
        din227 => ap_const_lv10_29E,
        din228 => ap_const_lv10_29F,
        din229 => ap_const_lv10_2A0,
        din230 => ap_const_lv10_2A1,
        din231 => ap_const_lv10_2A1,
        din232 => ap_const_lv10_2A2,
        din233 => ap_const_lv10_2A3,
        din234 => ap_const_lv10_2A3,
        din235 => ap_const_lv10_2A4,
        din236 => ap_const_lv10_2A5,
        din237 => ap_const_lv10_2A5,
        din238 => ap_const_lv10_2A6,
        din239 => ap_const_lv10_2A6,
        din240 => ap_const_lv10_2A7,
        din241 => ap_const_lv10_2A7,
        din242 => ap_const_lv10_2A8,
        din243 => ap_const_lv10_2A8,
        din244 => ap_const_lv10_2A8,
        din245 => ap_const_lv10_2A9,
        din246 => ap_const_lv10_2A9,
        din247 => ap_const_lv10_2A9,
        din248 => ap_const_lv10_2AA,
        din249 => ap_const_lv10_2AA,
        din250 => ap_const_lv10_2AA,
        din251 => ap_const_lv10_2AA,
        din252 => ap_const_lv10_2AA,
        din253 => ap_const_lv10_2AB,
        din254 => ap_const_lv10_2AB,
        din255 => ap_const_lv10_2AB,
        def => zext_ln110_3_cast_fu_21394_p513,
        sel => u_index_1_reg_26065,
        dout => zext_ln110_3_cast_fu_21394_p515);

    mul_10ns_16s_26_1_1_U15 : component eclair_mul_10ns_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln110_1_fu_22429_p0,
        din1 => mul_ln110_1_fu_22429_p1,
        dout => mul_ln110_1_fu_22429_p2);

    sparsemux_15_3_16_1_1_U16 : component eclair_sparsemux_15_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        CASE5 => "101",
        din5_WIDTH => 16,
        CASE6 => "110",
        din6_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_mux_case_1364_phi_fu_3738_p36,
        din1 => ap_phi_mux_mux_case_2365_phi_fu_3678_p36,
        din2 => ap_phi_mux_mux_case_3366_phi_fu_3618_p36,
        din3 => ap_phi_mux_mux_case_4367_phi_fu_3558_p36,
        din4 => ap_phi_mux_mux_case_5368_phi_fu_3498_p36,
        din5 => ap_phi_mux_mux_case_6369_phi_fu_3438_p36,
        din6 => ap_phi_mux_mux_case_7370_phi_fu_3378_p36,
        def => tmp_46_fu_22504_p15,
        sel => trunc_ln104_reg_26078,
        dout => tmp_46_fu_22504_p17);

    sparsemux_513_8_8_1_1_U17 : component eclair_sparsemux_513_8_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000000",
        din0_WIDTH => 8,
        CASE1 => "00000001",
        din1_WIDTH => 8,
        CASE2 => "00000010",
        din2_WIDTH => 8,
        CASE3 => "00000011",
        din3_WIDTH => 8,
        CASE4 => "00000100",
        din4_WIDTH => 8,
        CASE5 => "00000101",
        din5_WIDTH => 8,
        CASE6 => "00000110",
        din6_WIDTH => 8,
        CASE7 => "00000111",
        din7_WIDTH => 8,
        CASE8 => "00001000",
        din8_WIDTH => 8,
        CASE9 => "00001001",
        din9_WIDTH => 8,
        CASE10 => "00001010",
        din10_WIDTH => 8,
        CASE11 => "00001011",
        din11_WIDTH => 8,
        CASE12 => "00001100",
        din12_WIDTH => 8,
        CASE13 => "00001101",
        din13_WIDTH => 8,
        CASE14 => "00001110",
        din14_WIDTH => 8,
        CASE15 => "00001111",
        din15_WIDTH => 8,
        CASE16 => "00010000",
        din16_WIDTH => 8,
        CASE17 => "00010001",
        din17_WIDTH => 8,
        CASE18 => "00010010",
        din18_WIDTH => 8,
        CASE19 => "00010011",
        din19_WIDTH => 8,
        CASE20 => "00010100",
        din20_WIDTH => 8,
        CASE21 => "00010101",
        din21_WIDTH => 8,
        CASE22 => "00010110",
        din22_WIDTH => 8,
        CASE23 => "00010111",
        din23_WIDTH => 8,
        CASE24 => "00011000",
        din24_WIDTH => 8,
        CASE25 => "00011001",
        din25_WIDTH => 8,
        CASE26 => "00011010",
        din26_WIDTH => 8,
        CASE27 => "00011011",
        din27_WIDTH => 8,
        CASE28 => "00011100",
        din28_WIDTH => 8,
        CASE29 => "00011101",
        din29_WIDTH => 8,
        CASE30 => "00011110",
        din30_WIDTH => 8,
        CASE31 => "00011111",
        din31_WIDTH => 8,
        CASE32 => "00100000",
        din32_WIDTH => 8,
        CASE33 => "00100001",
        din33_WIDTH => 8,
        CASE34 => "00100010",
        din34_WIDTH => 8,
        CASE35 => "00100011",
        din35_WIDTH => 8,
        CASE36 => "00100100",
        din36_WIDTH => 8,
        CASE37 => "00100101",
        din37_WIDTH => 8,
        CASE38 => "00100110",
        din38_WIDTH => 8,
        CASE39 => "00100111",
        din39_WIDTH => 8,
        CASE40 => "00101000",
        din40_WIDTH => 8,
        CASE41 => "00101001",
        din41_WIDTH => 8,
        CASE42 => "00101010",
        din42_WIDTH => 8,
        CASE43 => "00101011",
        din43_WIDTH => 8,
        CASE44 => "00101100",
        din44_WIDTH => 8,
        CASE45 => "00101101",
        din45_WIDTH => 8,
        CASE46 => "00101110",
        din46_WIDTH => 8,
        CASE47 => "00101111",
        din47_WIDTH => 8,
        CASE48 => "00110000",
        din48_WIDTH => 8,
        CASE49 => "00110001",
        din49_WIDTH => 8,
        CASE50 => "00110010",
        din50_WIDTH => 8,
        CASE51 => "00110011",
        din51_WIDTH => 8,
        CASE52 => "00110100",
        din52_WIDTH => 8,
        CASE53 => "00110101",
        din53_WIDTH => 8,
        CASE54 => "00110110",
        din54_WIDTH => 8,
        CASE55 => "00110111",
        din55_WIDTH => 8,
        CASE56 => "00111000",
        din56_WIDTH => 8,
        CASE57 => "00111001",
        din57_WIDTH => 8,
        CASE58 => "00111010",
        din58_WIDTH => 8,
        CASE59 => "00111011",
        din59_WIDTH => 8,
        CASE60 => "00111100",
        din60_WIDTH => 8,
        CASE61 => "00111101",
        din61_WIDTH => 8,
        CASE62 => "00111110",
        din62_WIDTH => 8,
        CASE63 => "00111111",
        din63_WIDTH => 8,
        CASE64 => "01000000",
        din64_WIDTH => 8,
        CASE65 => "01000001",
        din65_WIDTH => 8,
        CASE66 => "01000010",
        din66_WIDTH => 8,
        CASE67 => "01000011",
        din67_WIDTH => 8,
        CASE68 => "01000100",
        din68_WIDTH => 8,
        CASE69 => "01000101",
        din69_WIDTH => 8,
        CASE70 => "01000110",
        din70_WIDTH => 8,
        CASE71 => "01000111",
        din71_WIDTH => 8,
        CASE72 => "01001000",
        din72_WIDTH => 8,
        CASE73 => "01001001",
        din73_WIDTH => 8,
        CASE74 => "01001010",
        din74_WIDTH => 8,
        CASE75 => "01001011",
        din75_WIDTH => 8,
        CASE76 => "01001100",
        din76_WIDTH => 8,
        CASE77 => "01001101",
        din77_WIDTH => 8,
        CASE78 => "01001110",
        din78_WIDTH => 8,
        CASE79 => "01001111",
        din79_WIDTH => 8,
        CASE80 => "01010000",
        din80_WIDTH => 8,
        CASE81 => "01010001",
        din81_WIDTH => 8,
        CASE82 => "01010010",
        din82_WIDTH => 8,
        CASE83 => "01010011",
        din83_WIDTH => 8,
        CASE84 => "01010100",
        din84_WIDTH => 8,
        CASE85 => "01010101",
        din85_WIDTH => 8,
        CASE86 => "01010110",
        din86_WIDTH => 8,
        CASE87 => "01010111",
        din87_WIDTH => 8,
        CASE88 => "01011000",
        din88_WIDTH => 8,
        CASE89 => "01011001",
        din89_WIDTH => 8,
        CASE90 => "01011010",
        din90_WIDTH => 8,
        CASE91 => "01011011",
        din91_WIDTH => 8,
        CASE92 => "01011100",
        din92_WIDTH => 8,
        CASE93 => "01011101",
        din93_WIDTH => 8,
        CASE94 => "01011110",
        din94_WIDTH => 8,
        CASE95 => "01011111",
        din95_WIDTH => 8,
        CASE96 => "01100000",
        din96_WIDTH => 8,
        CASE97 => "01100001",
        din97_WIDTH => 8,
        CASE98 => "01100010",
        din98_WIDTH => 8,
        CASE99 => "01100011",
        din99_WIDTH => 8,
        CASE100 => "01100100",
        din100_WIDTH => 8,
        CASE101 => "01100101",
        din101_WIDTH => 8,
        CASE102 => "01100110",
        din102_WIDTH => 8,
        CASE103 => "01100111",
        din103_WIDTH => 8,
        CASE104 => "01101000",
        din104_WIDTH => 8,
        CASE105 => "01101001",
        din105_WIDTH => 8,
        CASE106 => "01101010",
        din106_WIDTH => 8,
        CASE107 => "01101011",
        din107_WIDTH => 8,
        CASE108 => "01101100",
        din108_WIDTH => 8,
        CASE109 => "01101101",
        din109_WIDTH => 8,
        CASE110 => "01101110",
        din110_WIDTH => 8,
        CASE111 => "01101111",
        din111_WIDTH => 8,
        CASE112 => "01110000",
        din112_WIDTH => 8,
        CASE113 => "01110001",
        din113_WIDTH => 8,
        CASE114 => "01110010",
        din114_WIDTH => 8,
        CASE115 => "01110011",
        din115_WIDTH => 8,
        CASE116 => "01110100",
        din116_WIDTH => 8,
        CASE117 => "01110101",
        din117_WIDTH => 8,
        CASE118 => "01110110",
        din118_WIDTH => 8,
        CASE119 => "01110111",
        din119_WIDTH => 8,
        CASE120 => "01111000",
        din120_WIDTH => 8,
        CASE121 => "01111001",
        din121_WIDTH => 8,
        CASE122 => "01111010",
        din122_WIDTH => 8,
        CASE123 => "01111011",
        din123_WIDTH => 8,
        CASE124 => "01111100",
        din124_WIDTH => 8,
        CASE125 => "01111101",
        din125_WIDTH => 8,
        CASE126 => "01111110",
        din126_WIDTH => 8,
        CASE127 => "01111111",
        din127_WIDTH => 8,
        CASE128 => "10000000",
        din128_WIDTH => 8,
        CASE129 => "10000001",
        din129_WIDTH => 8,
        CASE130 => "10000010",
        din130_WIDTH => 8,
        CASE131 => "10000011",
        din131_WIDTH => 8,
        CASE132 => "10000100",
        din132_WIDTH => 8,
        CASE133 => "10000101",
        din133_WIDTH => 8,
        CASE134 => "10000110",
        din134_WIDTH => 8,
        CASE135 => "10000111",
        din135_WIDTH => 8,
        CASE136 => "10001000",
        din136_WIDTH => 8,
        CASE137 => "10001001",
        din137_WIDTH => 8,
        CASE138 => "10001010",
        din138_WIDTH => 8,
        CASE139 => "10001011",
        din139_WIDTH => 8,
        CASE140 => "10001100",
        din140_WIDTH => 8,
        CASE141 => "10001101",
        din141_WIDTH => 8,
        CASE142 => "10001110",
        din142_WIDTH => 8,
        CASE143 => "10001111",
        din143_WIDTH => 8,
        CASE144 => "10010000",
        din144_WIDTH => 8,
        CASE145 => "10010001",
        din145_WIDTH => 8,
        CASE146 => "10010010",
        din146_WIDTH => 8,
        CASE147 => "10010011",
        din147_WIDTH => 8,
        CASE148 => "10010100",
        din148_WIDTH => 8,
        CASE149 => "10010101",
        din149_WIDTH => 8,
        CASE150 => "10010110",
        din150_WIDTH => 8,
        CASE151 => "10010111",
        din151_WIDTH => 8,
        CASE152 => "10011000",
        din152_WIDTH => 8,
        CASE153 => "10011001",
        din153_WIDTH => 8,
        CASE154 => "10011010",
        din154_WIDTH => 8,
        CASE155 => "10011011",
        din155_WIDTH => 8,
        CASE156 => "10011100",
        din156_WIDTH => 8,
        CASE157 => "10011101",
        din157_WIDTH => 8,
        CASE158 => "10011110",
        din158_WIDTH => 8,
        CASE159 => "10011111",
        din159_WIDTH => 8,
        CASE160 => "10100000",
        din160_WIDTH => 8,
        CASE161 => "10100001",
        din161_WIDTH => 8,
        CASE162 => "10100010",
        din162_WIDTH => 8,
        CASE163 => "10100011",
        din163_WIDTH => 8,
        CASE164 => "10100100",
        din164_WIDTH => 8,
        CASE165 => "10100101",
        din165_WIDTH => 8,
        CASE166 => "10100110",
        din166_WIDTH => 8,
        CASE167 => "10100111",
        din167_WIDTH => 8,
        CASE168 => "10101000",
        din168_WIDTH => 8,
        CASE169 => "10101001",
        din169_WIDTH => 8,
        CASE170 => "10101010",
        din170_WIDTH => 8,
        CASE171 => "10101011",
        din171_WIDTH => 8,
        CASE172 => "10101100",
        din172_WIDTH => 8,
        CASE173 => "10101101",
        din173_WIDTH => 8,
        CASE174 => "10101110",
        din174_WIDTH => 8,
        CASE175 => "10101111",
        din175_WIDTH => 8,
        CASE176 => "10110000",
        din176_WIDTH => 8,
        CASE177 => "10110001",
        din177_WIDTH => 8,
        CASE178 => "10110010",
        din178_WIDTH => 8,
        CASE179 => "10110011",
        din179_WIDTH => 8,
        CASE180 => "10110100",
        din180_WIDTH => 8,
        CASE181 => "10110101",
        din181_WIDTH => 8,
        CASE182 => "10110110",
        din182_WIDTH => 8,
        CASE183 => "10110111",
        din183_WIDTH => 8,
        CASE184 => "10111000",
        din184_WIDTH => 8,
        CASE185 => "10111001",
        din185_WIDTH => 8,
        CASE186 => "10111010",
        din186_WIDTH => 8,
        CASE187 => "10111011",
        din187_WIDTH => 8,
        CASE188 => "10111100",
        din188_WIDTH => 8,
        CASE189 => "10111101",
        din189_WIDTH => 8,
        CASE190 => "10111110",
        din190_WIDTH => 8,
        CASE191 => "10111111",
        din191_WIDTH => 8,
        CASE192 => "11000000",
        din192_WIDTH => 8,
        CASE193 => "11000001",
        din193_WIDTH => 8,
        CASE194 => "11000010",
        din194_WIDTH => 8,
        CASE195 => "11000011",
        din195_WIDTH => 8,
        CASE196 => "11000100",
        din196_WIDTH => 8,
        CASE197 => "11000101",
        din197_WIDTH => 8,
        CASE198 => "11000110",
        din198_WIDTH => 8,
        CASE199 => "11000111",
        din199_WIDTH => 8,
        CASE200 => "11001000",
        din200_WIDTH => 8,
        CASE201 => "11001001",
        din201_WIDTH => 8,
        CASE202 => "11001010",
        din202_WIDTH => 8,
        CASE203 => "11001011",
        din203_WIDTH => 8,
        CASE204 => "11001100",
        din204_WIDTH => 8,
        CASE205 => "11001101",
        din205_WIDTH => 8,
        CASE206 => "11001110",
        din206_WIDTH => 8,
        CASE207 => "11001111",
        din207_WIDTH => 8,
        CASE208 => "11010000",
        din208_WIDTH => 8,
        CASE209 => "11010001",
        din209_WIDTH => 8,
        CASE210 => "11010010",
        din210_WIDTH => 8,
        CASE211 => "11010011",
        din211_WIDTH => 8,
        CASE212 => "11010100",
        din212_WIDTH => 8,
        CASE213 => "11010101",
        din213_WIDTH => 8,
        CASE214 => "11010110",
        din214_WIDTH => 8,
        CASE215 => "11010111",
        din215_WIDTH => 8,
        CASE216 => "11011000",
        din216_WIDTH => 8,
        CASE217 => "11011001",
        din217_WIDTH => 8,
        CASE218 => "11011010",
        din218_WIDTH => 8,
        CASE219 => "11011011",
        din219_WIDTH => 8,
        CASE220 => "11011100",
        din220_WIDTH => 8,
        CASE221 => "11011101",
        din221_WIDTH => 8,
        CASE222 => "11011110",
        din222_WIDTH => 8,
        CASE223 => "11011111",
        din223_WIDTH => 8,
        CASE224 => "11100000",
        din224_WIDTH => 8,
        CASE225 => "11100001",
        din225_WIDTH => 8,
        CASE226 => "11100010",
        din226_WIDTH => 8,
        CASE227 => "11100011",
        din227_WIDTH => 8,
        CASE228 => "11100100",
        din228_WIDTH => 8,
        CASE229 => "11100101",
        din229_WIDTH => 8,
        CASE230 => "11100110",
        din230_WIDTH => 8,
        CASE231 => "11100111",
        din231_WIDTH => 8,
        CASE232 => "11101000",
        din232_WIDTH => 8,
        CASE233 => "11101001",
        din233_WIDTH => 8,
        CASE234 => "11101010",
        din234_WIDTH => 8,
        CASE235 => "11101011",
        din235_WIDTH => 8,
        CASE236 => "11101100",
        din236_WIDTH => 8,
        CASE237 => "11101101",
        din237_WIDTH => 8,
        CASE238 => "11101110",
        din238_WIDTH => 8,
        CASE239 => "11101111",
        din239_WIDTH => 8,
        CASE240 => "11110000",
        din240_WIDTH => 8,
        CASE241 => "11110001",
        din241_WIDTH => 8,
        CASE242 => "11110010",
        din242_WIDTH => 8,
        CASE243 => "11110011",
        din243_WIDTH => 8,
        CASE244 => "11110100",
        din244_WIDTH => 8,
        CASE245 => "11110101",
        din245_WIDTH => 8,
        CASE246 => "11110110",
        din246_WIDTH => 8,
        CASE247 => "11110111",
        din247_WIDTH => 8,
        CASE248 => "11111000",
        din248_WIDTH => 8,
        CASE249 => "11111001",
        din249_WIDTH => 8,
        CASE250 => "11111010",
        din250_WIDTH => 8,
        CASE251 => "11111011",
        din251_WIDTH => 8,
        CASE252 => "11111100",
        din252_WIDTH => 8,
        CASE253 => "11111101",
        din253_WIDTH => 8,
        CASE254 => "11111110",
        din254_WIDTH => 8,
        CASE255 => "11111111",
        din255_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_0,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_0,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_0,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_1,
        din38 => ap_const_lv8_1,
        din39 => ap_const_lv8_1,
        din40 => ap_const_lv8_1,
        din41 => ap_const_lv8_1,
        din42 => ap_const_lv8_1,
        din43 => ap_const_lv8_1,
        din44 => ap_const_lv8_1,
        din45 => ap_const_lv8_1,
        din46 => ap_const_lv8_1,
        din47 => ap_const_lv8_1,
        din48 => ap_const_lv8_1,
        din49 => ap_const_lv8_1,
        din50 => ap_const_lv8_1,
        din51 => ap_const_lv8_1,
        din52 => ap_const_lv8_1,
        din53 => ap_const_lv8_2,
        din54 => ap_const_lv8_2,
        din55 => ap_const_lv8_2,
        din56 => ap_const_lv8_2,
        din57 => ap_const_lv8_2,
        din58 => ap_const_lv8_2,
        din59 => ap_const_lv8_2,
        din60 => ap_const_lv8_2,
        din61 => ap_const_lv8_2,
        din62 => ap_const_lv8_2,
        din63 => ap_const_lv8_3,
        din64 => ap_const_lv8_3,
        din65 => ap_const_lv8_3,
        din66 => ap_const_lv8_3,
        din67 => ap_const_lv8_3,
        din68 => ap_const_lv8_3,
        din69 => ap_const_lv8_3,
        din70 => ap_const_lv8_3,
        din71 => ap_const_lv8_4,
        din72 => ap_const_lv8_4,
        din73 => ap_const_lv8_4,
        din74 => ap_const_lv8_4,
        din75 => ap_const_lv8_4,
        din76 => ap_const_lv8_4,
        din77 => ap_const_lv8_5,
        din78 => ap_const_lv8_5,
        din79 => ap_const_lv8_5,
        din80 => ap_const_lv8_5,
        din81 => ap_const_lv8_5,
        din82 => ap_const_lv8_6,
        din83 => ap_const_lv8_6,
        din84 => ap_const_lv8_6,
        din85 => ap_const_lv8_6,
        din86 => ap_const_lv8_6,
        din87 => ap_const_lv8_7,
        din88 => ap_const_lv8_7,
        din89 => ap_const_lv8_7,
        din90 => ap_const_lv8_7,
        din91 => ap_const_lv8_8,
        din92 => ap_const_lv8_8,
        din93 => ap_const_lv8_8,
        din94 => ap_const_lv8_8,
        din95 => ap_const_lv8_9,
        din96 => ap_const_lv8_9,
        din97 => ap_const_lv8_9,
        din98 => ap_const_lv8_A,
        din99 => ap_const_lv8_A,
        din100 => ap_const_lv8_A,
        din101 => ap_const_lv8_A,
        din102 => ap_const_lv8_B,
        din103 => ap_const_lv8_B,
        din104 => ap_const_lv8_B,
        din105 => ap_const_lv8_C,
        din106 => ap_const_lv8_C,
        din107 => ap_const_lv8_C,
        din108 => ap_const_lv8_D,
        din109 => ap_const_lv8_D,
        din110 => ap_const_lv8_E,
        din111 => ap_const_lv8_E,
        din112 => ap_const_lv8_E,
        din113 => ap_const_lv8_F,
        din114 => ap_const_lv8_F,
        din115 => ap_const_lv8_F,
        din116 => ap_const_lv8_10,
        din117 => ap_const_lv8_10,
        din118 => ap_const_lv8_11,
        din119 => ap_const_lv8_11,
        din120 => ap_const_lv8_12,
        din121 => ap_const_lv8_12,
        din122 => ap_const_lv8_12,
        din123 => ap_const_lv8_13,
        din124 => ap_const_lv8_13,
        din125 => ap_const_lv8_14,
        din126 => ap_const_lv8_14,
        din127 => ap_const_lv8_15,
        din128 => ap_const_lv8_15,
        din129 => ap_const_lv8_16,
        din130 => ap_const_lv8_16,
        din131 => ap_const_lv8_17,
        din132 => ap_const_lv8_17,
        din133 => ap_const_lv8_18,
        din134 => ap_const_lv8_18,
        din135 => ap_const_lv8_19,
        din136 => ap_const_lv8_1A,
        din137 => ap_const_lv8_1A,
        din138 => ap_const_lv8_1B,
        din139 => ap_const_lv8_1B,
        din140 => ap_const_lv8_1C,
        din141 => ap_const_lv8_1D,
        din142 => ap_const_lv8_1D,
        din143 => ap_const_lv8_1E,
        din144 => ap_const_lv8_1E,
        din145 => ap_const_lv8_1F,
        din146 => ap_const_lv8_20,
        din147 => ap_const_lv8_20,
        din148 => ap_const_lv8_21,
        din149 => ap_const_lv8_22,
        din150 => ap_const_lv8_22,
        din151 => ap_const_lv8_23,
        din152 => ap_const_lv8_24,
        din153 => ap_const_lv8_24,
        din154 => ap_const_lv8_25,
        din155 => ap_const_lv8_26,
        din156 => ap_const_lv8_27,
        din157 => ap_const_lv8_27,
        din158 => ap_const_lv8_28,
        din159 => ap_const_lv8_29,
        din160 => ap_const_lv8_2A,
        din161 => ap_const_lv8_2A,
        din162 => ap_const_lv8_2B,
        din163 => ap_const_lv8_2C,
        din164 => ap_const_lv8_2D,
        din165 => ap_const_lv8_2E,
        din166 => ap_const_lv8_2F,
        din167 => ap_const_lv8_2F,
        din168 => ap_const_lv8_30,
        din169 => ap_const_lv8_31,
        din170 => ap_const_lv8_32,
        din171 => ap_const_lv8_33,
        din172 => ap_const_lv8_34,
        din173 => ap_const_lv8_35,
        din174 => ap_const_lv8_36,
        din175 => ap_const_lv8_37,
        din176 => ap_const_lv8_37,
        din177 => ap_const_lv8_38,
        din178 => ap_const_lv8_39,
        din179 => ap_const_lv8_3A,
        din180 => ap_const_lv8_3B,
        din181 => ap_const_lv8_3C,
        din182 => ap_const_lv8_3D,
        din183 => ap_const_lv8_3E,
        din184 => ap_const_lv8_3F,
        din185 => ap_const_lv8_40,
        din186 => ap_const_lv8_41,
        din187 => ap_const_lv8_43,
        din188 => ap_const_lv8_44,
        din189 => ap_const_lv8_45,
        din190 => ap_const_lv8_46,
        din191 => ap_const_lv8_47,
        din192 => ap_const_lv8_48,
        din193 => ap_const_lv8_49,
        din194 => ap_const_lv8_4A,
        din195 => ap_const_lv8_4B,
        din196 => ap_const_lv8_4D,
        din197 => ap_const_lv8_4E,
        din198 => ap_const_lv8_4F,
        din199 => ap_const_lv8_50,
        din200 => ap_const_lv8_51,
        din201 => ap_const_lv8_53,
        din202 => ap_const_lv8_54,
        din203 => ap_const_lv8_55,
        din204 => ap_const_lv8_56,
        din205 => ap_const_lv8_58,
        din206 => ap_const_lv8_59,
        din207 => ap_const_lv8_5A,
        din208 => ap_const_lv8_5C,
        din209 => ap_const_lv8_5D,
        din210 => ap_const_lv8_5E,
        din211 => ap_const_lv8_60,
        din212 => ap_const_lv8_61,
        din213 => ap_const_lv8_62,
        din214 => ap_const_lv8_64,
        din215 => ap_const_lv8_65,
        din216 => ap_const_lv8_67,
        din217 => ap_const_lv8_68,
        din218 => ap_const_lv8_69,
        din219 => ap_const_lv8_6B,
        din220 => ap_const_lv8_6C,
        din221 => ap_const_lv8_6E,
        din222 => ap_const_lv8_6F,
        din223 => ap_const_lv8_71,
        din224 => ap_const_lv8_72,
        din225 => ap_const_lv8_74,
        din226 => ap_const_lv8_75,
        din227 => ap_const_lv8_77,
        din228 => ap_const_lv8_79,
        din229 => ap_const_lv8_7A,
        din230 => ap_const_lv8_7C,
        din231 => ap_const_lv8_7D,
        din232 => ap_const_lv8_7F,
        din233 => ap_const_lv8_81,
        din234 => ap_const_lv8_82,
        din235 => ap_const_lv8_84,
        din236 => ap_const_lv8_86,
        din237 => ap_const_lv8_87,
        din238 => ap_const_lv8_89,
        din239 => ap_const_lv8_8B,
        din240 => ap_const_lv8_8D,
        din241 => ap_const_lv8_8E,
        din242 => ap_const_lv8_90,
        din243 => ap_const_lv8_92,
        din244 => ap_const_lv8_94,
        din245 => ap_const_lv8_96,
        din246 => ap_const_lv8_97,
        din247 => ap_const_lv8_99,
        din248 => ap_const_lv8_9B,
        din249 => ap_const_lv8_9D,
        din250 => ap_const_lv8_9F,
        din251 => ap_const_lv8_A1,
        din252 => ap_const_lv8_A3,
        din253 => ap_const_lv8_A5,
        din254 => ap_const_lv8_A7,
        din255 => ap_const_lv8_A9,
        def => zext_ln111_2_cast_fu_22583_p513,
        sel => u_index_reg_26047,
        dout => zext_ln111_2_cast_fu_22583_p515);

    mul_8ns_16s_24_1_1_U18 : component eclair_mul_8ns_16s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln111_fu_23618_p0,
        din1 => mul_ln111_fu_23618_p1,
        dout => mul_ln111_fu_23618_p2);

    sparsemux_15_3_16_1_1_U19 : component eclair_sparsemux_15_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        CASE5 => "101",
        din5_WIDTH => 16,
        CASE6 => "110",
        din6_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_mux_case_11420_phi_fu_5585_p36,
        din1 => ap_phi_mux_mux_case_21421_phi_fu_5525_p36,
        din2 => ap_phi_mux_mux_case_31422_phi_fu_5465_p36,
        din3 => ap_phi_mux_mux_case_41423_phi_fu_5405_p36,
        din4 => ap_phi_mux_mux_case_51424_phi_fu_5345_p36,
        din5 => ap_phi_mux_mux_case_61425_phi_fu_5285_p36,
        din6 => ap_phi_mux_mux_case_71426_phi_fu_5225_p36,
        def => tmp_50_fu_23693_p15,
        sel => trunc_ln104_1_reg_26126,
        dout => tmp_50_fu_23693_p17);

    sparsemux_513_8_8_1_1_U20 : component eclair_sparsemux_513_8_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000000",
        din0_WIDTH => 8,
        CASE1 => "00000001",
        din1_WIDTH => 8,
        CASE2 => "00000010",
        din2_WIDTH => 8,
        CASE3 => "00000011",
        din3_WIDTH => 8,
        CASE4 => "00000100",
        din4_WIDTH => 8,
        CASE5 => "00000101",
        din5_WIDTH => 8,
        CASE6 => "00000110",
        din6_WIDTH => 8,
        CASE7 => "00000111",
        din7_WIDTH => 8,
        CASE8 => "00001000",
        din8_WIDTH => 8,
        CASE9 => "00001001",
        din9_WIDTH => 8,
        CASE10 => "00001010",
        din10_WIDTH => 8,
        CASE11 => "00001011",
        din11_WIDTH => 8,
        CASE12 => "00001100",
        din12_WIDTH => 8,
        CASE13 => "00001101",
        din13_WIDTH => 8,
        CASE14 => "00001110",
        din14_WIDTH => 8,
        CASE15 => "00001111",
        din15_WIDTH => 8,
        CASE16 => "00010000",
        din16_WIDTH => 8,
        CASE17 => "00010001",
        din17_WIDTH => 8,
        CASE18 => "00010010",
        din18_WIDTH => 8,
        CASE19 => "00010011",
        din19_WIDTH => 8,
        CASE20 => "00010100",
        din20_WIDTH => 8,
        CASE21 => "00010101",
        din21_WIDTH => 8,
        CASE22 => "00010110",
        din22_WIDTH => 8,
        CASE23 => "00010111",
        din23_WIDTH => 8,
        CASE24 => "00011000",
        din24_WIDTH => 8,
        CASE25 => "00011001",
        din25_WIDTH => 8,
        CASE26 => "00011010",
        din26_WIDTH => 8,
        CASE27 => "00011011",
        din27_WIDTH => 8,
        CASE28 => "00011100",
        din28_WIDTH => 8,
        CASE29 => "00011101",
        din29_WIDTH => 8,
        CASE30 => "00011110",
        din30_WIDTH => 8,
        CASE31 => "00011111",
        din31_WIDTH => 8,
        CASE32 => "00100000",
        din32_WIDTH => 8,
        CASE33 => "00100001",
        din33_WIDTH => 8,
        CASE34 => "00100010",
        din34_WIDTH => 8,
        CASE35 => "00100011",
        din35_WIDTH => 8,
        CASE36 => "00100100",
        din36_WIDTH => 8,
        CASE37 => "00100101",
        din37_WIDTH => 8,
        CASE38 => "00100110",
        din38_WIDTH => 8,
        CASE39 => "00100111",
        din39_WIDTH => 8,
        CASE40 => "00101000",
        din40_WIDTH => 8,
        CASE41 => "00101001",
        din41_WIDTH => 8,
        CASE42 => "00101010",
        din42_WIDTH => 8,
        CASE43 => "00101011",
        din43_WIDTH => 8,
        CASE44 => "00101100",
        din44_WIDTH => 8,
        CASE45 => "00101101",
        din45_WIDTH => 8,
        CASE46 => "00101110",
        din46_WIDTH => 8,
        CASE47 => "00101111",
        din47_WIDTH => 8,
        CASE48 => "00110000",
        din48_WIDTH => 8,
        CASE49 => "00110001",
        din49_WIDTH => 8,
        CASE50 => "00110010",
        din50_WIDTH => 8,
        CASE51 => "00110011",
        din51_WIDTH => 8,
        CASE52 => "00110100",
        din52_WIDTH => 8,
        CASE53 => "00110101",
        din53_WIDTH => 8,
        CASE54 => "00110110",
        din54_WIDTH => 8,
        CASE55 => "00110111",
        din55_WIDTH => 8,
        CASE56 => "00111000",
        din56_WIDTH => 8,
        CASE57 => "00111001",
        din57_WIDTH => 8,
        CASE58 => "00111010",
        din58_WIDTH => 8,
        CASE59 => "00111011",
        din59_WIDTH => 8,
        CASE60 => "00111100",
        din60_WIDTH => 8,
        CASE61 => "00111101",
        din61_WIDTH => 8,
        CASE62 => "00111110",
        din62_WIDTH => 8,
        CASE63 => "00111111",
        din63_WIDTH => 8,
        CASE64 => "01000000",
        din64_WIDTH => 8,
        CASE65 => "01000001",
        din65_WIDTH => 8,
        CASE66 => "01000010",
        din66_WIDTH => 8,
        CASE67 => "01000011",
        din67_WIDTH => 8,
        CASE68 => "01000100",
        din68_WIDTH => 8,
        CASE69 => "01000101",
        din69_WIDTH => 8,
        CASE70 => "01000110",
        din70_WIDTH => 8,
        CASE71 => "01000111",
        din71_WIDTH => 8,
        CASE72 => "01001000",
        din72_WIDTH => 8,
        CASE73 => "01001001",
        din73_WIDTH => 8,
        CASE74 => "01001010",
        din74_WIDTH => 8,
        CASE75 => "01001011",
        din75_WIDTH => 8,
        CASE76 => "01001100",
        din76_WIDTH => 8,
        CASE77 => "01001101",
        din77_WIDTH => 8,
        CASE78 => "01001110",
        din78_WIDTH => 8,
        CASE79 => "01001111",
        din79_WIDTH => 8,
        CASE80 => "01010000",
        din80_WIDTH => 8,
        CASE81 => "01010001",
        din81_WIDTH => 8,
        CASE82 => "01010010",
        din82_WIDTH => 8,
        CASE83 => "01010011",
        din83_WIDTH => 8,
        CASE84 => "01010100",
        din84_WIDTH => 8,
        CASE85 => "01010101",
        din85_WIDTH => 8,
        CASE86 => "01010110",
        din86_WIDTH => 8,
        CASE87 => "01010111",
        din87_WIDTH => 8,
        CASE88 => "01011000",
        din88_WIDTH => 8,
        CASE89 => "01011001",
        din89_WIDTH => 8,
        CASE90 => "01011010",
        din90_WIDTH => 8,
        CASE91 => "01011011",
        din91_WIDTH => 8,
        CASE92 => "01011100",
        din92_WIDTH => 8,
        CASE93 => "01011101",
        din93_WIDTH => 8,
        CASE94 => "01011110",
        din94_WIDTH => 8,
        CASE95 => "01011111",
        din95_WIDTH => 8,
        CASE96 => "01100000",
        din96_WIDTH => 8,
        CASE97 => "01100001",
        din97_WIDTH => 8,
        CASE98 => "01100010",
        din98_WIDTH => 8,
        CASE99 => "01100011",
        din99_WIDTH => 8,
        CASE100 => "01100100",
        din100_WIDTH => 8,
        CASE101 => "01100101",
        din101_WIDTH => 8,
        CASE102 => "01100110",
        din102_WIDTH => 8,
        CASE103 => "01100111",
        din103_WIDTH => 8,
        CASE104 => "01101000",
        din104_WIDTH => 8,
        CASE105 => "01101001",
        din105_WIDTH => 8,
        CASE106 => "01101010",
        din106_WIDTH => 8,
        CASE107 => "01101011",
        din107_WIDTH => 8,
        CASE108 => "01101100",
        din108_WIDTH => 8,
        CASE109 => "01101101",
        din109_WIDTH => 8,
        CASE110 => "01101110",
        din110_WIDTH => 8,
        CASE111 => "01101111",
        din111_WIDTH => 8,
        CASE112 => "01110000",
        din112_WIDTH => 8,
        CASE113 => "01110001",
        din113_WIDTH => 8,
        CASE114 => "01110010",
        din114_WIDTH => 8,
        CASE115 => "01110011",
        din115_WIDTH => 8,
        CASE116 => "01110100",
        din116_WIDTH => 8,
        CASE117 => "01110101",
        din117_WIDTH => 8,
        CASE118 => "01110110",
        din118_WIDTH => 8,
        CASE119 => "01110111",
        din119_WIDTH => 8,
        CASE120 => "01111000",
        din120_WIDTH => 8,
        CASE121 => "01111001",
        din121_WIDTH => 8,
        CASE122 => "01111010",
        din122_WIDTH => 8,
        CASE123 => "01111011",
        din123_WIDTH => 8,
        CASE124 => "01111100",
        din124_WIDTH => 8,
        CASE125 => "01111101",
        din125_WIDTH => 8,
        CASE126 => "01111110",
        din126_WIDTH => 8,
        CASE127 => "01111111",
        din127_WIDTH => 8,
        CASE128 => "10000000",
        din128_WIDTH => 8,
        CASE129 => "10000001",
        din129_WIDTH => 8,
        CASE130 => "10000010",
        din130_WIDTH => 8,
        CASE131 => "10000011",
        din131_WIDTH => 8,
        CASE132 => "10000100",
        din132_WIDTH => 8,
        CASE133 => "10000101",
        din133_WIDTH => 8,
        CASE134 => "10000110",
        din134_WIDTH => 8,
        CASE135 => "10000111",
        din135_WIDTH => 8,
        CASE136 => "10001000",
        din136_WIDTH => 8,
        CASE137 => "10001001",
        din137_WIDTH => 8,
        CASE138 => "10001010",
        din138_WIDTH => 8,
        CASE139 => "10001011",
        din139_WIDTH => 8,
        CASE140 => "10001100",
        din140_WIDTH => 8,
        CASE141 => "10001101",
        din141_WIDTH => 8,
        CASE142 => "10001110",
        din142_WIDTH => 8,
        CASE143 => "10001111",
        din143_WIDTH => 8,
        CASE144 => "10010000",
        din144_WIDTH => 8,
        CASE145 => "10010001",
        din145_WIDTH => 8,
        CASE146 => "10010010",
        din146_WIDTH => 8,
        CASE147 => "10010011",
        din147_WIDTH => 8,
        CASE148 => "10010100",
        din148_WIDTH => 8,
        CASE149 => "10010101",
        din149_WIDTH => 8,
        CASE150 => "10010110",
        din150_WIDTH => 8,
        CASE151 => "10010111",
        din151_WIDTH => 8,
        CASE152 => "10011000",
        din152_WIDTH => 8,
        CASE153 => "10011001",
        din153_WIDTH => 8,
        CASE154 => "10011010",
        din154_WIDTH => 8,
        CASE155 => "10011011",
        din155_WIDTH => 8,
        CASE156 => "10011100",
        din156_WIDTH => 8,
        CASE157 => "10011101",
        din157_WIDTH => 8,
        CASE158 => "10011110",
        din158_WIDTH => 8,
        CASE159 => "10011111",
        din159_WIDTH => 8,
        CASE160 => "10100000",
        din160_WIDTH => 8,
        CASE161 => "10100001",
        din161_WIDTH => 8,
        CASE162 => "10100010",
        din162_WIDTH => 8,
        CASE163 => "10100011",
        din163_WIDTH => 8,
        CASE164 => "10100100",
        din164_WIDTH => 8,
        CASE165 => "10100101",
        din165_WIDTH => 8,
        CASE166 => "10100110",
        din166_WIDTH => 8,
        CASE167 => "10100111",
        din167_WIDTH => 8,
        CASE168 => "10101000",
        din168_WIDTH => 8,
        CASE169 => "10101001",
        din169_WIDTH => 8,
        CASE170 => "10101010",
        din170_WIDTH => 8,
        CASE171 => "10101011",
        din171_WIDTH => 8,
        CASE172 => "10101100",
        din172_WIDTH => 8,
        CASE173 => "10101101",
        din173_WIDTH => 8,
        CASE174 => "10101110",
        din174_WIDTH => 8,
        CASE175 => "10101111",
        din175_WIDTH => 8,
        CASE176 => "10110000",
        din176_WIDTH => 8,
        CASE177 => "10110001",
        din177_WIDTH => 8,
        CASE178 => "10110010",
        din178_WIDTH => 8,
        CASE179 => "10110011",
        din179_WIDTH => 8,
        CASE180 => "10110100",
        din180_WIDTH => 8,
        CASE181 => "10110101",
        din181_WIDTH => 8,
        CASE182 => "10110110",
        din182_WIDTH => 8,
        CASE183 => "10110111",
        din183_WIDTH => 8,
        CASE184 => "10111000",
        din184_WIDTH => 8,
        CASE185 => "10111001",
        din185_WIDTH => 8,
        CASE186 => "10111010",
        din186_WIDTH => 8,
        CASE187 => "10111011",
        din187_WIDTH => 8,
        CASE188 => "10111100",
        din188_WIDTH => 8,
        CASE189 => "10111101",
        din189_WIDTH => 8,
        CASE190 => "10111110",
        din190_WIDTH => 8,
        CASE191 => "10111111",
        din191_WIDTH => 8,
        CASE192 => "11000000",
        din192_WIDTH => 8,
        CASE193 => "11000001",
        din193_WIDTH => 8,
        CASE194 => "11000010",
        din194_WIDTH => 8,
        CASE195 => "11000011",
        din195_WIDTH => 8,
        CASE196 => "11000100",
        din196_WIDTH => 8,
        CASE197 => "11000101",
        din197_WIDTH => 8,
        CASE198 => "11000110",
        din198_WIDTH => 8,
        CASE199 => "11000111",
        din199_WIDTH => 8,
        CASE200 => "11001000",
        din200_WIDTH => 8,
        CASE201 => "11001001",
        din201_WIDTH => 8,
        CASE202 => "11001010",
        din202_WIDTH => 8,
        CASE203 => "11001011",
        din203_WIDTH => 8,
        CASE204 => "11001100",
        din204_WIDTH => 8,
        CASE205 => "11001101",
        din205_WIDTH => 8,
        CASE206 => "11001110",
        din206_WIDTH => 8,
        CASE207 => "11001111",
        din207_WIDTH => 8,
        CASE208 => "11010000",
        din208_WIDTH => 8,
        CASE209 => "11010001",
        din209_WIDTH => 8,
        CASE210 => "11010010",
        din210_WIDTH => 8,
        CASE211 => "11010011",
        din211_WIDTH => 8,
        CASE212 => "11010100",
        din212_WIDTH => 8,
        CASE213 => "11010101",
        din213_WIDTH => 8,
        CASE214 => "11010110",
        din214_WIDTH => 8,
        CASE215 => "11010111",
        din215_WIDTH => 8,
        CASE216 => "11011000",
        din216_WIDTH => 8,
        CASE217 => "11011001",
        din217_WIDTH => 8,
        CASE218 => "11011010",
        din218_WIDTH => 8,
        CASE219 => "11011011",
        din219_WIDTH => 8,
        CASE220 => "11011100",
        din220_WIDTH => 8,
        CASE221 => "11011101",
        din221_WIDTH => 8,
        CASE222 => "11011110",
        din222_WIDTH => 8,
        CASE223 => "11011111",
        din223_WIDTH => 8,
        CASE224 => "11100000",
        din224_WIDTH => 8,
        CASE225 => "11100001",
        din225_WIDTH => 8,
        CASE226 => "11100010",
        din226_WIDTH => 8,
        CASE227 => "11100011",
        din227_WIDTH => 8,
        CASE228 => "11100100",
        din228_WIDTH => 8,
        CASE229 => "11100101",
        din229_WIDTH => 8,
        CASE230 => "11100110",
        din230_WIDTH => 8,
        CASE231 => "11100111",
        din231_WIDTH => 8,
        CASE232 => "11101000",
        din232_WIDTH => 8,
        CASE233 => "11101001",
        din233_WIDTH => 8,
        CASE234 => "11101010",
        din234_WIDTH => 8,
        CASE235 => "11101011",
        din235_WIDTH => 8,
        CASE236 => "11101100",
        din236_WIDTH => 8,
        CASE237 => "11101101",
        din237_WIDTH => 8,
        CASE238 => "11101110",
        din238_WIDTH => 8,
        CASE239 => "11101111",
        din239_WIDTH => 8,
        CASE240 => "11110000",
        din240_WIDTH => 8,
        CASE241 => "11110001",
        din241_WIDTH => 8,
        CASE242 => "11110010",
        din242_WIDTH => 8,
        CASE243 => "11110011",
        din243_WIDTH => 8,
        CASE244 => "11110100",
        din244_WIDTH => 8,
        CASE245 => "11110101",
        din245_WIDTH => 8,
        CASE246 => "11110110",
        din246_WIDTH => 8,
        CASE247 => "11110111",
        din247_WIDTH => 8,
        CASE248 => "11111000",
        din248_WIDTH => 8,
        CASE249 => "11111001",
        din249_WIDTH => 8,
        CASE250 => "11111010",
        din250_WIDTH => 8,
        CASE251 => "11111011",
        din251_WIDTH => 8,
        CASE252 => "11111100",
        din252_WIDTH => 8,
        CASE253 => "11111101",
        din253_WIDTH => 8,
        CASE254 => "11111110",
        din254_WIDTH => 8,
        CASE255 => "11111111",
        din255_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_0,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_0,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_0,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_1,
        din38 => ap_const_lv8_1,
        din39 => ap_const_lv8_1,
        din40 => ap_const_lv8_1,
        din41 => ap_const_lv8_1,
        din42 => ap_const_lv8_1,
        din43 => ap_const_lv8_1,
        din44 => ap_const_lv8_1,
        din45 => ap_const_lv8_1,
        din46 => ap_const_lv8_1,
        din47 => ap_const_lv8_1,
        din48 => ap_const_lv8_1,
        din49 => ap_const_lv8_1,
        din50 => ap_const_lv8_1,
        din51 => ap_const_lv8_1,
        din52 => ap_const_lv8_1,
        din53 => ap_const_lv8_2,
        din54 => ap_const_lv8_2,
        din55 => ap_const_lv8_2,
        din56 => ap_const_lv8_2,
        din57 => ap_const_lv8_2,
        din58 => ap_const_lv8_2,
        din59 => ap_const_lv8_2,
        din60 => ap_const_lv8_2,
        din61 => ap_const_lv8_2,
        din62 => ap_const_lv8_2,
        din63 => ap_const_lv8_3,
        din64 => ap_const_lv8_3,
        din65 => ap_const_lv8_3,
        din66 => ap_const_lv8_3,
        din67 => ap_const_lv8_3,
        din68 => ap_const_lv8_3,
        din69 => ap_const_lv8_3,
        din70 => ap_const_lv8_3,
        din71 => ap_const_lv8_4,
        din72 => ap_const_lv8_4,
        din73 => ap_const_lv8_4,
        din74 => ap_const_lv8_4,
        din75 => ap_const_lv8_4,
        din76 => ap_const_lv8_4,
        din77 => ap_const_lv8_5,
        din78 => ap_const_lv8_5,
        din79 => ap_const_lv8_5,
        din80 => ap_const_lv8_5,
        din81 => ap_const_lv8_5,
        din82 => ap_const_lv8_6,
        din83 => ap_const_lv8_6,
        din84 => ap_const_lv8_6,
        din85 => ap_const_lv8_6,
        din86 => ap_const_lv8_6,
        din87 => ap_const_lv8_7,
        din88 => ap_const_lv8_7,
        din89 => ap_const_lv8_7,
        din90 => ap_const_lv8_7,
        din91 => ap_const_lv8_8,
        din92 => ap_const_lv8_8,
        din93 => ap_const_lv8_8,
        din94 => ap_const_lv8_8,
        din95 => ap_const_lv8_9,
        din96 => ap_const_lv8_9,
        din97 => ap_const_lv8_9,
        din98 => ap_const_lv8_A,
        din99 => ap_const_lv8_A,
        din100 => ap_const_lv8_A,
        din101 => ap_const_lv8_A,
        din102 => ap_const_lv8_B,
        din103 => ap_const_lv8_B,
        din104 => ap_const_lv8_B,
        din105 => ap_const_lv8_C,
        din106 => ap_const_lv8_C,
        din107 => ap_const_lv8_C,
        din108 => ap_const_lv8_D,
        din109 => ap_const_lv8_D,
        din110 => ap_const_lv8_E,
        din111 => ap_const_lv8_E,
        din112 => ap_const_lv8_E,
        din113 => ap_const_lv8_F,
        din114 => ap_const_lv8_F,
        din115 => ap_const_lv8_F,
        din116 => ap_const_lv8_10,
        din117 => ap_const_lv8_10,
        din118 => ap_const_lv8_11,
        din119 => ap_const_lv8_11,
        din120 => ap_const_lv8_12,
        din121 => ap_const_lv8_12,
        din122 => ap_const_lv8_12,
        din123 => ap_const_lv8_13,
        din124 => ap_const_lv8_13,
        din125 => ap_const_lv8_14,
        din126 => ap_const_lv8_14,
        din127 => ap_const_lv8_15,
        din128 => ap_const_lv8_15,
        din129 => ap_const_lv8_16,
        din130 => ap_const_lv8_16,
        din131 => ap_const_lv8_17,
        din132 => ap_const_lv8_17,
        din133 => ap_const_lv8_18,
        din134 => ap_const_lv8_18,
        din135 => ap_const_lv8_19,
        din136 => ap_const_lv8_1A,
        din137 => ap_const_lv8_1A,
        din138 => ap_const_lv8_1B,
        din139 => ap_const_lv8_1B,
        din140 => ap_const_lv8_1C,
        din141 => ap_const_lv8_1D,
        din142 => ap_const_lv8_1D,
        din143 => ap_const_lv8_1E,
        din144 => ap_const_lv8_1E,
        din145 => ap_const_lv8_1F,
        din146 => ap_const_lv8_20,
        din147 => ap_const_lv8_20,
        din148 => ap_const_lv8_21,
        din149 => ap_const_lv8_22,
        din150 => ap_const_lv8_22,
        din151 => ap_const_lv8_23,
        din152 => ap_const_lv8_24,
        din153 => ap_const_lv8_24,
        din154 => ap_const_lv8_25,
        din155 => ap_const_lv8_26,
        din156 => ap_const_lv8_27,
        din157 => ap_const_lv8_27,
        din158 => ap_const_lv8_28,
        din159 => ap_const_lv8_29,
        din160 => ap_const_lv8_2A,
        din161 => ap_const_lv8_2A,
        din162 => ap_const_lv8_2B,
        din163 => ap_const_lv8_2C,
        din164 => ap_const_lv8_2D,
        din165 => ap_const_lv8_2E,
        din166 => ap_const_lv8_2F,
        din167 => ap_const_lv8_2F,
        din168 => ap_const_lv8_30,
        din169 => ap_const_lv8_31,
        din170 => ap_const_lv8_32,
        din171 => ap_const_lv8_33,
        din172 => ap_const_lv8_34,
        din173 => ap_const_lv8_35,
        din174 => ap_const_lv8_36,
        din175 => ap_const_lv8_37,
        din176 => ap_const_lv8_37,
        din177 => ap_const_lv8_38,
        din178 => ap_const_lv8_39,
        din179 => ap_const_lv8_3A,
        din180 => ap_const_lv8_3B,
        din181 => ap_const_lv8_3C,
        din182 => ap_const_lv8_3D,
        din183 => ap_const_lv8_3E,
        din184 => ap_const_lv8_3F,
        din185 => ap_const_lv8_40,
        din186 => ap_const_lv8_41,
        din187 => ap_const_lv8_43,
        din188 => ap_const_lv8_44,
        din189 => ap_const_lv8_45,
        din190 => ap_const_lv8_46,
        din191 => ap_const_lv8_47,
        din192 => ap_const_lv8_48,
        din193 => ap_const_lv8_49,
        din194 => ap_const_lv8_4A,
        din195 => ap_const_lv8_4B,
        din196 => ap_const_lv8_4D,
        din197 => ap_const_lv8_4E,
        din198 => ap_const_lv8_4F,
        din199 => ap_const_lv8_50,
        din200 => ap_const_lv8_51,
        din201 => ap_const_lv8_53,
        din202 => ap_const_lv8_54,
        din203 => ap_const_lv8_55,
        din204 => ap_const_lv8_56,
        din205 => ap_const_lv8_58,
        din206 => ap_const_lv8_59,
        din207 => ap_const_lv8_5A,
        din208 => ap_const_lv8_5C,
        din209 => ap_const_lv8_5D,
        din210 => ap_const_lv8_5E,
        din211 => ap_const_lv8_60,
        din212 => ap_const_lv8_61,
        din213 => ap_const_lv8_62,
        din214 => ap_const_lv8_64,
        din215 => ap_const_lv8_65,
        din216 => ap_const_lv8_67,
        din217 => ap_const_lv8_68,
        din218 => ap_const_lv8_69,
        din219 => ap_const_lv8_6B,
        din220 => ap_const_lv8_6C,
        din221 => ap_const_lv8_6E,
        din222 => ap_const_lv8_6F,
        din223 => ap_const_lv8_71,
        din224 => ap_const_lv8_72,
        din225 => ap_const_lv8_74,
        din226 => ap_const_lv8_75,
        din227 => ap_const_lv8_77,
        din228 => ap_const_lv8_79,
        din229 => ap_const_lv8_7A,
        din230 => ap_const_lv8_7C,
        din231 => ap_const_lv8_7D,
        din232 => ap_const_lv8_7F,
        din233 => ap_const_lv8_81,
        din234 => ap_const_lv8_82,
        din235 => ap_const_lv8_84,
        din236 => ap_const_lv8_86,
        din237 => ap_const_lv8_87,
        din238 => ap_const_lv8_89,
        din239 => ap_const_lv8_8B,
        din240 => ap_const_lv8_8D,
        din241 => ap_const_lv8_8E,
        din242 => ap_const_lv8_90,
        din243 => ap_const_lv8_92,
        din244 => ap_const_lv8_94,
        din245 => ap_const_lv8_96,
        din246 => ap_const_lv8_97,
        din247 => ap_const_lv8_99,
        din248 => ap_const_lv8_9B,
        din249 => ap_const_lv8_9D,
        din250 => ap_const_lv8_9F,
        din251 => ap_const_lv8_A1,
        din252 => ap_const_lv8_A3,
        din253 => ap_const_lv8_A5,
        din254 => ap_const_lv8_A7,
        din255 => ap_const_lv8_A9,
        def => zext_ln111_3_cast_fu_23772_p513,
        sel => u_index_1_reg_26065,
        dout => zext_ln111_3_cast_fu_23772_p515);

    mul_8ns_16s_24_1_1_U21 : component eclair_mul_8ns_16s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln111_1_fu_24807_p0,
        din1 => mul_ln111_1_fu_24807_p1,
        dout => mul_ln111_1_fu_24807_p2);

    sparsemux_13_3_16_1_1_U22 : component eclair_sparsemux_13_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        CASE5 => "101",
        din5_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_mux_case_2629_phi_fu_7270_p32,
        din1 => ap_phi_mux_mux_case_3630_phi_fu_7216_p32,
        din2 => ap_phi_mux_mux_case_4631_phi_fu_7162_p32,
        din3 => ap_phi_mux_mux_case_5632_phi_fu_7108_p32,
        din4 => ap_phi_mux_mux_case_6633_phi_fu_7054_p32,
        din5 => ap_phi_mux_mux_case_7634_phi_fu_7000_p32,
        def => tmp_47_fu_24954_p13,
        sel => trunc_ln104_reg_26078,
        dout => tmp_47_fu_24954_p15);

    sparsemux_13_3_16_1_1_U23 : component eclair_sparsemux_13_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        CASE5 => "101",
        din5_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_mux_case_21685_phi_fu_8949_p32,
        din1 => ap_phi_mux_mux_case_31686_phi_fu_8895_p32,
        din2 => ap_phi_mux_mux_case_41687_phi_fu_8841_p32,
        din3 => ap_phi_mux_mux_case_51688_phi_fu_8787_p32,
        din4 => ap_phi_mux_mux_case_61689_phi_fu_8733_p32,
        din5 => ap_phi_mux_mux_case_71690_phi_fu_8679_p32,
        def => tmp_51_fu_25153_p13,
        sel => trunc_ln104_1_reg_26126,
        dout => tmp_51_fu_25153_p15);

    sparsemux_11_3_16_1_1_U24 : component eclair_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_mux_case_3894_phi_fu_10889_p28,
        din1 => ap_phi_mux_mux_case_4895_phi_fu_10842_p28,
        din2 => ap_phi_mux_mux_case_5896_phi_fu_10795_p28,
        din3 => ap_phi_mux_mux_case_6897_phi_fu_10748_p28,
        din4 => ap_phi_mux_mux_case_7898_phi_fu_10701_p28,
        def => tmp_48_fu_25370_p11,
        sel => trunc_ln104_reg_26078,
        dout => tmp_48_fu_25370_p13);

    sparsemux_11_3_16_1_1_U25 : component eclair_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_mux_case_32140_phi_fu_12823_p28,
        din1 => ap_phi_mux_mux_case_42141_phi_fu_12776_p28,
        din2 => ap_phi_mux_mux_case_52142_phi_fu_12729_p28,
        din3 => ap_phi_mux_mux_case_62143_phi_fu_12682_p28,
        din4 => ap_phi_mux_mux_case_72144_phi_fu_12635_p28,
        def => tmp_52_fu_25563_p11,
        sel => trunc_ln104_1_reg_26126,
        dout => tmp_52_fu_25563_p13);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_empty_16_reg_6986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if ((tmp_61_fu_22565_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_empty_16_reg_6986 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_empty_16_reg_6986 <= ap_phi_reg_pp0_iter0_empty_16_reg_6986;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_empty_20_reg_8665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if ((tmp_81_fu_23754_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_empty_20_reg_8665 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_empty_20_reg_8665 <= ap_phi_reg_pp0_iter0_empty_20_reg_8665;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115 <= ap_phi_mux_mux_case_21421_phi_fu_5525_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115 <= ap_phi_reg_pp0_iter0_mux_case_21685245_reg_8115;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436 <= ap_phi_mux_mux_case_2365_phi_fu_3678_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436 <= ap_phi_reg_pp0_iter0_mux_case_262977_reg_6436;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086 <= ap_phi_mux_mux_case_31422_phi_fu_5465_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086 <= ap_phi_reg_pp0_iter0_mux_case_31686252_reg_8086;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407 <= ap_phi_mux_mux_case_3366_phi_fu_3618_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407 <= ap_phi_reg_pp0_iter0_mux_case_363084_reg_6407;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057 <= ap_phi_mux_mux_case_41423_phi_fu_5405_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057 <= ap_phi_reg_pp0_iter0_mux_case_41687259_reg_8057;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378 <= ap_phi_mux_mux_case_4367_phi_fu_3558_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378 <= ap_phi_reg_pp0_iter0_mux_case_463191_reg_6378;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028 <= ap_phi_mux_mux_case_51424_phi_fu_5345_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028 <= ap_phi_reg_pp0_iter0_mux_case_51688266_reg_8028;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349 <= ap_phi_mux_mux_case_5368_phi_fu_3498_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349 <= ap_phi_reg_pp0_iter0_mux_case_563298_reg_6349;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999 <= ap_phi_mux_mux_case_61425_phi_fu_5285_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999 <= ap_phi_reg_pp0_iter0_mux_case_61689273_reg_7999;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320 <= ap_phi_mux_mux_case_6369_phi_fu_3438_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320 <= ap_phi_reg_pp0_iter0_mux_case_6633105_reg_6320;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970 <= ap_phi_mux_mux_case_71426_phi_fu_5225_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970 <= ap_phi_reg_pp0_iter0_mux_case_71690280_reg_7970;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291 <= ap_phi_mux_mux_case_7370_phi_fu_3378_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291 <= ap_phi_reg_pp0_iter0_mux_case_7634112_reg_6291;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 
    = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 
    = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 
    = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 
    = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12;
            elsif (((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12;
            elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 
    = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 
    = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 
    = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((icmp_ln109_fu_22560_p2 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_0))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 
    = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= ap_const_lv16_7FFF;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= ap_const_lv16_7FFF;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 
    = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 
    = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 
    = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 
    = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12;
            elsif (((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12;
            elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 
    = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 
    = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 
    = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1337)) then
                if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln109_4_fu_23749_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 
    = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633;
            end if; 
        end if;
    end process;

    mux_case_11420182_reg_1922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                mux_case_11420182_reg_1922 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                mux_case_11420182_reg_1922 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_11420182_reg_1922 <= ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922;
            end if; 
        end if;
    end process;

    mux_case_136414_reg_1516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                mux_case_136414_reg_1516 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                mux_case_136414_reg_1516 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_136414_reg_1516 <= ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516;
            end if; 
        end if;
    end process;

    mux_case_21421189_reg_1897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                mux_case_21421189_reg_1897 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                mux_case_21421189_reg_1897 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_21421189_reg_1897 <= ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897;
            end if; 
        end if;
    end process;

    mux_case_21421_reg_5522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                mux_case_21421_reg_5522 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                mux_case_21421_reg_5522 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                mux_case_21421_reg_5522 <= ap_phi_mux_mux_case_21421188_phi_fu_4439_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_21421_reg_5522 <= ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522;
            end if; 
        end if;
    end process;

    mux_case_236521_reg_1491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                mux_case_236521_reg_1491 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                mux_case_236521_reg_1491 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_236521_reg_1491 <= ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491;
            end if; 
        end if;
    end process;

    mux_case_2365_reg_3675_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                mux_case_2365_reg_3675 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                mux_case_2365_reg_3675 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                mux_case_2365_reg_3675 <= ap_phi_mux_mux_case_236520_phi_fu_2592_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_2365_reg_3675 <= ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675;
            end if; 
        end if;
    end process;

    mux_case_31422196_reg_1872_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                mux_case_31422196_reg_1872 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                mux_case_31422196_reg_1872 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_31422196_reg_1872 <= ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872;
            end if; 
        end if;
    end process;

    mux_case_31422_reg_5462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                mux_case_31422_reg_5462 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                mux_case_31422_reg_5462 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                mux_case_31422_reg_5462 <= ap_phi_mux_mux_case_31422195_phi_fu_4411_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_31422_reg_5462 <= ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462;
            end if; 
        end if;
    end process;

    mux_case_31686_reg_8892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                mux_case_31686_reg_8892 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                mux_case_31686_reg_8892 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                mux_case_31686_reg_8892 <= ap_phi_mux_mux_case_31686251_phi_fu_8618_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_31686_reg_8892 <= ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892;
            end if; 
        end if;
    end process;

    mux_case_336628_reg_1466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                mux_case_336628_reg_1466 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                mux_case_336628_reg_1466 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_336628_reg_1466 <= ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466;
            end if; 
        end if;
    end process;

    mux_case_3366_reg_3615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                mux_case_3366_reg_3615 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                mux_case_3366_reg_3615 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                mux_case_3366_reg_3615 <= ap_phi_mux_mux_case_336627_phi_fu_2564_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_3366_reg_3615 <= ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615;
            end if; 
        end if;
    end process;

    mux_case_3630_reg_7213_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                mux_case_3630_reg_7213 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                mux_case_3630_reg_7213 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                mux_case_3630_reg_7213 <= ap_phi_mux_mux_case_363083_phi_fu_6939_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_3630_reg_7213 <= ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213;
            end if; 
        end if;
    end process;

    mux_case_41423203_reg_1847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                mux_case_41423203_reg_1847 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                mux_case_41423203_reg_1847 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_41423203_reg_1847 <= ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847;
            end if; 
        end if;
    end process;

    mux_case_41423_reg_5402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                mux_case_41423_reg_5402 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                mux_case_41423_reg_5402 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                mux_case_41423_reg_5402 <= ap_phi_mux_mux_case_41423202_phi_fu_4383_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_41423_reg_5402 <= ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402;
            end if; 
        end if;
    end process;

    mux_case_41687_reg_8838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                mux_case_41687_reg_8838 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                mux_case_41687_reg_8838 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                mux_case_41687_reg_8838 <= ap_phi_mux_mux_case_41687258_phi_fu_8593_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_41687_reg_8838 <= ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838;
            end if; 
        end if;
    end process;

    mux_case_436735_reg_1441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                mux_case_436735_reg_1441 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                mux_case_436735_reg_1441 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_436735_reg_1441 <= ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441;
            end if; 
        end if;
    end process;

    mux_case_4367_reg_3555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                mux_case_4367_reg_3555 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                mux_case_4367_reg_3555 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                mux_case_4367_reg_3555 <= ap_phi_mux_mux_case_436734_phi_fu_2536_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_4367_reg_3555 <= ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555;
            end if; 
        end if;
    end process;

    mux_case_4631_reg_7159_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                mux_case_4631_reg_7159 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                mux_case_4631_reg_7159 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                mux_case_4631_reg_7159 <= ap_phi_mux_mux_case_463190_phi_fu_6914_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_4631_reg_7159 <= ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159;
            end if; 
        end if;
    end process;

    mux_case_51424210_reg_1822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                mux_case_51424210_reg_1822 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                mux_case_51424210_reg_1822 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_51424210_reg_1822 <= ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822;
            end if; 
        end if;
    end process;

    mux_case_51424_reg_5342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                mux_case_51424_reg_5342 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                mux_case_51424_reg_5342 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                mux_case_51424_reg_5342 <= ap_phi_mux_mux_case_51424209_phi_fu_4355_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_51424_reg_5342 <= ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342;
            end if; 
        end if;
    end process;

    mux_case_51688_reg_8784_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                mux_case_51688_reg_8784 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                mux_case_51688_reg_8784 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                mux_case_51688_reg_8784 <= ap_phi_mux_mux_case_51688265_phi_fu_8568_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_51688_reg_8784 <= ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784;
            end if; 
        end if;
    end process;

    mux_case_536842_reg_1416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                mux_case_536842_reg_1416 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                mux_case_536842_reg_1416 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_536842_reg_1416 <= ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416;
            end if; 
        end if;
    end process;

    mux_case_5368_reg_3495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                mux_case_5368_reg_3495 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                mux_case_5368_reg_3495 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                mux_case_5368_reg_3495 <= ap_phi_mux_mux_case_536841_phi_fu_2508_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_5368_reg_3495 <= ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495;
            end if; 
        end if;
    end process;

    mux_case_5632_reg_7105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                mux_case_5632_reg_7105 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                mux_case_5632_reg_7105 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                mux_case_5632_reg_7105 <= ap_phi_mux_mux_case_563297_phi_fu_6889_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_5632_reg_7105 <= ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105;
            end if; 
        end if;
    end process;

    mux_case_61425217_reg_1797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                mux_case_61425217_reg_1797 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                mux_case_61425217_reg_1797 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_61425217_reg_1797 <= ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797;
            end if; 
        end if;
    end process;

    mux_case_61425_reg_5282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                mux_case_61425_reg_5282 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                mux_case_61425_reg_5282 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                mux_case_61425_reg_5282 <= ap_phi_mux_mux_case_61425216_phi_fu_4327_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_61425_reg_5282 <= ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282;
            end if; 
        end if;
    end process;

    mux_case_61689_reg_8730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))))) then 
                mux_case_61689_reg_8730 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                mux_case_61689_reg_8730 <= ap_phi_mux_mux_case_61689272_phi_fu_8543_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))))) then 
                mux_case_61689_reg_8730 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_61689_reg_8730 <= ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730;
            end if; 
        end if;
    end process;

    mux_case_636949_reg_1391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                mux_case_636949_reg_1391 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                mux_case_636949_reg_1391 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_636949_reg_1391 <= ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391;
            end if; 
        end if;
    end process;

    mux_case_6369_reg_3435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                mux_case_6369_reg_3435 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                mux_case_6369_reg_3435 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                mux_case_6369_reg_3435 <= ap_phi_mux_mux_case_636948_phi_fu_2480_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_6369_reg_3435 <= ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435;
            end if; 
        end if;
    end process;

    mux_case_6633_reg_7051_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))))) then 
                mux_case_6633_reg_7051 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                mux_case_6633_reg_7051 <= ap_phi_mux_mux_case_6633104_phi_fu_6864_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))))) then 
                mux_case_6633_reg_7051 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_6633_reg_7051 <= ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051;
            end if; 
        end if;
    end process;

    mux_case_71426224_reg_1772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                mux_case_71426224_reg_1772 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa;
            elsif (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                mux_case_71426224_reg_1772 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_71426224_reg_1772 <= ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772;
            end if; 
        end if;
    end process;

    mux_case_71426_reg_5222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                mux_case_71426_reg_5222 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                mux_case_71426_reg_5222 <= ap_phi_mux_mux_case_71426223_phi_fu_4299_p16;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                mux_case_71426_reg_5222 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_71426_reg_5222 <= ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222;
            end if; 
        end if;
    end process;

    mux_case_71690_reg_8676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
                mux_case_71690_reg_8676 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
                mux_case_71690_reg_8676 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
                mux_case_71690_reg_8676 <= ap_phi_mux_mux_case_71690279_phi_fu_8518_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_71690_reg_8676 <= ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676;
            end if; 
        end if;
    end process;

    mux_case_737056_reg_1366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                mux_case_737056_reg_1366 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa;
            elsif (((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                mux_case_737056_reg_1366 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                mux_case_737056_reg_1366 <= ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366;
            end if; 
        end if;
    end process;

    mux_case_7370_reg_3375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                mux_case_7370_reg_3375 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                mux_case_7370_reg_3375 <= ap_phi_mux_mux_case_737055_phi_fu_2452_p16;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                mux_case_7370_reg_3375 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                mux_case_7370_reg_3375 <= ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375;
            end if; 
        end if;
    end process;

    mux_case_7634_reg_6997_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
                mux_case_7634_reg_6997 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
                mux_case_7634_reg_6997 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = 
    ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
                mux_case_7634_reg_6997 <= ap_phi_mux_mux_case_7634111_phi_fu_6839_p14;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mux_case_7634_reg_6997 <= ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16;
            elsif ((((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_0)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 <= ap_const_lv1_0;
            elsif (((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16;
            elsif (((trunc_ln104_reg_26078 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= ap_const_lv16_8000;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= ap_const_lv16_7FFF;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 <= ap_const_lv1_0;
            elsif (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16;
            elsif ((((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102;
            end if; 
        end if;
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= ap_const_lv16_8000;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 
    = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16;
            elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= ap_const_lv16_7FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln108_1_reg_26148 <= add_ln108_1_fu_20348_p2;
                add_ln108_reg_26100 <= add_ln108_fu_19068_p2;
                mul_ln109_1_reg_26168 <= mul_ln109_1_fu_21389_p2;
                mul_ln110_1_reg_26174 <= mul_ln110_1_fu_22429_p2;
                mul_ln110_reg_26120 <= mul_ln110_fu_20109_p2;
                tmp_56_reg_26088 <= sub_ln108_fu_18988_p2(26 downto 26);
                tmp_58_reg_26095 <= sub_ln108_fu_18988_p2(25 downto 25);
                tmp_76_reg_26136 <= sub_ln108_1_fu_20268_p2(26 downto 26);
                tmp_78_reg_26143 <= sub_ln108_1_fu_20268_p2(25 downto 25);
                trunc_ln104_1_reg_26126 <= trunc_ln104_1_fu_20118_p1;
                trunc_ln104_reg_26078 <= trunc_ln104_fu_18838_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter0_mux_case_11420181_reg_4464 <= ap_phi_mux_mux_case_11420182_phi_fu_1925_p18;
                ap_phi_reg_pp0_iter0_mux_case_21421188_reg_4436 <= ap_phi_mux_mux_case_21421189_phi_fu_1900_p18;
                ap_phi_reg_pp0_iter0_mux_case_31422195_reg_4408 <= ap_phi_mux_mux_case_31422196_phi_fu_1875_p18;
                ap_phi_reg_pp0_iter0_mux_case_41423202_reg_4380 <= ap_phi_mux_mux_case_41423203_phi_fu_1850_p18;
                ap_phi_reg_pp0_iter0_mux_case_51424209_reg_4352 <= ap_phi_mux_mux_case_51424210_phi_fu_1825_p18;
                ap_phi_reg_pp0_iter0_mux_case_61425216_reg_4324 <= ap_phi_mux_mux_case_61425217_phi_fu_1800_p18;
                ap_phi_reg_pp0_iter0_mux_case_71426223_reg_4296 <= ap_phi_mux_mux_case_71426224_phi_fu_1775_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_reg_3859 <= add_ln108_1_fu_20348_p2;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_reg_3888 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_reg_3948 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_reg_4006 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_reg_4064 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_reg_4122 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_reg_4180 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_reg_4238 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter0_mux_case_136413_reg_2617 <= ap_phi_mux_mux_case_136414_phi_fu_1519_p18;
                ap_phi_reg_pp0_iter0_mux_case_236520_reg_2589 <= ap_phi_mux_mux_case_236521_phi_fu_1494_p18;
                ap_phi_reg_pp0_iter0_mux_case_336627_reg_2561 <= ap_phi_mux_mux_case_336628_phi_fu_1469_p18;
                ap_phi_reg_pp0_iter0_mux_case_436734_reg_2533 <= ap_phi_mux_mux_case_436735_phi_fu_1444_p18;
                ap_phi_reg_pp0_iter0_mux_case_536841_reg_2505 <= ap_phi_mux_mux_case_536842_phi_fu_1419_p18;
                ap_phi_reg_pp0_iter0_mux_case_636948_reg_2477 <= ap_phi_mux_mux_case_636949_phi_fu_1394_p18;
                ap_phi_reg_pp0_iter0_mux_case_737055_reg_2449 <= ap_phi_mux_mux_case_737056_phi_fu_1369_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_reg_2012 <= add_ln108_fu_19068_p2;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_reg_2041 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_reg_2101 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_reg_2159 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_reg_2217 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_reg_2275 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_reg_2333 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18;
                ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_reg_2391 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delta_1_reg_26029 <= delta_1_fu_15601_p2;
                icmp_ln110_4_reg_26300 <= icmp_ln110_4_fu_25205_p2;
                icmp_ln110_reg_26277 <= icmp_ln110_fu_25006_p2;
                sub_ln110_1_reg_26290 <= sub_ln110_1_fu_25199_p2;
                sub_ln110_reg_26267 <= sub_ln110_fu_25000_p2;
                tmp_reg_26022 <= mul_ln98_fu_15531_p2(23 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln109_2_reg_26208 <= icmp_ln109_2_fu_22577_p2;
                icmp_ln109_4_reg_26236 <= icmp_ln109_4_fu_23749_p2;
                icmp_ln109_5_reg_26247 <= icmp_ln109_5_fu_23766_p2;
                icmp_ln109_reg_26197 <= icmp_ln109_fu_22560_p2;
                mul_ln111_1_reg_26252 <= mul_ln111_1_fu_24807_p2;
                mul_ln111_reg_26213 <= mul_ln111_fu_23618_p2;
                sub_ln109_1_reg_26228 <= sub_ln109_1_fu_23743_p2;
                sub_ln109_reg_26189 <= sub_ln109_fu_22554_p2;
                tmp_61_reg_26201 <= sub_ln109_fu_22554_p2(26 downto 26);
                tmp_81_reg_26240 <= sub_ln109_1_fu_23743_p2(26 downto 26);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_ln108_1_reg_26072 <= mul_ln108_1_fu_18828_p2;
                mul_ln108_reg_26053 <= mul_ln108_fu_16740_p2;
                mul_ln109_reg_26059 <= mul_ln109_fu_17782_p2;
                sext_ln104_1_reg_26041 <= sext_ln104_1_fu_15696_p1;
                sext_ln104_reg_26034 <= sext_ln104_fu_15692_p1;
                tmp_48_reg_26316 <= tmp_48_fu_25370_p13;
                tmp_52_reg_26333 <= tmp_52_fu_25563_p13;
                u_index_1_reg_26065 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1;
                u_index_reg_26047 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln108_1_fu_20348_p2 <= std_logic_vector(unsigned(trunc_ln108_1_fu_20288_p4) + unsigned(zext_ln108_1_fu_20344_p1));
    add_ln108_fu_19068_p2 <= std_logic_vector(unsigned(trunc_ln4_fu_19008_p4) + unsigned(zext_ln108_fu_19064_p1));
    add_ln109_1_fu_25062_p2 <= std_logic_vector(unsigned(trunc_ln109_1_fu_25017_p4) + unsigned(zext_ln109_1_fu_25058_p1));
    add_ln109_fu_24863_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_24818_p4) + unsigned(zext_ln109_fu_24859_p1));
    add_ln110_1_fu_25471_p2 <= std_logic_vector(unsigned(trunc_ln110_1_fu_25416_p4) + unsigned(zext_ln110_1_fu_25467_p1));
    add_ln110_fu_25278_p2 <= std_logic_vector(unsigned(trunc_ln6_fu_25223_p4) + unsigned(zext_ln110_fu_25274_p1));
    add_ln111_1_fu_25906_p2 <= std_logic_vector(unsigned(trunc_ln111_1_fu_25846_p4) + unsigned(zext_ln111_1_fu_25902_p1));
    add_ln111_fu_25693_p2 <= std_logic_vector(unsigned(trunc_ln7_fu_25633_p4) + unsigned(zext_ln111_fu_25689_p1));
    and_ln108_1_fu_22475_p2 <= (xor_ln108_1_fu_22458_p2 and or_ln108_1_fu_22469_p2);
    and_ln108_2_fu_22481_p2 <= (tmp_60_fu_22434_p3 and tmp_56_reg_26088);
    and_ln108_3_fu_22492_p2 <= (xor_ln108_4_fu_22486_p2 and ap_phi_mux_empty_15_phi_fu_2648_p4);
    and_ln108_4_fu_20338_p2 <= (tmp_77_fu_20298_p3 and or_ln108_3_fu_20332_p2);
    and_ln108_5_fu_23664_p2 <= (xor_ln108_7_fu_23647_p2 and or_ln108_4_fu_23658_p2);
    and_ln108_6_fu_23670_p2 <= (tmp_80_fu_23623_p3 and tmp_76_reg_26136);
    and_ln108_7_fu_23681_p2 <= (xor_ln108_9_fu_23675_p2 and ap_phi_mux_empty_19_phi_fu_4495_p4);
    and_ln108_fu_19058_p2 <= (tmp_57_fu_19018_p3 and or_ln108_fu_19052_p2);
    and_ln109_1_fu_24925_p2 <= (xor_ln109_1_fu_24908_p2 and or_ln109_1_fu_24919_p2);
    and_ln109_2_fu_24931_p2 <= (tmp_65_fu_24882_p3 and tmp_61_reg_26201);
    and_ln109_3_fu_24942_p2 <= (xor_ln109_4_fu_24936_p2 and ap_phi_mux_empty_16_phi_fu_6990_p4);
    and_ln109_4_fu_25052_p2 <= (tmp_82_fu_25026_p3 and or_ln109_3_fu_25047_p2);
    and_ln109_5_fu_25124_p2 <= (xor_ln109_7_fu_25107_p2 and or_ln109_4_fu_25118_p2);
    and_ln109_6_fu_25130_p2 <= (tmp_85_fu_25081_p3 and tmp_81_reg_26240);
    and_ln109_7_fu_25141_p2 <= (xor_ln109_9_fu_25135_p2 and ap_phi_mux_empty_20_phi_fu_8669_p4);
    and_ln109_fu_24853_p2 <= (tmp_62_fu_24827_p3 and or_ln109_fu_24848_p2);
    and_ln110_1_fu_25340_p2 <= (xor_ln110_1_fu_25322_p2 and or_ln110_1_fu_25334_p2);
    and_ln110_2_fu_25346_p2 <= (tmp_70_fu_25295_p3 and tmp_66_fu_25216_p3);
    and_ln110_3_fu_25358_p2 <= (xor_ln110_4_fu_25352_p2 and ap_phi_mux_empty_17_phi_fu_10597_p4);
    and_ln110_4_fu_25461_p2 <= (tmp_87_fu_25425_p3 and or_ln110_3_fu_25455_p2);
    and_ln110_5_fu_25533_p2 <= (xor_ln110_7_fu_25515_p2 and or_ln110_4_fu_25527_p2);
    and_ln110_6_fu_25539_p2 <= (tmp_90_fu_25488_p3 and tmp_86_fu_25409_p3);
    and_ln110_7_fu_25551_p2 <= (xor_ln110_9_fu_25545_p2 and ap_phi_mux_empty_21_phi_fu_12531_p4);
    and_ln110_fu_25268_p2 <= (tmp_67_fu_25232_p3 and or_ln110_fu_25262_p2);
    and_ln111_1_fu_25749_p2 <= (xor_ln111_1_fu_25731_p2 and or_ln111_1_fu_25743_p2);
    and_ln111_2_fu_25755_p2 <= (tmp_75_fu_25704_p3 and tmp_71_fu_25625_p3);
    and_ln111_3_fu_25767_p2 <= (xor_ln111_4_fu_25761_p2 and ap_phi_mux_empty_18_phi_fu_13780_p4);
    and_ln111_4_fu_25896_p2 <= (tmp_92_fu_25856_p3 and or_ln111_3_fu_25890_p2);
    and_ln111_5_fu_25962_p2 <= (xor_ln111_7_fu_25944_p2 and or_ln111_4_fu_25956_p2);
    and_ln111_6_fu_25968_p2 <= (tmp_95_fu_25917_p3 and tmp_91_fu_25838_p3);
    and_ln111_7_fu_25980_p2 <= (xor_ln111_9_fu_25974_p2 and ap_phi_mux_empty_22_phi_fu_15110_p4);
    and_ln111_fu_25683_p2 <= (tmp_72_fu_25643_p3 and or_ln111_fu_25677_p2);
    and_ln98_1_fu_15647_p2 <= (xor_ln98_fu_15619_p2 and or_ln98_1_fu_15641_p2);
    and_ln98_2_fu_15653_p2 <= (tmp_reg_26022 and tmp_55_fu_15610_p3);
    and_ln98_3_fu_15664_p2 <= (xor_ln98_3_fu_15658_p2 and ap_phi_mux_empty_phi_fu_1128_p4);
    and_ln98_fu_15591_p2 <= (tmp_53_fu_15559_p3 and or_ln98_fu_15585_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1337_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1337 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_15_phi_fu_2648_p4_assign_proc : process(tmp_56_reg_26088, or_ln108_6_fu_22446_p2, ap_phi_reg_pp0_iter0_empty_15_reg_2645)
    begin
        if ((tmp_56_reg_26088 = ap_const_lv1_0)) then 
            ap_phi_mux_empty_15_phi_fu_2648_p4 <= ap_const_lv1_0;
        elsif ((tmp_56_reg_26088 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_15_phi_fu_2648_p4 <= or_ln108_6_fu_22446_p2;
        else 
            ap_phi_mux_empty_15_phi_fu_2648_p4 <= ap_phi_reg_pp0_iter0_empty_15_reg_2645;
        end if; 
    end process;


    ap_phi_mux_empty_16_phi_fu_6990_p4_assign_proc : process(tmp_61_reg_26201, or_ln109_6_fu_24896_p2, ap_phi_reg_pp0_iter1_empty_16_reg_6986)
    begin
        if ((tmp_61_reg_26201 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_16_phi_fu_6990_p4 <= or_ln109_6_fu_24896_p2;
        else 
            ap_phi_mux_empty_16_phi_fu_6990_p4 <= ap_phi_reg_pp0_iter1_empty_16_reg_6986;
        end if; 
    end process;


    ap_phi_mux_empty_17_phi_fu_10597_p4_assign_proc : process(or_ln110_6_fu_25309_p2, ap_phi_reg_pp0_iter1_empty_17_reg_10594, tmp_66_fu_25216_p3)
    begin
        if ((tmp_66_fu_25216_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_empty_17_phi_fu_10597_p4 <= ap_const_lv1_0;
        elsif ((tmp_66_fu_25216_p3 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_17_phi_fu_10597_p4 <= or_ln110_6_fu_25309_p2;
        else 
            ap_phi_mux_empty_17_phi_fu_10597_p4 <= ap_phi_reg_pp0_iter1_empty_17_reg_10594;
        end if; 
    end process;


    ap_phi_mux_empty_18_phi_fu_13780_p4_assign_proc : process(or_ln111_6_fu_25718_p2, ap_phi_reg_pp0_iter1_empty_18_reg_13777, tmp_71_fu_25625_p3)
    begin
        if ((tmp_71_fu_25625_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_empty_18_phi_fu_13780_p4 <= ap_const_lv1_0;
        elsif ((tmp_71_fu_25625_p3 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_18_phi_fu_13780_p4 <= or_ln111_6_fu_25718_p2;
        else 
            ap_phi_mux_empty_18_phi_fu_13780_p4 <= ap_phi_reg_pp0_iter1_empty_18_reg_13777;
        end if; 
    end process;


    ap_phi_mux_empty_19_phi_fu_4495_p4_assign_proc : process(tmp_76_reg_26136, or_ln108_7_fu_23635_p2, ap_phi_reg_pp0_iter0_empty_19_reg_4492)
    begin
        if ((tmp_76_reg_26136 = ap_const_lv1_0)) then 
            ap_phi_mux_empty_19_phi_fu_4495_p4 <= ap_const_lv1_0;
        elsif ((tmp_76_reg_26136 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_19_phi_fu_4495_p4 <= or_ln108_7_fu_23635_p2;
        else 
            ap_phi_mux_empty_19_phi_fu_4495_p4 <= ap_phi_reg_pp0_iter0_empty_19_reg_4492;
        end if; 
    end process;


    ap_phi_mux_empty_20_phi_fu_8669_p4_assign_proc : process(tmp_81_reg_26240, or_ln109_7_fu_25095_p2, ap_phi_reg_pp0_iter1_empty_20_reg_8665)
    begin
        if ((tmp_81_reg_26240 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_20_phi_fu_8669_p4 <= or_ln109_7_fu_25095_p2;
        else 
            ap_phi_mux_empty_20_phi_fu_8669_p4 <= ap_phi_reg_pp0_iter1_empty_20_reg_8665;
        end if; 
    end process;


    ap_phi_mux_empty_21_phi_fu_12531_p4_assign_proc : process(or_ln110_7_fu_25502_p2, ap_phi_reg_pp0_iter1_empty_21_reg_12528, tmp_86_fu_25409_p3)
    begin
        if ((tmp_86_fu_25409_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_empty_21_phi_fu_12531_p4 <= ap_const_lv1_0;
        elsif ((tmp_86_fu_25409_p3 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_21_phi_fu_12531_p4 <= or_ln110_7_fu_25502_p2;
        else 
            ap_phi_mux_empty_21_phi_fu_12531_p4 <= ap_phi_reg_pp0_iter1_empty_21_reg_12528;
        end if; 
    end process;


    ap_phi_mux_empty_22_phi_fu_15110_p4_assign_proc : process(or_ln111_7_fu_25931_p2, ap_phi_reg_pp0_iter1_empty_22_reg_15107, tmp_91_fu_25838_p3)
    begin
        if ((tmp_91_fu_25838_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_empty_22_phi_fu_15110_p4 <= ap_const_lv1_0;
        elsif ((tmp_91_fu_25838_p3 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_22_phi_fu_15110_p4 <= or_ln111_7_fu_25931_p2;
        else 
            ap_phi_mux_empty_22_phi_fu_15110_p4 <= ap_phi_reg_pp0_iter1_empty_22_reg_15107;
        end if; 
    end process;


    ap_phi_mux_empty_phi_fu_1128_p4_assign_proc : process(tmp_reg_26022, sext_ln98_2_fu_15607_p1)
    begin
        if ((tmp_reg_26022 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_phi_fu_1128_p4 <= sext_ln98_2_fu_15607_p1(15 downto 15);
        else 
            ap_phi_mux_empty_phi_fu_1128_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_phi_mux_mux_case_11420181_phi_fu_4467_p16_assign_proc : process(mux_case_11420182_reg_1922, trunc_ln104_1_reg_26126, add_ln108_1_reg_26148, ap_phi_reg_pp0_iter0_mux_case_11420181_reg_4464)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_mux_case_11420181_phi_fu_4467_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_11420181_phi_fu_4467_p16 <= mux_case_11420182_reg_1922;
        else 
            ap_phi_mux_mux_case_11420181_phi_fu_4467_p16 <= ap_phi_reg_pp0_iter0_mux_case_11420181_reg_4464;
        end if; 
    end process;


    ap_phi_mux_mux_case_11420182_phi_fu_1925_p18_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i, trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_11420182_phi_fu_1925_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_11420182_phi_fu_1925_p18 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i;
        else 
            ap_phi_mux_mux_case_11420182_phi_fu_1925_p18 <= ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922;
        end if; 
    end process;


    ap_phi_mux_mux_case_11420_phi_fu_5585_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_11420181_phi_fu_4467_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_mux_case_11420_reg_5582)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_mux_case_11420_phi_fu_5585_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_mux_case_11420_phi_fu_5585_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_mux_case_11420_phi_fu_5585_p36 <= ap_phi_mux_mux_case_11420181_phi_fu_4467_p16;
        else 
            ap_phi_mux_mux_case_11420_phi_fu_5585_p36 <= ap_phi_reg_pp0_iter0_mux_case_11420_reg_5582;
        end if; 
    end process;


    ap_phi_mux_mux_case_136413_phi_fu_2620_p16_assign_proc : process(mux_case_136414_reg_1516, trunc_ln104_reg_26078, add_ln108_reg_26100, ap_phi_reg_pp0_iter0_mux_case_136413_reg_2617)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_mux_case_136413_phi_fu_2620_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_136413_phi_fu_2620_p16 <= mux_case_136414_reg_1516;
        else 
            ap_phi_mux_mux_case_136413_phi_fu_2620_p16 <= ap_phi_reg_pp0_iter0_mux_case_136413_reg_2617;
        end if; 
    end process;


    ap_phi_mux_mux_case_136414_phi_fu_1519_p18_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i, trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_136414_phi_fu_1519_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_136414_phi_fu_1519_p18 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i;
        else 
            ap_phi_mux_mux_case_136414_phi_fu_1519_p18 <= ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516;
        end if; 
    end process;


    ap_phi_mux_mux_case_1364_phi_fu_3738_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_136413_phi_fu_2620_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_mux_case_1364_reg_3735)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_mux_case_1364_phi_fu_3738_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_mux_case_1364_phi_fu_3738_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_mux_case_1364_phi_fu_3738_p36 <= ap_phi_mux_mux_case_136413_phi_fu_2620_p16;
        else 
            ap_phi_mux_mux_case_1364_phi_fu_3738_p36 <= ap_phi_reg_pp0_iter0_mux_case_1364_reg_3735;
        end if; 
    end process;


    ap_phi_mux_mux_case_21421188_phi_fu_4439_p16_assign_proc : process(mux_case_21421189_reg_1897, trunc_ln104_1_reg_26126, add_ln108_1_reg_26148, ap_phi_reg_pp0_iter0_mux_case_21421188_reg_4436)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_mux_case_21421188_phi_fu_4439_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_21421188_phi_fu_4439_p16 <= mux_case_21421189_reg_1897;
        else 
            ap_phi_mux_mux_case_21421188_phi_fu_4439_p16 <= ap_phi_reg_pp0_iter0_mux_case_21421188_reg_4436;
        end if; 
    end process;


    ap_phi_mux_mux_case_21421189_phi_fu_1900_p18_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i, trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_21421189_phi_fu_1900_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_21421189_phi_fu_1900_p18 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i;
        else 
            ap_phi_mux_mux_case_21421189_phi_fu_1900_p18 <= ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897;
        end if; 
    end process;


    ap_phi_mux_mux_case_21421_phi_fu_5525_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_21421188_phi_fu_4439_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_mux_case_21421_phi_fu_5525_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_mux_case_21421_phi_fu_5525_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_mux_case_21421_phi_fu_5525_p36 <= ap_phi_mux_mux_case_21421188_phi_fu_4439_p16;
        else 
            ap_phi_mux_mux_case_21421_phi_fu_5525_p36 <= ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522;
        end if; 
    end process;


    ap_phi_mux_mux_case_21685244_phi_fu_8643_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_21685245_phi_fu_8118_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_mux_case_21685244_reg_8640)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_mux_case_21685244_phi_fu_8643_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_21685244_phi_fu_8643_p14 <= ap_phi_mux_mux_case_21685245_phi_fu_8118_p16;
        else 
            ap_phi_mux_mux_case_21685244_phi_fu_8643_p14 <= ap_phi_reg_pp0_iter1_mux_case_21685244_reg_8640;
        end if; 
    end process;


    ap_phi_mux_mux_case_21685245_phi_fu_8118_p16_assign_proc : process(mux_case_21421_reg_5522, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_21685245_phi_fu_8118_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_21685245_phi_fu_8118_p16 <= mux_case_21421_reg_5522;
        else 
            ap_phi_mux_mux_case_21685245_phi_fu_8118_p16 <= ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115;
        end if; 
    end process;


    ap_phi_mux_mux_case_21685_phi_fu_8949_p32_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_21685244_phi_fu_8643_p14, or_ln109_5_fu_25147_p2, and_ln109_5_fu_25124_p2, and_ln109_7_fu_25141_p2, ap_phi_reg_pp0_iter1_mux_case_21685_reg_8946)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
            ap_phi_mux_mux_case_21685_phi_fu_8949_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
            ap_phi_mux_mux_case_21685_phi_fu_8949_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_5_fu_25147_p2 = ap_const_lv1_0) or ((or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
            ap_phi_mux_mux_case_21685_phi_fu_8949_p32 <= ap_phi_mux_mux_case_21685244_phi_fu_8643_p14;
        else 
            ap_phi_mux_mux_case_21685_phi_fu_8949_p32 <= ap_phi_reg_pp0_iter1_mux_case_21685_reg_8946;
        end if; 
    end process;


    ap_phi_mux_mux_case_236520_phi_fu_2592_p16_assign_proc : process(mux_case_236521_reg_1491, trunc_ln104_reg_26078, add_ln108_reg_26100, ap_phi_reg_pp0_iter0_mux_case_236520_reg_2589)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_mux_case_236520_phi_fu_2592_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_236520_phi_fu_2592_p16 <= mux_case_236521_reg_1491;
        else 
            ap_phi_mux_mux_case_236520_phi_fu_2592_p16 <= ap_phi_reg_pp0_iter0_mux_case_236520_reg_2589;
        end if; 
    end process;


    ap_phi_mux_mux_case_236521_phi_fu_1494_p18_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i, trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_236521_phi_fu_1494_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_236521_phi_fu_1494_p18 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i;
        else 
            ap_phi_mux_mux_case_236521_phi_fu_1494_p18 <= ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491;
        end if; 
    end process;


    ap_phi_mux_mux_case_2365_phi_fu_3678_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_236520_phi_fu_2592_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_mux_case_2365_phi_fu_3678_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_mux_case_2365_phi_fu_3678_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_mux_case_2365_phi_fu_3678_p36 <= ap_phi_mux_mux_case_236520_phi_fu_2592_p16;
        else 
            ap_phi_mux_mux_case_2365_phi_fu_3678_p36 <= ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675;
        end if; 
    end process;


    ap_phi_mux_mux_case_262976_phi_fu_6964_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_262977_phi_fu_6439_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_mux_case_262976_reg_6961)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_mux_case_262976_phi_fu_6964_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_262976_phi_fu_6964_p14 <= ap_phi_mux_mux_case_262977_phi_fu_6439_p16;
        else 
            ap_phi_mux_mux_case_262976_phi_fu_6964_p14 <= ap_phi_reg_pp0_iter1_mux_case_262976_reg_6961;
        end if; 
    end process;


    ap_phi_mux_mux_case_262977_phi_fu_6439_p16_assign_proc : process(mux_case_2365_reg_3675, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1))) then 
            ap_phi_mux_mux_case_262977_phi_fu_6439_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_mux_case_262977_phi_fu_6439_p16 <= mux_case_2365_reg_3675;
        else 
            ap_phi_mux_mux_case_262977_phi_fu_6439_p16 <= ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436;
        end if; 
    end process;


    ap_phi_mux_mux_case_2629_phi_fu_7270_p32_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_262976_phi_fu_6964_p14, or_ln109_2_fu_24948_p2, and_ln109_1_fu_24925_p2, and_ln109_3_fu_24942_p2, ap_phi_reg_pp0_iter1_mux_case_2629_reg_7267)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
            ap_phi_mux_mux_case_2629_phi_fu_7270_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
            ap_phi_mux_mux_case_2629_phi_fu_7270_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_2_fu_24948_p2 = ap_const_lv1_0) or ((or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
            ap_phi_mux_mux_case_2629_phi_fu_7270_p32 <= ap_phi_mux_mux_case_262976_phi_fu_6964_p14;
        else 
            ap_phi_mux_mux_case_2629_phi_fu_7270_p32 <= ap_phi_reg_pp0_iter1_mux_case_2629_reg_7267;
        end if; 
    end process;


    ap_phi_mux_mux_case_31422195_phi_fu_4411_p16_assign_proc : process(mux_case_31422196_reg_1872, trunc_ln104_1_reg_26126, add_ln108_1_reg_26148, ap_phi_reg_pp0_iter0_mux_case_31422195_reg_4408)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) then 
            ap_phi_mux_mux_case_31422195_phi_fu_4411_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_31422195_phi_fu_4411_p16 <= mux_case_31422196_reg_1872;
        else 
            ap_phi_mux_mux_case_31422195_phi_fu_4411_p16 <= ap_phi_reg_pp0_iter0_mux_case_31422195_reg_4408;
        end if; 
    end process;


    ap_phi_mux_mux_case_31422196_phi_fu_1875_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_31422196_phi_fu_1875_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_31422196_phi_fu_1875_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa;
        else 
            ap_phi_mux_mux_case_31422196_phi_fu_1875_p18 <= ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872;
        end if; 
    end process;


    ap_phi_mux_mux_case_31422_phi_fu_5465_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_31422195_phi_fu_4411_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_mux_case_31422_phi_fu_5465_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_mux_case_31422_phi_fu_5465_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_mux_case_31422_phi_fu_5465_p36 <= ap_phi_mux_mux_case_31422195_phi_fu_4411_p16;
        else 
            ap_phi_mux_mux_case_31422_phi_fu_5465_p36 <= ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462;
        end if; 
    end process;


    ap_phi_mux_mux_case_31686251_phi_fu_8618_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_31686252_phi_fu_8089_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_mux_case_31686251_reg_8615)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_mux_case_31686251_phi_fu_8618_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_31686251_phi_fu_8618_p14 <= ap_phi_mux_mux_case_31686252_phi_fu_8089_p16;
        else 
            ap_phi_mux_mux_case_31686251_phi_fu_8618_p14 <= ap_phi_reg_pp0_iter1_mux_case_31686251_reg_8615;
        end if; 
    end process;


    ap_phi_mux_mux_case_31686252_phi_fu_8089_p16_assign_proc : process(mux_case_31422_reg_5462, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_31686252_phi_fu_8089_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_31686252_phi_fu_8089_p16 <= mux_case_31422_reg_5462;
        else 
            ap_phi_mux_mux_case_31686252_phi_fu_8089_p16 <= ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086;
        end if; 
    end process;


    ap_phi_mux_mux_case_31686_phi_fu_8895_p32_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_31686251_phi_fu_8618_p14, or_ln109_5_fu_25147_p2, and_ln109_5_fu_25124_p2, and_ln109_7_fu_25141_p2, ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
            ap_phi_mux_mux_case_31686_phi_fu_8895_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
            ap_phi_mux_mux_case_31686_phi_fu_8895_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_5_fu_25147_p2 = ap_const_lv1_0) or ((or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
            ap_phi_mux_mux_case_31686_phi_fu_8895_p32 <= ap_phi_mux_mux_case_31686251_phi_fu_8618_p14;
        else 
            ap_phi_mux_mux_case_31686_phi_fu_8895_p32 <= ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892;
        end if; 
    end process;


    ap_phi_mux_mux_case_32140307_phi_fu_12509_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_32140308_phi_fu_12115_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_mux_case_32140307_reg_12506)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_mux_case_32140307_phi_fu_12509_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_mux_case_32140307_phi_fu_12509_p12 <= ap_phi_mux_mux_case_32140308_phi_fu_12115_p14;
        else 
            ap_phi_mux_mux_case_32140307_phi_fu_12509_p12 <= ap_phi_reg_pp0_iter1_mux_case_32140307_reg_12506;
        end if; 
    end process;


    ap_phi_mux_mux_case_32140308_phi_fu_12115_p14_assign_proc : process(mux_case_31686_reg_8892, trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_mux_case_32140308_reg_12112)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_32140308_phi_fu_12115_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_32140308_phi_fu_12115_p14 <= mux_case_31686_reg_8892;
        else 
            ap_phi_mux_mux_case_32140308_phi_fu_12115_p14 <= ap_phi_reg_pp0_iter1_mux_case_32140308_reg_12112;
        end if; 
    end process;


    ap_phi_mux_mux_case_32140_phi_fu_12823_p28_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_32140307_phi_fu_12509_p12, or_ln110_5_fu_25557_p2, and_ln110_5_fu_25533_p2, and_ln110_7_fu_25551_p2, ap_phi_reg_pp0_iter1_mux_case_32140_reg_12820)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
            ap_phi_mux_mux_case_32140_phi_fu_12823_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
            ap_phi_mux_mux_case_32140_phi_fu_12823_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_5_fu_25557_p2 = ap_const_lv1_0) or ((or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) 
    and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
            ap_phi_mux_mux_case_32140_phi_fu_12823_p28 <= ap_phi_mux_mux_case_32140307_phi_fu_12509_p12;
        else 
            ap_phi_mux_mux_case_32140_phi_fu_12823_p28 <= ap_phi_reg_pp0_iter1_mux_case_32140_reg_12820;
        end if; 
    end process;


    ap_phi_mux_mux_case_336627_phi_fu_2564_p16_assign_proc : process(mux_case_336628_reg_1466, trunc_ln104_reg_26078, add_ln108_reg_26100, ap_phi_reg_pp0_iter0_mux_case_336627_reg_2561)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_3)) then 
            ap_phi_mux_mux_case_336627_phi_fu_2564_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_336627_phi_fu_2564_p16 <= mux_case_336628_reg_1466;
        else 
            ap_phi_mux_mux_case_336627_phi_fu_2564_p16 <= ap_phi_reg_pp0_iter0_mux_case_336627_reg_2561;
        end if; 
    end process;


    ap_phi_mux_mux_case_336628_phi_fu_1469_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_336628_phi_fu_1469_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_336628_phi_fu_1469_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa;
        else 
            ap_phi_mux_mux_case_336628_phi_fu_1469_p18 <= ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466;
        end if; 
    end process;


    ap_phi_mux_mux_case_3366_phi_fu_3618_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_336627_phi_fu_2564_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_mux_case_3366_phi_fu_3618_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_mux_case_3366_phi_fu_3618_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_mux_case_3366_phi_fu_3618_p36 <= ap_phi_mux_mux_case_336627_phi_fu_2564_p16;
        else 
            ap_phi_mux_mux_case_3366_phi_fu_3618_p36 <= ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615;
        end if; 
    end process;


    ap_phi_mux_mux_case_363083_phi_fu_6939_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_363084_phi_fu_6410_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_mux_case_363083_reg_6936)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_mux_case_363083_phi_fu_6939_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_363083_phi_fu_6939_p14 <= ap_phi_mux_mux_case_363084_phi_fu_6410_p16;
        else 
            ap_phi_mux_mux_case_363083_phi_fu_6939_p14 <= ap_phi_reg_pp0_iter1_mux_case_363083_reg_6936;
        end if; 
    end process;


    ap_phi_mux_mux_case_363084_phi_fu_6410_p16_assign_proc : process(mux_case_3366_reg_3615, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2))) then 
            ap_phi_mux_mux_case_363084_phi_fu_6410_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_mux_case_363084_phi_fu_6410_p16 <= mux_case_3366_reg_3615;
        else 
            ap_phi_mux_mux_case_363084_phi_fu_6410_p16 <= ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407;
        end if; 
    end process;


    ap_phi_mux_mux_case_3630_phi_fu_7216_p32_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_363083_phi_fu_6939_p14, or_ln109_2_fu_24948_p2, and_ln109_1_fu_24925_p2, and_ln109_3_fu_24942_p2, ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
            ap_phi_mux_mux_case_3630_phi_fu_7216_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
            ap_phi_mux_mux_case_3630_phi_fu_7216_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_2_fu_24948_p2 = ap_const_lv1_0) or ((or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
            ap_phi_mux_mux_case_3630_phi_fu_7216_p32 <= ap_phi_mux_mux_case_363083_phi_fu_6939_p14;
        else 
            ap_phi_mux_mux_case_3630_phi_fu_7216_p32 <= ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213;
        end if; 
    end process;


    ap_phi_mux_mux_case_3894139_phi_fu_10575_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_3894140_phi_fu_10181_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_mux_case_3894139_reg_10572)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_mux_case_3894139_phi_fu_10575_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_mux_case_3894139_phi_fu_10575_p12 <= ap_phi_mux_mux_case_3894140_phi_fu_10181_p14;
        else 
            ap_phi_mux_mux_case_3894139_phi_fu_10575_p12 <= ap_phi_reg_pp0_iter1_mux_case_3894139_reg_10572;
        end if; 
    end process;


    ap_phi_mux_mux_case_3894140_phi_fu_10181_p14_assign_proc : process(mux_case_3630_reg_7213, trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_mux_case_3894140_reg_10178)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_3894140_phi_fu_10181_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_3894140_phi_fu_10181_p14 <= mux_case_3630_reg_7213;
        else 
            ap_phi_mux_mux_case_3894140_phi_fu_10181_p14 <= ap_phi_reg_pp0_iter1_mux_case_3894140_reg_10178;
        end if; 
    end process;


    ap_phi_mux_mux_case_3894_phi_fu_10889_p28_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_3894139_phi_fu_10575_p12, or_ln110_2_fu_25364_p2, and_ln110_1_fu_25340_p2, and_ln110_3_fu_25358_p2, ap_phi_reg_pp0_iter1_mux_case_3894_reg_10886)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
            ap_phi_mux_mux_case_3894_phi_fu_10889_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
            ap_phi_mux_mux_case_3894_phi_fu_10889_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_2_fu_25364_p2 = ap_const_lv1_0) or ((or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 
    = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
            ap_phi_mux_mux_case_3894_phi_fu_10889_p28 <= ap_phi_mux_mux_case_3894139_phi_fu_10575_p12;
        else 
            ap_phi_mux_mux_case_3894_phi_fu_10889_p28 <= ap_phi_reg_pp0_iter1_mux_case_3894_reg_10886;
        end if; 
    end process;


    ap_phi_mux_mux_case_41423202_phi_fu_4383_p16_assign_proc : process(mux_case_41423203_reg_1847, trunc_ln104_1_reg_26126, add_ln108_1_reg_26148, ap_phi_reg_pp0_iter0_mux_case_41423202_reg_4380)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_mux_case_41423202_phi_fu_4383_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_41423202_phi_fu_4383_p16 <= mux_case_41423203_reg_1847;
        else 
            ap_phi_mux_mux_case_41423202_phi_fu_4383_p16 <= ap_phi_reg_pp0_iter0_mux_case_41423202_reg_4380;
        end if; 
    end process;


    ap_phi_mux_mux_case_41423203_phi_fu_1850_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_41423203_phi_fu_1850_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_41423203_phi_fu_1850_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa;
        else 
            ap_phi_mux_mux_case_41423203_phi_fu_1850_p18 <= ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847;
        end if; 
    end process;


    ap_phi_mux_mux_case_41423_phi_fu_5405_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_41423202_phi_fu_4383_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_mux_case_41423_phi_fu_5405_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_mux_case_41423_phi_fu_5405_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_mux_case_41423_phi_fu_5405_p36 <= ap_phi_mux_mux_case_41423202_phi_fu_4383_p16;
        else 
            ap_phi_mux_mux_case_41423_phi_fu_5405_p36 <= ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402;
        end if; 
    end process;


    ap_phi_mux_mux_case_41687258_phi_fu_8593_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_41687259_phi_fu_8060_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_mux_case_41687258_reg_8590)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) then 
            ap_phi_mux_mux_case_41687258_phi_fu_8593_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_41687258_phi_fu_8593_p14 <= ap_phi_mux_mux_case_41687259_phi_fu_8060_p16;
        else 
            ap_phi_mux_mux_case_41687258_phi_fu_8593_p14 <= ap_phi_reg_pp0_iter1_mux_case_41687258_reg_8590;
        end if; 
    end process;


    ap_phi_mux_mux_case_41687259_phi_fu_8060_p16_assign_proc : process(mux_case_41423_reg_5402, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_41687259_phi_fu_8060_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_41687259_phi_fu_8060_p16 <= mux_case_41423_reg_5402;
        else 
            ap_phi_mux_mux_case_41687259_phi_fu_8060_p16 <= ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057;
        end if; 
    end process;


    ap_phi_mux_mux_case_41687_phi_fu_8841_p32_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_41687258_phi_fu_8593_p14, or_ln109_5_fu_25147_p2, and_ln109_5_fu_25124_p2, and_ln109_7_fu_25141_p2, ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
            ap_phi_mux_mux_case_41687_phi_fu_8841_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
            ap_phi_mux_mux_case_41687_phi_fu_8841_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_5_fu_25147_p2 = ap_const_lv1_0) or ((or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
            ap_phi_mux_mux_case_41687_phi_fu_8841_p32 <= ap_phi_mux_mux_case_41687258_phi_fu_8593_p14;
        else 
            ap_phi_mux_mux_case_41687_phi_fu_8841_p32 <= ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838;
        end if; 
    end process;


    ap_phi_mux_mux_case_42141314_phi_fu_12487_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_42141315_phi_fu_12089_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_mux_case_42141314_reg_12484)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_mux_case_42141314_phi_fu_12487_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_mux_case_42141314_phi_fu_12487_p12 <= ap_phi_mux_mux_case_42141315_phi_fu_12089_p14;
        else 
            ap_phi_mux_mux_case_42141314_phi_fu_12487_p12 <= ap_phi_reg_pp0_iter1_mux_case_42141314_reg_12484;
        end if; 
    end process;


    ap_phi_mux_mux_case_42141315_phi_fu_12089_p14_assign_proc : process(mux_case_41687_reg_8838, trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_mux_case_42141315_reg_12086)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_42141315_phi_fu_12089_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_42141315_phi_fu_12089_p14 <= mux_case_41687_reg_8838;
        else 
            ap_phi_mux_mux_case_42141315_phi_fu_12089_p14 <= ap_phi_reg_pp0_iter1_mux_case_42141315_reg_12086;
        end if; 
    end process;


    ap_phi_mux_mux_case_42141_phi_fu_12776_p28_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_42141314_phi_fu_12487_p12, or_ln110_5_fu_25557_p2, and_ln110_5_fu_25533_p2, and_ln110_7_fu_25551_p2, ap_phi_reg_pp0_iter1_mux_case_42141_reg_12773)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
            ap_phi_mux_mux_case_42141_phi_fu_12776_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
            ap_phi_mux_mux_case_42141_phi_fu_12776_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_5_fu_25557_p2 = ap_const_lv1_0) or ((or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) 
    and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
            ap_phi_mux_mux_case_42141_phi_fu_12776_p28 <= ap_phi_mux_mux_case_42141314_phi_fu_12487_p12;
        else 
            ap_phi_mux_mux_case_42141_phi_fu_12776_p28 <= ap_phi_reg_pp0_iter1_mux_case_42141_reg_12773;
        end if; 
    end process;


    ap_phi_mux_mux_case_436734_phi_fu_2536_p16_assign_proc : process(mux_case_436735_reg_1441, trunc_ln104_reg_26078, add_ln108_reg_26100, ap_phi_reg_pp0_iter0_mux_case_436734_reg_2533)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_mux_case_436734_phi_fu_2536_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_436734_phi_fu_2536_p16 <= mux_case_436735_reg_1441;
        else 
            ap_phi_mux_mux_case_436734_phi_fu_2536_p16 <= ap_phi_reg_pp0_iter0_mux_case_436734_reg_2533;
        end if; 
    end process;


    ap_phi_mux_mux_case_436735_phi_fu_1444_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_436735_phi_fu_1444_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_436735_phi_fu_1444_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa;
        else 
            ap_phi_mux_mux_case_436735_phi_fu_1444_p18 <= ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441;
        end if; 
    end process;


    ap_phi_mux_mux_case_4367_phi_fu_3558_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_436734_phi_fu_2536_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_mux_case_4367_phi_fu_3558_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_mux_case_4367_phi_fu_3558_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_mux_case_4367_phi_fu_3558_p36 <= ap_phi_mux_mux_case_436734_phi_fu_2536_p16;
        else 
            ap_phi_mux_mux_case_4367_phi_fu_3558_p36 <= ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555;
        end if; 
    end process;


    ap_phi_mux_mux_case_463190_phi_fu_6914_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_463191_phi_fu_6381_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_mux_case_463190_reg_6911)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_3)) then 
            ap_phi_mux_mux_case_463190_phi_fu_6914_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_463190_phi_fu_6914_p14 <= ap_phi_mux_mux_case_463191_phi_fu_6381_p16;
        else 
            ap_phi_mux_mux_case_463190_phi_fu_6914_p14 <= ap_phi_reg_pp0_iter1_mux_case_463190_reg_6911;
        end if; 
    end process;


    ap_phi_mux_mux_case_463191_phi_fu_6381_p16_assign_proc : process(mux_case_4367_reg_3555, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3))) then 
            ap_phi_mux_mux_case_463191_phi_fu_6381_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_mux_case_463191_phi_fu_6381_p16 <= mux_case_4367_reg_3555;
        else 
            ap_phi_mux_mux_case_463191_phi_fu_6381_p16 <= ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378;
        end if; 
    end process;


    ap_phi_mux_mux_case_4631_phi_fu_7162_p32_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_463190_phi_fu_6914_p14, or_ln109_2_fu_24948_p2, and_ln109_1_fu_24925_p2, and_ln109_3_fu_24942_p2, ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
            ap_phi_mux_mux_case_4631_phi_fu_7162_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
            ap_phi_mux_mux_case_4631_phi_fu_7162_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_2_fu_24948_p2 = ap_const_lv1_0) or ((or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
            ap_phi_mux_mux_case_4631_phi_fu_7162_p32 <= ap_phi_mux_mux_case_463190_phi_fu_6914_p14;
        else 
            ap_phi_mux_mux_case_4631_phi_fu_7162_p32 <= ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159;
        end if; 
    end process;


    ap_phi_mux_mux_case_4895146_phi_fu_10553_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_4895147_phi_fu_10155_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_mux_case_4895146_reg_10550)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_mux_case_4895146_phi_fu_10553_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_mux_case_4895146_phi_fu_10553_p12 <= ap_phi_mux_mux_case_4895147_phi_fu_10155_p14;
        else 
            ap_phi_mux_mux_case_4895146_phi_fu_10553_p12 <= ap_phi_reg_pp0_iter1_mux_case_4895146_reg_10550;
        end if; 
    end process;


    ap_phi_mux_mux_case_4895147_phi_fu_10155_p14_assign_proc : process(mux_case_4631_reg_7159, trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_mux_case_4895147_reg_10152)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_4895147_phi_fu_10155_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_4895147_phi_fu_10155_p14 <= mux_case_4631_reg_7159;
        else 
            ap_phi_mux_mux_case_4895147_phi_fu_10155_p14 <= ap_phi_reg_pp0_iter1_mux_case_4895147_reg_10152;
        end if; 
    end process;


    ap_phi_mux_mux_case_4895_phi_fu_10842_p28_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_4895146_phi_fu_10553_p12, or_ln110_2_fu_25364_p2, and_ln110_1_fu_25340_p2, and_ln110_3_fu_25358_p2, ap_phi_reg_pp0_iter1_mux_case_4895_reg_10839)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
            ap_phi_mux_mux_case_4895_phi_fu_10842_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
            ap_phi_mux_mux_case_4895_phi_fu_10842_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_2_fu_25364_p2 = ap_const_lv1_0) or ((or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 
    = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
            ap_phi_mux_mux_case_4895_phi_fu_10842_p28 <= ap_phi_mux_mux_case_4895146_phi_fu_10553_p12;
        else 
            ap_phi_mux_mux_case_4895_phi_fu_10842_p28 <= ap_phi_reg_pp0_iter1_mux_case_4895_reg_10839;
        end if; 
    end process;


    ap_phi_mux_mux_case_51424209_phi_fu_4355_p16_assign_proc : process(mux_case_51424210_reg_1822, trunc_ln104_1_reg_26126, add_ln108_1_reg_26148, ap_phi_reg_pp0_iter0_mux_case_51424209_reg_4352)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) then 
            ap_phi_mux_mux_case_51424209_phi_fu_4355_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_51424209_phi_fu_4355_p16 <= mux_case_51424210_reg_1822;
        else 
            ap_phi_mux_mux_case_51424209_phi_fu_4355_p16 <= ap_phi_reg_pp0_iter0_mux_case_51424209_reg_4352;
        end if; 
    end process;


    ap_phi_mux_mux_case_51424210_phi_fu_1825_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_51424210_phi_fu_1825_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_51424210_phi_fu_1825_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa;
        else 
            ap_phi_mux_mux_case_51424210_phi_fu_1825_p18 <= ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822;
        end if; 
    end process;


    ap_phi_mux_mux_case_51424_phi_fu_5345_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_51424209_phi_fu_4355_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_mux_case_51424_phi_fu_5345_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_mux_case_51424_phi_fu_5345_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_mux_case_51424_phi_fu_5345_p36 <= ap_phi_mux_mux_case_51424209_phi_fu_4355_p16;
        else 
            ap_phi_mux_mux_case_51424_phi_fu_5345_p36 <= ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342;
        end if; 
    end process;


    ap_phi_mux_mux_case_51688265_phi_fu_8568_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_51688266_phi_fu_8031_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_mux_case_51688265_reg_8565)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_mux_case_51688265_phi_fu_8568_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_51688265_phi_fu_8568_p14 <= ap_phi_mux_mux_case_51688266_phi_fu_8031_p16;
        else 
            ap_phi_mux_mux_case_51688265_phi_fu_8568_p14 <= ap_phi_reg_pp0_iter1_mux_case_51688265_reg_8565;
        end if; 
    end process;


    ap_phi_mux_mux_case_51688266_phi_fu_8031_p16_assign_proc : process(mux_case_51424_reg_5342, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_51688266_phi_fu_8031_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_51688266_phi_fu_8031_p16 <= mux_case_51424_reg_5342;
        else 
            ap_phi_mux_mux_case_51688266_phi_fu_8031_p16 <= ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028;
        end if; 
    end process;


    ap_phi_mux_mux_case_51688_phi_fu_8787_p32_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_51688265_phi_fu_8568_p14, or_ln109_5_fu_25147_p2, and_ln109_5_fu_25124_p2, and_ln109_7_fu_25141_p2, ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
            ap_phi_mux_mux_case_51688_phi_fu_8787_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
            ap_phi_mux_mux_case_51688_phi_fu_8787_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_5_fu_25147_p2 = ap_const_lv1_0) or ((or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
            ap_phi_mux_mux_case_51688_phi_fu_8787_p32 <= ap_phi_mux_mux_case_51688265_phi_fu_8568_p14;
        else 
            ap_phi_mux_mux_case_51688_phi_fu_8787_p32 <= ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784;
        end if; 
    end process;


    ap_phi_mux_mux_case_52142321_phi_fu_12465_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_52142322_phi_fu_12063_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_mux_case_52142321_reg_12462)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5))) then 
            ap_phi_mux_mux_case_52142321_phi_fu_12465_p12 <= ap_phi_mux_mux_case_52142322_phi_fu_12063_p14;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)))) then 
            ap_phi_mux_mux_case_52142321_phi_fu_12465_p12 <= add_ln110_1_fu_25471_p2;
        else 
            ap_phi_mux_mux_case_52142321_phi_fu_12465_p12 <= ap_phi_reg_pp0_iter1_mux_case_52142321_reg_12462;
        end if; 
    end process;


    ap_phi_mux_mux_case_52142322_phi_fu_12063_p14_assign_proc : process(mux_case_51688_reg_8784, trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_mux_case_52142322_reg_12060)
    begin
        if (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_52142322_phi_fu_12063_p14 <= mux_case_51688_reg_8784;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_52142322_phi_fu_12063_p14 <= ap_const_lv16_0;
        else 
            ap_phi_mux_mux_case_52142322_phi_fu_12063_p14 <= ap_phi_reg_pp0_iter1_mux_case_52142322_reg_12060;
        end if; 
    end process;


    ap_phi_mux_mux_case_52142_phi_fu_12729_p28_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_52142321_phi_fu_12465_p12, or_ln110_5_fu_25557_p2, and_ln110_5_fu_25533_p2, and_ln110_7_fu_25551_p2, ap_phi_reg_pp0_iter1_mux_case_52142_reg_12726)
    begin
        if ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
            ap_phi_mux_mux_case_52142_phi_fu_12729_p28 <= ap_const_lv16_8000;
        elsif (((or_ln110_5_fu_25557_p2 = ap_const_lv1_0) or ((or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
            ap_phi_mux_mux_case_52142_phi_fu_12729_p28 <= ap_phi_mux_mux_case_52142321_phi_fu_12465_p12;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
            ap_phi_mux_mux_case_52142_phi_fu_12729_p28 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_mux_case_52142_phi_fu_12729_p28 <= ap_phi_reg_pp0_iter1_mux_case_52142_reg_12726;
        end if; 
    end process;


    ap_phi_mux_mux_case_536841_phi_fu_2508_p16_assign_proc : process(mux_case_536842_reg_1416, trunc_ln104_reg_26078, add_ln108_reg_26100, ap_phi_reg_pp0_iter0_mux_case_536841_reg_2505)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_5)) then 
            ap_phi_mux_mux_case_536841_phi_fu_2508_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_536841_phi_fu_2508_p16 <= mux_case_536842_reg_1416;
        else 
            ap_phi_mux_mux_case_536841_phi_fu_2508_p16 <= ap_phi_reg_pp0_iter0_mux_case_536841_reg_2505;
        end if; 
    end process;


    ap_phi_mux_mux_case_536842_phi_fu_1419_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_536842_phi_fu_1419_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_536842_phi_fu_1419_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa;
        else 
            ap_phi_mux_mux_case_536842_phi_fu_1419_p18 <= ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416;
        end if; 
    end process;


    ap_phi_mux_mux_case_5368_phi_fu_3498_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_536841_phi_fu_2508_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_mux_case_5368_phi_fu_3498_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_mux_case_5368_phi_fu_3498_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_mux_case_5368_phi_fu_3498_p36 <= ap_phi_mux_mux_case_536841_phi_fu_2508_p16;
        else 
            ap_phi_mux_mux_case_5368_phi_fu_3498_p36 <= ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495;
        end if; 
    end process;


    ap_phi_mux_mux_case_563297_phi_fu_6889_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_563298_phi_fu_6352_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_mux_case_563297_reg_6886)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_mux_case_563297_phi_fu_6889_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_563297_phi_fu_6889_p14 <= ap_phi_mux_mux_case_563298_phi_fu_6352_p16;
        else 
            ap_phi_mux_mux_case_563297_phi_fu_6889_p14 <= ap_phi_reg_pp0_iter1_mux_case_563297_reg_6886;
        end if; 
    end process;


    ap_phi_mux_mux_case_563298_phi_fu_6352_p16_assign_proc : process(mux_case_5368_reg_3495, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4))) then 
            ap_phi_mux_mux_case_563298_phi_fu_6352_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_mux_case_563298_phi_fu_6352_p16 <= mux_case_5368_reg_3495;
        else 
            ap_phi_mux_mux_case_563298_phi_fu_6352_p16 <= ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349;
        end if; 
    end process;


    ap_phi_mux_mux_case_5632_phi_fu_7108_p32_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_563297_phi_fu_6889_p14, or_ln109_2_fu_24948_p2, and_ln109_1_fu_24925_p2, and_ln109_3_fu_24942_p2, ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
            ap_phi_mux_mux_case_5632_phi_fu_7108_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
            ap_phi_mux_mux_case_5632_phi_fu_7108_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_2_fu_24948_p2 = ap_const_lv1_0) or ((or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
            ap_phi_mux_mux_case_5632_phi_fu_7108_p32 <= ap_phi_mux_mux_case_563297_phi_fu_6889_p14;
        else 
            ap_phi_mux_mux_case_5632_phi_fu_7108_p32 <= ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105;
        end if; 
    end process;


    ap_phi_mux_mux_case_5896153_phi_fu_10531_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_5896154_phi_fu_10129_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_mux_case_5896153_reg_10528)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5))) then 
            ap_phi_mux_mux_case_5896153_phi_fu_10531_p12 <= ap_phi_mux_mux_case_5896154_phi_fu_10129_p14;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)))) then 
            ap_phi_mux_mux_case_5896153_phi_fu_10531_p12 <= add_ln110_fu_25278_p2;
        else 
            ap_phi_mux_mux_case_5896153_phi_fu_10531_p12 <= ap_phi_reg_pp0_iter1_mux_case_5896153_reg_10528;
        end if; 
    end process;


    ap_phi_mux_mux_case_5896154_phi_fu_10129_p14_assign_proc : process(mux_case_5632_reg_7105, trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_mux_case_5896154_reg_10126)
    begin
        if (((icmp_ln110_reg_26277 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_5896154_phi_fu_10129_p14 <= mux_case_5632_reg_7105;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_5896154_phi_fu_10129_p14 <= ap_const_lv16_0;
        else 
            ap_phi_mux_mux_case_5896154_phi_fu_10129_p14 <= ap_phi_reg_pp0_iter1_mux_case_5896154_reg_10126;
        end if; 
    end process;


    ap_phi_mux_mux_case_5896_phi_fu_10795_p28_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_5896153_phi_fu_10531_p12, or_ln110_2_fu_25364_p2, and_ln110_1_fu_25340_p2, and_ln110_3_fu_25358_p2, ap_phi_reg_pp0_iter1_mux_case_5896_reg_10792)
    begin
        if ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
            ap_phi_mux_mux_case_5896_phi_fu_10795_p28 <= ap_const_lv16_8000;
        elsif (((or_ln110_2_fu_25364_p2 = ap_const_lv1_0) or ((or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
            ap_phi_mux_mux_case_5896_phi_fu_10795_p28 <= ap_phi_mux_mux_case_5896153_phi_fu_10531_p12;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
            ap_phi_mux_mux_case_5896_phi_fu_10795_p28 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_mux_case_5896_phi_fu_10795_p28 <= ap_phi_reg_pp0_iter1_mux_case_5896_reg_10792;
        end if; 
    end process;


    ap_phi_mux_mux_case_61425216_phi_fu_4327_p16_assign_proc : process(mux_case_61425217_reg_1797, trunc_ln104_1_reg_26126, add_ln108_1_reg_26148, ap_phi_reg_pp0_iter0_mux_case_61425216_reg_4324)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_6)) then 
            ap_phi_mux_mux_case_61425216_phi_fu_4327_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_61425216_phi_fu_4327_p16 <= mux_case_61425217_reg_1797;
        else 
            ap_phi_mux_mux_case_61425216_phi_fu_4327_p16 <= ap_phi_reg_pp0_iter0_mux_case_61425216_reg_4324;
        end if; 
    end process;


    ap_phi_mux_mux_case_61425217_phi_fu_1800_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_61425217_phi_fu_1800_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_61425217_phi_fu_1800_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa;
        else 
            ap_phi_mux_mux_case_61425217_phi_fu_1800_p18 <= ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797;
        end if; 
    end process;


    ap_phi_mux_mux_case_61425_phi_fu_5285_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_61425216_phi_fu_4327_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_mux_case_61425_phi_fu_5285_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_mux_case_61425_phi_fu_5285_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_mux_case_61425_phi_fu_5285_p36 <= ap_phi_mux_mux_case_61425216_phi_fu_4327_p16;
        else 
            ap_phi_mux_mux_case_61425_phi_fu_5285_p36 <= ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282;
        end if; 
    end process;


    ap_phi_mux_mux_case_61689272_phi_fu_8543_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_61689273_phi_fu_8002_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_mux_case_61689272_reg_8540)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6))) then 
            ap_phi_mux_mux_case_61689272_phi_fu_8543_p14 <= ap_phi_mux_mux_case_61689273_phi_fu_8002_p16;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_61689272_phi_fu_8543_p14 <= add_ln109_1_fu_25062_p2;
        else 
            ap_phi_mux_mux_case_61689272_phi_fu_8543_p14 <= ap_phi_reg_pp0_iter1_mux_case_61689272_reg_8540;
        end if; 
    end process;


    ap_phi_mux_mux_case_61689273_phi_fu_8002_p16_assign_proc : process(mux_case_61425_reg_5282, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999)
    begin
        if (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_61689273_phi_fu_8002_p16 <= mux_case_61425_reg_5282;
        elsif ((((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_61689273_phi_fu_8002_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_mux_case_61689273_phi_fu_8002_p16 <= ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999;
        end if; 
    end process;


    ap_phi_mux_mux_case_61689_phi_fu_8733_p32_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_61689272_phi_fu_8543_p14, or_ln109_5_fu_25147_p2, and_ln109_5_fu_25124_p2, and_ln109_7_fu_25141_p2, ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)))) then 
            ap_phi_mux_mux_case_61689_phi_fu_8733_p32 <= ap_const_lv16_8000;
        elsif (((or_ln109_5_fu_25147_p2 = ap_const_lv1_0) or ((or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
            ap_phi_mux_mux_case_61689_phi_fu_8733_p32 <= ap_phi_mux_mux_case_61689272_phi_fu_8543_p14;
        elsif ((((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
            ap_phi_mux_mux_case_61689_phi_fu_8733_p32 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_mux_case_61689_phi_fu_8733_p32 <= ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730;
        end if; 
    end process;


    ap_phi_mux_mux_case_62143328_phi_fu_12443_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_62143329_phi_fu_12037_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_mux_case_62143328_reg_12440)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_mux_case_62143328_phi_fu_12443_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_mux_case_62143328_phi_fu_12443_p12 <= ap_phi_mux_mux_case_62143329_phi_fu_12037_p14;
        else 
            ap_phi_mux_mux_case_62143328_phi_fu_12443_p12 <= ap_phi_reg_pp0_iter1_mux_case_62143328_reg_12440;
        end if; 
    end process;


    ap_phi_mux_mux_case_62143329_phi_fu_12037_p14_assign_proc : process(mux_case_61689_reg_8730, trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_mux_case_62143329_reg_12034)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_62143329_phi_fu_12037_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_62143329_phi_fu_12037_p14 <= mux_case_61689_reg_8730;
        else 
            ap_phi_mux_mux_case_62143329_phi_fu_12037_p14 <= ap_phi_reg_pp0_iter1_mux_case_62143329_reg_12034;
        end if; 
    end process;


    ap_phi_mux_mux_case_62143_phi_fu_12682_p28_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_62143328_phi_fu_12443_p12, or_ln110_5_fu_25557_p2, and_ln110_5_fu_25533_p2, and_ln110_7_fu_25551_p2, ap_phi_reg_pp0_iter1_mux_case_62143_reg_12679)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
            ap_phi_mux_mux_case_62143_phi_fu_12682_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
            ap_phi_mux_mux_case_62143_phi_fu_12682_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_5_fu_25557_p2 = ap_const_lv1_0) or ((or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) 
    and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
            ap_phi_mux_mux_case_62143_phi_fu_12682_p28 <= ap_phi_mux_mux_case_62143328_phi_fu_12443_p12;
        else 
            ap_phi_mux_mux_case_62143_phi_fu_12682_p28 <= ap_phi_reg_pp0_iter1_mux_case_62143_reg_12679;
        end if; 
    end process;


    ap_phi_mux_mux_case_636948_phi_fu_2480_p16_assign_proc : process(mux_case_636949_reg_1391, trunc_ln104_reg_26078, add_ln108_reg_26100, ap_phi_reg_pp0_iter0_mux_case_636948_reg_2477)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_6)) then 
            ap_phi_mux_mux_case_636948_phi_fu_2480_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_636948_phi_fu_2480_p16 <= mux_case_636949_reg_1391;
        else 
            ap_phi_mux_mux_case_636948_phi_fu_2480_p16 <= ap_phi_reg_pp0_iter0_mux_case_636948_reg_2477;
        end if; 
    end process;


    ap_phi_mux_mux_case_636949_phi_fu_1394_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_636949_phi_fu_1394_p18 <= ap_const_lv16_0;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_636949_phi_fu_1394_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa;
        else 
            ap_phi_mux_mux_case_636949_phi_fu_1394_p18 <= ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391;
        end if; 
    end process;


    ap_phi_mux_mux_case_6369_phi_fu_3438_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_636948_phi_fu_2480_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_mux_case_6369_phi_fu_3438_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_mux_case_6369_phi_fu_3438_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_mux_case_6369_phi_fu_3438_p36 <= ap_phi_mux_mux_case_636948_phi_fu_2480_p16;
        else 
            ap_phi_mux_mux_case_6369_phi_fu_3438_p36 <= ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435;
        end if; 
    end process;


    ap_phi_mux_mux_case_6633104_phi_fu_6864_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_6633105_phi_fu_6323_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_mux_case_6633104_reg_6861)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_mux_case_6633104_phi_fu_6864_p14 <= ap_phi_mux_mux_case_6633105_phi_fu_6323_p16;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_6633104_phi_fu_6864_p14 <= add_ln109_fu_24863_p2;
        else 
            ap_phi_mux_mux_case_6633104_phi_fu_6864_p14 <= ap_phi_reg_pp0_iter1_mux_case_6633104_reg_6861;
        end if; 
    end process;


    ap_phi_mux_mux_case_6633105_phi_fu_6323_p16_assign_proc : process(mux_case_6369_reg_3435, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)))) then 
            ap_phi_mux_mux_case_6633105_phi_fu_6323_p16 <= mux_case_6369_reg_3435;
        elsif ((((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_mux_case_6633105_phi_fu_6323_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_mux_case_6633105_phi_fu_6323_p16 <= ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320;
        end if; 
    end process;


    ap_phi_mux_mux_case_6633_phi_fu_7054_p32_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_6633104_phi_fu_6864_p14, or_ln109_2_fu_24948_p2, and_ln109_1_fu_24925_p2, and_ln109_3_fu_24942_p2, ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)))) then 
            ap_phi_mux_mux_case_6633_phi_fu_7054_p32 <= ap_const_lv16_8000;
        elsif (((or_ln109_2_fu_24948_p2 = ap_const_lv1_0) or ((or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
            ap_phi_mux_mux_case_6633_phi_fu_7054_p32 <= ap_phi_mux_mux_case_6633104_phi_fu_6864_p14;
        elsif ((((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
            ap_phi_mux_mux_case_6633_phi_fu_7054_p32 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_mux_case_6633_phi_fu_7054_p32 <= ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051;
        end if; 
    end process;


    ap_phi_mux_mux_case_6897160_phi_fu_10509_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_6897161_phi_fu_10103_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_mux_case_6897160_reg_10506)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_mux_case_6897160_phi_fu_10509_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_mux_case_6897160_phi_fu_10509_p12 <= ap_phi_mux_mux_case_6897161_phi_fu_10103_p14;
        else 
            ap_phi_mux_mux_case_6897160_phi_fu_10509_p12 <= ap_phi_reg_pp0_iter1_mux_case_6897160_reg_10506;
        end if; 
    end process;


    ap_phi_mux_mux_case_6897161_phi_fu_10103_p14_assign_proc : process(mux_case_6633_reg_7051, trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_mux_case_6897161_reg_10100)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_6897161_phi_fu_10103_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_6897161_phi_fu_10103_p14 <= mux_case_6633_reg_7051;
        else 
            ap_phi_mux_mux_case_6897161_phi_fu_10103_p14 <= ap_phi_reg_pp0_iter1_mux_case_6897161_reg_10100;
        end if; 
    end process;


    ap_phi_mux_mux_case_6897_phi_fu_10748_p28_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_6897160_phi_fu_10509_p12, or_ln110_2_fu_25364_p2, and_ln110_1_fu_25340_p2, and_ln110_3_fu_25358_p2, ap_phi_reg_pp0_iter1_mux_case_6897_reg_10745)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
            ap_phi_mux_mux_case_6897_phi_fu_10748_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
            ap_phi_mux_mux_case_6897_phi_fu_10748_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_2_fu_25364_p2 = ap_const_lv1_0) or ((or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 
    = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
            ap_phi_mux_mux_case_6897_phi_fu_10748_p28 <= ap_phi_mux_mux_case_6897160_phi_fu_10509_p12;
        else 
            ap_phi_mux_mux_case_6897_phi_fu_10748_p28 <= ap_phi_reg_pp0_iter1_mux_case_6897_reg_10745;
        end if; 
    end process;


    ap_phi_mux_mux_case_71426223_phi_fu_4299_p16_assign_proc : process(mux_case_71426224_reg_1772, trunc_ln104_1_reg_26126, add_ln108_1_reg_26148, ap_phi_reg_pp0_iter0_mux_case_71426223_reg_4296)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6))) then 
            ap_phi_mux_mux_case_71426223_phi_fu_4299_p16 <= mux_case_71426224_reg_1772;
        elsif ((trunc_ln104_1_reg_26126 = ap_const_lv3_7)) then 
            ap_phi_mux_mux_case_71426223_phi_fu_4299_p16 <= add_ln108_1_reg_26148;
        else 
            ap_phi_mux_mux_case_71426223_phi_fu_4299_p16 <= ap_phi_reg_pp0_iter0_mux_case_71426223_reg_4296;
        end if; 
    end process;


    ap_phi_mux_mux_case_71426224_phi_fu_1775_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa)
    begin
        if (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_71426224_phi_fu_1775_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa;
        elsif (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_71426224_phi_fu_1775_p18 <= ap_const_lv16_0;
        else 
            ap_phi_mux_mux_case_71426224_phi_fu_1775_p18 <= ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772;
        end if; 
    end process;


    ap_phi_mux_mux_case_71426_phi_fu_5225_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_71426223_phi_fu_4299_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_mux_case_71426_phi_fu_5225_p36 <= ap_const_lv16_8000;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_mux_case_71426_phi_fu_5225_p36 <= ap_phi_mux_mux_case_71426223_phi_fu_4299_p16;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_mux_case_71426_phi_fu_5225_p36 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_mux_case_71426_phi_fu_5225_p36 <= ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222;
        end if; 
    end process;


    ap_phi_mux_mux_case_71690279_phi_fu_8518_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_71690280_phi_fu_7973_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_mux_case_71690279_reg_8515)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_6)) then 
            ap_phi_mux_mux_case_71690279_phi_fu_8518_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_71690279_phi_fu_8518_p14 <= ap_phi_mux_mux_case_71690280_phi_fu_7973_p16;
        else 
            ap_phi_mux_mux_case_71690279_phi_fu_8518_p14 <= ap_phi_reg_pp0_iter1_mux_case_71690279_reg_8515;
        end if; 
    end process;


    ap_phi_mux_mux_case_71690280_phi_fu_7973_p16_assign_proc : process(mux_case_71426_reg_5222, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_71690280_phi_fu_7973_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_71690280_phi_fu_7973_p16 <= mux_case_71426_reg_5222;
        else 
            ap_phi_mux_mux_case_71690280_phi_fu_7973_p16 <= ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970;
        end if; 
    end process;


    ap_phi_mux_mux_case_71690_phi_fu_8679_p32_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_71690279_phi_fu_8518_p14, ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676, or_ln109_5_fu_25147_p2, and_ln109_5_fu_25124_p2, and_ln109_7_fu_25141_p2)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2))) then 
            ap_phi_mux_mux_case_71690_phi_fu_8679_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2))) then 
            ap_phi_mux_mux_case_71690_phi_fu_8679_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_5_fu_25147_p2 = ap_const_lv1_0) or ((or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_7_fu_25141_p2) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) 
    and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_5_fu_25124_p2) and (ap_const_lv1_1 = and_ln109_7_fu_25141_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln109_5_fu_25147_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_5_fu_25124_p2)))) then 
            ap_phi_mux_mux_case_71690_phi_fu_8679_p32 <= ap_phi_mux_mux_case_71690279_phi_fu_8518_p14;
        else 
            ap_phi_mux_mux_case_71690_phi_fu_8679_p32 <= ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676;
        end if; 
    end process;


    ap_phi_mux_mux_case_72144335_phi_fu_12421_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_72144336_phi_fu_12011_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_mux_case_72144335_reg_12418)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) then 
            ap_phi_mux_mux_case_72144335_phi_fu_12421_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_mux_case_72144335_phi_fu_12421_p12 <= ap_phi_mux_mux_case_72144336_phi_fu_12011_p14;
        else 
            ap_phi_mux_mux_case_72144335_phi_fu_12421_p12 <= ap_phi_reg_pp0_iter1_mux_case_72144335_reg_12418;
        end if; 
    end process;


    ap_phi_mux_mux_case_72144336_phi_fu_12011_p14_assign_proc : process(mux_case_71690_reg_8676, trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_mux_case_72144336_reg_12008)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_72144336_phi_fu_12011_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_72144336_phi_fu_12011_p14 <= mux_case_71690_reg_8676;
        else 
            ap_phi_mux_mux_case_72144336_phi_fu_12011_p14 <= ap_phi_reg_pp0_iter1_mux_case_72144336_reg_12008;
        end if; 
    end process;


    ap_phi_mux_mux_case_72144_phi_fu_12635_p28_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_mux_case_72144335_phi_fu_12421_p12, or_ln110_5_fu_25557_p2, and_ln110_5_fu_25533_p2, and_ln110_7_fu_25551_p2, ap_phi_reg_pp0_iter1_mux_case_72144_reg_12632)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
            ap_phi_mux_mux_case_72144_phi_fu_12635_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
            ap_phi_mux_mux_case_72144_phi_fu_12635_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_5_fu_25557_p2 = ap_const_lv1_0) or ((or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) 
    and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
            ap_phi_mux_mux_case_72144_phi_fu_12635_p28 <= ap_phi_mux_mux_case_72144335_phi_fu_12421_p12;
        else 
            ap_phi_mux_mux_case_72144_phi_fu_12635_p28 <= ap_phi_reg_pp0_iter1_mux_case_72144_reg_12632;
        end if; 
    end process;


    ap_phi_mux_mux_case_737055_phi_fu_2452_p16_assign_proc : process(mux_case_737056_reg_1366, trunc_ln104_reg_26078, add_ln108_reg_26100, ap_phi_reg_pp0_iter0_mux_case_737055_reg_2449)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_mux_case_737055_phi_fu_2452_p16 <= mux_case_737056_reg_1366;
        elsif ((trunc_ln104_reg_26078 = ap_const_lv3_7)) then 
            ap_phi_mux_mux_case_737055_phi_fu_2452_p16 <= add_ln108_reg_26100;
        else 
            ap_phi_mux_mux_case_737055_phi_fu_2452_p16 <= ap_phi_reg_pp0_iter0_mux_case_737055_reg_2449;
        end if; 
    end process;


    ap_phi_mux_mux_case_737056_phi_fu_1369_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366, ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa)
    begin
        if (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_737056_phi_fu_1369_p18 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa;
        elsif (((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_737056_phi_fu_1369_p18 <= ap_const_lv16_0;
        else 
            ap_phi_mux_mux_case_737056_phi_fu_1369_p18 <= ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366;
        end if; 
    end process;


    ap_phi_mux_mux_case_7370_phi_fu_3378_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_737055_phi_fu_2452_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_mux_case_7370_phi_fu_3378_p36 <= ap_const_lv16_8000;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_mux_case_7370_phi_fu_3378_p36 <= ap_phi_mux_mux_case_737055_phi_fu_2452_p16;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_mux_case_7370_phi_fu_3378_p36 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_mux_case_7370_phi_fu_3378_p36 <= ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375;
        end if; 
    end process;


    ap_phi_mux_mux_case_7634111_phi_fu_6839_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_7634112_phi_fu_6294_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_mux_case_7634111_reg_6836)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_6)) then 
            ap_phi_mux_mux_case_7634111_phi_fu_6839_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_mux_case_7634111_phi_fu_6839_p14 <= ap_phi_mux_mux_case_7634112_phi_fu_6294_p16;
        else 
            ap_phi_mux_mux_case_7634111_phi_fu_6839_p14 <= ap_phi_reg_pp0_iter1_mux_case_7634111_reg_6836;
        end if; 
    end process;


    ap_phi_mux_mux_case_7634112_phi_fu_6294_p16_assign_proc : process(mux_case_7370_reg_3375, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_mux_case_7634112_phi_fu_6294_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_mux_case_7634112_phi_fu_6294_p16 <= mux_case_7370_reg_3375;
        else 
            ap_phi_mux_mux_case_7634112_phi_fu_6294_p16 <= ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291;
        end if; 
    end process;


    ap_phi_mux_mux_case_7634_phi_fu_7000_p32_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_7634111_phi_fu_6839_p14, ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997, or_ln109_2_fu_24948_p2, and_ln109_1_fu_24925_p2, and_ln109_3_fu_24942_p2)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2))) then 
            ap_phi_mux_mux_case_7634_phi_fu_7000_p32 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2))) then 
            ap_phi_mux_mux_case_7634_phi_fu_7000_p32 <= ap_const_lv16_7FFF;
        elsif (((or_ln109_2_fu_24948_p2 = ap_const_lv1_0) or ((or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_3_fu_24942_p2) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln109_1_fu_24925_p2) and (ap_const_lv1_1 = and_ln109_3_fu_24942_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln109_2_fu_24948_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln109_1_fu_24925_p2)))) then 
            ap_phi_mux_mux_case_7634_phi_fu_7000_p32 <= ap_phi_mux_mux_case_7634111_phi_fu_6839_p14;
        else 
            ap_phi_mux_mux_case_7634_phi_fu_7000_p32 <= ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997;
        end if; 
    end process;


    ap_phi_mux_mux_case_7898167_phi_fu_10487_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_7898168_phi_fu_10077_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_mux_case_7898167_reg_10484)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_5)) then 
            ap_phi_mux_mux_case_7898167_phi_fu_10487_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_mux_case_7898167_phi_fu_10487_p12 <= ap_phi_mux_mux_case_7898168_phi_fu_10077_p14;
        else 
            ap_phi_mux_mux_case_7898167_phi_fu_10487_p12 <= ap_phi_reg_pp0_iter1_mux_case_7898167_reg_10484;
        end if; 
    end process;


    ap_phi_mux_mux_case_7898168_phi_fu_10077_p14_assign_proc : process(mux_case_7634_reg_6997, trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_mux_case_7898168_reg_10074)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_mux_case_7898168_phi_fu_10077_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_mux_case_7898168_phi_fu_10077_p14 <= mux_case_7634_reg_6997;
        else 
            ap_phi_mux_mux_case_7898168_phi_fu_10077_p14 <= ap_phi_reg_pp0_iter1_mux_case_7898168_reg_10074;
        end if; 
    end process;


    ap_phi_mux_mux_case_7898_phi_fu_10701_p28_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_mux_case_7898167_phi_fu_10487_p12, or_ln110_2_fu_25364_p2, and_ln110_1_fu_25340_p2, and_ln110_3_fu_25358_p2, ap_phi_reg_pp0_iter1_mux_case_7898_reg_10698)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
            ap_phi_mux_mux_case_7898_phi_fu_10701_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
            ap_phi_mux_mux_case_7898_phi_fu_10701_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_2_fu_25364_p2 = ap_const_lv1_0) or ((or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 
    = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
            ap_phi_mux_mux_case_7898_phi_fu_10701_p28 <= ap_phi_mux_mux_case_7898167_phi_fu_10487_p12;
        else 
            ap_phi_mux_mux_case_7898_phi_fu_10701_p28 <= ap_phi_reg_pp0_iter1_mux_case_7898_reg_10698;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16 <= ap_const_lv1_1;
        end if; 
    end process;

    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641;

    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_reg_2012)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_reg_2012;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135, trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_reg_2041)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_reg_2041;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16_assign_proc : process(trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_reg_6465)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_reg_6465;
        end if; 
    end process;

    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999;

    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18_assign_proc : process(trunc_ln104_fu_18838_p1, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135, icmp_ln108_fu_18994_p2)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16_assign_proc : process(trunc_ln104_reg_26078, add_ln108_reg_26100)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16_assign_proc : process(trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_reg_6492, add_ln109_fu_24863_p2)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_reg_6492;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168, trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_reg_2101)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_reg_2101;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_reg_6518)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_reg_6518;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_reg_9762)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_reg_9762;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_reg_10204)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_reg_10204;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_reg_10604, or_ln110_2_fu_25364_p2, and_ln110_1_fu_25340_p2, and_ln110_3_fu_25358_p2)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 <= ap_const_lv1_1;
        elsif (((or_ln110_2_fu_25364_p2 = ap_const_lv1_0) or ((or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 
    = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_reg_10604;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16_assign_proc : process(trunc_ln104_reg_26078, add_ln108_reg_26100)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_reg_6545)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_reg_6545;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_reg_9788)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_reg_9788;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_reg_10227, add_ln110_fu_25278_p2)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_reg_10227;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12, or_ln110_2_fu_25364_p2, and_ln110_1_fu_25340_p2, and_ln110_3_fu_25358_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_reg_10651)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 <= ap_const_lv16_7FFF;
        elsif (((or_ln110_2_fu_25364_p2 = ap_const_lv1_0) or ((or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_3_fu_25358_p2) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 
    = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_1_fu_25340_p2) and (ap_const_lv1_1 = and_ln110_3_fu_25358_p2)) 
    or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln110_2_fu_25364_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_1_fu_25340_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_reg_10651;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_reg_13582)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_reg_13582;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_reg_13787, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 <= ap_const_lv1_1;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_reg_13787;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201, trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_reg_2159)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_reg_2159;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_reg_6571)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_reg_6571;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_reg_9814)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_reg_9814;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_reg_10249)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_reg_10249;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_reg_13352, icmp_ln111_fu_25619_p2)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12 <= ap_const_lv1_1;
        elsif (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_reg_13352;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_reg_13375)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12 <= ap_const_lv16_0;
        elsif (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_reg_13375;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_reg_13602, add_ln111_fu_25693_p2)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10 <= add_ln111_fu_25693_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_reg_13602;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_reg_13828)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 <= ap_const_lv16_7FFF;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_reg_13828;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16_assign_proc : process(trunc_ln104_reg_26078, add_ln108_reg_26100)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_reg_6598)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_reg_6598;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_reg_9840)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_reg_9840;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_reg_10273)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_reg_10273;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_reg_13621)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_reg_13621;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_reg_13869)
    begin
        if (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10;
        elsif (((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_reg_13869;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234, trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_reg_2217)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_reg_2217;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_reg_6624)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_reg_6624;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_reg_9866)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_reg_9866;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_reg_10296)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_reg_10296;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_reg_13398)
    begin
        if (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_reg_13398;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_reg_13421)
    begin
        if (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_reg_13421;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12, add_ln111_fu_25693_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_reg_13641)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10 <= add_ln111_fu_25693_p2;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_reg_13641;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_reg_13910)
    begin
        if ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 <= ap_const_lv16_8000;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_reg_13910;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16_assign_proc : process(trunc_ln104_reg_26078, add_ln108_reg_26100)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_reg_6651)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_reg_6651;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_reg_9892)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_reg_9892;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_reg_10320)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_reg_10320;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_reg_13660)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_reg_13660;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_reg_13951)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 <= ap_const_lv1_1;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_reg_13951;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267, trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_reg_2275)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_5)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_reg_2275;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_reg_6677)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_reg_6677;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_reg_9918)
    begin
        if (((icmp_ln110_reg_26277 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_reg_9918;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_reg_10343)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_reg_10343;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_reg_13444)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12 <= ap_const_lv1_1;
        elsif (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_reg_13444;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_reg_13467)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12 <= ap_const_lv16_0;
        elsif (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_reg_13467;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12, add_ln111_fu_25693_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_reg_13680)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10 <= add_ln111_fu_25693_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_reg_13680;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_reg_13992)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 <= ap_const_lv16_7FFF;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_reg_13992;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16_assign_proc : process(trunc_ln104_reg_26078, add_ln108_reg_26100)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_5)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_reg_6704)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_reg_6704;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_reg_9944)
    begin
        if (((icmp_ln110_reg_26277 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_reg_9944;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_reg_10367)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14;
        elsif ((not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12 <= add_ln110_fu_25278_p2;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_reg_10367;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_reg_13699)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_reg_13699;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_reg_14033)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 <= ap_const_lv1_1;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_reg_14033;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300, trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_reg_2333)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_6)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_reg_2333;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135;
        elsif ((((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_reg_6730)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_reg_6730;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_reg_9970)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_reg_9970;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_reg_10390)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_reg_10390;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_reg_13490)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12 <= ap_const_lv1_1;
        elsif (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_reg_13490;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300)
    begin
        if (((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_reg_13513)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12 <= ap_const_lv16_0;
        elsif (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_reg_13513;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12, add_ln111_fu_25693_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_reg_13719)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10 <= add_ln111_fu_25693_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_reg_13719;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_reg_14074)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 <= ap_const_lv16_7FFF;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_reg_14074;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16_assign_proc : process(trunc_ln104_reg_26078, add_ln108_reg_26100)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_6)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16 <= add_ln108_reg_26100;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195;
        elsif ((((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_reg_6757)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14 <= add_ln109_fu_24863_p2;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_reg_6757;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_reg_9996)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_reg_9996;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_reg_10414)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_reg_10414;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_reg_13738)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_reg_13738;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_reg_14115)
    begin
        if ((((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 <= ap_const_lv1_1;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_reg_14115;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333, trunc_ln104_reg_26078, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_reg_2391)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333;
        elsif ((trunc_ln104_reg_26078 = ap_const_lv3_7)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_reg_2391;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255)
    begin
        if (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16;
        elsif ((((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_reg_6783)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_6)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_reg_6783;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_reg_10022)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_reg_10022;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_reg_10437)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_5)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_reg_10437;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_reg_13536)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12 <= ap_const_lv1_1;
        elsif (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_reg_13536;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18_assign_proc : process(trunc_ln104_fu_18838_p1, icmp_ln108_fu_18994_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333)
    begin
        if (((icmp_ln108_fu_18994_p2 = ap_const_lv1_0) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_0) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_1) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_2) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_3) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_4) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_5) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)) or ((trunc_ln104_fu_18838_p1 = ap_const_lv3_6) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18 <= ap_const_lv1_0;
        elsif (((trunc_ln104_fu_18838_p1 = ap_const_lv3_7) and (icmp_ln108_fu_18994_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303, icmp_ln111_fu_25619_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_reg_13559)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12 <= ap_const_lv16_0;
        elsif (((icmp_ln111_fu_25619_p2 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (icmp_ln111_fu_25619_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_reg_13559;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12, add_ln111_fu_25693_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_reg_13758)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10 <= add_ln111_fu_25693_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_reg_13758;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10, or_ln111_2_fu_25773_p2, and_ln111_1_fu_25749_p2, and_ln111_3_fu_25767_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_reg_14156)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 <= ap_const_lv16_7FFF;
        elsif (((or_ln111_2_fu_25773_p2 = ap_const_lv1_0) or ((or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_3_fu_25767_p2) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_3)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_0) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_1_fu_25749_p2) and (ap_const_lv1_1 = and_ln111_3_fu_25767_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln111_2_fu_25773_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_1_fu_25749_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_reg_14156;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16_assign_proc : process(trunc_ln104_reg_26078, add_ln108_reg_26100)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16 <= ap_const_lv16_0;
        elsif ((trunc_ln104_reg_26078 = ap_const_lv3_7)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16 <= add_ln108_reg_26100;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16, or_ln108_2_fu_22498_p2, and_ln108_1_fu_22475_p2, and_ln108_3_fu_22492_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 <= ap_const_lv16_8000;
        elsif (((or_ln108_2_fu_22498_p2 = ap_const_lv1_0) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_3_fu_22492_p2) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 
    = ap_const_lv3_2) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_3) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_5) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_1_fu_22475_p2) and (ap_const_lv1_1 = and_ln108_3_fu_22492_p2)) or ((trunc_ln104_reg_26078 = ap_const_lv3_6) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_7) and (or_ln108_2_fu_22498_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_1_fu_22475_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315, trunc_ln104_reg_26078, icmp_ln109_reg_26197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262)
    begin
        if (((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_reg_26197 = ap_const_lv1_0) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_1)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_2)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_3)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_4)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_5)) or ((icmp_ln109_reg_26197 = ap_const_lv1_1) and (trunc_ln104_reg_26078 = ap_const_lv3_7)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16, add_ln109_fu_24863_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_reg_6810)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_6)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14 <= add_ln109_fu_24863_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_3) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (trunc_ln104_reg_26078 = ap_const_lv3_5) or (trunc_ln104_reg_26078 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_reg_6810;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14_assign_proc : process(trunc_ln104_reg_26078, icmp_ln110_reg_26277, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_reg_10048)
    begin
        if (((trunc_ln104_reg_26078 = ap_const_lv3_5) and (icmp_ln110_reg_26277 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_reg_26277 = ap_const_lv1_0) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5)) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_0) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_1) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_2) and (icmp_ln110_reg_26277 = ap_const_lv1_1)) or ((trunc_ln104_reg_26078 = ap_const_lv3_4) and (icmp_ln110_reg_26277 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_reg_10048;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12_assign_proc : process(trunc_ln104_reg_26078, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14, add_ln110_fu_25278_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_reg_10461)
    begin
        if ((trunc_ln104_reg_26078 = ap_const_lv3_5)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12 <= add_ln110_fu_25278_p2;
        elsif (((trunc_ln104_reg_26078 = ap_const_lv3_0) or (trunc_ln104_reg_26078 = ap_const_lv3_1) or (trunc_ln104_reg_26078 = ap_const_lv3_2) or (trunc_ln104_reg_26078 = ap_const_lv3_4) or (not((trunc_ln104_reg_26078 = ap_const_lv3_0)) and not((trunc_ln104_reg_26078 = ap_const_lv3_1)) and not((trunc_ln104_reg_26078 = ap_const_lv3_2)) and not((trunc_ln104_reg_26078 = ap_const_lv3_4)) and not((trunc_ln104_reg_26078 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_reg_10461;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16 <= ap_const_lv1_1;
        end if; 
    end process;

    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320;

    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_reg_3859)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_reg_3859;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541, trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_reg_3888)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_reg_3888;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562)
    begin
        if (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_reg_8144)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_reg_8144;
        end if; 
    end process;

    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933;

    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541, icmp_ln108_4_fu_20274_p2)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16_assign_proc : process(trunc_ln104_1_reg_26126, add_ln108_1_reg_26148)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592)
    begin
        if (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_reg_8171, add_ln109_1_fu_25062_p2)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_reg_8171;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574, trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_reg_3948)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_reg_3948;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_reg_8197)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_reg_8197;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_reg_11696)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_reg_11696;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_reg_12138)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_reg_12138;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_reg_12538, or_ln110_5_fu_25557_p2, and_ln110_5_fu_25533_p2, and_ln110_7_fu_25551_p2)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 <= ap_const_lv1_1;
        elsif (((or_ln110_5_fu_25557_p2 = ap_const_lv1_0) or ((or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) 
    and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_reg_12538;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16_assign_proc : process(trunc_ln104_1_reg_26126, add_ln108_1_reg_26148)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_reg_8224)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_reg_8224;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_reg_11722)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_reg_11722;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_reg_12161, add_ln110_1_fu_25471_p2)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_reg_12161;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12, or_ln110_5_fu_25557_p2, and_ln110_5_fu_25533_p2, and_ln110_7_fu_25551_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_reg_12585)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 <= ap_const_lv16_7FFF;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 <= ap_const_lv16_8000;
        elsif (((or_ln110_5_fu_25557_p2 = ap_const_lv1_0) or ((or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_7_fu_25551_p2) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln110_5_fu_25533_p2) 
    and (ap_const_lv1_1 = and_ln110_7_fu_25551_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln110_5_fu_25557_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln110_5_fu_25533_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_reg_12585;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_reg_14682, icmp_ln111_4_fu_25832_p2)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12 <= ap_const_lv1_1;
        elsif (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_reg_14682;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_reg_14912)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_reg_14912;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607, trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_reg_4006)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_reg_4006;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_reg_8250)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_reg_8250;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_reg_11748)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_reg_11748;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_reg_12183)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_reg_12183;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_reg_15117, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 <= ap_const_lv1_1;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and 
    (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_reg_15117;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_reg_14705)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12 <= ap_const_lv16_0;
        elsif (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_reg_14705;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_reg_14932, add_ln111_1_fu_25906_p2)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10 <= add_ln111_1_fu_25906_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_reg_14932;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16_assign_proc : process(trunc_ln104_1_reg_26126, add_ln108_1_reg_26148)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_reg_8277)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_reg_8277;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_reg_11774)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_reg_11774;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_reg_12207)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_reg_12207;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_reg_15158)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 <= ap_const_lv16_7FFF;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 <= ap_const_lv16_8000;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and 
    (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_reg_15158;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_reg_14728)
    begin
        if (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_reg_14728;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_reg_14951)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_reg_14951;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640, trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_reg_4064)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_reg_4064;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_reg_8303)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_reg_8303;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_reg_11800)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_reg_11800;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_reg_12230)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_reg_12230;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_reg_15199)
    begin
        if (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) 
    and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10;
        elsif (((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_reg_15199;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_reg_14751)
    begin
        if (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_reg_14751;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12, add_ln111_1_fu_25906_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_reg_14971)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10 <= add_ln111_1_fu_25906_p2;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_reg_14971;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16_assign_proc : process(trunc_ln104_1_reg_26126, add_ln108_1_reg_26148)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_reg_8330)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_reg_8330;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_reg_11826)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_reg_11826;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_reg_12254)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_reg_12254;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_reg_15240)
    begin
        if ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 <= ap_const_lv16_7FFF;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) 
    and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 <= ap_const_lv16_8000;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_reg_15240;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_reg_14774)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12 <= ap_const_lv1_1;
        elsif (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_reg_14774;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_reg_14990)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_reg_14990;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673, trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_reg_4122)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_reg_4122;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_reg_8356)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_reg_8356;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_reg_11852)
    begin
        if (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_reg_11852;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_reg_12277)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_reg_12277;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_reg_15281)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 <= ap_const_lv1_1;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and 
    (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_reg_15281;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_reg_14797)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12 <= ap_const_lv16_0;
        elsif (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_reg_14797;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12, add_ln111_1_fu_25906_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_reg_15010)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10 <= add_ln111_1_fu_25906_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_reg_15010;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16_assign_proc : process(trunc_ln104_1_reg_26126, add_ln108_1_reg_26148)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_reg_8383)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_reg_8383;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_reg_11878)
    begin
        if (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_reg_11878;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_reg_12301)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14;
        elsif ((not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12 <= add_ln110_1_fu_25471_p2;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_reg_12301;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_reg_15322)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 <= ap_const_lv16_7FFF;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 <= ap_const_lv16_8000;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and 
    (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_reg_15322;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_reg_14820)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12 <= ap_const_lv1_1;
        elsif (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_reg_14820;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_reg_15029)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_reg_15029;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706)
    begin
        if (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18 <= ap_const_lv1_1;
        elsif (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18 <= ap_const_lv1_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706, trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_reg_4180)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_6)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_reg_4180;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36 <= ap_const_lv1_1;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854)
    begin
        if (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982;
        elsif ((((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_reg_8409)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_reg_8409;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_reg_11904)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_reg_11904;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_reg_12324)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_reg_12324;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_reg_15363)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 <= ap_const_lv1_1;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and 
    (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_reg_15363;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_reg_14843)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12 <= ap_const_lv16_0;
        elsif (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_reg_14843;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12, add_ln111_1_fu_25906_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_reg_15049)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10 <= add_ln111_1_fu_25906_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_reg_15049;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16_assign_proc : process(trunc_ln104_1_reg_26126, add_ln108_1_reg_26148)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_6)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16 <= add_ln108_1_reg_26148;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 <= ap_const_lv16_8000;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 <= ap_const_lv16_7FFF;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883)
    begin
        if (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042;
        elsif ((((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16 <= ap_const_lv16_0;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_reg_8436)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14 <= add_ln109_1_fu_25062_p2;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_reg_8436;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_reg_11930)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_reg_11930;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_reg_12348)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_reg_12348;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_reg_15404)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 <= ap_const_lv16_7FFF;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 <= ap_const_lv16_8000;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and 
    (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_reg_15404;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_reg_14866)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12 <= ap_const_lv1_1;
        elsif (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_reg_14866;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_reg_15068)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_reg_15068;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18_assign_proc : process(trunc_ln104_1_fu_20118_p1, icmp_ln108_4_fu_20274_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739)
    begin
        if (((icmp_ln108_4_fu_20274_p2 = ap_const_lv1_0) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_0) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_1) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_2) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_3) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_4) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_5) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_6) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18 <= ap_const_lv1_0;
        elsif (((trunc_ln104_1_fu_20118_p1 = ap_const_lv3_7) and (icmp_ln108_4_fu_20274_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739, trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_reg_4238)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739;
        elsif ((trunc_ln104_1_reg_26126 = ap_const_lv3_7)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_reg_4238;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102)
    begin
        if (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16;
        elsif ((((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16 <= ap_const_lv1_1;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_reg_8462)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_6)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_reg_8462;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_reg_11956)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14 <= ap_const_lv1_1;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_reg_11956;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_reg_12371)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12 <= ap_const_lv1_1;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_reg_12371;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_reg_15445)
    begin
        if ((((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 <= ap_const_lv1_1;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and 
    (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_reg_15445;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633, icmp_ln111_4_fu_25832_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_reg_14889)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12 <= ap_const_lv16_0;
        elsif (((icmp_ln111_4_fu_25832_p2 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln111_4_fu_25832_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_reg_14889;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12, add_ln111_1_fu_25906_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_reg_15088)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10 <= add_ln111_1_fu_25906_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_reg_15088;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16_assign_proc : process(trunc_ln104_1_reg_26126, add_ln108_1_reg_26148)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_6))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16 <= ap_const_lv16_0;
        elsif ((trunc_ln104_1_reg_26126 = ap_const_lv3_7)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16 <= add_ln108_1_reg_26148;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16 <= ap_const_lv16_0;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16, or_ln108_5_fu_23687_p2, and_ln108_5_fu_23664_p2, and_ln108_7_fu_23681_p2, ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 <= ap_const_lv16_8000;
        elsif (((or_ln108_5_fu_23687_p2 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_7_fu_23681_p2) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) 
    or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) 
    and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln108_5_fu_23664_p2) and (ap_const_lv1_1 = and_ln108_7_fu_23681_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (or_ln108_5_fu_23687_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln108_5_fu_23664_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 <= ap_const_lv16_7FFF;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16_assign_proc : process(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162, trunc_ln104_1_reg_26126, icmp_ln109_4_reg_26236, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_6) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16 <= ap_const_lv16_0;
        elsif (((icmp_ln109_4_reg_26236 = ap_const_lv1_0) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_7) and (icmp_ln109_4_reg_26236 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16, add_ln109_1_fu_25062_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_reg_8489)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_6)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14 <= add_ln109_1_fu_25062_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_3) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (trunc_ln104_1_reg_26126 = ap_const_lv3_5) or (trunc_ln104_1_reg_26126 = ap_const_lv3_7))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_reg_8489;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14_assign_proc : process(trunc_ln104_1_reg_26126, icmp_ln110_4_reg_26300, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_reg_11982)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_5) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14 <= ap_const_lv16_0;
        elsif (((icmp_ln110_4_reg_26300 = ap_const_lv1_0) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_1) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (icmp_ln110_4_reg_26300 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_reg_11982;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14, add_ln110_1_fu_25471_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_reg_12395)
    begin
        if ((trunc_ln104_1_reg_26126 = ap_const_lv3_5)) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12 <= add_ln110_1_fu_25471_p2;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_0) or (trunc_ln104_1_reg_26126 = ap_const_lv3_1) or (trunc_ln104_1_reg_26126 = ap_const_lv3_2) or (trunc_ln104_1_reg_26126 = ap_const_lv3_4) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_1)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_5))))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_reg_12395;
        end if; 
    end process;


    ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24_assign_proc : process(trunc_ln104_1_reg_26126, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10, or_ln111_5_fu_25986_p2, and_ln111_7_fu_25980_p2, and_ln111_5_fu_25962_p2, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_reg_15486)
    begin
        if (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 <= ap_const_lv16_7FFF;
        elsif (((trunc_ln104_1_reg_26126 = ap_const_lv3_4) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 <= ap_const_lv16_8000;
        elsif (((or_ln111_5_fu_25986_p2 = ap_const_lv1_0) or ((or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_0 = and_ln111_7_fu_25980_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or (not((trunc_ln104_1_reg_26126 = ap_const_lv3_0)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_2)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_3)) and not((trunc_ln104_1_reg_26126 = ap_const_lv3_4)) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_0) and 
    (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_2) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_5_fu_25962_p2)) or ((trunc_ln104_1_reg_26126 = ap_const_lv3_3) and (or_ln111_5_fu_25986_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_5_fu_25962_p2) and (ap_const_lv1_1 = and_ln111_7_fu_25980_p2)))) then 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10;
        else 
            ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_reg_15486;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_15_reg_2645 <= "X";
    ap_phi_reg_pp0_iter0_empty_16_reg_6986 <= "X";
    ap_phi_reg_pp0_iter0_empty_19_reg_4492 <= "X";
    ap_phi_reg_pp0_iter0_empty_20_reg_8665 <= "X";
    ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_11420_reg_5582 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_1364_reg_3735 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_21685245_reg_8115 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_262977_reg_6436 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_31686252_reg_8086 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_363084_reg_6407 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_41687259_reg_8057 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_463191_reg_6378 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_51688266_reg_8028 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_563298_reg_6349 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_61689273_reg_7999 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_6633105_reg_6320 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_71690280_reg_7970 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_mux_case_7634112_reg_6291 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 <= "X";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_17_reg_10594 <= "X";
    ap_phi_reg_pp0_iter1_empty_18_reg_13777 <= "X";
    ap_phi_reg_pp0_iter1_empty_21_reg_12528 <= "X";
    ap_phi_reg_pp0_iter1_empty_22_reg_15107 <= "X";
    ap_phi_reg_pp0_iter1_mux_case_21685244_reg_8640 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_21685_reg_8946 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_262976_reg_6961 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_2629_reg_7267 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_31686251_reg_8615 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_32140307_reg_12506 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_32140308_reg_12112 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_32140_reg_12820 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_363083_reg_6936 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_3894139_reg_10572 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_3894140_reg_10178 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_3894_reg_10886 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_41687258_reg_8590 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_42141314_reg_12484 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_42141315_reg_12086 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_42141_reg_12773 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_463190_reg_6911 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_4895146_reg_10550 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_4895147_reg_10152 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_4895_reg_10839 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_51688265_reg_8565 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_52142321_reg_12462 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_52142322_reg_12060 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_52142_reg_12726 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_563297_reg_6886 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_5896153_reg_10528 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_5896154_reg_10126 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_5896_reg_10792 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_61689272_reg_8540 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_62143328_reg_12440 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_62143329_reg_12034 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_62143_reg_12679 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_6633104_reg_6861 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_6897160_reg_10506 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_6897161_reg_10100 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_6897_reg_10745 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_71690279_reg_8515 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_72144335_reg_12418 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_72144336_reg_12008 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_72144_reg_12632 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_7634111_reg_6836 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_7898167_reg_10484 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_7898168_reg_10074 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_7898_reg_10698 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_reg_6465 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_reg_6492 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_reg_6518 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_reg_9762 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_reg_10204 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_reg_10604 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_reg_6545 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_reg_9788 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_reg_10227 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_reg_10651 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_reg_13582 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_reg_13787 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_reg_6571 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_reg_9814 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_reg_10249 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_reg_13352 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_reg_13375 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_reg_13602 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_reg_13828 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_reg_6598 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_reg_9840 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_reg_10273 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_reg_13621 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_reg_13869 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_reg_6624 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_reg_9866 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_reg_10296 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_reg_13398 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_reg_13421 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_reg_13641 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_reg_13910 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_reg_6651 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_reg_9892 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_reg_10320 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_reg_13660 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_reg_13951 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_reg_6677 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_reg_9918 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_reg_10343 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_reg_13444 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_reg_13467 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_reg_13680 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_reg_13992 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_reg_6704 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_reg_9944 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_reg_10367 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_reg_13699 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_reg_14033 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_reg_6730 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_reg_9970 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_reg_10390 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_reg_13490 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_reg_13513 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_reg_13719 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_reg_14074 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_reg_6757 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_reg_9996 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_reg_10414 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_reg_13738 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_reg_14115 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_reg_6783 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_reg_10022 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_reg_10437 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_reg_13536 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_reg_13559 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_reg_13758 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_reg_14156 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_reg_6810 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_reg_10048 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_reg_10461 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_reg_8144 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_reg_8171 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_reg_8197 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_reg_11696 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_reg_12138 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_reg_12538 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_reg_8224 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_reg_11722 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_reg_12161 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_reg_12585 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_reg_14682 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_reg_14912 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_reg_8250 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_reg_11748 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_reg_12183 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_reg_15117 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_reg_14705 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_reg_14932 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_reg_8277 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_reg_11774 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_reg_12207 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_reg_15158 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_reg_14728 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_reg_14951 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_reg_8303 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_reg_11800 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_reg_12230 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_reg_15199 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_reg_14751 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_reg_14971 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_reg_8330 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_reg_11826 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_reg_12254 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_reg_15240 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_reg_14774 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_reg_14990 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_reg_8356 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_reg_11852 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_reg_12277 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_reg_15281 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_reg_14797 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_reg_15010 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_reg_8383 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_reg_11878 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_reg_12301 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_reg_15322 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_reg_14820 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_reg_15029 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_reg_8409 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_reg_11904 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_reg_12324 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_reg_15363 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_reg_14843 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_reg_15049 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_reg_8436 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_reg_11930 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_reg_12348 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_reg_15404 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_reg_14866 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_reg_15068 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_reg_8462 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_reg_11956 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_reg_12371 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_reg_15445 <= "X";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_reg_14889 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_reg_15088 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_reg_8489 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_reg_11982 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_reg_12395 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_reg_15486 <= "XXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24;
        else 
            ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i;
        end if; 
    end process;

    delta_1_fu_15601_p2 <= std_logic_vector(signed(sext_ln98_1_fu_15555_p1) + signed(zext_ln98_fu_15597_p1));
    delta_2_fu_15684_p3 <= 
        select_ln98_fu_15670_p3 when (or_ln98_2_fu_15678_p2(0) = '1') else 
        sext_ln98_2_fu_15607_p1;
    delta_fu_15545_p4 <= mul_ln98_fu_15531_p2(23 downto 10);
    icmp_ln108_2_fu_19030_p2 <= "0" when (trunc_ln108_fu_19026_p1 = ap_const_lv9_0) else "1";
    icmp_ln108_4_fu_20274_p2 <= "1" when (shl_ln108_1_fu_20250_p3 = sext_ln108_4_fu_20262_p1) else "0";
    icmp_ln108_6_fu_20310_p2 <= "0" when (trunc_ln108_2_fu_20306_p1 = ap_const_lv9_0) else "1";
    icmp_ln108_fu_18994_p2 <= "1" when (shl_ln_fu_18970_p3 = sext_ln108_1_fu_18982_p1) else "0";
    icmp_ln109_2_fu_22577_p2 <= "0" when (trunc_ln109_fu_22573_p1 = ap_const_lv9_0) else "1";
    icmp_ln109_4_fu_23749_p2 <= "1" when (shl_ln109_1_fu_23728_p3 = mul_ln109_1_reg_26168) else "0";
    icmp_ln109_5_fu_23766_p2 <= "0" when (trunc_ln109_2_fu_23762_p1 = ap_const_lv9_0) else "1";
    icmp_ln109_fu_22560_p2 <= "1" when (shl_ln1_fu_22539_p3 = mul_ln109_reg_26059) else "0";
    icmp_ln110_2_fu_25242_p2 <= "0" when (trunc_ln110_fu_25239_p1 = ap_const_lv9_0) else "1";
    icmp_ln110_4_fu_25205_p2 <= "1" when (shl_ln110_1_fu_25184_p3 = mul_ln110_1_reg_26174) else "0";
    icmp_ln110_5_fu_25435_p2 <= "0" when (trunc_ln110_2_fu_25432_p1 = ap_const_lv9_0) else "1";
    icmp_ln110_fu_25006_p2 <= "1" when (shl_ln2_fu_24985_p3 = mul_ln110_reg_26120) else "0";
    icmp_ln111_2_fu_25655_p2 <= "0" when (trunc_ln111_fu_25651_p1 = ap_const_lv9_0) else "1";
    icmp_ln111_4_fu_25832_p2 <= "1" when (shl_ln111_1_fu_25809_p3 = sext_ln111_4_fu_25820_p1) else "0";
    icmp_ln111_5_fu_25868_p2 <= "0" when (trunc_ln111_2_fu_25864_p1 = ap_const_lv9_0) else "1";
    icmp_ln111_fu_25619_p2 <= "1" when (shl_ln3_fu_25596_p3 = sext_ln111_1_fu_25607_p1) else "0";
    icmp_ln98_fu_15571_p2 <= "0" when (trunc_ln98_fu_15567_p1 = ap_const_lv9_0) else "1";
    mul_ln108_1_fu_18828_p0 <= mul_ln108_1_fu_18828_p00(8 - 1 downto 0);
    mul_ln108_1_fu_18828_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln108_3_cast_fu_17792_p515),24));
    mul_ln108_1_fu_18828_p1 <= sext_ln104_1_fu_15696_p1(16 - 1 downto 0);
    mul_ln108_fu_16740_p0 <= sext_ln104_1_fu_15696_p1(16 - 1 downto 0);
    mul_ln108_fu_16740_p1 <= mul_ln108_fu_16740_p10(8 - 1 downto 0);
    mul_ln108_fu_16740_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln108_2_cast_fu_15704_p515),24));
    mul_ln109_1_fu_21389_p0 <= mul_ln109_1_fu_21389_p00(10 - 1 downto 0);
    mul_ln109_1_fu_21389_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln109_3_cast_fu_20354_p515),26));
    mul_ln109_1_fu_21389_p1 <= sext_ln104_reg_26034(16 - 1 downto 0);
    mul_ln109_fu_17782_p0 <= mul_ln109_fu_17782_p00(10 - 1 downto 0);
    mul_ln109_fu_17782_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln109_2_cast_fu_16746_p515),26));
    mul_ln110_1_fu_22429_p0 <= mul_ln110_1_fu_22429_p00(10 - 1 downto 0);
    mul_ln110_1_fu_22429_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln110_3_cast_fu_21394_p515),26));
    mul_ln110_1_fu_22429_p1 <= sext_ln104_reg_26034(16 - 1 downto 0);
    mul_ln110_fu_20109_p0 <= mul_ln110_fu_20109_p00(10 - 1 downto 0);
    mul_ln110_fu_20109_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln110_2_cast_fu_19074_p515),26));
    mul_ln110_fu_20109_p1 <= sext_ln104_reg_26034(16 - 1 downto 0);
    mul_ln111_1_fu_24807_p0 <= mul_ln111_1_fu_24807_p00(8 - 1 downto 0);
    mul_ln111_1_fu_24807_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln111_3_cast_fu_23772_p515),24));
    mul_ln111_1_fu_24807_p1 <= sext_ln104_1_reg_26041(16 - 1 downto 0);
    mul_ln111_fu_23618_p0 <= mul_ln111_fu_23618_p00(8 - 1 downto 0);
    mul_ln111_fu_23618_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln111_2_cast_fu_22583_p515),24));
    mul_ln111_fu_23618_p1 <= sext_ln104_1_reg_26041(16 - 1 downto 0);
    mul_ln98_fu_15531_p1 <= ap_const_lv24_66(8 - 1 downto 0);
    or_ln108_1_fu_22469_p2 <= (xor_ln108_3_fu_22463_p2 or tmp_60_fu_22434_p3);
    or_ln108_2_fu_22498_p2 <= (and_ln108_3_fu_22492_p2 or and_ln108_1_fu_22475_p2);
    or_ln108_3_fu_20332_p2 <= (tmp_79_fu_20324_p3 or icmp_ln108_6_fu_20310_p2);
    or_ln108_4_fu_23658_p2 <= (xor_ln108_8_fu_23652_p2 or tmp_80_fu_23623_p3);
    or_ln108_5_fu_23687_p2 <= (and_ln108_7_fu_23681_p2 or and_ln108_5_fu_23664_p2);
    or_ln108_6_fu_22446_p2 <= (xor_ln108_fu_22441_p2 or tmp_60_fu_22434_p3);
    or_ln108_7_fu_23635_p2 <= (xor_ln108_5_fu_23630_p2 or tmp_80_fu_23623_p3);
    or_ln108_fu_19052_p2 <= (tmp_59_fu_19044_p3 or icmp_ln108_2_fu_19030_p2);
    or_ln109_1_fu_24919_p2 <= (xor_ln109_3_fu_24913_p2 or tmp_65_fu_24882_p3);
    or_ln109_2_fu_24948_p2 <= (and_ln109_3_fu_24942_p2 or and_ln109_1_fu_24925_p2);
    or_ln109_3_fu_25047_p2 <= (tmp_84_fu_25040_p3 or icmp_ln109_5_reg_26247);
    or_ln109_4_fu_25118_p2 <= (xor_ln109_8_fu_25112_p2 or tmp_85_fu_25081_p3);
    or_ln109_5_fu_25147_p2 <= (and_ln109_7_fu_25141_p2 or and_ln109_5_fu_25124_p2);
    or_ln109_6_fu_24896_p2 <= (xor_ln109_fu_24890_p2 or tmp_65_fu_24882_p3);
    or_ln109_7_fu_25095_p2 <= (xor_ln109_5_fu_25089_p2 or tmp_85_fu_25081_p3);
    or_ln109_fu_24848_p2 <= (tmp_64_fu_24841_p3 or icmp_ln109_2_reg_26208);
    or_ln110_1_fu_25334_p2 <= (xor_ln110_3_fu_25328_p2 or tmp_70_fu_25295_p3);
    or_ln110_2_fu_25364_p2 <= (and_ln110_3_fu_25358_p2 or and_ln110_1_fu_25340_p2);
    or_ln110_3_fu_25455_p2 <= (tmp_89_fu_25448_p3 or icmp_ln110_5_fu_25435_p2);
    or_ln110_4_fu_25527_p2 <= (xor_ln110_8_fu_25521_p2 or tmp_90_fu_25488_p3);
    or_ln110_5_fu_25557_p2 <= (and_ln110_7_fu_25551_p2 or and_ln110_5_fu_25533_p2);
    or_ln110_6_fu_25309_p2 <= (xor_ln110_fu_25303_p2 or tmp_70_fu_25295_p3);
    or_ln110_7_fu_25502_p2 <= (xor_ln110_5_fu_25496_p2 or tmp_90_fu_25488_p3);
    or_ln110_fu_25262_p2 <= (tmp_69_fu_25255_p3 or icmp_ln110_2_fu_25242_p2);
    or_ln111_1_fu_25743_p2 <= (xor_ln111_3_fu_25737_p2 or tmp_75_fu_25704_p3);
    or_ln111_2_fu_25773_p2 <= (and_ln111_3_fu_25767_p2 or and_ln111_1_fu_25749_p2);
    or_ln111_3_fu_25890_p2 <= (tmp_94_fu_25882_p3 or icmp_ln111_5_fu_25868_p2);
    or_ln111_4_fu_25956_p2 <= (xor_ln111_8_fu_25950_p2 or tmp_95_fu_25917_p3);
    or_ln111_5_fu_25986_p2 <= (and_ln111_7_fu_25980_p2 or and_ln111_5_fu_25962_p2);
    or_ln111_6_fu_25718_p2 <= (xor_ln111_fu_25712_p2 or tmp_75_fu_25704_p3);
    or_ln111_7_fu_25931_p2 <= (xor_ln111_5_fu_25925_p2 or tmp_95_fu_25917_p3);
    or_ln111_fu_25677_p2 <= (tmp_74_fu_25669_p3 or icmp_ln111_2_fu_25655_p2);
    or_ln98_1_fu_15641_p2 <= (xor_ln98_2_fu_15635_p2 or tmp_55_fu_15610_p3);
    or_ln98_2_fu_15678_p2 <= (and_ln98_3_fu_15664_p2 or and_ln98_1_fu_15647_p2);
    or_ln98_3_fu_15624_p2 <= (xor_ln98_fu_15619_p2 or tmp_55_fu_15610_p3);
    or_ln98_fu_15585_p2 <= (tmp_54_fu_15577_p3 or icmp_ln98_fu_15571_p2);

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_i, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i, ap_CS_fsm_pp0_stage1, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i, ap_CS_fsm_pp0_stage1, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_i, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i, ap_CS_fsm_pp0_stage1, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32, ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o <= ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i, ap_CS_fsm_pp0_stage1, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_assign_proc : process(ap_enable_reg_pp0_iter1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i, ap_CS_fsm_pp0_stage2, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24, ap_block_pp0_stage2)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i;
        end if; 
    end process;


    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24)
    begin
        if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln98_fu_15670_p3 <= 
        ap_const_lv16_7FFF when (and_ln98_1_fu_15647_p2(0) = '1') else 
        ap_const_lv16_8000;
        sext_ln104_1_fu_15696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta_2_fu_15684_p3),24));

        sext_ln104_fu_15692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta_2_fu_15684_p3),26));

        sext_ln108_1_fu_18982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln108_reg_26053),26));

        sext_ln108_2_fu_18985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln108_reg_26053),27));

        sext_ln108_3_fu_20258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln108_1_fu_20250_p3),27));

        sext_ln108_4_fu_20262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln108_1_reg_26072),26));

        sext_ln108_5_fu_20265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln108_1_reg_26072),27));

        sext_ln108_fu_18978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_18970_p3),27));

        sext_ln109_1_fu_22551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln109_reg_26059),27));

        sext_ln109_2_fu_23736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln109_1_fu_23728_p3),27));

        sext_ln109_3_fu_23740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln109_1_reg_26168),27));

        sext_ln109_fu_22547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_22539_p3),27));

        sext_ln110_1_fu_24997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln110_reg_26120),27));

        sext_ln110_2_fu_25192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln110_1_fu_25184_p3),27));

        sext_ln110_3_fu_25196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln110_1_reg_26174),27));

        sext_ln110_fu_24993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_24985_p3),27));

        sext_ln111_1_fu_25607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln111_reg_26213),26));

        sext_ln111_2_fu_25610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln111_reg_26213),27));

        sext_ln111_3_fu_25816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_1_fu_25809_p3),27));

        sext_ln111_4_fu_25820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln111_1_reg_26252),26));

        sext_ln111_5_fu_25823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln111_1_reg_26252),27));

        sext_ln111_fu_25603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln3_fu_25596_p3),27));

        sext_ln98_1_fu_15555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta_fu_15545_p4),15));

        sext_ln98_2_fu_15607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta_1_reg_26029),16));

    shl_ln108_1_fu_20250_p3 <= (tmp_49_fu_20210_p19 & ap_const_lv10_0);
    shl_ln109_1_fu_23728_p3 <= (tmp_50_fu_23693_p17 & ap_const_lv10_0);
    shl_ln110_1_fu_25184_p3 <= (tmp_51_fu_25153_p15 & ap_const_lv10_0);
    shl_ln111_1_fu_25809_p3 <= (tmp_52_reg_26333 & ap_const_lv10_0);
    shl_ln1_fu_22539_p3 <= (tmp_46_fu_22504_p17 & ap_const_lv10_0);
    shl_ln2_fu_24985_p3 <= (tmp_47_fu_24954_p15 & ap_const_lv10_0);
    shl_ln3_fu_25596_p3 <= (tmp_48_reg_26316 & ap_const_lv10_0);
    shl_ln_fu_18970_p3 <= (tmp_s_fu_18930_p19 & ap_const_lv10_0);
    sub_ln108_1_fu_20268_p2 <= std_logic_vector(signed(sext_ln108_3_fu_20258_p1) - signed(sext_ln108_5_fu_20265_p1));
    sub_ln108_fu_18988_p2 <= std_logic_vector(signed(sext_ln108_fu_18978_p1) - signed(sext_ln108_2_fu_18985_p1));
    sub_ln109_1_fu_23743_p2 <= std_logic_vector(signed(sext_ln109_2_fu_23736_p1) - signed(sext_ln109_3_fu_23740_p1));
    sub_ln109_fu_22554_p2 <= std_logic_vector(signed(sext_ln109_fu_22547_p1) - signed(sext_ln109_1_fu_22551_p1));
    sub_ln110_1_fu_25199_p2 <= std_logic_vector(signed(sext_ln110_2_fu_25192_p1) - signed(sext_ln110_3_fu_25196_p1));
    sub_ln110_fu_25000_p2 <= std_logic_vector(signed(sext_ln110_fu_24993_p1) - signed(sext_ln110_1_fu_24997_p1));
    sub_ln111_1_fu_25826_p2 <= std_logic_vector(signed(sext_ln111_3_fu_25816_p1) - signed(sext_ln111_5_fu_25823_p1));
    sub_ln111_fu_25613_p2 <= std_logic_vector(signed(sext_ln111_fu_25603_p1) - signed(sext_ln111_2_fu_25610_p1));
    tmp_46_fu_22504_p15 <= "XXXXXXXXXXXXXXXX";
    tmp_47_fu_24954_p13 <= "XXXXXXXXXXXXXXXX";
    tmp_48_fu_25370_p11 <= "XXXXXXXXXXXXXXXX";
    tmp_49_fu_20210_p17 <= "XXXXXXXXXXXXXXXX";
    tmp_49_fu_20210_p18 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1(3 - 1 downto 0);
    tmp_50_fu_23693_p15 <= "XXXXXXXXXXXXXXXX";
    tmp_51_fu_25153_p13 <= "XXXXXXXXXXXXXXXX";
    tmp_52_fu_25563_p11 <= "XXXXXXXXXXXXXXXX";
    tmp_53_fu_15559_p3 <= mul_ln98_fu_15531_p2(9 downto 9);
    tmp_54_fu_15577_p3 <= mul_ln98_fu_15531_p2(10 downto 10);
    tmp_55_fu_15610_p3 <= sext_ln98_2_fu_15607_p1(15 downto 15);
    tmp_57_fu_19018_p3 <= sub_ln108_fu_18988_p2(9 downto 9);
    tmp_59_fu_19044_p3 <= sub_ln108_fu_18988_p2(10 downto 10);
    tmp_60_fu_22434_p3 <= add_ln108_reg_26100(15 downto 15);
    tmp_61_fu_22565_p3 <= sub_ln109_fu_22554_p2(26 downto 26);
    tmp_62_fu_24827_p3 <= sub_ln109_reg_26189(9 downto 9);
    tmp_63_fu_24834_p3 <= sub_ln109_reg_26189(25 downto 25);
    tmp_64_fu_24841_p3 <= sub_ln109_reg_26189(10 downto 10);
    tmp_65_fu_24882_p3 <= add_ln109_fu_24863_p2(15 downto 15);
    tmp_66_fu_25216_p3 <= sub_ln110_reg_26267(26 downto 26);
    tmp_67_fu_25232_p3 <= sub_ln110_reg_26267(9 downto 9);
    tmp_68_fu_25248_p3 <= sub_ln110_reg_26267(25 downto 25);
    tmp_69_fu_25255_p3 <= sub_ln110_reg_26267(10 downto 10);
    tmp_70_fu_25295_p3 <= add_ln110_fu_25278_p2(15 downto 15);
    tmp_71_fu_25625_p3 <= sub_ln111_fu_25613_p2(26 downto 26);
    tmp_72_fu_25643_p3 <= sub_ln111_fu_25613_p2(9 downto 9);
    tmp_73_fu_25661_p3 <= sub_ln111_fu_25613_p2(25 downto 25);
    tmp_74_fu_25669_p3 <= sub_ln111_fu_25613_p2(10 downto 10);
    tmp_75_fu_25704_p3 <= add_ln111_fu_25693_p2(15 downto 15);
    tmp_77_fu_20298_p3 <= sub_ln108_1_fu_20268_p2(9 downto 9);
    tmp_79_fu_20324_p3 <= sub_ln108_1_fu_20268_p2(10 downto 10);
    tmp_80_fu_23623_p3 <= add_ln108_1_reg_26148(15 downto 15);
    tmp_81_fu_23754_p3 <= sub_ln109_1_fu_23743_p2(26 downto 26);
    tmp_82_fu_25026_p3 <= sub_ln109_1_reg_26228(9 downto 9);
    tmp_83_fu_25033_p3 <= sub_ln109_1_reg_26228(25 downto 25);
    tmp_84_fu_25040_p3 <= sub_ln109_1_reg_26228(10 downto 10);
    tmp_85_fu_25081_p3 <= add_ln109_1_fu_25062_p2(15 downto 15);
    tmp_86_fu_25409_p3 <= sub_ln110_1_reg_26290(26 downto 26);
    tmp_87_fu_25425_p3 <= sub_ln110_1_reg_26290(9 downto 9);
    tmp_88_fu_25441_p3 <= sub_ln110_1_reg_26290(25 downto 25);
    tmp_89_fu_25448_p3 <= sub_ln110_1_reg_26290(10 downto 10);
    tmp_90_fu_25488_p3 <= add_ln110_1_fu_25471_p2(15 downto 15);
    tmp_91_fu_25838_p3 <= sub_ln111_1_fu_25826_p2(26 downto 26);
    tmp_92_fu_25856_p3 <= sub_ln111_1_fu_25826_p2(9 downto 9);
    tmp_93_fu_25874_p3 <= sub_ln111_1_fu_25826_p2(25 downto 25);
    tmp_94_fu_25882_p3 <= sub_ln111_1_fu_25826_p2(10 downto 10);
    tmp_95_fu_25917_p3 <= add_ln111_1_fu_25906_p2(15 downto 15);
    tmp_s_fu_18930_p17 <= "XXXXXXXXXXXXXXXX";
    tmp_s_fu_18930_p18 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0(3 - 1 downto 0);
    trunc_ln104_1_fu_20118_p1 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1(3 - 1 downto 0);
    trunc_ln104_fu_18838_p1 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0(3 - 1 downto 0);
    trunc_ln108_1_fu_20288_p4 <= sub_ln108_1_fu_20268_p2(25 downto 10);
    trunc_ln108_2_fu_20306_p1 <= sub_ln108_1_fu_20268_p2(9 - 1 downto 0);
    trunc_ln108_fu_19026_p1 <= sub_ln108_fu_18988_p2(9 - 1 downto 0);
    trunc_ln109_1_fu_25017_p4 <= sub_ln109_1_reg_26228(25 downto 10);
    trunc_ln109_2_fu_23762_p1 <= sub_ln109_1_fu_23743_p2(9 - 1 downto 0);
    trunc_ln109_fu_22573_p1 <= sub_ln109_fu_22554_p2(9 - 1 downto 0);
    trunc_ln110_1_fu_25416_p4 <= sub_ln110_1_reg_26290(25 downto 10);
    trunc_ln110_2_fu_25432_p1 <= sub_ln110_1_reg_26290(9 - 1 downto 0);
    trunc_ln110_fu_25239_p1 <= sub_ln110_reg_26267(9 - 1 downto 0);
    trunc_ln111_1_fu_25846_p4 <= sub_ln111_1_fu_25826_p2(25 downto 10);
    trunc_ln111_2_fu_25864_p1 <= sub_ln111_1_fu_25826_p2(9 - 1 downto 0);
    trunc_ln111_fu_25651_p1 <= sub_ln111_fu_25613_p2(9 - 1 downto 0);
    trunc_ln4_fu_19008_p4 <= sub_ln108_fu_18988_p2(25 downto 10);
    trunc_ln5_fu_24818_p4 <= sub_ln109_reg_26189(25 downto 10);
    trunc_ln6_fu_25223_p4 <= sub_ln110_reg_26267(25 downto 10);
    trunc_ln7_fu_25633_p4 <= sub_ln111_fu_25613_p2(25 downto 10);
    trunc_ln98_fu_15567_p1 <= mul_ln98_fu_15531_p2(9 - 1 downto 0);
    xor_ln108_1_fu_22458_p2 <= (tmp_56_reg_26088 xor ap_const_lv1_1);
    xor_ln108_2_fu_22453_p2 <= (tmp_56_reg_26088 xor or_ln108_6_fu_22446_p2);
    xor_ln108_3_fu_22463_p2 <= (xor_ln108_2_fu_22453_p2 xor ap_const_lv1_1);
    xor_ln108_4_fu_22486_p2 <= (ap_const_lv1_1 xor and_ln108_2_fu_22481_p2);
    xor_ln108_5_fu_23630_p2 <= (tmp_78_reg_26143 xor ap_const_lv1_1);
    xor_ln108_6_fu_23642_p2 <= (tmp_76_reg_26136 xor or_ln108_7_fu_23635_p2);
    xor_ln108_7_fu_23647_p2 <= (tmp_76_reg_26136 xor ap_const_lv1_1);
    xor_ln108_8_fu_23652_p2 <= (xor_ln108_6_fu_23642_p2 xor ap_const_lv1_1);
    xor_ln108_9_fu_23675_p2 <= (ap_const_lv1_1 xor and_ln108_6_fu_23670_p2);
    xor_ln108_fu_22441_p2 <= (tmp_58_reg_26095 xor ap_const_lv1_1);
    xor_ln109_1_fu_24908_p2 <= (tmp_61_reg_26201 xor ap_const_lv1_1);
    xor_ln109_2_fu_24903_p2 <= (tmp_61_reg_26201 xor or_ln109_6_fu_24896_p2);
    xor_ln109_3_fu_24913_p2 <= (xor_ln109_2_fu_24903_p2 xor ap_const_lv1_1);
    xor_ln109_4_fu_24936_p2 <= (ap_const_lv1_1 xor and_ln109_2_fu_24931_p2);
    xor_ln109_5_fu_25089_p2 <= (tmp_83_fu_25033_p3 xor ap_const_lv1_1);
    xor_ln109_6_fu_25102_p2 <= (tmp_81_reg_26240 xor or_ln109_7_fu_25095_p2);
    xor_ln109_7_fu_25107_p2 <= (tmp_81_reg_26240 xor ap_const_lv1_1);
    xor_ln109_8_fu_25112_p2 <= (xor_ln109_6_fu_25102_p2 xor ap_const_lv1_1);
    xor_ln109_9_fu_25135_p2 <= (ap_const_lv1_1 xor and_ln109_6_fu_25130_p2);
    xor_ln109_fu_24890_p2 <= (tmp_63_fu_24834_p3 xor ap_const_lv1_1);
    xor_ln110_1_fu_25322_p2 <= (tmp_66_fu_25216_p3 xor ap_const_lv1_1);
    xor_ln110_2_fu_25316_p2 <= (tmp_66_fu_25216_p3 xor or_ln110_6_fu_25309_p2);
    xor_ln110_3_fu_25328_p2 <= (xor_ln110_2_fu_25316_p2 xor ap_const_lv1_1);
    xor_ln110_4_fu_25352_p2 <= (ap_const_lv1_1 xor and_ln110_2_fu_25346_p2);
    xor_ln110_5_fu_25496_p2 <= (tmp_88_fu_25441_p3 xor ap_const_lv1_1);
    xor_ln110_6_fu_25509_p2 <= (tmp_86_fu_25409_p3 xor or_ln110_7_fu_25502_p2);
    xor_ln110_7_fu_25515_p2 <= (tmp_86_fu_25409_p3 xor ap_const_lv1_1);
    xor_ln110_8_fu_25521_p2 <= (xor_ln110_6_fu_25509_p2 xor ap_const_lv1_1);
    xor_ln110_9_fu_25545_p2 <= (ap_const_lv1_1 xor and_ln110_6_fu_25539_p2);
    xor_ln110_fu_25303_p2 <= (tmp_68_fu_25248_p3 xor ap_const_lv1_1);
    xor_ln111_1_fu_25731_p2 <= (tmp_71_fu_25625_p3 xor ap_const_lv1_1);
    xor_ln111_2_fu_25725_p2 <= (tmp_71_fu_25625_p3 xor or_ln111_6_fu_25718_p2);
    xor_ln111_3_fu_25737_p2 <= (xor_ln111_2_fu_25725_p2 xor ap_const_lv1_1);
    xor_ln111_4_fu_25761_p2 <= (ap_const_lv1_1 xor and_ln111_2_fu_25755_p2);
    xor_ln111_5_fu_25925_p2 <= (tmp_93_fu_25874_p3 xor ap_const_lv1_1);
    xor_ln111_6_fu_25938_p2 <= (tmp_91_fu_25838_p3 xor or_ln111_7_fu_25931_p2);
    xor_ln111_7_fu_25944_p2 <= (tmp_91_fu_25838_p3 xor ap_const_lv1_1);
    xor_ln111_8_fu_25950_p2 <= (xor_ln111_6_fu_25938_p2 xor ap_const_lv1_1);
    xor_ln111_9_fu_25974_p2 <= (ap_const_lv1_1 xor and_ln111_6_fu_25968_p2);
    xor_ln111_fu_25712_p2 <= (tmp_73_fu_25661_p3 xor ap_const_lv1_1);
    xor_ln98_1_fu_15630_p2 <= (tmp_reg_26022 xor or_ln98_3_fu_15624_p2);
    xor_ln98_2_fu_15635_p2 <= (xor_ln98_1_fu_15630_p2 xor ap_const_lv1_1);
    xor_ln98_3_fu_15658_p2 <= (ap_const_lv1_1 xor and_ln98_2_fu_15653_p2);
    xor_ln98_fu_15619_p2 <= (tmp_reg_26022 xor ap_const_lv1_1);
    zext_ln108_1_fu_20344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln108_4_fu_20338_p2),16));
    zext_ln108_2_cast_fu_15704_p513 <= "XXXXXXXX";
    zext_ln108_3_cast_fu_17792_p513 <= "XXXXXXXX";
    zext_ln108_fu_19064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln108_fu_19058_p2),16));
    zext_ln109_1_fu_25058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln109_4_fu_25052_p2),16));
    zext_ln109_2_cast_fu_16746_p513 <= "XXXXXXXXXX";
    zext_ln109_3_cast_fu_20354_p513 <= "XXXXXXXXXX";
    zext_ln109_fu_24859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln109_fu_24853_p2),16));
    zext_ln110_1_fu_25467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln110_4_fu_25461_p2),16));
    zext_ln110_2_cast_fu_19074_p513 <= "XXXXXXXXXX";
    zext_ln110_3_cast_fu_21394_p513 <= "XXXXXXXXXX";
    zext_ln110_fu_25274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln110_fu_25268_p2),16));
    zext_ln111_1_fu_25902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln111_4_fu_25896_p2),16));
    zext_ln111_2_cast_fu_22583_p513 <= "XXXXXXXX";
    zext_ln111_3_cast_fu_23772_p513 <= "XXXXXXXX";
    zext_ln111_fu_25689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln111_fu_25683_p2),16));
    zext_ln98_fu_15597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln98_fu_15591_p2),15));
end behav;
