[{"DBLP title": "Foundry Future: Challenges in the 21st Century.", "DBLP authors": ["J. Morris Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373573", "OA papers": [{"PaperId": "https://openalex.org/W2042290443", "PaperTitle": "Foundry Future: Challenges in the 21st Century", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["M. C. Chang"]}]}, {"DBLP title": "Analog and Mixed-Signal Innovation: The Process-Circuit-System-Application Interaction.", "DBLP authors": ["Lewis W. Counts"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373574", "OA papers": [{"PaperId": "https://openalex.org/W2134241690", "PaperTitle": "Analog and Mixed-Signal Innovation: The Process-Circuit-System-Application Interaction", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Analog Devices (United States)": 1.0}, "Authors": ["L. W. Counts"]}]}, {"DBLP title": "Towards a New Nanoelectronic Cosmology.", "DBLP authors": ["Jo\u00ebl Hartmann"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373575", "OA papers": [{"PaperId": "https://openalex.org/W2052255440", "PaperTitle": "Towards a New Nanoelectronic Cosmology", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"STMicroelectronics [Crolles]": 1.0}, "Authors": ["J. Hartmann"]}]}, {"DBLP title": "A Fully Integrated 4\u00ff10Gb/s DWDM Optoelectronic Transceiver in a standard 0.13\u03bcm CMOS SOI.", "DBLP authors": ["Adithyaram Narasimha", "Behnam Analui", "Yi Liang", "Thomas J. Sleboda", "Cary Gunn"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373578", "OA papers": [{"PaperId": "https://openalex.org/W2055046271", "PaperTitle": "A Fully Integrated 4\u00d710Gb/s DWDM Optoelectronic Transceiver in a standard 0.13/spl mu/m CMOS SOI", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Luxtera, Carlsbad, CA": 5.0}, "Authors": ["Adithyaram Narasimha", "Behnam Analui", "Yi Yang", "T.J. Sleboda", "Cary Gunn"]}]}, {"DBLP title": "A 90nm CMOS 16Gb/s Transceiver for Optical Interconnects.", "DBLP authors": ["Samuel Palermo", "Azita Emami-Neyestanak", "Mark Horowitz"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373579", "OA papers": [{"PaperId": "https://openalex.org/W2176869677", "PaperTitle": "A 90nm CMOS 16Gb/s Transceiver for Optical Interconnects", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Stanford University": 2.0, "Columbia University": 1.0}, "Authors": ["Salvatore Palermo", "Azita Emami", "Michael Horowitz"]}]}, {"DBLP title": "A 20Gb/s Burst-Mode CDR Circuit Using Injection-Locking Technique.", "DBLP authors": ["Jri Lee", "Mingchung Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373580", "OA papers": [{"PaperId": "https://openalex.org/W2129102896", "PaperTitle": "A 20Gb/s Burst-Mode CDR Circuit Using Injection-Locking Technique", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Jri Lee", "Ming-Chung Liu"]}]}, {"DBLP title": "A 33.6-to-33.8Gb/s Burst-Mode CDR in 90nm CMOS.", "DBLP authors": ["Lan-Chou Cho", "Chihun Lee", "Shen-Iuan Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373581", "OA papers": [{"PaperId": "https://openalex.org/W1997366541", "PaperTitle": "A 33.6-to-33.8Gb/s Burst-Mode CDR in 90nm CMOS", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Lan-Chou Cho", "Chihun Lee", "Shen-Iuan Liu"]}]}, {"DBLP title": "A 40mW 3.5k\u03a9 3Gb/s CMOS Differential Transimpedance Amplifier Using Negative-Impedance Compensation.", "DBLP authors": ["Chia-Ming Tsai", "Wen-Tsao Chen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373583", "OA papers": [{"PaperId": "https://openalex.org/W2049281256", "PaperTitle": "A 40mW 3.5k&#x003A9; 3Gb/s CMOS Differential Transimpedance Amplifier Using Negative-Impedance Compensation", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Chai-Ming Tsai", "Wen-Tsao Chen"]}]}, {"DBLP title": "A 40Gb/s Transimpedance-AGC Amplifier with 19dB DR in 90nm CMOS.", "DBLP authors": ["Chih-Fan Liao", "Shen-Iuan Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373584", "OA papers": [{"PaperId": "https://openalex.org/W1983796255", "PaperTitle": "A 40Gb/s Transimpedance-AGC Amplifier with 19dB DR in 90nm CMOS", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Chih-Fan Liao", "Shen-Iuan Liu"]}]}, {"DBLP title": "A Fractional-N PLL for SONET-Quality Clock-Syntlhesis Applicationis.", "DBLP authors": ["Axel Thomsen", "Ligang Zhang", "Doug Frey", "Q. Yu", "Lizhong Sun", "Akhil K. Garlapati", "R. Hulfachor", "Douglas F. Pastorello", "Richard J. Juhn"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373586", "OA papers": [{"PaperId": "https://openalex.org/W2060259435", "PaperTitle": "A Fractional-N PLL for SONET-Quality Clock-Syntlhesis Applicationis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Silicon Labs (United States)": 9.0}, "Authors": ["Allan Randrup Thomsen", "Lei Zhang", "D. Frey", "Q Qingliang Yu", "L. Sun", "Akhil K. Garlapati", "R. Hulfachor", "Douglas F. Pastorello", "Rei-Jahn Juhn"]}]}, {"DBLP title": "Efficient Power Management Circuit: Thermal Energy Harvesting to Above-IC Microbattery Energy Storage.", "DBLP authors": ["H\u00e9l\u00e8ne Lhermet", "Cyril Condemine", "Marc Plissonnier", "Raphael Salot", "Patrick Audebert", "Marion Rosset"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373588", "OA papers": [{"PaperId": "https://openalex.org/W2173800987", "PaperTitle": "Efficient Power Management Circuit: Thermal Energy Harvesting to Above-IC Microbattery Energy Storage", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"CEA LETI": 4.0, "CEA LITEN": 2.0}, "Authors": ["Helene Lhermet", "C. Condemine", "Marc Plissonnier", "Raphael Salot", "P. Audebert", "M. Rosset"]}]}, {"DBLP title": "Minimum Energy Tracking Loop with Embedded DC-DC Converter Delivering Voltages down to 250mV in 65nm CMOS.", "DBLP authors": ["Yogesh K. Ramadass", "Anantha P. Chandrakasan"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373589", "OA papers": [{"PaperId": "https://openalex.org/W2071647141", "PaperTitle": "Minimum Energy Tracking Loop with Embedded DC-DC Converter Delivering Voltages down to 250mV in 65nm CMOS", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Yogesh Ramadass", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "LAGS System Using Data/Instruction Grain Power Control.", "DBLP authors": ["Makoto Ikeda", "Taku Sogabe", "Ken Ishii", "Masayuki Mizuno", "Toru Nakura", "Koichi Nose", "Kunihiro Asada"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373590", "OA papers": [{"PaperId": "https://openalex.org/W2100759575", "PaperTitle": "LAGS System Using Data/Instruction Grain Power Control", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Tokyo": 3.0, "NEC (Japan)": 4.0}, "Authors": ["Masazumi Ikeda", "Toshiaki Sogabe", "Keizo Ishii", "Masayuki Mizuno", "T. Nakura", "Koichi Nose", "Kunihiro Asada"]}]}, {"DBLP title": "Gate Work Function Engineering for Nanotube-Based Circuits.", "DBLP authors": ["Zhihong Chen", "J\u00f6rg Appenzeller", "Paul M. Solomon", "Yu-Ming Lin", "Phaedon Avouris"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373591", "OA papers": [{"PaperId": "https://openalex.org/W2141683228", "PaperTitle": "Gate Work Function Engineering for Nanotube-Based Circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 5.0}, "Authors": ["Zhihong Chen", "Joerg Appenzeller", "Philip M. Solomon", "Yu-Ming Lin", "Phaedon Avouris"]}]}, {"DBLP title": "Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections.", "DBLP authors": ["Jie Deng", "Nishant Patil", "Koungmin Ryu", "Alexander Badmaev", "Chongwu Zhou", "Subhasish Mitra", "H.-S. Philip Wong"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373592", "OA papers": [{"PaperId": "https://openalex.org/W2032324308", "PaperTitle": "Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections", "Year": 2007, "CitationCount": 105, "EstimatedCitation": 105, "Affiliations": {"Stanford University": 4.0, "University of Southern California": 3.0}, "Authors": ["Jie Deng", "N. R. Patil", "Koungmin Ryu", "Alexander Badmaev", "Chongwu Zhou", "S. Mitra", "Hei Wong"]}]}, {"DBLP title": "Passive-Matrix Flexible Electronic Paper Using Quick-Response Liquid Powder Display (QR-LPD) Technollogy and Custom Driver Circuits.", "DBLP authors": ["Reiji Hattori", "Michihiro Asakawa", "Yoshitomo Masuda", "Norio Nihei", "Akihiko Yokoo", "Shuhei Yamada", "Itsuo Tanuma"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373594", "OA papers": [{"PaperId": "https://openalex.org/W1968266170", "PaperTitle": "Passive-Matrix Flexible Electronic Paper Using Quick-Response Liquid Powder Display (QR-LPD) Technollogy and Custom Driver Circuits", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kyushu Univ, Fukuoka": 2.0, "Bridgestone (Japan)": 5.0}, "Authors": ["Ryouhei Hattori", "Makoto Asakawa", "Yoshiaki Masuda", "Naoko Nihei", "Akihiko Yokoo", "Shoichi Yamada", "Itsuo Tanuma"]}]}, {"DBLP title": "A Digitally Modulated Polar CMOS PA with 20MHz Signal BW.", "DBLP authors": ["Amirpouya Kavousian", "David K. Su", "Bruce A. Wooley"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373596", "OA papers": [{"PaperId": "https://openalex.org/W2076146740", "PaperTitle": "A Digitally Modulated Polar CMOS PA with 20MHz Signal BW", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Stanford University": 3.0}, "Authors": ["Amirpouya Kavousian", "D. Su", "Bruce A. Wooley"]}]}, {"DBLP title": "A 3W 55% PAE CMOS PA with Closed-Loop 20: 1 VSWR Protection.", "DBLP authors": ["Francesco Carrara", "Calogero D. Presti", "Antonino Scuderi", "Carmelo Santagati", "Giuseppe Palmisano"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373597", "OA papers": [{"PaperId": "https://openalex.org/W2001438051", "PaperTitle": "A 3W 55% PAE CMOS PA with Closed-Loop 20:1 VSWR Protection", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Catania": 3.0, "STMicroelectronics - Catania, Italy": 2.0}, "Authors": ["Francesco Carrara", "C.D. Presti", "Antonino Scuderi", "Cettina Santagati", "Giuseppe Palmisano"]}]}, {"DBLP title": "Combined Linear and \u0394-Modulated Switched-Mode PA Supply Modulator for Polar Transmitters.", "DBLP authors": ["Jennifer Kitchen", "Wing-Yee Chu", "Ilker Deligoz", "Sayfe Kiaei", "Bertan Bakkaloglu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373598", "OA papers": [{"PaperId": "https://openalex.org/W2116285146", "PaperTitle": "Combined Linear and &#x00394;-Modulated Switched-Mode PA Supply Modulator for Polar Transmitters", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Arizona State University": 5.0}, "Authors": ["Jennifer Kitchen", "Wing-Yee Chu", "I. Deligoz", "Sayfe Kiaei", "Bertan Bakkaloglu"]}]}, {"DBLP title": "A Blocker Filtering Technique for Wireless Receivers.", "DBLP authors": ["Hooman Darabi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373599", "OA papers": [{"PaperId": "https://openalex.org/W2080515842", "PaperTitle": "A Blocker Filtering Technique for Wireless Receivers", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Broadcom (United States)": 1.0}, "Authors": ["Hooman Darabi"]}]}, {"DBLP title": "A 0.13\u03bcm 1.5V CMOS I/Q Downconverter with Digital Adaptive IIP2 Calibration.", "DBLP authors": ["Krzysztof Dufrene", "Zdravko Boos", "Robert Weigel"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373600", "OA papers": [{"PaperId": "https://openalex.org/W2115588611", "PaperTitle": "A 0.13&amp;#x003BC;m 1.5V CMOS I/Q Downconverter with Digital Adaptive IIP2 Calibration", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Krzysztof Dufrene", "Zdravko Boos", "Robert Weigel"]}]}, {"DBLP title": "A Delay-Line-Based GFSK Demodulator for Low-IF Receivers.", "DBLP authors": ["Hong-Sing Kao", "Ming-Jen Yang", "Tai-Cheng Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373601", "OA papers": [{"PaperId": "https://openalex.org/W1980963132", "PaperTitle": "A Delay-Line-Based GFSK Demodulator for Low-IF Receivers", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"AlfaPlus Semicond., Hsinchu": 2.0, "National Taiwan University": 1.0}, "Authors": ["Hong-Sing Kao", "Ming-Jen Yang", "Tai-Cheng Lee"]}]}, {"DBLP title": "A 4.5GHz LC-VCO with Self-Regulating Technique.", "DBLP authors": ["Aleksander Dec", "Ken Suyama", "Tomomitsu Kitamura"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373602", "OA papers": [{"PaperId": "https://openalex.org/W2004202172", "PaperTitle": "A 4.5GHz LC-VCO with Self-Regulating Technique", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Epoch Biosciences (United States)": 2.0, "Renesas Electronics (Japan)": 1.0}, "Authors": ["A. Dec", "Ken Suyama", "T. Kitamura"]}]}, {"DBLP title": "A 3.2-to-7.3GHz Quadrature Oscillator with Magnetic Tuning.", "DBLP authors": ["Giuseppe Cusmai", "Matteo Repossi", "Guido Albasini", "Francesco Svelto"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373603", "OA papers": [{"PaperId": "https://openalex.org/W2048892928", "PaperTitle": "A 3.2-to-7.3GHz Quadrature Oscillator with Magnetic Tuning", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Pavia": 2.0, "STMicroelectronics (Italy)": 2.0}, "Authors": ["G. Cusmai", "Matteo Repossi", "Guido Gabriele Albasini", "Francesco Svelto"]}]}, {"DBLP title": "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS.", "DBLP authors": ["Sriram R. Vangal", "Jason Howard", "Gregory Ruhl", "Saurabh Dighe", "Howard Wilson", "James W. Tschanz", "David Finan", "Priya Iyer", "Arvind P. Singh", "Tiju Jacob", "Shailendra Jain", "Sriram Venkataraman", "Yatin Hoskote", "Nitin Borkar"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373606", "OA papers": [{"PaperId": "https://openalex.org/W2125357468", "PaperTitle": "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS", "Year": 2007, "CitationCount": 413, "EstimatedCitation": 413, "Affiliations": {"Link\u00f6ping University": 0.5, "Intel (United States)": 13.5}, "Authors": ["Sriram R. Vangal", "Judith A. K. Howard", "Guenther Ruhl", "S. Dighe", "Heather L. Wilson", "J. Tschanz", "D. Finan", "Swami P. Iyer", "A. K. Singh", "Theodore Jacob", "Sanjay Jain", "Sankaran Venkataraman", "Y Hoskote", "Nitin Borkar"]}]}, {"DBLP title": "A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption.", "DBLP authors": ["Yutaka Yoshida", "Tatsuya Kamei", "Kiyoshi Hayase", "Shinichi Shibahara", "Osamu Nishii", "Toshihiro Hattori", "Atsushi Hasegawa", "Masashi Takada", "Naohiko Irie", "Kunio Uchiyama", "Toshihiko Odaka", "Kiwamu Takada", "Keiji Kimura", "Hironori Kasahara"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373607", "OA papers": [{"PaperId": "https://openalex.org/W1997817348", "PaperTitle": "A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Renesas Electronics (Japan)": 7.0, "Hitachi (Japan)": 5.0, "Waseda University": 2.0}, "Authors": ["Yutaka Yoshida", "Takashi Kamei", "Kiyoshi Hayase", "Shigeki Shibahara", "Osamu Nishii", "Takamichi Hattori", "Akira Hasegawa", "Minoru Takada", "Naohiko Irie", "Kentaro Uchiyama", "Toshihiko Odaka", "Kazumasa Takada", "Kaoru Kimura", "Hiroshi Kasahara"]}]}, {"DBLP title": "The Implementation of the 65nm Dual-Core 64b Merom Processor.", "DBLP authors": ["Nabeel Sakran", "Marcelo Yuffe", "Moty Mehalel", "Jack Doweck", "Ernest Knoll", "Avi Kovacs"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373610", "OA papers": [{"PaperId": "https://openalex.org/W2092677096", "PaperTitle": "The Implementation of the 65nm Dual-Core 64b Merom Processor", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Intel (United Kingdom)": 1.0, "Intel (Israel)": 5.0}, "Authors": ["Nasser Sakran", "Marcelo Yuffe", "Moty Mehalel", "J. Doweck", "E. Knoll", "Attila Kov\u00e1cs"]}]}, {"DBLP title": "An 8-Core 64-Thread 64b Power-Efficient SPARC SoC.", "DBLP authors": ["Umesh Gajanan Nawathe", "Mahmudul Hassan", "Lynn Warriner", "King C. Yen", "Bharat Upputuri", "David Greenhill", "Ashok Kumar", "Heechoul Park"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373611", "OA papers": [{"PaperId": "https://openalex.org/W2031235329", "PaperTitle": "An 8-Core 64-Thread 64b Power-Efficient SPARC SoC", "Year": 2007, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Oracle (United States)": 8.0}, "Authors": ["U. Nawathe", "M. Kabir Hassan", "L. Warriner", "K. Yen", "Brahmaiah Upputuri", "Darrel Greenhill", "Ashok Kumar", "H. Park"]}]}, {"DBLP title": "A WiMedia-Compliant UWB Transceiver in 65nm CMOS.", "DBLP authors": ["Jos Bergervoet", "Harish Kundur Subramaniyan", "S. Lee", "Domine Leenaerts", "Remco van de Beek", "Gerard van der Weide", "Raf Roovers"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373613", "OA papers": [{"PaperId": "https://openalex.org/W2025246431", "PaperTitle": "A WiMedia-Compliant UWB Transceiver in 65nm CMOS", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"NXP (Netherlands)": 7.0}, "Authors": ["J. R. Bergervoet", "K.S. Harish", "S. H. Lee", "Domine M. W. Leenaerts", "R.C.H. van de Beek", "G. van der Weide", "Raf L. J. Roovers"]}]}, {"DBLP title": "A 0.18\u03bcm CMOS Dual-Band UWB Transceiver.", "DBLP authors": ["Yuanjin Zheng", "King-Wah Wong", "M. Annamalai Asaru", "Dan Shen", "Wen Hu Zhao", "Yen Ju The", "P. Andrew", "Fujiang Lin", "Wooi Gan Yeoh", "Rajinder Singh"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373614", "OA papers": [{"PaperId": "https://openalex.org/W1583861699", "PaperTitle": "A 0.18\u00bfm CMOS Dual-Band UWB Transceiver", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Institute of Microelectronics": 9.0}, "Authors": ["Yuanjin Zheng", "King-Wah Wong", "M. Annamalai Asaru", "Dan Shen", "Wenhu Zhao", "Philip Andrew", "Fujiang Lin", "Wooi Gan Yeoh", "R. P. Singh"]}]}, {"DBLP title": "A 2.5nJ/b 0.65V 3-to-5GHz Subbanded UWB Receiver in 90nm CMOS.", "DBLP authors": ["Fred S. Lee", "Anantha P. Chandrakasan"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373615", "OA papers": [{"PaperId": "https://openalex.org/W1982852968", "PaperTitle": "A 2.5nJ/b 0.65V 3-to-5GHz Subbanded UWB Receiver in 90nm CMOS", "Year": 2007, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Fred C. Lee", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS.", "DBLP authors": ["David D. Wentzloff", "Anantha P. Chandrakasan"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373616", "OA papers": [{"PaperId": "https://openalex.org/W2156829657", "PaperTitle": "A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS", "Year": 2007, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["David D. Wentzloff", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "A 0.65-to-1.4nJ/burst 3-to-10GHz UWB Digital TX in 90nm CMOS for IEEE 802.15.4a.", "DBLP authors": ["Julien Ryckaert", "Geert Van der Plas", "Vincent De Heyn", "Claude Desset", "Geert Vanwijnsberghe", "Bart van Poucke", "Jan Craninckx"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373617", "OA papers": [{"PaperId": "https://openalex.org/W4243375746", "PaperTitle": "A 0.65-to-1.4nJ/burst 3-to-10GHz UWB Digital TX in 90nm CMOS for IEEE 802.15.4a", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Julien Ryckaert", "Geert Van der Plas", "V. De Heyn", "Claude Desset", "G. Vanwijnsberghe", "B. Van Poucke", "Jan Craninckx"]}]}, {"DBLP title": "A 1.2V 240MHz CMOS Continuous-Time Low-Pass Filter for a UWB Radio Receiver.", "DBLP authors": ["Ville Saari", "Mikko Kaltiokallio", "Saska Lindfors", "Jussi Ryyn\u00e4nen", "Kari Halonen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373618", "OA papers": [{"PaperId": "https://openalex.org/W2069891199", "PaperTitle": "A 1.2V 240MHz CMOS Continuous-Time Low-Pass Filter for a UWB Radio Receiver", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Helsinki Univ. of Technol., Espoo#TAB#": 1.0, "Helsinki University of Technology , Espoo Finland": 4.0}, "Authors": ["Ville Saari", "Mikko Kaltiokallio", "Saska Lindfors", "Jussi Ryynanen", "Kari Halonen"]}]}, {"DBLP title": "A Fully Integrated 24GHz 4-Channel Phased-Array Transceiver in 0.13\u03bcm CMOS Based on a Variable-Phase Ring Oscillator and PLL Architecture.", "DBLP authors": ["Harish Krishnaswamy", "Hossein Hashemi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373619", "OA papers": [{"PaperId": "https://openalex.org/W1979308383", "PaperTitle": "A Fully Integrated 24GHz 4-Channel Phased-Array Transceiver in 0.13&amp;#x003BC;m CMOS Based on a Variable-Phase Ring Oscillator and PLL Architecture", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Harish Krishnaswamy", "Hassan Hashemi"]}]}, {"DBLP title": "A Bandpass \u0394\u03a3 DDFS-Driven 19GHz Frequency Synthesizer for FMCW Automotive Radar.", "DBLP authors": ["Hoon Hee Chung", "Umar Lyles", "Tino Copani", "Bertan Bakkaloglu", "Sayfe Kiaei"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373620", "OA papers": [{"PaperId": "https://openalex.org/W2032288309", "PaperTitle": "A Bandpass &#x00394;&#x003A3; DDFS-Driven 19GHz Frequency Synthesizer for FMCW Automotive Radar", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Arizona State University": 4.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Hoon Hee Chung", "Umar Jameer Lyles", "Tino Copani", "Bertan Bakkaloglu", "Sayfe Kiaei"]}]}, {"DBLP title": "An 8b Source Driver for 2.0 inch Full-Color Active-Matrix OLEDs Made with LTPS TFTs.", "DBLP authors": ["Yong-Sung Park", "Do-Youb Kim", "Keum-Nam Kim", "Yojiro Matsueda", "Jong-Hyun Choi", "Chul-Kyu Kang", "Hye-Dong Kim", "Ho Kyoon Chung", "Oh-Kyong Kwon"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373622", "OA papers": [{"PaperId": "https://openalex.org/W2046307814", "PaperTitle": "An 8b Source Driver for 2.0 inch Full-Color Active-Matrix OLEDs Made with LTPS TFTs", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Samsung (South Korea)": 8.0, "Hanyang University": 1.0}, "Authors": ["Yong Beom Park", "Do-Youb Kim", "Keum-Nam Kim", "Yojiro Matsueda", "Jong Young Choi", "Chul-Kyu Kang", "Hyung Sik Kim", "Ho Yun Chung", "Oh-Kyong Kwon"]}]}, {"DBLP title": "A 2.6 inch VGA LCD with Optical Input Function using a 1-Transistor Active-Pixel Sensor.", "DBLP authors": ["Chris J. Brown", "Ben Hadwen", "Hiromi Kato"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373623", "OA papers": [{"PaperId": "https://openalex.org/W2161104687", "PaperTitle": "A 2.6 inch VGA LCD with Optical Input Function using a 1-Transistor Active-Pixel Sensor", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Sharp Laboratories of Europe (United Kingdom)": 2.0, "SHARP Corp., Nara, Japan": 1.0}, "Authors": ["C. M. Brown", "B. Hadwen", "Hiroyuki Kato"]}]}, {"DBLP title": "A Single-Inductor Step-Up DC-DC Switching Converter with Bipolar Outputs for Active Matrix OLED Mobile Display Panels.", "DBLP authors": ["Chang-Seok Chae", "Hanh-Phuc Le", "Kwang-Chan Lee", "Min-Chul Lee", "Gyu-Hyeong Cho", "Gyu-Ha Cho"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373625", "OA papers": [{"PaperId": "https://openalex.org/W2176108219", "PaperTitle": "A Single-Inductor Step-Up DC-DC Switching Converter with Bipolar Outputs for Active Matrix OLED Mobile Display Panels", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Korea Advanced Institute of Science and Technology": 5.0, "JDA Technology, Daejeon, Korea": 1.0}, "Authors": ["Chang-Seok Chae", "Hanh-Phuc Le", "Kwang-Chan Lee", "Min Goo Lee", "Gyu-Hyeong Cho", "Gyu-Ha Cho"]}]}, {"DBLP title": "A 10b Driver IC for a Spatial Optical Modulator for Full HDTV Applications.", "DBLP authors": ["Jin-Seong Kang", "Jin-Ho Kim", "Seon-Yung Kim", "Jun-Yong Song", "Oh-Kyong Kwon", "Yuen-Joong Lee", "Byung-Hoon Kim", "Chan-Woo Park", "Kyoung-Soo Kwon", "Won-Tae Choi", "Sang-Kyeong Yun", "Injae Yeo", "Kyu-Bum Han", "Taek-Soo Kim", "Sang-il Park"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373626", "OA papers": [{"PaperId": "https://openalex.org/W2090311984", "PaperTitle": "A 10b Driver IC for a Spatial Optical Modulator for Full HDTV Applications", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Hanyang University": 5.0, "Samsung (South Korea)": 10.0}, "Authors": ["Jin-Seong Kang", "Jin-Ho Kim", "Seonyung Kim", "Jun-Yong Song", "Oh-Kyong Kwon", "Yuenjoong Lee", "Byung-Gee Kim", "Chan Beum Park", "Kyoung-Soo Kwon", "Won Suk Choi", "Sang Young Yun", "In-Jae Yeo", "Kyu Tae Han", "Taek-Soo Kim", "Sangil Park"]}]}, {"DBLP title": "A 16.7M Color VGA Display Driver IC with Partial Graphic RAM and 500Mb/s/ch Serial Interface for Mobile a-Si TFT-LCDs.", "DBLP authors": ["Kyung-suc Nah", "Hyeokchul Kwon", "Jae-Youl Lee", "Dukmin Lee", "Jun-Seok Han", "Young-Hun Lee", "Hyeyeong Rho", "Jongseon Kim", "Bongnam Kim", "Myunghee Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373627", "OA papers": [{"PaperId": "https://openalex.org/W2036918082", "PaperTitle": "A 16.7M Color VGA Display Driver IC with Partial Graphic RAM and 500Mb/s/ch Serial Interface for Mobile a-Si TFT-LCDs", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 10.0}, "Authors": ["Kyung-Suc Nah", "Hyeok-chul Kwon", "Jae-Youl Lee", "Duk-Min Lee", "Junseok Han", "Young Ho Lee", "Hyeyeong Rho", "Jong-Seon Kim", "Bong-Nam Kim", "Myunghee Lee"]}]}, {"DBLP title": "A 232-Channel Visual Prosthesis ASIC with Production-Compliant Safety and Testability.", "DBLP authors": ["Maurits Ortmanns", "N. Linger", "Andr\u00e9 Rocke", "S. Rackow", "Marcus Gehrke", "Hans-J\u00fcrgen Tiedtke"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373633", "OA papers": [{"PaperId": "https://openalex.org/W2025618602", "PaperTitle": "A 232-Channel Visual Prosthesis ASIC with Production-Compliant Safety and Testability", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Hannover Re (Germany)": 3.5, "University of Freiburg": 0.5, "JPT Peptide Technologies (Germany)": 2.0}, "Authors": ["Maurits Ortmanns", "N. Linger", "A. Rocke", "S. Rackow", "Marek Gehrke", "H.J. Tiedtke"]}]}, {"DBLP title": "A Fully Integrated Digital Hearing-Aid Chip with Human-Factors Considerations.", "DBLP authors": ["Sunyoung Kim", "Seungjin Lee", "Namjun Cho", "Seong-Jun Song", "Hoi-Jun Yoo"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373634", "OA papers": [{"PaperId": "https://openalex.org/W2178068489", "PaperTitle": "A Fully Integrated Digital Hearing-Aid Chip with Human-Factors Considerations", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea Advanced Institute of Science and Technology": 5.0}, "Authors": ["Sun-Young Kim", "Seung Hwan Lee", "Nam-Jun Cho", "Seong-Jun Song", "Hoi-Jun Yoo"]}]}, {"DBLP title": "A Non-Coherent PSK Receiver with Interference-Canceling for Transcutaneous Neural Implants.", "DBLP authors": ["Mingcui Zhou", "Wentai Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373635", "OA papers": [{"PaperId": "https://openalex.org/W2069255514", "PaperTitle": "A Non-Coherent PSK Receiver with Interference-Canceling for Transcutaneous Neural Implants", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Santa Cruz": 2.0}, "Authors": ["Mingcui Zhou", "Wentai Liu"]}]}, {"DBLP title": "An 11k-Electrode 126-Channel High-Density Microelectrode Array to Interact with Electrogenic Cells.", "DBLP authors": ["Urs Frey", "Flavio Heer", "Ren\u00e9 Pedron", "Sadik Hafizovic", "Frauke Greve", "Jan Sediv\u00fd", "Kay-Uwe Kirstein", "Andreas Hierlemann"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373636", "OA papers": [{"PaperId": "https://openalex.org/W2053643972", "PaperTitle": "An 11k-Electrode 126-Channel High-Density Microelectrode Array to Interact with Electrogenic Cells", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"ETH Zurich": 6.0, "NewLogic, Lustenau, Austria": 1.0, "Miromico, Zurich, Switzerland": 1.0}, "Authors": ["Urs Frey", "Flavio Heer", "R. Pedron", "Sadik Hafizovic", "F. Greve", "Jan Sedivy", "K.-U. Kirstein", "Andreas Hierlemann"]}]}, {"DBLP title": "256-Channel Neural Recording Microsystem with On-Chip 3D Electrodes.", "DBLP authors": ["Joseph N. Y. Aziz", "Roman Genov", "Miron Derchansky", "Berj L. Bardakjian", "Peter L. Carlen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373637", "OA papers": [{"PaperId": "https://openalex.org/W2155870083", "PaperTitle": "256-Channel Neural Recording Microsystem with On-Chip 3D Electrodes", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Toronto": 4.0, "Toronto Western Hospital": 1.0}, "Authors": ["J.N.Y. Aziz", "Roman Genov", "M. Derchansky", "Berj L. Bardakjian", "Pat Carlen"]}]}, {"DBLP title": "A 2.2\u03bcW 94nV/\u221aHz, Chopper-Stabilized Instrumentation Amplifier for EEG Detection in Chronic Implants.", "DBLP authors": ["Timothy Denison", "Kelly Consoer", "Andy Kelly", "April Hachenburg", "Wesley Santa"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373638", "OA papers": [{"PaperId": "https://openalex.org/W1571554264", "PaperTitle": "A 2.2\u00bfW 94nV/Hz, Chopper-Stabilized Instrumentation Amplifier for EEG Detection in Chronic Implants", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Medtronic (United States)": 5.0}, "Authors": ["Timothy J. Denison", "Kelly Consoer", "Andy Kelly", "April Hachenburg", "Wesley A. Santa"]}]}, {"DBLP title": "Miniaturization of Magnetic Resonance Microsystem Components for 3D Cell Imaging.", "DBLP authors": ["Long-Sheng Fan", "Shawn S. H. Hsu", "Jun-De Jin", "Cheng-Vu Hsieh", "Wei-Chen Lin", "H. C. Hao", "Hsin-Li Cheng", "Kuo-Chin Hsueh", "Chen-Zong Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373346", "OA papers": [{"PaperId": "https://openalex.org/W2023331744", "PaperTitle": "Miniaturization of Magnetic Resonance Microsystem Components for 3D Cell Imaging", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Tsing Hua University": 9.0}, "Authors": ["Long-Sheng Fan", "Shih-Chieh Hsu", "Jun Jin", "Cheng-Vu Hsieh", "Wei-Chen Lin", "Hong-Wei Hao", "Hsin-Li Cheng", "Kuo-Chin Hsueh", "Chen-Hsen Lee"]}]}, {"DBLP title": "A High-Density Magnetoresistive Biosensor Array with Drift-Compensation Mechanism.", "DBLP authors": ["Shu-Jen Han", "Heng Yu", "Boris Murmann", "Nader Pourmand", "Shan X. Wang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373347", "OA papers": [{"PaperId": "https://openalex.org/W2151716191", "PaperTitle": "A High-Density Magnetoresistive Biosensor Array with Drift-Compensation Mechanism", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Stanford University": 3.0, "Stanford Genome Technology Center; Palo Alto CA": 2.0}, "Authors": ["Shu-Jen Han", "Heng Yu", "Boris Murmann", "Nader Pourmand", "Song-Ming Wang"]}]}, {"DBLP title": "A 1-to-2GHz 4-Phase On-Chip Clock Generator with Timing-Margin Test Capability.", "DBLP authors": ["Shunichi Kaeriyama", "Mikihiro Kajita", "Masayuki Mizuno"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373350", "OA papers": [{"PaperId": "https://openalex.org/W2073054054", "PaperTitle": "A 1-to-2GHz 4-Phase On-Chip Clock Generator with Timing-Margin Test Capability", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Sagamihara Hospital": 2.0, "Fuchu Hospital": 1.0}, "Authors": ["Shunichi Kaeriyama", "Masatoshi Kajita", "Masayuki Mizuno"]}]}, {"DBLP title": "All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs.", "DBLP authors": ["Yong Liu", "Woogeun Rhee", "Daniel J. Friedman", "Donhee Ham"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373351", "OA papers": [{"PaperId": "https://openalex.org/W2036748502", "PaperTitle": "All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Harvard University Press": 2.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Yong Liu", "Woogeun Rhee", "Daniel Friedman", "Donhee Ham"]}]}, {"DBLP title": "A 40GHz DLL-Based Clock Generator in 90nm CMOS Technology.", "DBLP authors": ["Chi-Nan Chuang", "Shen-Iuan Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373352", "OA papers": [{"PaperId": "https://openalex.org/W2008640190", "PaperTitle": "A 40GHz DLL-Based Clock Generator in 90nm CMOS Technology", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Chi-Nan Chuang", "Shen-luan Liu"]}]}, {"DBLP title": "12GHz Low-Area-Overhead Standing-Wave Clock Distribution with Inductively-Loaded and Coupled Technique.", "DBLP authors": ["Mamoru Sasaki", "Mitsuru Shiozaki", "Atsushi Mori", "Atsushi Iwata", "Hiroaki Ikeda"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373353", "OA papers": [{"PaperId": "https://openalex.org/W1965844615", "PaperTitle": "12GHz Low-Area-Overhead Standing-Wave Clock Distribution with Inductively-Loaded and Coupled Technique", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Hiroshima University": 4.0, "Elpida Memory, Kanagawa Japan": 1.0}, "Authors": ["Misao Sasaki", "Mitsuru Shiozaki", "Akira Mori", "Atsushi Iwata", "Hiroshi Ikeda"]}]}, {"DBLP title": "An Adaptive Low-Jitter LC-Based Clock Distribution.", "DBLP authors": ["Li-min Lee", "Chih-Kong Ken Yang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373354", "OA papers": [{"PaperId": "https://openalex.org/W2007169318", "PaperTitle": "Adaptive low-jitter LC-based clock distribution", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"California, Univ., Los Angeles, CA": 2.0}, "Authors": ["Li-min Lee", "Chih-Kong Ken Yang"]}]}, {"DBLP title": "A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC.", "DBLP authors": ["Dongsuk Shin", "Janghoon Song", "Hyunsoo Chae", "Kwan-Weon Kim", "Young-Jung Choi", "Chulwoo Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373355", "OA papers": [{"PaperId": "https://openalex.org/W2063079402", "PaperTitle": "A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Hynix Semiconductor, Inc., Icheon, South Korea": 0.5, "Korea University": 3.5, "Hynix Semiconductor, Icheon, Korea": 2.0}, "Authors": ["Dongsuk D. Shin", "Jang-Hoon Song", "Hyun-Soo Chae", "Kwan-Weon Kim", "Young-Jung Choi", "Chulwoo Kim"]}]}, {"DBLP title": "A mm-Wave CMOS Heterodyne Receiver with On-Chip LO and Divider.", "DBLP authors": ["Behzad Razavi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373357", "OA papers": [{"PaperId": "https://openalex.org/W2050753687", "PaperTitle": "A mm-Wave CMOS Heterodyne Receiver with On-Chip LO and Divider", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"California, Univ., Los Angeles, CA": 1.0}, "Authors": ["Behzad Razavi"]}]}, {"DBLP title": "A 60GHz Low-Power Six-Port Transceiver for Gigabit Software-Defined Transceiver Applications.", "DBLP authors": ["Chi-Hsueh Wang", "Hong-Yeh Chang", "Pei-Si Wu", "Kun-You Lin", "Tian-Wei Huang", "Huei Wang", "Chun-Hsiung Chen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373359", "OA papers": [{"PaperId": "https://openalex.org/W2161681879", "PaperTitle": "A 60GHz Low-Power Six-Port Transceiver for Gigabit Software-Defined Transceiver Applications", "Year": 2007, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"National Taiwan University": 6.0, "National Central University": 1.0}, "Authors": ["Chi-Hsueh Wang", "Hong-Yeh Chang", "Pei-Si Wu", "Kun-You Lin", "Tian-Wei Huang", "Huei Wang", "Chun Chen"]}]}, {"DBLP title": "A 23-to-29GHz Differentially Tuned Varactorless VCO in 0.13\u03bcm CMOS.", "DBLP authors": ["KaChun Kwok", "John R. Long", "John J. Pekarik"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373360", "OA papers": [{"PaperId": "https://openalex.org/W2142692014", "PaperTitle": "A 23-to-29GHz Differentially Tuned Varactorless VCO in 0.13&#x003BC;m CMOS", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Delft University of Technology": 2.0, "IBM (United States)": 1.0}, "Authors": ["KaChun Kwok", "Jonathan Long", "John J. Pekarik"]}]}, {"DBLP title": "A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS.", "DBLP authors": ["Chihun Lee", "Shen-Iuan Liu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373361", "OA papers": [{"PaperId": "https://openalex.org/W2010817526", "PaperTitle": "A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Chihun Lee", "Shen-luan Liu"]}]}, {"DBLP title": "A 90GHz 65nm CMOS Injection-Locked Frequency Divider.", "DBLP authors": ["Pierre Mayr", "Christopher Weyers", "Ulrich Langmann"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373362", "OA papers": [{"PaperId": "https://openalex.org/W1998139382", "PaperTitle": "A 90GHz 65nm CMOS Injection-Locked Frequency Divider", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Ruhr University Bochum": 3.0}, "Authors": ["Peter Mayr", "C. Weyers", "U. Langmann"]}]}, {"DBLP title": "Low-Power mm-Wave Components up to 104GHz in 90nm CMOS.", "DBLP authors": ["Babak Heydari", "Mounir Bohsali", "Ehsan Adabi", "Ali M. Niknejad"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373363", "OA papers": [{"PaperId": "https://openalex.org/W2018499584", "PaperTitle": "Low-Power mm-Wave Components up to 104GHz in 90nm CMOS", "Year": 2007, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"California Univ., Berkeley, CA#TAB#": 4.0}, "Authors": ["B. Heydari", "M. Bohsali", "Ehsan Adabi", "Ali M. Niknejad"]}]}, {"DBLP title": "A Bidirectional RF-Combining 60GHz Phased-Array Front-End.", "DBLP authors": ["Arun Natarajan", "Brian A. Floyd", "Ali Hajimiri"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373364", "OA papers": [{"PaperId": "https://openalex.org/W1982164626", "PaperTitle": "A Bidirectional RF-Combining 60GHz Phased-Array Front-End", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"California Institute of Technology": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["A. Natarajan", "Brian Floyd", "Ali Hajimiri"]}]}, {"DBLP title": "A 48-to-860MHz CMOS Direct-Conversion TV Tuner.", "DBLP authors": ["Manoj Gupta", "Supisa Lerstaveesin", "David Kang", "Bang-Sup Song"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373366", "OA papers": [{"PaperId": "https://openalex.org/W2072764566", "PaperTitle": "A 48-to-860MHz CMOS Direct-Conversion TV Tuner", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Cytel (United States)": 3.0, "University of California, San Diego": 1.0}, "Authors": ["Manoj Gupta", "S. Lerstaveesin", "D. Kang", "Bo Song"]}]}, {"DBLP title": "A SiP Tuner with Integrated LC Tracking Filter for both Cable and Terrestrial TV Reception.", "DBLP authors": ["Vincent Fillatre", "Jean-Robert Tourret", "S\u00e9bastien Amiot", "Maxime Bernard", "Mohamed Bouhamame", "Claude Caron", "Olivier Crand", "Alexandre Daubenfeld", "Gilles Denise", "Thibault Kervaon", "Markus Kristen", "Luca Lo Coco", "Frederic Mercier", "Jean Marc Paris", "S\u00e9bastien Prouet", "Vincent Rambeau", "Sebastien Robert", "Francois Seneschal", "Jan van Sinderen", "Olivier Susplugas"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373367", "OA papers": [{"PaperId": "https://openalex.org/W4236512705", "PaperTitle": "A SiP Tuner with Integrated LC Tracking Filter for both Cable and Terrestrial TV Reception", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["V. Fillatre", "J.R. Tourret", "S. Amiot", "Monique Bernard", "M. Bouhamame", "C. Caron", "O. Crand", "A. Daubenfeld", "G. Denise", "Thibault Kervaon", "M Kristen", "Lucio Lo Coco", "F. Mercier", "Jean-Marc Paris", "S. Prouet", "Vincent Rambeau", "S\u00e9verine Robert", "Francois J. Seneschal", "Jan van Sinderen", "O. Susplugas"]}]}, {"DBLP title": "A Multi-Standard Analog and Digital TV Tuner for Cable and Terrestrial Applications.", "DBLP authors": ["Jan-Michael Stevenson", "Philip Hisayasu", "Armin Deiss", "Buddhika Abesingha", "Kim Beumer", "Jos\u00e9 Esquivel"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373368", "OA papers": [{"PaperId": "https://openalex.org/W2042443858", "PaperTitle": "A Multi-Standard Analog and Digital TV Tuner for Cable and Terrestrial Applications", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Microtune, Piano, TX": 6.0}, "Authors": ["Joan M. Stevenson", "Philip Hisayasu", "A. Deiss", "Buddhika Abesingha", "Kelly J. Beumer", "J. Esquivel"]}]}, {"DBLP title": "A Digital TV Receiver RF and BB Chipset with Adaptive Bias-Current Control for Mobile Applications.", "DBLP authors": ["Takae Sakai", "Shinya Ito", "Nobuyoshi Kaiki", "Atsushi Sakai", "Mamoru Okazaki", "Masayuki Natsumi", "Akira Saito", "Kazumasa Kioi", "Masato Koutani", "Koutani Kagoshima", "Shuichi Kawama", "Hiroshi Kijima", "Shinji Toyoyama", "Nobutoshi Matsunaga", "Mutsumi Hamaguchi", "Hiroshi Kawamura", "Kunihiko Iizuka"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373369", "OA papers": [{"PaperId": "https://openalex.org/W2035403234", "PaperTitle": "A Digital TV Receiver RF and BB Chipset with Adaptive Bias-Current Control for Mobile Applications", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sharp, Osaka": 2.0, "Sharp, Osaka, Japan": 7.0, "Sharp, Hiroshima, Japan": 5.0, "Sharp, Nara, Japan": 3.0}, "Authors": ["Takashi Sakai", "Susumu Ito", "Nobuyoshi Kaiki", "Akira Sakai", "Masayuki Okazaki", "M. Natsumi", "Akinori Saito", "Kazumasa Kioi", "Masato Koutani", "K. Kagoshima", "S. Kawama", "Hiroshi Kijima", "Shinji Toyoyama", "Noriyuki Matsunaga", "Michinari Hamaguchi", "Hiroshi Kawamura", "Kunihiko Iizuka"]}]}, {"DBLP title": "A 900MHz UHF RFID Reader Transceiver IC.", "DBLP authors": ["Issy Kipnis", "Scott Chiu", "Marc Loyer", "J. Carrigan", "Jan Rapp", "Peter Johansson", "David Westberg", "Jonas Johansson"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373370", "OA papers": [{"PaperId": "https://openalex.org/W3143095840", "PaperTitle": "A 900MHz UHF RFID Reader Transceiver IC", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Kipnis", "Chiu", "Loyer", "Carrigan", "Rapp", "Johansson", "Westberg"]}]}, {"DBLP title": "A Single-Chip CMOS Transceiver for UHF Mobile RFID Reader.", "DBLP authors": ["Ickjin Kwon", "Heemun Bang", "Kyudon Choi", "Sangyoon Jeon", "Sungjae Jung", "Donghyun Lee", "Yunseong Eo", "Heungbae Lee", "Bongyoung Chung"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373371", "OA papers": [{"PaperId": "https://openalex.org/W2178256119", "PaperTitle": "A Single-Chip CMOS Transceiver for UHF Mobile RFID Reader", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Samsung (South Korea)": 8.0, "Kwangwoon University": 1.0}, "Authors": ["Ickjin Kwon", "Hee-mun Bang", "Kyudon Choi", "Sang-yoon Jeon", "Sung-Jae Jung", "Dong Hyun Lee", "Yun-Seong Eo", "Heung-Bae Lee", "Bong-Young Chung"]}]}, {"DBLP title": "An Integrated RFID Reader.", "DBLP authors": ["Aminghasem Safarian", "Amin Shameli", "Ahmadreza Rofougaran", "Maryam Rofougaran", "Franco De Flaviis"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373372", "OA papers": [{"PaperId": "https://openalex.org/W2048612586", "PaperTitle": "An Integrated RFID Reader", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Irvine University": 2.0, "Broadcom (United States)": 2.0, "University of California, Irvine": 1.0}, "Authors": ["Aminghasem Safarian", "Ali Shameli", "Ahmadreza Rofougaran", "M. Rofougaran", "F. De Flaviis"]}]}, {"DBLP title": "A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO.", "DBLP authors": ["Do-Hwan Oh", "Deok-Soo Kim", "Suhwan Kim", "Deog-Kyoon Jeong", "Wonchan Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373374", "OA papers": [{"PaperId": "https://openalex.org/W1972734901", "PaperTitle": "A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Do-Hwan Oh", "Deok-Soo Kim", "Suhwan Kim", "Deog-Kyoon Jeong", "Wonchan Kim"]}]}, {"DBLP title": "A 40-to-44Gb/s 3\ufffd? Oversampling CMOS CDR/1: 16 DEMUX.", "DBLP authors": ["Nikola Nedovic", "Nestoras Tzartzanis", "Hirotaka Tamura", "Francis M. Rotella", "Magnus Wiklund", "Yuma Mizutani", "Yusuke Okaniwa", "Tadahiro Kuroda", "Junji Ogawa", "William W. Walker"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373375", "OA papers": [{"PaperId": "https://openalex.org/W2144328488", "PaperTitle": "A 40-to-44Gb/s 3\u00d7 Oversampling CMOS CDR/1:16 DEMUX", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Fujitsu (United States)": 5.0, "Fujitsu (Japan)": 2.0, "Keio University": 3.0}, "Authors": ["Nikola Nedovic", "Nestor Tzartzanis", "Hitoshi Tamura", "Francesco Rotella", "M. Wiklund", "Yasuhiro Mizutani", "Y. Okaniwa", "Tadahiro Kuroda", "Jun Ogawa", "W. Allan Walker"]}]}, {"DBLP title": "A 72mW 0.03mm2 Inductorless 40Gb/s CDR in 65nm SOI CMOS.", "DBLP authors": ["Thomas Toifl", "Christian Menolfi", "Peter Buchmann", "Christoph Hagleitner", "Marcel A. Kossel", "Thomas Morf", "Jonas R. M. Weiss", "Martin L. Schmatz"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373376", "OA papers": [{"PaperId": "https://openalex.org/W1969699488", "PaperTitle": "A 72mW 0.03mm2 Inductorless 40Gb/s CDR in 65nm SOI CMOS", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"IBM, Rueschlikon": 8.0}, "Authors": ["Thomas Toifl", "Christian Menolfi", "P. Buchmann", "Christoph Hagleitner", "Marcel Kossel", "Thomas Morf", "Jeremy D Weiss", "Martin L. Schmatz"]}]}, {"DBLP title": "A 7.5Gb/s 10-Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR.", "DBLP authors": ["Brian S. Leibowitz", "Jade Kizer", "Haechang Lee", "Fred Chen", "Andrew Ho", "Metha Jeeradit", "Akash Bansal", "Trey Greer", "Simon Li", "Ramin Farjad-Rad", "William F. Stonecypher", "Yohan Frans", "Barry Daly", "Fred Heaton", "Bruno W. Garlepp", "Carl W. Werner", "Nhat Nguyen", "Vladimir Stojanovic", "Jared Zerbe"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373377", "OA papers": [{"PaperId": "https://openalex.org/W2073164892", "PaperTitle": "A 7.5Gb/s 10-Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Rambus (United States)": 17.0, "SiPix, Fremont, CA": 1.0, "Aquantia, Milpitas, CA": 1.0}, "Authors": ["Brian S. Leibowitz", "Jorge R. Kizer", "Hae-Chang Lee", "Fei Chen", "A. D. Ho", "Metha Jeeradit", "Arun Bansal", "T. Greer", "Shu Li", "Ramin Farjad-Rad", "William F. Stonecypher", "Yohan Frans", "Bl\u00e1naid Daly", "Fred Heaton", "B.W. Gariepp", "Christian Werner", "Nhat Truong Nguyen", "Vladimir Stojanovic", "Jared L. Zerbe"]}]}, {"DBLP title": "A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver.", "DBLP authors": ["Matt Park", "John F. Bulzacchelli", "Michael P. Beakes", "Daniel J. Friedman"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373378", "OA papers": [{"PaperId": "https://openalex.org/W2143430538", "PaperTitle": "A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Massachusetts Institute of Technology": 1.0, "IBM (United States)": 3.0}, "Authors": ["M. Park", "John F. Bulzacchelli", "Michael P. Beakes", "Daniel Friedman"]}]}, {"DBLP title": "A CMOS 1Gb/s 5-Tap Transversal Equalizer Based on Inductorless 3rd-Order Delay Cells.", "DBLP authors": ["David Hernandez-Garduno", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373379", "OA papers": [{"PaperId": "https://openalex.org/W2067291709", "PaperTitle": "A CMOS 1Gb/s 5-Tap Transversal Equalizer Based on Inductorless 3rd-Order Delay Cells", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["D. Hernandez-Garduno", "Jose Silva-Martinez"]}]}, {"DBLP title": "Cascading Techniques for a High-Speed Memory Interface.", "DBLP authors": ["Zheng Gu", "Peter Gregorius", "Daniel Kehrer", "Lydia Neumann", "Evelyn Neuscheler", "Thomas Rickes", "Hermann Ruckerbauer", "Ralf Schledz", "Martin Streibl", "J\u00fcrgen Zielbauer"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373380", "OA papers": [{"PaperId": "https://openalex.org/W2141250667", "PaperTitle": "Cascading Techniques for a High-Speed Memory Interface", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Qimonda, Munich": 10.0}, "Authors": ["Zheng Gu", "Peter Gregorius", "Daniel Kehrer", "L. Neumann", "E. Neuscheler", "T. Rickes", "Hermann Ruckerbauer", "Ralf Schledz", "M. Streibl", "J. Zielbauer"]}]}, {"DBLP title": "A 56mW CT Quadrature Cascaded \u03a3\u0394 Modulator with 77dB DR in a Near Zero-IF 20MHz Band.", "DBLP authors": ["Lucien J. Breems", "Robert Rutten", "Robert H. M. van Veldhoven", "Gerard van der Weide", "Henk A. H. Termeer"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373382", "OA papers": [{"PaperId": "https://openalex.org/W1970924588", "PaperTitle": "A 56mW CT Quadrature Cascaded &#x003A3;&#x00394; Modulator with 77dB DR in a Near Zero-IF 20MHz Band", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"NXP (Netherlands)": 4.5, "Philips (Netherlands)": 0.5}, "Authors": ["Lucien J. Breems", "Robert J. Rutten", "R.H.M. van Veldhoven", "G. van der Weide", "H.A.H. Termeer"]}]}, {"DBLP title": "A 0.13\u03bcm CMOS EDGE/UMTS/WLAN Tri-Mode \u0394\u03a3 ADC with -92dB THD.", "DBLP authors": ["Thomas Christen", "Thomas Burger", "Qiuting Huang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373383", "OA papers": [{"PaperId": "https://openalex.org/W1573455154", "PaperTitle": "A 0.13\u00bfm CMOS EDGE/UMTS/WLAN Tri-Mode \u00bf\u00bf ADC with -92dB THD", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Adv. Circuit Pursuit, Zollikon": 1.0, "ETH Zurich, SWITZERLAND": 1.0, "ETH, Zurich, Switzerland; Advanced Circuit Pursuit, Zollikon, Switzerland": 1.0}, "Authors": ["Thomas Christen", "Burger T", "Qiuting Huang"]}]}, {"DBLP title": "A 1.2V 121-Mode CT \u0394\u03a3 Modulator for Wireless Receivers in 90nm CMOS.", "DBLP authors": ["Sotir Ouzounov", "Robert H. M. van Veldhoven", "Corn\u00e9 Bastiaansen", "K. Vongehr", "Roland Van Wegberg", "Govert Geelen", "Lucien J. Breems", "Arthur H. M. van Roermund"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373384", "OA papers": [{"PaperId": "https://openalex.org/W2074605778", "PaperTitle": "A 1.2V 121-Mode CT &amp;#x00394;&amp;#x003A3; Modulator for Wireless Receivers in 90nm CMOS", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"NXP (Netherlands)": 7.0, "Integrated Circuits": 1.0}, "Authors": ["Sotir Filipov Ouzounov", "R.H.M. van Veldhoven", "Cees W. M. Bastiaansen", "K. Vongehr", "Roland van Wegberg", "Govert Geelen", "Lucien J. Breems", "A.H.M. van Roermund"]}]}, {"DBLP title": "A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS.", "DBLP authors": ["Jan Craninckx", "Geert Van der Plas"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373386", "OA papers": [{"PaperId": "https://openalex.org/W2110880033", "PaperTitle": "A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS", "Year": 2007, "CitationCount": 173, "EstimatedCitation": 173, "Affiliations": {"Imec": 2.0}, "Authors": ["Jan Craninckx", "Geert Van der Plas"]}]}, {"DBLP title": "A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS.", "DBLP authors": ["M. Hesener", "T. Eichler", "A. Hanneberg", "D. Herbison", "F. Kuttner", "H. Wenske"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373387", "OA papers": [{"PaperId": "https://openalex.org/W1982133254", "PaperTitle": "A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Infineon Technologies (Germany)": 5.0, "Infineon Technologies (Austria)": 1.0}, "Authors": ["M. Hesener", "Taro Eichler", "A. Hanneberg", "D. Herbison", "Franz Kuttner", "H. Wenske"]}]}, {"DBLP title": "A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13\u03bcm CMOS.", "DBLP authors": ["Martin Clara", "Wolfgang Klatzer", "Berthold Seger", "Antonio Di Giandomenico", "Luca Gori"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373388", "OA papers": [{"PaperId": "https://openalex.org/W1987637030", "PaperTitle": "A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13\u00bfm CMOS", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Infineon Technologies (Germany)": 5.0}, "Authors": ["Manfred Clara", "Wolfgang Klatzer", "Brian Seger", "A. Di Giandomenico", "Luigi Gori"]}]}, {"DBLP title": "RTL-based Clock Recovery Architecture with All-Digital Duty-Cycle Correction.", "DBLP authors": ["Ping-Ying Wang", "Meng-Ta Yang", "Shang-Ping Chen", "Meng-Hsueh Lin", "Jing-Bing Yang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373390", "OA papers": [{"PaperId": "https://openalex.org/W1974462868", "PaperTitle": "RTL-based Clock Recovery Architecture with All-Digital Duty-Cycle Correction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"MediaTek (Taiwan)": 5.0}, "Authors": ["Ping-Ying Wang", "Meng-Ta Yang", "Shang-Ping Chen", "Meng-Hsueh Lin", "Jing-Bing Yang"]}]}, {"DBLP title": "A 1.9Gb/s 358mW 16-to-256 State Reconfigurable Viterbi Accelerator in 90nm CMOS.", "DBLP authors": ["Mark A. Anders", "Sanu Mathew", "Steven Hsu", "Ram Krishnamurthy", "Shekhar Borkar"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373391", "OA papers": [{"PaperId": "https://openalex.org/W2178396791", "PaperTitle": "A 1.9Gb/s 358mW 16-to-256 State Reconfigurable Viterbi Accelerator in 9Onm CMOS", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Mario Anders", "S. Mathew", "Shih-Chieh Hsu", "R. Krishnamurthy", "S. Borkar"]}]}, {"DBLP title": "A Telecom Baseband Circuit based on an Asynchronous Network-on-Chip.", "DBLP authors": ["Didier Lattard", "Edith Beign\u00e9", "Christian Bernard", "Catherine Bour", "Fabien Clermidy", "Yves Durand", "Jean Durupt", "Didier Varreau", "Pascal Vivet", "Pierre Penard", "Arnaud Bouttier", "Friedbert Berens"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373392", "OA papers": [{"PaperId": "https://openalex.org/W1999740575", "PaperTitle": "A Telecom Baseband Circuit based on an Asynchronous Network-on-Chip", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"CEA LETI": 9.0, "Orange (France)": 1.0, "Mitsubitshi Electric ITE-TCL, Rennes, France": 1.0, "STMicroelectronics (Switzerland)": 1.0}, "Authors": ["Didier Lattard", "Edith Beigne", "Claude Bernard", "C. Bour", "Fabien Clermidy", "Yves Durand", "J. Durupt", "Didier Varreau", "Pascal Vivet", "Pierre Penard", "Arnaud Bouttier", "Friedbert Berens"]}]}, {"DBLP title": "A 50mW HSDPA Baseband Receiver ASIC with Multimode Digital Front-End.", "DBLP authors": ["Chiara Martelli", "Robert Reutemann", "Christian Benkeser", "Qiuting Huang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373393", "OA papers": [{"PaperId": "https://openalex.org/W2083561850", "PaperTitle": "A 50mW HSDPA Baseband Receiver ASIC with Multimode Digital Front-End", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"[Swiss Fed. Inst. of Technol., Zurich]": 1.0, "Miromico, Zurich, Switzerland": 1.0, "ETH Zurich": 1.5, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 0.5}, "Authors": ["Cristina Martelli", "Robert Reutemann", "Christian Benkeser", "Qiuting Huang"]}]}, {"DBLP title": "A 65nm C64x+ Multi-Core DSP Platform for Communications Infrastructure.", "DBLP authors": ["Sanjive Agarwala", "Arjun Rajagopal", "Anthony M. Hill", "Mayur Joshi", "Steven Mullinnix", "Timothy Anderson", "Raguram Damodaran", "Lewis Nardini", "Paul Wiley", "Peter Groves", "John Apostol", "Michael Gill", "Jose Flores", "Abhijeet Chachad", "Alan Hales", "Kai Chirca", "Krishna Panda", "Rama Venkatasubramanian", "Patrick Eyres", "Rajasekhar Velamuri", "Anand Rajaram", "Manjeri Krishnan", "Jonathan Nelson", "Jose Frade", "Mujibur Rahman", "Nuruddin Mahmood", "Usha Narasimha", "Snehamay Sinha", "Sridhar Krishnan", "William Webster", "Duc Bui", "Shriram Moharil", "Neil Common", "Rejitha Nair", "Rajesh Ramanujam", "Monica Ryan"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373394", "OA papers": [{"PaperId": "https://openalex.org/W2067308582", "PaperTitle": "A 65nm C64x+ Multi-Core DSP Platform for Communications Infrastructure", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Texas Instruments (United States)": 36.0}, "Authors": ["Sandip Agarwala", "Amirtham Rajagopal", "A. B. Hill", "Mihir J. Joshi", "S. Mullinnix", "Timothy J. Anderson", "Raguram Damodaran", "Lewis Nardini", "P. Wiley", "Paul D. Groves", "J. Apostol", "M. S. Gill", "Jose Luis Flores", "Abhijeet Ashok Chachad", "Antonio Hales", "Kai Chirca", "Kunal Panda", "Ramakrishnan Venkatasubramanian", "P. Eyres", "R. Veiamuri", "Akshay Rajaram", "Mahadevan Krishnan", "J. M. Nelson", "J. Frade", "Md. Mustafizur Rahman", "Naheed Mahmood", "Usha Narasimha", "S. K. Sinha", "Srikanth Krishnan", "W. Webster", "Due Bui", "S. Moharii", "N. Common", "R. Nair", "R. Ramanujam", "M. J. Ryan"]}]}, {"DBLP title": "A GSM Baseband Radio in 0.13\u03bcm CMOS with Fully Integrated Power-Management.", "DBLP authors": ["Markus Hammes", "Christian Kranz", "Jens Kissing", "Dietolf Seippel", "Pierre-Henri Bonnaud", "Enrico Pelos"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373395", "OA papers": [{"PaperId": "https://openalex.org/W2110864781", "PaperTitle": "A GSM Baseband Radio in 0.13&#x003BC;m CMOS with Fully Integrated Power-Management", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Infineon Technologies (Germany)": 4.0, "Infineon Technologies, Sophia-Antipolis, France#TAB#": 2.0}, "Authors": ["Michael Hammes", "Christine Kranz", "Jens Kissing", "Dietolf Seippel", "P.-H. Bonnaud", "E. Pelos"]}]}, {"DBLP title": "An Integrated Draft 802.11n Compliant MIMO Baseband and MAC Processor.", "DBLP authors": ["Paul Petrus", "Qinfang Sun", "Sam Ng", "James Cho", "Ning Zhang", "Don Breslin", "Matt Smith", "Bill McFarland", "Sundar Sankaran", "John Thomson", "Rich Mosko", "Augusta Chen", "Tuofu Lu", "Yi-Hsiu Wang", "Xioaru Zhang", "Dave Nakahira", "Yixiang Li", "Ravi Subramanian", "Arun Venkataraman", "Prem Kumar", "Sudhakar Swaminathan", "Jeffrey M. Gilbert", "Won-Joon Choi", "Huanchun Ye"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373396", "OA papers": [{"PaperId": "https://openalex.org/W2144192850", "PaperTitle": "An Integrated Draft 802.11n Compliant MIMO Baseband and MAC Processor", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Atheros Commun., Santa Clara, CA": 24.0}, "Authors": ["Paul Petrus", "Qinfang Sun", "Sam Yanwing Ng", "J. Cho", "Ning Zhang", "Dermot Breslin", "M. N. K. Smith", "B. McFarland", "S. Sankaran", "J. A. Thomson", "R. Mosko", "A. Chen", "Tuofu Lu", "Yi-Hsiu Wang", "Xioaru Zhang", "D. Nakahira", "Yi-Xiang Li", "R. Subramanian", "Abbaraju Venkataraman", "P. Senthil Kumar", "S. Swaminathan", "Joseph Henry Gilbert", "Won Suk Choi", "Huanchun Ye"]}]}, {"DBLP title": "XETAL-II: A 107 GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis.", "DBLP authors": ["Anteneh A. Abbo", "Richard P. Kleihorst", "Vishal Choudhary", "Leo Sevat", "Paul Wielage", "Sebastien Mouy", "Marc J. M. Heijligers"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373398", "OA papers": [{"PaperId": "https://openalex.org/W2176428682", "PaperTitle": "XETAL-II: A 107 GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Philips (Netherlands)": 2.0, "NXP (Netherlands)": 5.0}, "Authors": ["Anteneh Alemu Abbo", "R.P. Kleihorst", "Vishal Choudhary", "L. Sevat", "Paul Wielage", "Sebastien Mouy", "M. Heijligers"]}]}, {"DBLP title": "A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing.", "DBLP authors": ["Brucek Khailany", "Ted Williams", "Jim Lin", "Eileen Long", "Mark Rygh", "DeForest Tovey", "William J. Dally"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373399", "OA papers": [{"PaperId": "https://openalex.org/W2180773256", "PaperTitle": "A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Stream Processors, Sunnyvale, CA": 7.0}, "Authors": ["Brucek Khailany", "Thomas N. Williams", "Jingyu Lin", "E. Long", "M. Rygh", "Daniel Tovey", "Walter J. Daly"]}]}, {"DBLP title": "A 390MHz Single-Chip Application and Dual-Mode Baseband Processor in 90nm Triple-Vt CMOS.", "DBLP authors": ["Masayuki Ito", "Toshihiro Hattori", "Takahiro Irita", "Ken Tatezawa", "Fumihito Tanaka", "Kenji Hirose", "Shinichi Yoshioka", "Koji Ohno", "Reiko Tsuchihashi", "Minoru Sakata", "Masayuki Yamamoto", "Yuji Aral"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373400", "OA papers": [{"PaperId": "https://openalex.org/W1973991181", "PaperTitle": "A 390MHz Single-Chip Application and Dual-Mode Baseband Processor in 90nm Triple-Vt CMOS", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Renesas Electronics (Japan)": 8.0, "NTT Docomo, Tokyo, Japan": 1.0, "Fujitsu (Japan)": 1.0, "Mitsubishi Electric (Japan)": 1.0, "Sharp, Hiroshima, Japan": 1.0}, "Authors": ["Masaaki Ito", "Takamichi Hattori", "Takahiro Irita", "Ken Tatezawa", "Fumihiro Tanaka", "Kentaro Hirose", "Seiro Yoshioka", "Koichi Ohno", "R. Tsuchihashi", "M. Sakata", "Masayuki Yamamoto", "Y. Aral"]}]}, {"DBLP title": "A 36fps SXGA 3D Display Processor with a Programmable 3D Graphics Rendering Engine.", "DBLP authors": ["Seok-Hoon Kim", "Jae-Sung Yoon", "Chang-Hyo Yu", "Donghyun Kim", "Kyusik Chung", "Han Shin Lim", "HyunWook Park", "Lee-Sup Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373401", "OA papers": [{"PaperId": "https://openalex.org/W1995948460", "PaperTitle": "A 36fps SXGA 3D Display Processor with a Programmable 3D Graphics Rendering Engine", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Korea Advanced Institute of Science and Technology": 8.0}, "Authors": ["Seokhoon Kim", "Jae Sung Yoon", "Chang-Hyo Yu", "Dong-Hyun Kim", "Kyusik Chung", "Han S. Lim", "HyunWook Park", "Lee-Sup Kim"]}]}, {"DBLP title": "A 52.4mW 3D Graphics Processor with 141Mvertices/s Vertex Shader and 3 Power Domains of Dynamic Voltage and Frequency Scaling.", "DBLP authors": ["Byeong-Gyu Nam", "Jeabin Lee", "Kwanho Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373402", "OA papers": [{"PaperId": "https://openalex.org/W2029567004", "PaperTitle": "A 52.4mW 3D Graphics Processor with 141Mvertices/s Vertex Shader and 3 Power Domains of Dynamic Voltage and Frequency Scaling", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Korea Advanced Institute of Science and Technology": 5.0}, "Authors": ["Byeong-Gyu Nam", "Jeabin Lee", "Kwan-Ho Kim", "Seung Hwan Lee", "Hoi-Jun Yoo"]}]}, {"DBLP title": "A 7mW-to-183mW Dynamic Quality-Scalable H.264 Video Encoder Chip.", "DBLP authors": ["Hsiu-Cheng Chang", "Jia-Wei Chen", "Ching-Lung Su", "Yao-Chang Yang", "Yao Li", "Chun-Hao Chang", "Ze-Min Chen", "Wei-Sen Yang", "Chien-Chang Lin", "Ching-Wen Chen", "Jinn-Shyan Wang", "Jiun-In Guo"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373403", "OA papers": [{"PaperId": "https://openalex.org/W2077726702", "PaperTitle": "A 7mW-to-183mW Dynamic Quality-Scalable H.264 Video Encoder Chip", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"National Chung Cheng University": 9.0, "National Yunlin University of Science and Technology": 3.0}, "Authors": ["Hsiu-Cheng Chang", "Jiawei Chen", "Ching-Lung Su", "Yao-Chang Yang", "Yao Li", "Chun-Hao Chang", "Ze Chen", "Weisen Yang", "Chien-Chang Lin", "Ching-Wen Chen", "Jinn-Shan Wang", "Jiun-In Quo"]}]}, {"DBLP title": "A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications.", "DBLP authors": ["Chih-Da Chien", "Chien-Chang Lin", "Yi-Hung Shih", "He-Chun Chen", "Chia-Jui Huang", "Cheng-Yen Yu", "Chih-Liang Chen", "Ching-Hwa Cheng", "Jiun-In Guo"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373404", "OA papers": [{"PaperId": "https://openalex.org/W2050154044", "PaperTitle": "A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"National Chung Cheng University": 6.0, "Feng Chia University": 2.0, "Institute of Electronics": 1.0}, "Authors": ["Chih-Da Chien", "Chien-Chang Lin", "Yi-Hung Shih", "Hechun Chen", "Chia-Jui Huang", "Cheng-Yen Yu", "Chih-Liang Chen", "Ching-Hwa Cheng", "Jiun-In Guo"]}]}, {"DBLP title": "On-Die Supply-Resonance Suppression Using Band-Limited Active Damping.", "DBLP authors": ["Jianping Xu", "Peter Hazucha", "Mingwei Huang", "Paolo A. Aseron", "Fabrice Paillet", "Gerhard Schrom", "James W. Tschanz", "Cangsang Zhao", "Vivek De", "Tanay Karnik", "Greg Taylor"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373406", "OA papers": [{"PaperId": "https://openalex.org/W1969650916", "PaperTitle": "On-Die Supply-Resonance Suppression Using Band-Limited Active Damping", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Intel (United States)": 10.0, "HaoKai Microelectronics, Shanghai, China": 1.0}, "Authors": ["Jianping Xu", "Peter Hazucha", "Ming-Wei Huang", "Paolo Aseron", "Fabrice Paillet", "Gerhard Schrom", "J. Tschanz", "Cangsang Zhao", "Vivek De", "Tanay Karnik", "G. N. Taylor"]}]}, {"DBLP title": "Fine-Grained In-Circuit Continuous-Time Probing Technique of Dynamic Supply Variations in SoCs.", "DBLP authors": ["Mitsuya Fukazawa", "Tetsuro Matsuno", "Toshifumi Uemura", "Rei Akiyama", "Tetsuya Kagemoto", "Hiroshi Makino", "Hidehiro Takata", "Makoto Nagata"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373407", "OA papers": [{"PaperId": "https://openalex.org/W2102000195", "PaperTitle": "Fine-Grained In-Circuit Continuous-Time Probing Technique of Dynamic Supply Variations in SoCs", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Kobe University": 4.0, "Renesas Electronics (Japan)": 4.0}, "Authors": ["Mitsuya Fukazawa", "Takayuki Matsuno", "Takuya Uemura", "R. Akiyama", "Tsukusi Kagemoto", "Hisao Makino", "Hidehiro Takata", "Masayoshi Nagata"]}]}, {"DBLP title": "On-Die Supply-Voltage Noise Sensor with Real-Time Sampling Mode for Low-Power Processor Applications.", "DBLP authors": ["Tomio Sato", "Atsuki Inoue", "Tetsuyoshi Shiota", "Tomoko Inoue", "Yukihito Kawabe", "Tetsutaro Hashimoto", "Toshifumi Imamura", "Yoshitaka Murasaka", "Makoto Nagata", "Atsushi Iwata"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373408", "OA papers": [{"PaperId": "https://openalex.org/W1985616818", "PaperTitle": "On-Die Supply-Voltage Noise Sensor with Real-Time Sampling Mode for Low-Power Processor Applications", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Fujitsu (Japan)": 6.0, "A-R-Tec, Higashihiroshima, Japan": 4.0}, "Authors": ["Takafumi Sato", "Akihisa Inoue", "Takahiro Shiota", "Tsuyoshi Inoue", "Yojiro Kawabe", "Takashi Hashimoto", "Takeshi Imamura", "Yoshitaka Murasaka", "Masayoshi Nagata", "Atsushi Iwata"]}]}, {"DBLP title": "Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging.", "DBLP authors": ["James W. Tschanz", "Nam-Sung Kim", "Saurabh Dighe", "Jason Howard", "Gregory Ruhl", "Sriram R. Vangal", "Siva G. Narendra", "Yatin Hoskote", "Howard Wilson", "Carol Lam", "Matthew Shuman", "Carlos Tokunaga", "Dinesh Somasekhar", "Stephen Tang", "David Finan", "Tanay Karnik", "Nitin Borkar", "Nasser A. Kurd", "Vivek De"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373409", "OA papers": [{"PaperId": "https://openalex.org/W2146410479", "PaperTitle": "Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging", "Year": 2007, "CitationCount": 170, "EstimatedCitation": 170, "Affiliations": {"Intel (United States)": 16.0, "Tyfone, Portland, OR": 1.0, "Oregon State University": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["J. Tschanz", "Nam Kim", "S. Dighe", "Judith A. K. Howard", "Guenther Ruhl", "Sandeep Vanga", "Siva G. Narendra", "Yatin Hoskote", "Heather L. Wilson", "Christopher W.K. Lam", "Marc A. Shuman", "Carlos Tokunaga", "Dinesh Somasekhar", "Sing Hai Tang", "D. Finan", "Tanay Karnik", "Nitin Borkar", "Nasser A. Kurd", "Vivek De"]}]}, {"DBLP title": "A 230mV-to-500mV 375KHz-to-16MHz 32b RISC Core in 0.18\u03bcm CMOS.", "DBLP authors": ["Jinn-Shyan Wang", "Jian-Shiun Chen", "Yi-Ming Wang", "Chingwei Yeh"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373410", "OA papers": [{"PaperId": "https://openalex.org/W2075422794", "PaperTitle": "A 230mV-to-500mV 375KHz-to-16MHz 32b RISC Core in 0.18&#x003BC;m CMOS", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Chung Cheng University": 4.0}, "Authors": ["Jinn-Shyan Wang", "Jian-Shiun Chen", "Yiming Wang", "Chingwei Yeh"]}]}, {"DBLP title": "Embedded SoC Resource Manager to Control Temperature and Data Bandwidth.", "DBLP authors": ["Makoto Saen", "Kenichi Osada", "Satoshi Misaka", "Tetsuya Yamada", "Yoshitaka Tsujimoto", "Yuki Kondo", "Tatsuya Kamei", "Yutaka Yoshida", "Ei Nagahama", "Yusuke Nitta", "Takayasu Ito", "Tadashi Kameyama", "Naohiko Irie"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373411", "OA papers": [{"PaperId": "https://openalex.org/W2011803887", "PaperTitle": "Embedded SoC Resource Manager to Control Temperature and Data Bandwidth", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Hitachi General Hospital": 6.0, "Renesas Electronics (Japan)": 6.0, "Hitachi (Japan)": 1.0}, "Authors": ["Makoto Saen", "Kazuo Osada", "Satoshi Misaka", "Toru Yamada", "Yoshinobu Tsujimoto", "Yuki Kondoh", "Takashi Kamei", "Yutaka Yoshida", "E. Nagahama", "Yoshihiro Nitta", "Toshimitsu Ito", "T. Kameyama", "Naohiko Irie"]}]}, {"DBLP title": "Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor.", "DBLP authors": ["Norman K. James", "Phillip J. Restle", "Joshua Friedrich", "Bill Huott", "Bradley D. McCredie"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373412", "OA papers": [{"PaperId": "https://openalex.org/W1972661221", "PaperTitle": "Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor", "Year": 2007, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"IBM Research - Austin": 3.0, "IBM (United States)": 1.0, "Poughkeepsie Public Library District": 1.0}, "Authors": ["Nicholas D. James", "Phillip J. Restle", "J.M. Friedrich", "B. Huott", "Bradley McCredie"]}]}, {"DBLP title": "A Wide-Bandwidth 2.4GHz ISM-Band Fractional-N PLL with Adaptive Phase-Noise Cancellation.", "DBLP authors": ["Ashok Swaminathan", "Kevin J. Wang", "Ian Galton"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373414", "OA papers": [{"PaperId": "https://openalex.org/W3217473293", "PaperTitle": "A Wide-Bandwidth 2.4GHz ISM-Band Fractional-N PLL with Adaptive Phase-Noise Cancellation", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Swaminathan", "Wang"]}]}, {"DBLP title": "A 0.65V 2.5GHz Fractional-N Frequency Synthesizer in 90nm CMOS.", "DBLP authors": ["Shih-An Yu", "Peter R. Kinget"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373415", "OA papers": [{"PaperId": "https://openalex.org/W1986369896", "PaperTitle": "A 0.65V 2.5GHz Fractional-N Frequency Synthesizer in 90nm CMOS", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Shih-An Yu", "Peter R. Kinget"]}]}, {"DBLP title": "A 40-to-800MHz Locking Multi-Phase DLL.", "DBLP authors": ["Young-Sang Kim", "Seung-Jin Park", "Yong-Sub Kim", "Dong-Bi Jang", "Seh-Woong Jeong", "Hong-June Park", "Jae-Yoon Sim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373416", "OA papers": [{"PaperId": "https://openalex.org/W2002187871", "PaperTitle": "A 40-to-800MHz Locking Multi-Phase DLL", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Pohang University of Science and Technology": 7.0}, "Authors": ["Young-Sang Kim", "Seungjin Park", "Yong-sub Kim", "Dong-Bi Jang", "Seh-Woong Jeong", "Hong-June Park", "Jae-Yoon Sim"]}]}, {"DBLP title": "A Dual-Supply 0.2-to-4GHz PLL Clock Multiplier in a 65nm Dual-Oxide CMOS Process.", "DBLP authors": ["Shaishav Desai", "Pradeep Trivedi", "Vincent Von Kanael"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373417", "OA papers": [{"PaperId": "https://openalex.org/W2098709828", "PaperTitle": "A Dual-Supply 0.2-to-4GHz PLL Clock Multiplier in a 65nm Dual-Oxide CMOS Process", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"P.A. Semi, Santa Clara, CA": 3.0}, "Authors": ["Shantanu Desai", "Palak J. Trivedi", "V. Von Kanael"]}]}, {"DBLP title": "A 1.2mW 0.02mm2 2GHz Current-Controlled PLL Based on a Self-Biased Voltage-to-Current Converter.", "DBLP authors": ["WooYoung Jung", "HyoungChul Choi", "ChangWon Jeong", "KwiYoung Kim", "WooSeok Kim", "HaJun Jeon", "GyeSoo Koo", "Jihyun Kim", "JinHo Seo", "MyeongLyong Ko", "JaeWhui Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373418", "OA papers": [{"PaperId": "https://openalex.org/W2050862963", "PaperTitle": "A 1.2mW 0.02mm2 2GHz Current-Controlled PLL Based on a Self-Biased Voltage-to-Current Converter", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Samsung (South Korea)": 11.0}, "Authors": ["Wooyoung Jung", "Hyoung-Chul Choi", "Chang-Won Jeong", "KwiYoung Kim", "WooSeok Kim", "Ha-Jun Jeon", "Gye-Soo Koo", "Jihyun Kim", "Jin-Ho Seo", "Myeong-Lyong Ko", "Jae-Whui Kim"]}]}, {"DBLP title": "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time.", "DBLP authors": ["Dani\u00ebl Schinkel", "Eisse Mensink", "Eric A. M. Klumperink", "Ed van Tuijl", "Bram Nauta"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373420", "OA papers": [{"PaperId": "https://openalex.org/W1977030506", "PaperTitle": "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time", "Year": 2007, "CitationCount": 358, "EstimatedCitation": 358, "Affiliations": {"University of Twente": 5.0}, "Authors": ["Daniel Schinkel", "E. Mensink", "E. Kiumperink", "E. van Tuijl", "Bram Nauta"]}]}, {"DBLP title": "A 0.12\u03bcm CMOS Comparator Requiring 0.5V at 600MHz and 1.5V at 6GHz.", "DBLP authors": ["Bernhard Goll", "Horst Zimmermann"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373421", "OA papers": [{"PaperId": "https://openalex.org/W2071865194", "PaperTitle": "A 0.12&amp;#x003BC;m CMOS Comparator Requiring 0.5V at 600MHz and 1.5V at 6GHz", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Bernhard Goll", "Horst Zimmermann"]}]}, {"DBLP title": "A 62\u03bcA Interface ASIC for a Capacitive 3-Axis Micro-Accelerometer.", "DBLP authors": ["Matti Paavola", "Mika K\u00e4m\u00e4r\u00e4inen", "Jere A. M. J\u00e4rvinen", "Mikko Saukoski", "Mika Laiho", "Kari Halonen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373422", "OA papers": [{"PaperId": "https://openalex.org/W2119479723", "PaperTitle": "A 62&#x003BC;A Interface ASIC for a Capacitive 3-Axis Micro-Accelerometer", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Helsinki Univ. of Technol., Espoo#TAB#": 5.0, "Helsinki University of Technology, Espoo, Finland": 0.5, "University of Turku": 0.5}, "Authors": ["M. Paavola", "M. Kamarainen", "J.A.M. Jarvinen", "M. Saukoski", "Mika Laiho", "Kari Halonen"]}]}, {"DBLP title": "Implementation of the CELL Broadband Engine in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V.", "DBLP authors": ["J\u00fcrgen Pille", "Chad Adams", "Todd Christensen", "Scott R. Cottier", "Sebastian Ehrenreich", "Fumihiro Kono", "Daniel Nelson", "Osamu Takahashi", "Shunsako Tokito", "Otto A. Torreiter", "Otto Wagner", "Dieter F. Wendel"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373424", "OA papers": [{"PaperId": "https://openalex.org/W2175366782", "PaperTitle": "Implementation of the CELL Broadband Engine in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"IBM (Germany)": 5.0, "IBM, Rochester, MN, USA": 3.0, "IBM Research - Austin": 2.0, "Toshiba (United States)": 1.0, "Sony Corporation (United States)": 1.0}, "Authors": ["J. Pille", "C. Adams", "Torben R. Christensen", "Scott Raymond Cottier", "Sebastian Ehrenreich", "T. Kono", "David R. Nelson", "Osamu Takahashi", "Shizuo Tokito", "Otto Torreiter", "Oswald Wagner", "Dieter Wendel"]}]}, {"DBLP title": "A 1.1GHz 12\u03bcA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications.", "DBLP authors": ["Yih Wang", "Hong Jo Ahn", "Uddalak Bhattacharya", "Tom Coan", "Fatih Hamzaoglu", "Walid M. Hafez", "Chia-Hong Jan", "Pramod Kolar", "Sarvesh H. Kulkarni", "Jie-Feng Lin", "Yong-Gee Ng", "Ian Post", "Liqiong Wei", "Yih Zhang", "Kevin Zhang", "Mark Bohr"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373425", "OA papers": [{"PaperId": "https://openalex.org/W2137883557", "PaperTitle": "A 1.1GHz 12\u03bcA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Intel (United States)": 16.0}, "Authors": ["Yang Wang", "H. S. Ahn", "Utso Bhattacharya", "T. Coan", "Fatih Hamzaoglu", "W. Hafez", "C.-H. Jan", "Ramesh Kolar", "Shrinivas R. Kulkarni", "Jun Lin", "Yuan-Ling Ng", "Ian R. Post", "L. Wel", "Y. Zhang", "Kai Zhang", "M. Bohr"]}]}, {"DBLP title": "A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature Variations.", "DBLP authors": ["Makoto Yabuuchi", "Koji Nii", "Yasumasa Tsukamoto", "Shigeki Ohbayashi", "Susumu Imaoka", "Hiroshi Makino", "Yoshinobu Yamagami", "Satoshi Ishikura", "Toshio Terano", "Toshiyuki Oashi", "Keiji Hashimoto", "Akio Sebe", "Gen Okazaki", "Katsuji Satomi", "Hironori Akamatsu", "Hirofumi Shinohara"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373426", "OA papers": [{"PaperId": "https://openalex.org/W1970601044", "PaperTitle": "A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature Variations", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Renesas Electronics (United States)": 4.0, "Renesas Electronics (Japan)": 5.0, "Panasonic (Japan)": 7.0}, "Authors": ["Makoto Yabuuchi", "Koji Nii", "Yasumasa Tsukamoto", "Shigeki Ohbayashi", "Shingi Imaoka", "Hisao Makino", "Yoshihiro Yamagami", "S. lshikura", "Takashi Terano", "T. Oashi", "Koji Hashimoto", "Akio Sebe", "Gen Okazaki", "Kazuhiro Satomi", "Hirohiko Akamatsu", "Hisanori Shinohara"]}]}, {"DBLP title": "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy.", "DBLP authors": ["Naveen Verma", "Anantha P. Chandrakasan"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373427", "OA papers": [{"PaperId": "https://openalex.org/W2127190809", "PaperTitle": "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy", "Year": 2007, "CitationCount": 122, "EstimatedCitation": 122, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Naveen Verma", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme.", "DBLP authors": ["Tony Tae-Hyoung Kim", "Jason Liu", "John Keane", "Chris H. Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373428", "OA papers": [{"PaperId": "https://openalex.org/W2017195664", "PaperTitle": "A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme", "Year": 2007, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Minnesota Univ., Minneapolis, MN": 4.0}, "Authors": ["Tae-Hyoung Kim", "J. B. Liu", "James T. Keane", "Changsoo Kim"]}]}, {"DBLP title": "A Sub-200mV 6T SRAM in 0.13\u03bcm CMOS.", "DBLP authors": ["Bo Zhai", "David T. Blaauw", "Dennis Sylvester", "Scott Hanson"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373429", "OA papers": [{"PaperId": "https://openalex.org/W2043461549", "PaperTitle": "A Sub-200mV 6T SRAM in 0.13&amp;#x003BC;m CMOS", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Michigan University, Ann arbor, MI.": 4.0}, "Authors": ["Bo Zhai", "David Blaauw", "Dennis Sylvester", "Susan Hanson"]}]}, {"DBLP title": "Direct-Conversion WCDMA Transmitter with 163dBc/Hz Noise at 190MHz Offset.", "DBLP authors": ["Christopher Jones", "Bernard Tenbroek", "Paul Fowers", "Christophe Beghein", "Jonathan Strange", "Federico Beffa", "Dimitris Nalbantis"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373431", "OA papers": [{"PaperId": "https://openalex.org/W2143417292", "PaperTitle": "Direct-Conversion WCDMA Transmitter with 163dBc/Hz Noise at 190MHz Offset", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Analog Devices, Inc., West Malling, UK": 7.0}, "Authors": ["C. R. Jones", "Bernard Mark Tenbroek", "P. Fowers", "Caroline Beghein", "John H. Strange", "F. Beffa", "D. Nalbantis"]}]}, {"DBLP title": "A Linear Uplink WCDMA Modulator with 156dBc/Hz Downlink SNR.", "DBLP authors": ["Dimitris Papadopoulos", "Qiuting Huang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373432", "OA papers": [{"PaperId": "https://openalex.org/W2166206430", "PaperTitle": "A Linear Uplink WCDMA Modulator with 156dBc/Hz Downlink SNR", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ETH Zurich": 1.0, "Advanced Circuit Pursuit, Zollikon, Switzerland": 1.0}, "Authors": ["D.F.G. Papadopoulos", "Qiuting Huang"]}]}, {"DBLP title": "A WCDMA Transmitter in 0.13\u03bcm CMOS Using Direct-Digital RF Modulator.", "DBLP authors": ["Petri Eloranta", "Pauli Seppinen", "Sami Kallioinen", "Tuomas Saarela", "Aarno P\u00e4rssinen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373433", "OA papers": [{"PaperId": "https://openalex.org/W1982415982", "PaperTitle": "A WCDMA Transmitter in 0.13&#x003BC;m CMOS Using Direct-Digital RF Modulator", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nokia (Finland)": 5.0}, "Authors": ["Petri Eloranta", "Pauli Seppinen", "Sami Kallioinen", "Taija Saarela", "Aarno Parssinen"]}]}, {"DBLP title": "A Single-Chip Dual-Band CDMA2000 Transceiver in 0.13\u03bcm CMOS.", "DBLP authors": ["Josef Zipper", "Rastislav Vazny", "Linus Maurer", "Michael Wilhelm", "Thomas Greifeneder", "Andreas Holm"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373434", "OA papers": [{"PaperId": "https://openalex.org/W3142279511", "PaperTitle": "A Single-Chip Dual-Band CDMA2000 Transceiver in 0.13&#x003BC;m CMOS", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Vazny", "Maurer", "Wilhelm", "Greifeneder"]}]}, {"DBLP title": "A Dual-Band CMOS Transceiver for 3G TD-SCDMA.", "DBLP authors": ["Zhenbiao Li", "Wenhai Ni", "Jie Ma", "Ming Li", "Dequn Ma", "Dong Zhao", "Jesal Mehta", "David Hartman", "Xianfeng Wang", "Ken K. O", "Kai Che"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373435", "OA papers": [{"PaperId": "https://openalex.org/W2003402145", "PaperTitle": "A Dual-Band CMOS Transceiver for 3G TD-SCDMA", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Comlent Commun., Shanghai": 6.0, "ON Semiconductor (United States)": 2.0, "Comlent Communication, Shanghai, China": 2.0}, "Authors": ["Zhenbiao Li", "Wenhai Ni", "Jie Ma", "Ming Li", "Dequn Ma", "Dong Zhao", "Jayesh Mehta", "D. Hartman", "Xianfeng Wang", "Kai Che"]}]}, {"DBLP title": "A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13\u03bcm CMOS.", "DBLP authors": ["Jan Craninckx", "M. Liu", "Dries Hauspie", "Vito Giannini", "T. Kim", "Jaehoon Lee", "Mike Libois", "Bj\u00f6rn Debaillie", "Charlotte Soens", "Andrea Baschirotto", "Joris Van Driessche", "Liesbet Van der Perre", "Peter Vanbekbergen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373436", "OA papers": [{"PaperId": "https://openalex.org/W2051544452", "PaperTitle": "A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13\u03bcm CMOS", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Imec": 11.0, "Samsung (South Korea)": 2.0, "Innovation Engineering (Italy)": 1.0}, "Authors": ["Jan Craninckx", "Miao Liu", "Dries Hauspie", "Vito Giannini", "Tae Jeong Kim", "J. S. H. Lee", "M. Libois", "D. Debaillie", "Charlotte Soens", "M. lngels", "Andrea Baschirotto", "J Van Driessche", "L. Van der Perre", "Peter Vanbekbergen"]}]}, {"DBLP title": "A Polar Loop Transmitter with Digital Interface including a Loop-Bandwidth Calibration System.", "DBLP authors": ["Yukinori Akamine", "Satoshi Tanaka", "Manabu Kawabe", "Takao Okazaki", "Yasuo Shima", "Masahiko Yamamoto", "Ryoichi Takano", "Yasuyuki Kimura"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373437", "OA papers": [{"PaperId": "https://openalex.org/W2093656176", "PaperTitle": "A Polar Loop Transmitter with Digital Interface including a Loop-Bandwidth Calibration System", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Hitachi General Hospital": 8.0}, "Authors": ["Yasuhiro Akamine", "S. Tanaka", "Mitsuo Kawabe", "Tuneko Okazaki", "Yoriko Shima", "Y. Masahiko", "Masayuki Yamamoto", "Ryousei Takano", "Yuki Kimura"]}]}, {"DBLP title": "A Polynomial-Predistortion Transmitter for WCDMA.", "DBLP authors": ["Nishiki Mizusawa", "Shinichiro Tsuda", "Tomoari Itagaki", "Kotaro Takagi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373438", "OA papers": [{"PaperId": "https://openalex.org/W1974512712", "PaperTitle": "A Polynomial-Predistortion Transmitter for WCDMA", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sony, Tokyo": 4.0}, "Authors": ["N. Mizusawa", "S. Tsuda", "Tadahiro Itagaki", "Kenzo Takagi"]}]}, {"DBLP title": "A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme.", "DBLP authors": ["Mark A. Ferriss", "Michael P. Flynn"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373439", "OA papers": [{"PaperId": "https://openalex.org/W2129618067", "PaperTitle": "A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Michigan University, Ann arbor, MI.": 2.0}, "Authors": ["Mark Ferriss", "Michael P. Flynn"]}]}, {"DBLP title": "3D Capacitive Interconnections with Mono- and Bi-Directional Capabilities.", "DBLP authors": ["Alberto Fazzi", "Roberto Canegallo", "Luca Ciccarelli", "Luca Magagni", "Federico Natali", "Erik Jung", "Pier Luigi Rolandi", "Roberto Guerrieri"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373441", "OA papers": [{"PaperId": "https://openalex.org/W3146284279", "PaperTitle": "3D Capacitive Interconnections with Mono- and Bi-Directional Capabilities", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Bologna": 4.0, "STMicroelectronics (Italy)": 3.0, "Fraunhofer Institute for Reliability and Microintegration": 1.0}, "Authors": ["Fazzi", "Canegallo", "Ciccarelli", "Magagni", "Natali", "Jung", "Rolandi", "Guerrieri"]}]}, {"DBLP title": "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping.", "DBLP authors": ["Noriyuki Miura", "Hiroki Ishikuro", "Takayasu Sakurai", "Tadahiro Kuroda"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373442", "OA papers": [{"PaperId": "https://openalex.org/W2021366471", "PaperTitle": "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping", "Year": 2007, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"Keio University": 3.0, "The University of Tokyo": 1.0}, "Authors": ["N. Miura", "Hiroki Ishikuro", "Toshio Sakurai", "Tadahiro Kuroda"]}]}, {"DBLP title": "An Attachable Wireless Chip Access Interface for Arbitrary Data Rate Using Pulse-Based lnductive-Coupling through LSI Package.", "DBLP authors": ["Hiroki Ishikuro", "Toshihiko Sugahara", "Tadahiro Kuroda"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373443", "OA papers": [{"PaperId": "https://openalex.org/W2071461165", "PaperTitle": "An Attachable Wireless Chip Access Interface for Arbitrary Data Rate Using Pulse-Based lnductive-Coupling through LSI Package", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Keio University": 2.0, "Renesas Electronics (Japan)": 1.0}, "Authors": ["Hiroki Ishikuro", "Tsutomu Sugahara", "Tadahiro Kuroda"]}]}, {"DBLP title": "Design Solutions for a Multi-Object Wireless Power Transmission Sheet Based on Plastic Switches.", "DBLP authors": ["Makoto Takamiya", "Tsuyoshi Sekitani", "Yoshio Miyamoto", "Yoshiaki Noguchi", "Hiroshi Kawaguchi", "Takao Someya", "Takayasu Sakurai"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373444", "OA papers": [{"PaperId": "https://openalex.org/W2172135842", "PaperTitle": "Design Solutions for a Multi-Object Wireless Power Transmission Sheet Based on Plastic Switches", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"TOKYO UNIVERSITY": 4.0, "Kobe University": 1.0, "The University of Tokyo": 2.0}, "Authors": ["Makoto Takamiya", "Tsuyoshi Sekitani", "Yutaka Miyamoto", "Yohei Noguchi", "Hiroshi Kawaguchi", "Takao Someya", "Toshio Sakurai"]}]}, {"DBLP title": "A sub-mW Multi-Tone CDMA Baseband Transceiver Chipset for Wireless Body Area Network Applications.", "DBLP authors": ["Jui-Yuan Yu", "Ching-Che Chung", "Wan-Chun Liao", "Chen-Yi Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373445", "OA papers": [{"PaperId": "https://openalex.org/W2014980610", "PaperTitle": "A sub-mW Multi-Tone CDMA Baseband Transceiver Chipset for Wireless Body Area Network Applications", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Jui-Yuan Yu", "Ching-Che Chung", "Wan-Chun Liao", "Chen-Yi Lee"]}]}, {"DBLP title": "A 0.9V 2.6mW Body-Coupled Scalable PHY Transceiver for Body Sensor Applications.", "DBLP authors": ["Seong-Jun Song", "Namjun Cho", "Sunyoung Kim", "Jerald Yoo", "Sungdae Choi", "Hoi-Jun Yoo"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373446", "OA papers": [{"PaperId": "https://openalex.org/W2018477818", "PaperTitle": "A 0.9V 2.6mW Body-Coupled Scalable PHY Transceiver for Body Sensor Applications", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Korea Advanced Institute of Science and Technology": 6.0}, "Authors": ["Seong-Jun Song", "Nam-Jun Cho", "Sun-Young Kim", "Jerald Yoo", "Sungdae Choi", "Hoi-Jun Yoo"]}]}, {"DBLP title": "Circuit Techniques to Enable 430Gb/s/mm2 Proximity Communication.", "DBLP authors": ["David Hopkins", "Alex Chow", "Robert Bosnyak", "Bill Coates", "Jo C. Ebergen", "Scott Fairbanks", "Jonathan Gainsley", "Ron Ho", "Jon K. Lexau", "Frankie Liu", "Tarik Ono", "Justin Schauer", "Ivan E. Sutherland", "Robert J. Drost"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373447", "OA papers": [{"PaperId": "https://openalex.org/W2055314364", "PaperTitle": "Circuit Techniques to Enable 430Gb/s/mm2 Proximity Communication", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Oracle (United States)": 14.0}, "Authors": ["D. A. Hopkins", "Angela Chow", "R. Bosnyak", "B. Coates", "Jo C. Ebergen", "Scott M. Fairbanks", "J. Gainsley", "Raymond H. Ho", "Jon Lexau", "F. Liu", "Toshihiko Ono", "Justin M. Schauer", "Ian Sutherland", "Robert J. Drost"]}]}, {"DBLP title": "A Wireless Strain Sensing Microsystem with External RF Power Source and Two-Channel Data Telemetry Capability.", "DBLP authors": ["Michael A. Suster", "Jun Guo", "Nattapon Chaimanonart", "Wen H. Ko", "Darrin J. Young"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373453", "OA papers": [{"PaperId": "https://openalex.org/W1983225854", "PaperTitle": "A Wireless Strain Sensing Microsystem with External RF Power Source and Two-Channel Data Telemetry Capability", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Case Western Reserve University": 5.0}, "Authors": ["Michael A. Suster", "Jun Guo", "Nattapon Chaimanonart", "Winston Ko", "D. R. Young"]}]}, {"DBLP title": "A CMOS Single-Chip Electronic Compass with Microcontroller.", "DBLP authors": ["Christian Schott", "Robert Racz", "Samuel Huber", "Angelo Manco", "Markus Gloor", "Nicolas Simonne"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373454", "OA papers": [{"PaperId": "https://openalex.org/W4230488106", "PaperTitle": "A CMOS Single-Chip Electronic Compass with Microcontroller", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Melexis (Belgium)": 1.0}, "Authors": ["Christian Schott", "Robert Racz", "Samuel Huber", "Angelo Manco", "Markus Gloor", "N Simonne"]}]}, {"DBLP title": "A 100Hz 5nT/Hz Low-Pass \u0394\u03a3 Servo-Controlled Microfluxgate Magnetometer Using Pulsed Excitation.", "DBLP authors": ["Fabrice Gayral", "Elisabeth Delevoye", "Cyril Condemine", "\u00c9ric Colinet", "Marc B\u00e9ranger", "Fabien Mieyeville", "Fr\u00e9d\u00e9ric Gaffiot"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373455", "OA papers": [{"PaperId": "https://openalex.org/W1489953367", "PaperTitle": "A 100Hz 5nT/Hz Low-Pass \u00bf\u00bf Servo-Controlled Microfluxgate Magnetometer Using Pulsed Excitation", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"CEA LETI": 5.0, "LEOM, Lyon, France": 2.0}, "Authors": ["F. Gayral", "Elisabeth Delevoye", "C. Condemine", "Eric Colinet", "M. Beranger", "Fabien Mieyeville", "Fr\u00e9d\u00e9ric Gaffiot"]}]}, {"DBLP title": "A 0.2\u00b0/hr Micro-Gyroscope with Automatic CMOS Mode Matching.", "DBLP authors": ["Ajit Sharma", "Faisal Zaman", "Farrokh Ayazi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373456", "OA papers": [{"PaperId": "https://openalex.org/W2115570435", "PaperTitle": "A 0.2\u00b0/hr Micro-Gyroscope with Automatic CMOS Mode Matching", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Archana Sharma", "M.F. Zaman", "Farrokh Ayazi"]}]}, {"DBLP title": "A 92dB-DR 13mW \u0394\u03a3 Modulator for Spaceborn Fluxgate Sensors.", "DBLP authors": ["Werner Magnes", "Matthias Oberst", "Aris Valavanoglou", "Ulrich Reichold", "Harald Neubauer", "Hans Hauer", "Peter Falkner"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373457", "OA papers": [{"PaperId": "https://openalex.org/W1492139524", "PaperTitle": "A 92dB-DR 13mW /spl Delta//spl Sigma/ Modulator for Spaceborn Fluxgate Sensors", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Space Research Institute": 2.0, "Fraunhofer Institute for Integrated Circuits": 4.0, "European Space Research and Technology Centre": 1.0}, "Authors": ["Werner Magnes", "Michael Oberst", "Aris Valavanoglou", "U. Reichold", "Hans Neubauer", "H. Hauer", "Peter Falkner"]}]}, {"DBLP title": "A CMOS 2D Micro-Fluxgate Earth Magnetic Field Sensor with Digital Output.", "DBLP authors": ["Andrea Baschirotto", "Enrico Dallago", "Vincenzo Ferragina", "Massimo Ferri", "Marco Grassi", "Piero Malcovati", "Marco Marchesi", "Enrico Melissano", "Marco Morelli", "Andrea Rossini", "Stefano Ruzza", "Pietro Siciliano", "Giuseppe Venchi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373458", "OA papers": [{"PaperId": "https://openalex.org/W1994962300", "PaperTitle": "A CMOS 2D Micro-Fluxgate Earth Magnetic Field Sensor with Digital Output", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Innovation Engineering (Italy)": 1.0, "University of Pavia": 8.5, "STMicroelectronics (Italy)": 1.5, "Institute for Microelectronics and Microsystems": 2.0}, "Authors": ["Andrea Baschirotto", "Enrico Dallago", "V. Ferragina", "Maura Ferri", "Marco Grassi", "Piero Malcovati", "Michele Marchesi", "Enrico Melissano", "Micaela Morelli", "Aldo A. Rossini", "S. Ruzza", "Pietro Siciliano", "Giuseppe Venchi"]}]}, {"DBLP title": "An Integrated Gravimetric FBAR Circuit for Operation in Liquids Using a Flip-Chip Extended 0.13\u03bcm CMOS Technology.", "DBLP authors": ["Marcin K. Augustyniak", "W. Weber", "Gottfried Beer", "Hans Mulatz", "L. Elbrecht", "H.-J. Timme", "Marc Tiebout", "Werner Simb\u00fcrger", "Christian Paulus", "Bj\u00f6rn Eversmann", "Doris Schmitt-Landsiedel", "Roland Thewes", "Ralf Brederlow"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373459", "OA papers": [{"PaperId": "https://openalex.org/W2049479743", "PaperTitle": "An Integrated Gravimetric FBAR Circuit for Operation in Liquids Using a Flip-Chip Extended 0.13&amp;#x003BC;m CMOS Technology", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University Munich, Munich, Germany": 0.5, "Texas Instruments (Germany)": 1.5, "Infineon Technologies (Germany)": 6.0, "TU Munich,Munich,Germany": 2.0, "Siemens (Germany)": 2.0, "Qimonda, Munich, Germany": 1.0}, "Authors": ["Maria Augustyniak", "William J. Weber", "G. A. Beer", "H. Mulatz", "Lueder Elbrecht", "H.-J. Timme", "Marc Tiebout", "Werner Simburger", "Christian Paulus", "B. Eversmann", "Doris Schmitt-Landsiedel", "Roland Thewes", "Ralf Brederlow"]}]}, {"DBLP title": "A 128\u00d72 CMOS Single-Photon Streak Camera with Timing-Preserving Latchless Pipeline Readout.", "DBLP authors": ["Maximilian Sergio", "Cristiano Niclass", "Edoardo Charbon"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373460", "OA papers": [{"PaperId": "https://openalex.org/W2245716808", "PaperTitle": "A 128\ufffd2 CMOS Single-Photon Streak Camera with Timing-Preserving Latchless Pipeline Readout", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Sergio M", "Cristiano Niclass", "Edoardo Charbon"]}]}, {"DBLP title": "Statistical Characterization and On-Chip Measurement Methods for Local Random Variability of a Process Using Sense-Amplifier-Based Test Structure.", "DBLP authors": ["Saibal Mukhopadhyay", "Keunwoo Kim", "Keith A. Jenkins", "Ching-Te Chuang", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373463", "OA papers": [{"PaperId": "https://openalex.org/W2042809000", "PaperTitle": "Statistical Characterization and On-Chip Measurement Methods for Local Random Variability of a Process Using Sense-Amplifier-Based Test Structure", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"IBM (United States)": 4.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Saibal Mukhopadhyay", "Keunwoo Kim", "Keith A. Jenkins", "Ching-Te Chuang", "Kaushik Roy"]}]}, {"DBLP title": "Fine-Grain Redundant Logic Using Defect-Prediction Flip-Flops.", "DBLP authors": ["Toru Nakura", "Koichi Nose", "Masayuki Mizuno"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373464", "OA papers": [{"PaperId": "https://openalex.org/W2009919741", "PaperTitle": "Fine-Grain Redundant Logic Using Defect-Prediction Flip-Flops", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"NEC (Japan)": 3.0}, "Authors": ["T. Nakura", "Koichi Nose", "Masayuki Mizuno"]}]}, {"DBLP title": "True Random Number Generator with a Metastability-Based Quality Control.", "DBLP authors": ["Carlos Tokunaga", "David T. Blaauw", "Trevor N. Mudge"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373465", "OA papers": [{"PaperId": "https://openalex.org/W3151438815", "PaperTitle": "True Random Number Generator with a Metastability-Based Quality Control", "Year": 2007, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Tokunaga", "Blaauw", "Mudge"]}]}, {"DBLP title": "A 1.6pJ/bit 96% Stable Chip-ID Generating Circuit using Process Variations.", "DBLP authors": ["Ying Su", "Jeremy Holleman", "Brian P. Otis"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373466", "OA papers": [{"PaperId": "https://openalex.org/W2102576814", "PaperTitle": "A 1.6pJ/bit 96% Stable Chip-ID Generating Circuit using Process Variations", "Year": 2007, "CitationCount": 123, "EstimatedCitation": 123, "Affiliations": {"Washington Univ, Seattle, WA": 3.0}, "Authors": ["Yan-Kuin Su", "J. Holleman", "Brian Otis"]}]}, {"DBLP title": "A One-Cycle Lock Time Slew-Rate-Controlled Output Driver.", "DBLP authors": ["Young-Ho Kwak", "Inhwa Jung", "Hyung-Dong Lee", "Young-Jung Choi", "Yogendera Kumar", "Chulwoo Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373467", "OA papers": [{"PaperId": "https://openalex.org/W2072102935", "PaperTitle": "A One-Cycle Lock Time Slew-Rate-Controlled Output Driver", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Korea Univ, Seoul": 2.0, "Hynix Semiconductor, Icheon, Korea": 2.0, "Korea University": 2.0}, "Authors": ["Young Lan Kwak", "Inhwa Jung", "Hyung Lee", "Young-Jung Choi", "Yogendera Kumar", "Chulwoo Kim"]}]}, {"DBLP title": "A Single-Cycle-Access 128-Entry Fully Associative TLB for Multi-Core Multi-Threaded Server-on-a-Chip.", "DBLP authors": ["Shashank Shastry", "Ajay Bhatia", "Sagar Reddy"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373468", "OA papers": [{"PaperId": "https://openalex.org/W2150126536", "PaperTitle": "A Single-Cycle-Access 128-Entry Fully Associative TLB for Multi-Core Multi-Threaded Server-on-a-Chip", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Oracle (United States)": 3.0}, "Authors": ["Shashank Shastry", "Arti Bhatia", "Sudhakar M. Reddy"]}]}, {"DBLP title": "High-Speed and Low-Energy Capacitively-Driven On-Chip Wires.", "DBLP authors": ["Ron Ho", "Tarik Ono", "Frankie Liu", "Robert David Hopkins", "Alex Chow", "Justin Schauer", "Robert J. Drost"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373469", "OA papers": [{"PaperId": "https://openalex.org/W2177001705", "PaperTitle": "High-Speed and Low-Energy Capacitively-Driven On-Chip Wires", "Year": 2007, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Oracle (United States)": 7.0}, "Authors": ["Raymond H. Ho", "I. Ono", "F. Liu", "Richard H. Hopkins", "Angela Chow", "Justin M. Schauer", "Robert J. Drost"]}]}, {"DBLP title": "A 0.28pJ/b 2Gb/s/ch Transceiver in 90nm CMOS for 10mm On-Chip interconnects.", "DBLP authors": ["Eisse Mensink", "Dani\u00ebl Schinkel", "Eric A. M. Klumperink", "Ed van Tuijl", "Bram Nauta"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373470", "OA papers": [{"PaperId": "https://openalex.org/W2170155933", "PaperTitle": "A 0.28pJ/b 2Gb/s/ch Transceiver in 90nm CMOS for 10mm On-Chip interconnects", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Twente": 5.0}, "Authors": ["E. Mensink", "Daniel Schinkel", "Eric A.M. Klumperink", "E. van Tuijl", "Bram Nauta"]}]}, {"DBLP title": "A Broadband Receive Chain in 65nm CMOS.", "DBLP authors": ["S. Lee", "Jos Bergervoet", "Harish Kundur Subramaniyan", "Domine Leenaerts", "Raf Roovers", "Remco van de Beek", "Gerard van der Weide"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373472", "OA papers": [{"PaperId": "https://openalex.org/W2093688445", "PaperTitle": "A Broadband Receive Chain in 65nm CMOS", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"NXP (Netherlands)": 7.0}, "Authors": ["S. H. Lee", "J. Bergervoet", "K.S. Harish", "Domine M. W. Leenaerts", "Raf L. J. Roovers", "R.C.H. van de Beek", "G. van der Weide"]}]}, {"DBLP title": "A 0.13\u03bcm CMOS LNA with Integrated Balun and Notch Filter for 3-to-5GHz UWB Receivers.", "DBLP authors": ["Andrea Bevilacqua", "Alessio Vallese", "Christoph Sandner", "Marc Tiebout", "Andrea Gerosa", "Andrea Neviani"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373473", "OA papers": [{"PaperId": "https://openalex.org/W1994507115", "PaperTitle": "A 0.13\u00bfm CMOS LNA with Integrated Balun and Notch Filter for 3-to-5GHz UWB Receivers", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Padua": 4.0, "Infineon Technologies (Austria)": 2.0}, "Authors": ["Andrea Bevilacqua", "A. Vallese", "Christoph Sandner", "Marc Tiebout", "Andrea Gerosa", "Andrea Neviani"]}]}, {"DBLP title": "An ESD-Protected DC-to-6GHz 9.7mW LNA in 90nm Digital CMOS.", "DBLP authors": ["Jonathan Borremans", "Piet Wambacq", "Dimitri Linten"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373474", "OA papers": [{"PaperId": "https://openalex.org/W2070188287", "PaperTitle": "An ESD-Protected DC-to-6GHz 9.7mW LNA in 90nm Digital CMOS", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Imec": 1.0}, "Authors": ["Jonathan Borremans", "P. Wambacq", "Dimitri Linten"]}]}, {"DBLP title": "A 1.4V 25mW Inductorless Wideband LNA in 0.13\u03bcm CMOS.", "DBLP authors": ["Rashad Ramzan", "Stefan Back Andersson", "Jerzy J. Dabrowski", "Christer Svensson"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373475", "OA papers": [{"PaperId": "https://openalex.org/W1556545692", "PaperTitle": "A 1.4V 25mW Inductorless Wideband LNA in 0.13\u00bfm CMOS", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Link\u00f6ping University": 4.0}, "Authors": ["Rashad Ramzan", "Sture Andersson", "J. Dabrowski", "C. E. Svensson"]}]}, {"DBLP title": "A 4-Channel UWB Beam-Former in 0.13\u03bcm CMOS using a Path-Sharing True-Time-Delay Architecture.", "DBLP authors": ["Ta-Shun Chu", "Jonathan Roderick", "Hossein Hashemi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373476", "OA papers": [{"PaperId": "https://openalex.org/W2091441646", "PaperTitle": "A 4-Channel UWB Beam-Former in 0.13&#x003BC;m CMOS using a Path-Sharing True-Time-Delay Architecture", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Southern California, University Los Angeles, CA": 1.0, "University of Southern California": 2.0}, "Authors": ["Ta-Shun Chu", "Jonathan Roderick", "Hassan Hashemi"]}]}, {"DBLP title": "A 79GHz SiGe-Bipolar Spread-Spectrum TX for Automotive Radar.", "DBLP authors": ["Saverio Trotta", "Herbert Knapp", "Donald Dibra", "Klaus Aufinger", "Thomas F. Meister", "Josef B\u00f6ck", "Werner Simb\u00fcrger", "Arpad L. Scholtz"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373478", "OA papers": [{"PaperId": "https://openalex.org/W2060241822", "PaperTitle": "A 79GHz SiGe-Bipolar Spread-Spectrum TX for Automotive Radar", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Infineon Technologies (Germany)": 6.0, "TU Wien": 2.0}, "Authors": ["Saverio Trotta", "Herbert Knapp", "Donald Dibra", "Klaus Aufinger", "Thomas Meister", "J. J. Bock", "Werner Simburger", "Arpad L. Scholtz"]}]}, {"DBLP title": "A 75-GHz PLL in 90-nm CMOS Technology.", "DBLP authors": ["Jri Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373479", "OA papers": [{"PaperId": "https://openalex.org/W2046968876", "PaperTitle": "A 75-GHz PLL in 90-nm CMOS Technology", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Taiwan University": 1.0}, "Authors": ["J. S. H. Lee"]}]}, {"DBLP title": "A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery.", "DBLP authors": ["Mike Harwood", "Nirmal Warke", "Richard Simpson", "Tom Leslie", "Ajith Amerasekera", "Sean Batty", "Derek Colman", "Eugenia Carr", "Venu Gopinathan", "Steve Hubbins", "Peter Hunt", "Andy Joy", "Pulkit Khandelwal", "Bob Killips", "Thomas Krause", "Shaun Lytollis", "Andy Pickering", "Mark Saxton", "David Sebastio", "Graeme Swanson", "Andre Szczepanek", "Terry Ward", "Jeff Williams", "Richard Williams", "Tom Willwerth"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373481", "OA papers": [{"PaperId": "https://openalex.org/W2142698693", "PaperTitle": "A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery", "Year": 2007, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"Texas Instruments (United Kingdom)": 18.0, "Texas Instruments (United States)": 6.0, "Texas Instruments (India)": 1.0}, "Authors": ["Mike Harwood", "Nirmal C. Warke", "Richard J. Simpson", "Tom Leslie", "Ajith Amerasekera", "S. Batty", "David Colman", "Emily Carr", "V. Gopinathan", "Stephen Hubbins", "P. Hunt", "Alfred H. Joy", "Priyank Khandelwal", "Bob Killips", "Thomas Krause", "Shaun Lytollis", "Andrew Pickering", "M. Saxton", "D. Sebastio", "G. Marie Swanson", "Andre Szczepanek", "Thomas Z. Ward", "J. C. Williams", "Roger Williams", "T. Willwerth"]}]}, {"DBLP title": "A 250mW Full-Rate 10Gb/s Transceiver Core in 90nm CMOS Using a Tri-State Binary PD with 100ps Gated Digital Output.", "DBLP authors": ["Takashi Masuda", "Hideyuki Suzuki", "Hiroshi Iizuka", "Akio Igarashi", "Kaneyoshi Takeshita", "Takayuki Mogi", "Takayuki Shoji", "Jeremy Chatwin", "Iain Butler", "Derek Mellor"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373482", "OA papers": [{"PaperId": "https://openalex.org/W2110934817", "PaperTitle": "A 250mW Full-Rate 10Gb/s Transceiver Core in 90nm CMOS Using a Tri-State Binary PD with 100ps Gated Digital Output", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sony, Tokyo": 1.0, "Sony, Tokyo, Japan": 6.0, "Mixed Signal Systems, Scotts Valley, CA": 3.0}, "Authors": ["Toshio Masuda", "Hiroshi Suzuki", "Hajime Iizuka", "Akihiko Igarashi", "Kenzo Takeshita", "Tatsushi Mogi", "Noboru Shoji", "Jeremy Chatwin", "Ian B. Butler", "Dominic J. Mellor"]}]}, {"DBLP title": "A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications.", "DBLP authors": ["Robert Palmer", "John Poulton", "William J. Dally", "John G. Eyles", "Andrew M. Fuller", "Trey Greer", "Mark Horowitz", "Mark Kellam", "F. Quan", "F. Zarkeshvari"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373483", "OA papers": [{"PaperId": "https://openalex.org/W2108981656", "PaperTitle": "A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Rambus (United States)": 8.5, "Stanford University": 1.5}, "Authors": ["Richard E. Palmer", "Joanna Poulton", "William J. Dally", "Jillian P Eyles", "A.M. Fuller", "T. Greer", "Michael Horowitz", "M. Kellam", "Franklin Quan", "F. Zarkeshvari"]}]}, {"DBLP title": "A 20Gb/s Broadband Transmitter with Auto-Configuration Technique.", "DBLP authors": ["Jri Lee", "Huaide Wang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373485", "OA papers": [{"PaperId": "https://openalex.org/W2085199449", "PaperTitle": "A 20Gb/s Broadband Transmitter with Auto-Configuration Technique", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Jri Lee", "Huaide Wang"]}]}, {"DBLP title": "A 16Gb/s Source-Series Terminated Transmitter in 65nm CMOS SOI.", "DBLP authors": ["Christian Menolfi", "Thomas Toifl", "Peter Buchmann", "Marcel A. Kossel", "Thomas Morf", "Jonas R. M. Weiss", "Martin L. Schmatz"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373486", "OA papers": [{"PaperId": "https://openalex.org/W2103806711", "PaperTitle": "A 16Gb/s Source-Series Terminated Transmitter in 65nm CMOS SOI", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"IBM Research - Zurich": 7.0}, "Authors": ["Christian Menolfi", "Thomas Toifl", "P. Buchmann", "Marcel Kossel", "Thomas Morf", "Jeremy D Weiss", "Martin L. Schmatz"]}]}, {"DBLP title": "Two 10Gb/s/pin Low-Power Interconnect Methods for 3D ICs.", "DBLP authors": ["Qun Gu", "Zhiwei Xu", "Jenwei Ko", "Mau-Chung Frank Chang"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373487", "OA papers": [{"PaperId": "https://openalex.org/W2041082417", "PaperTitle": "Two 10Gb/s/pin Low-Power Interconnect Methods for 3D ICs", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"California, Univ., Los Angeles, CA": 1.0, "University of California, Los Angeles": 3.0}, "Authors": ["Qun Jane Gu", "Zhiwei Xu", "Jenwei Ko", "Mau-Chung Frank Chang"]}]}, {"DBLP title": "A 0.8V 10b 8OMS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing.", "DBLP authors": ["Masato Yoshioka", "Masahiro Kudo", "Toshihiko Mori", "Sanroku Tsukamoto"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373489", "OA papers": [{"PaperId": "https://openalex.org/W1976248159", "PaperTitle": "A 0.8V 10b 8OMS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Fujitsu (Japan)": 4.0}, "Authors": ["Mitsuhiro Yoshioka", "Masatoshi Kudo", "Takehiko Mori", "Shiro Tsukamoto"]}]}, {"DBLP title": "A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS.", "DBLP authors": ["Dan J. Huber", "Rodney J. Chandler", "Asad A. Abidi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373490", "OA papers": [{"PaperId": "https://openalex.org/W1970391634", "PaperTitle": "A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Daniel Huber", "R. J. Chandler", "Asad A. Abidi"]}]}, {"DBLP title": "A 4.7mW 0.32mm2 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS.", "DBLP authors": ["Young-Deuk Jeon", "Seung-Chul Lee", "Kwi-Dong Kim", "Jong-Kee Kwon", "Jongdae Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373491", "OA papers": [{"PaperId": "https://openalex.org/W2081855094", "PaperTitle": "A 4.7mW 0.32mm2 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Electronics and Telecommunications Research Institute": 5.0}, "Authors": ["Young-Deuk Jeon", "Seung-Chul Lee", "Kwi-Dong Kim", "Jong-Kee Kwon", "Jong-Dae Kim"]}]}, {"DBLP title": "A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications.", "DBLP authors": ["Seung-Chul Lee", "Young-Deuk Jeon", "Kwi-Dong Kim", "Jong-Kee Kwon", "Jongdae Kim", "Jeong-Woong Moon", "Woo-Yol Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373492", "OA papers": [{"PaperId": "https://openalex.org/W2092504306", "PaperTitle": "A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Electronics and Telecommunications Research Institute": 5.0, "LG Corporation (South Korea)": 2.0}, "Authors": ["Seung-Chul Lee", "Young-Deuk Jeon", "Kwi-Dong Kim", "Jong-Kee Kwon", "Jong-Dae Kim", "Jeong Seop Moon", "Woo-Yol Lee"]}]}, {"DBLP title": "A Zero-Crossing-Based 8b 200MS/s Pipelined ADC.", "DBLP authors": ["Lane Brooks", "Hae-Seung Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373493", "OA papers": [{"PaperId": "https://openalex.org/W1976196443", "PaperTitle": "A Zero-Crossing-Based 8b 200MS/s Pipelined ADC", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Lane Gearle Brooks", "Hae-Seung Lee"]}]}, {"DBLP title": "A 92.5mW 205MS/s 10b Pipeline IF ADC Implemented in 1.2V/3.3V 0.13\u03bcm CMOS.", "DBLP authors": ["Bj\u00f8rnar Hernes", "Johnny Bj\u00f8rnsen", "Terje N. Andersen", "Anders Vinje", "Havard Korsvoll", "Frode Telst\u00f8", "Atle Briskemyr", "Christian Holdo", "\u00d8ystein Moldsvor"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373494", "OA papers": [{"PaperId": "https://openalex.org/W2039782300", "PaperTitle": "A 92.5mW 205MS/s 10b Pipeline IF ADC Implemented in 1.2V/3.3V 0.13&#x003BC;m CMOS", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Nordic Semiconductor (Norway)": 9.0}, "Authors": ["Bjornar Hernes", "J. Bjornsen", "T Andersen", "Anders Vinje", "H. Korsvoll", "Frode Telsto", "Atle Briskemyr", "C. Holdo", "Oystein Moldsvor"]}]}, {"DBLP title": "An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration.", "DBLP authors": ["Cheng-Chung Hsu", "Fong-Ching Huang", "Chih-Yung Shih", "Chen-Chih Huang", "Ying-Hsi Lin", "Chao-Cheng Lee", "Behzad Razavi"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373495", "OA papers": [{"PaperId": "https://openalex.org/W2051606634", "PaperTitle": "An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Realtek (Taiwan)": 6.0, "University of California, Los Angeles": 1.0}, "Authors": ["Cheng-Chung Hsu", "Fong-Ching Huang", "Chih-Yung Shih", "Chen-Chih Huang", "Ying-Hsi Lin", "Chao-Cheng Lee", "Behzad Razavi"]}]}, {"DBLP title": "A 50GS/s Distributed T/H Amplifier in 0.18\u03bcm SiGe BiCMOS.", "DBLP authors": ["Jaesik Lee", "Yves Baeyens", "Joseph Weiner", "Young-Kai Chen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373496", "OA papers": [{"PaperId": "https://openalex.org/W2005283879", "PaperTitle": "A 50GS/s Distributed T/H Amplifier in 0.18&#x003BC;m SiGe BiCMOS", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Alcatel-Lucent, Murray Hill, NJ": 4.0}, "Authors": ["Jaesik Lee", "Yves Baeyens", "John Weiner", "Young-Kai Chen"]}]}, {"DBLP title": "A Cryogenic ADC operating Down to 4.2K.", "DBLP authors": ["Ybe Creten", "Patrick Merken", "Willy Sansen", "Robert P. Mertens", "Chris Van Hoof"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373497", "OA papers": [{"PaperId": "https://openalex.org/W2003505232", "PaperTitle": "A Cryogenic ADC operating Down to 4.2K", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Imec": 1.0, "MEC Leuven, Belgium": 1.0, "KU Leuven": 3.0}, "Authors": ["Ybe Creten", "Patrick Merken", "Willy Sansen", "Robert Mertens", "C. Van Hoof"]}]}, {"DBLP title": "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput.", "DBLP authors": ["KwangJin Lee", "Beak-Hyung Cho", "Woo-Yeong Cho", "Sangbeom Kang", "Byung-Gil Choi", "Hyung-Rok Oh", "Changsoo Lee", "Hye-Jin Kim", "Joon-min Park", "Qi Wang", "Mu-Hui Park", "Yu-Hwan Ro", "Joon-Yong Choi", "Ki-Sung Kim", "Young-Ran Kim", "In-Cheol Shin", "Ki-won Lim", "Ho-Keun Cho", "ChangHan Choi", "Won-ryul Chung", "Du-Eung Kim", "Kwang-Suk Yu", "Gitae Jeong", "Hongsik Jeong", "Choong-Keun Kwak", "Chang-Hyun Kim", "Kinam Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373499", "OA papers": [{"PaperId": "https://openalex.org/W2052677323", "PaperTitle": "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Samsung (South Korea)": 27.0}, "Authors": ["Kwang-Jin Lee", "Beak-Hyung Cho", "Do Hyung Kim", "Sang-beom Kang", "Byung Ihn Choi", "Hyung-Rok Oh", "Chang-Soo Lee", "Hyung Sik Kim", "Joon Oh Park", "Qi Wang", "Mu-Hui Park", "Yu-Hwan Ro", "Joon Young Choi", "Ki-Sung Kim", "Young Ho Kim", "Incheol Shin", "Ki Moo Lim", "Ho-Keun Cho", "Chang-han Choi", "Won-Ryul Chung", "Du-Eung Kim", "Kwang-Suk Yu", "Gitae Jeong", "Hong Jeong", "Choong-keun Kwak", "Chang-Hyun Kim", "Kinam Kim"]}]}, {"DBLP title": "A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100\u03bcA Cell Write Current.", "DBLP authors": ["Satoru Hanzawa", "Naoki Kitai", "Kenichi Osada", "Akira Kotabe", "Yuichi Matsui", "Nozomu Matsuzaki", "Norikatsu Takaura", "Masahiro Moniwa", "Takayuki Kawahara"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373500", "OA papers": [{"PaperId": "https://openalex.org/W2069367007", "PaperTitle": "A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100&amp;#x003BC;A Cell Write Current", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Hitachi General Hospital": 1.0, "Hitachi (Japan)": 7.0, "Renesas Electronics (Japan)": 1.0}, "Authors": ["Satoru Hanzawa", "Noriyuki Kitai", "Kazuo Osada", "Akira Kotabe", "Yoshio Matsui", "Noboru Matsuzaki", "Norikatsu Takaura", "Masahiro Moniwa", "Takayuki Kawahara"]}]}, {"DBLP title": "A 65nm 1Gb 2b/Cell NOR Flash with 2.25MB/s Program Throughput and 400MB/s DDR interface.", "DBLP authors": ["Corrado Villa", "Daniele Vimercati", "Stefan Schippers", "Salvatore Polizzi", "Andrea Scavuzzo", "Maurizio Perroni", "Maurizio Gaibotti", "Mauro Luigi Sali"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373501", "OA papers": [{"PaperId": "https://openalex.org/W2175094307", "PaperTitle": "A 65nm 1Gb 2b/Cell NOR Flash with 2.25MB/s Program Throughput and 400MB/s DDR interface", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (Czechia)": 1.0, "STMicroelectronics, Palermo, Italy": 7.0}, "Authors": ["Chiara Villa", "Daniele Vimercati", "Stefan Schippers", "Stefano Polizzi", "Andrea Scavuzzo", "Maurizio Francesco Perroni", "Maurizio Gaibotti", "Michela Sali"]}]}, {"DBLP title": "A 0.13\u03bcm 2.125MB 23.5ns Embedded Flash with 2GB/s Read Throughput for Automotive Microcontrollers.", "DBLP authors": ["Christoph Demi", "Maciej Jankowski", "Carmen Thalmaier"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373502", "OA papers": [{"PaperId": "https://openalex.org/W2112323895", "PaperTitle": "A 0.13/spl mu/m 2.125MB 23.5ns Embedded Flash with 2GB/s Read Throughput for Automotive Microcontrollers", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Infineon Technologies (Germany)": 3.0}, "Authors": ["C. Demi", "Marcin Jankowski", "C. Thalmaier"]}]}, {"DBLP title": "2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read.", "DBLP authors": ["Takayuki Kawahara", "Riichiro Takemura", "Katsuya Miura", "Jun Hayakawa", "Shoji Ikeda", "Young Min Lee", "Ryutaro Sasaki", "Yasushi Goto", "Kenchi Ito", "Toshiyasu Meguro", "Fumihiro Matsukura", "Hiromasa Takahashi", "Hideyuki Matsuoka", "Hideo Ohno"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373503", "OA papers": [{"PaperId": "https://openalex.org/W2008904077", "PaperTitle": "2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read", "Year": 2007, "CitationCount": 129, "EstimatedCitation": 129, "Affiliations": {"Hitachi General Hospital": 4.0, "Tohoku University": 6.0, "Hitachi (United Kingdom)": 4.0}, "Authors": ["Takayuki Kawahara", "Riichiro Takemura", "Katsuyuki Miura", "Jun Hayakawa", "Shoji Ikeda", "Yen-Jie Lee", "R. Sasaki", "Y. Goto", "Keita Ito", "I. Meguro", "Fumihiro Matsukura", "Hiromitsu Takahashi", "Hiroaki Matsuoka", "Hideo Ohno"]}]}, {"DBLP title": "A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier.", "DBLP authors": ["John Barth", "William R. Reohr", "Paul C. Parries", "Gregory Fredeman", "John Golz", "Stanley Schuster", "Richard E. Matick", "Hillery C. Hunter", "Charles Tanner", "Joseph Harig", "Hoki Kim", "Babar A. Khan", "John Griesemer", "Robert Havreluk", "Kenji Yanagisawa", "Toshiaki Kirihata", "Subramanian S. Iyer"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373506", "OA papers": [{"PaperId": "https://openalex.org/W2062419791", "PaperTitle": "A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"IBM Burlington, VT": 3.0, "IBM (United States)": 14.0}, "Authors": ["J. Barth", "William Robert Reohr", "Paul C. Parries", "Gregory J. Fredeman", "J.W. Golz", "Stephen J. Schuster", "Richard E. Matick", "H.J.A. Hunter", "Caroline M. Tanner", "J. Harig", "Hyun-Chul Kim", "Bilal Khan", "J. Griesemer", "R.P. Havreluk", "K. Yanagisawa", "T. Kirihata", "S.S. Iyer"]}]}, {"DBLP title": "A 65nm Embedded SRAM with Wafer-Level Burn-In Mode, Leak-Bit Redundancy and E-Trim Fuse for Known Good Die.", "DBLP authors": ["Shigeki Ohbayashi", "Makoto Yabuuchi", "Kazushi Kono", "Yuji Oda", "Susumu Imaoka", "Keiichi Usui", "Toshiaki Yonezu", "Takeshi Iwamoto", "Koji Nii", "Yasumasa Tsukamoto", "Masashi Arakawa", "Takahiro Uchida", "Masakazu Okada", "Atsushi Ishii", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373507", "OA papers": [{"PaperId": "https://openalex.org/W2177897628", "PaperTitle": "A 65nm Embedded SRAM with Wafer-Level Burn-In Mode, Leak-Bit Redundancy and E-Trim Fuse for Known Good Die", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Renesas Electronics (United States)": 3.0, "Shikino High-Tech, Osaka, Japan": 1.0, "Renesas Electronics (Japan)": 12.0, "Daioh Electric, Itami, Japan": 1.0}, "Authors": ["Shigeki Ohbayashi", "Makoto Yabuuchi", "K. Kono", "Yasuhisa Oda", "Shingi Imaoka", "K. Usui", "Takuro Yonezu", "Takayuki Iwamoto", "Koji Nii", "Yasumasa Tsukamoto", "Masaaki Arakawa", "T. Uchida", "Masayoshi Okada", "Akira Ishii", "Hisao Makino", "K. Ishibashi", "Hisanori Shinohara"]}]}, {"DBLP title": "An 80nm 4Gb/s/pin 32b 512Mb GDDR4 Graphics DRAM with Low-Power and Low-Noise Data-Bus Inversion.", "DBLP authors": ["Jeong-Don Ihm", "Seung-Jun Bae", "Kwang-Il Park", "Ho-Young Song", "Woo-Jin Lee", "Hyun-Jin Kim", "Kyoung-Ho Kim", "Ho-Kyung Lee", "Min-Sang Park", "Sam-Young Bang", "Mi-Jin Lee", "Gil-Shin Moon", "Young-Wook Jang", "Suk-Won Hwang", "Young-Chul Cho", "Sang-Jun Hwang", "Dae-Hyun Kim", "Ji-Hoon Lim", "Jae-Sung Kim", "Su-Jin Park", "Ok-Joo Park", "Se-Mi Yang", "Jin-Yong Choi", "Young-Wook Kim", "Hyun-Kyu Lee", "Sunghoon Kim", "Seong-Jin Jang", "Young-Hyun Jun", "Soo-In Cho"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373509", "OA papers": [{"PaperId": "https://openalex.org/W2176596933", "PaperTitle": "An 80nm 4Gb/s/pin 32b 512Mb GDDR4 Graphics DRAM with Low-Power and Low-Noise Data-Bus Inversion", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Samsung (South Korea)": 29.0}, "Authors": ["Jeong-Don Ihm", "Seung-Jun Bae", "Kwang-II Park", "Ho June Song", "Woo Jung Lee", "Hyun Jung Kim", "Kyung Hwan Kim", "Ho-Kyung Lee", "Min S. Park", "Sam-Young Bang", "Mi Woo Lee", "Gil-Shin Moon", "Young-Wook Jang", "Suk Won Hwang", "Young Min Cho", "Sang Mee Hwang", "Dae Won Kim", "Ji-Hoon Lim", "Jae Nyoung Kim", "Hyojin Park", "Ok Kyu Park", "Se-Mi Yang", "Jin-Yong Choi", "Young-Wook Kim", "Hyun Lee", "Sung Wan Kim", "Seong-Jin Jang", "Young-Hyun Jun", "Soo-In Cho"]}]}, {"DBLP title": "Phase-Tolerant Latency Control for a Combination 512Mb 2.0Gb/s/pin GDDR3 and 2.5Gb/s/pin GDDR4 SDRAM.", "DBLP authors": ["Brian Johnson", "Brent Keeth", "Feng Lin", "Hua Zheng"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373510", "OA papers": [{"PaperId": "https://openalex.org/W1991378877", "PaperTitle": "Phase-Tolerant Latency Control for a Combination 512Mb 2.0Gb/s/pin GDDR3 and 2.5Gb/s/pin GDDR4 SDRAM", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Micron (United States)": 3.0, "Micron Technology, Shanghai, China": 1.0}, "Authors": ["B. M. Johnson", "Brent Keeth", "Feng Lin", "Hua Zheng"]}]}, {"DBLP title": "A Dual-Line Optical Transient Sensor with On-Chip Precision Time-Stamp Generation.", "DBLP authors": ["Christoph Posch", "Michael Hofst\u00e4tter", "Daniel Matolin", "Guy Vanstraelen", "Peter Sch\u00f6n", "Nikolaus Donath", "Martin Litzenberger"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373513", "OA papers": [{"PaperId": "https://openalex.org/W2016501652", "PaperTitle": "A Dual-Line Optical Transient Sensor with On-Chip Precision Time-Stamp Generation", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"ARC Austrian Res. Centers, Vienna": 7.0}, "Authors": ["Christoph Posch", "Michael Hofst\u00e4tter", "Daniel Matolin", "G Vanstraelen", "Peter Sch\u00f6n", "Nikolaus Donath", "Martin Litzenberger"]}]}, {"DBLP title": "A Spatial-Temporal Multi-Resolution CMOS Image Sensor with Adaptive Frame Rates for Moving Objects in the Region-of-Interest.", "DBLP authors": ["Jaehyuk Choi", "Sang-Wook Han", "Seong-Jin Kim", "Sun-Il Chang", "Euisik Yoon"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373514", "OA papers": [{"PaperId": "https://openalex.org/W2135082998", "PaperTitle": "A Spatial-Temporal Multi-Resolution CMOS Image Sensor with Adaptive Frame Rates for Moving Objects in the Region-of-Interest", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Minnesota Univ., Minneapolis, MN": 1.0, "Pixelplus, Gyeonggi-do, Korea": 1.0, "University of Minnesota": 2.5, "Korea Advanced Institute of Science and Technology": 0.5}, "Authors": ["Jaehyuk Choi", "Sang-Wook Han", "Seong Hun Kim", "Sun O Chang", "Euisik Yoon"]}]}, {"DBLP title": "A Per-Pixel Pulse-FM Background Subtraction Circuit with 175ppm Accuracy for Imaging Applications.", "DBLP authors": ["Sam Kavusi", "Kunal Ghosh", "Abbas El Gamal"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373515", "OA papers": [{"PaperId": "https://openalex.org/W2001951122", "PaperTitle": "A Per-Pixel Pulse-FM Background Subtraction Circuit with 175ppm Accuracy for Imaging Applications", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Stanford University": 2.5, "Robert Bosch (United States)": 0.5}, "Authors": ["Sam Kavusi", "Kanishka M. Ghosh", "A. El Gamal"]}]}, {"DBLP title": "A CMOS Image Sensor with a Column-Level Multiple-Ramp Single-Slope ADC.", "DBLP authors": ["Martijn F. Snoeij", "P. Donegan", "Albert J. P. Theuwissen", "Kofi A. A. Makinwa", "Johan H. Huijsing"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373516", "OA papers": [{"PaperId": "https://openalex.org/W2025818514", "PaperTitle": "A CMOS Image Sensor with a Column-Level Multiple-Ramp Single-Slope ADC", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Delft University of Technology": 4.0, "Dalsa Corporation": 1.0}, "Authors": ["M.F. Snoeij", "Paul Donegan", "Albert J. P. Theuwissen", "Kofi A. A. Makinwa", "Johan H. Huijsing"]}]}, {"DBLP title": "A 1/2.5 inch 8.1Mpixel CMOS Image Sensor for Digital Cameras.", "DBLP authors": ["Kwang-Bo Cho", "Chiajen Lee", "Siri Eikedal", "Aaron Baum", "Jutao Jiang", "Chen Xu", "Xiaofeng Fan", "Ralph Kauffman"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373517", "OA papers": [{"PaperId": "https://openalex.org/W1980991475", "PaperTitle": "A 1/2.5 inch 8.1Mpixel CMOS Image Sensor for Digital Cameras", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Micron (United States)": 8.0}, "Authors": ["Kwang-Bo Cho", "Chia-Jen Lee", "S. Eikedal", "A. Baum", "Jutao Jiang", "Chen Xu", "Xiaofeng Fan", "R. Kauffman"]}]}, {"DBLP title": "A 1/2.7 inch Low-Noise CMOS Image Sensor for Full HD Camcorders.", "DBLP authors": ["Hidekazu Takahashi", "Tomoyuki Noda", "Takashi Matsuda", "Takanori Watanabe", "Mashito Shinohara", "Toshiaki Endo", "Shunsuke Takimoto", "Ryuichi Mishima", "Shigeru Nishimura", "Ktuhito Sakurai", "Hiroshi Yuzurihara", "Shunsuke Inoue"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373518", "OA papers": [{"PaperId": "https://openalex.org/W2005852137", "PaperTitle": "A 1/2.7 inch Low-Noise CMOS Image Sensor for Full HD Camcorders", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Canon, Ayase": 12.0}, "Authors": ["Hiromitsu Takahashi", "Tetsuji Noda", "T. Matsuda", "Tomo-Hiko Watanabe", "Masanao Shinohara", "Takuma Endo", "S. Takimoto", "R. Mishima", "Shunji Nishimura", "Kazuo Sakurai", "H. Yuzurihara", "Susumu Inoue"]}]}, {"DBLP title": "A 2/3 inch CMOS Image Sensor for HDTV Applications with Multiple High-DR Modes and Flexible Scanning.", "DBLP authors": ["Peter Centen", "Steffen Lehr", "Volker Neiss", "Sabine Roth", "Jeroen Rotte", "Heinrich Schemmann", "Michael Schreiber", "Patrick Vogel", "Boon-Keng Teng", "Klaas Damstra"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373519", "OA papers": [{"PaperId": "https://openalex.org/W2114011921", "PaperTitle": "A 2/3 inch CMOS Image Sensor for HDTV Applications with Multiple High-DR Modes and Flexible Scanning", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Grass Valley, Breda": 1.0, "Thomson Silicon Components, Villingen, Germany": 7.0, "Grass Valley, Breda, The Netherlands": 2.0}, "Authors": ["Petrus Gijsbertus Maria Centen", "Birgit Knebel", "V. Neiss", "Sandor Roth", "J. Rotte", "Heinrich Schemmann", "M. Schreiber", "P. Vogel", "Boon-Keng Teng", "K. J. Damstra"]}]}, {"DBLP title": "A 2W CMOS Hybrid Switching Amplitude Modulator for EDGE Polar Transmitters.", "DBLP authors": ["Tae-Woo Kwak", "Min-Chul Lee", "Bae-Kun Choi", "Hanh-Phuc Le", "Gyu-Hyeong Cho"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373522", "OA papers": [{"PaperId": "https://openalex.org/W2037047387", "PaperTitle": "A 2W CMOS Hybrid Switching Amplitude Modulator for EDGE Polar Transmitters", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0, "MagnaChip (South Korea)": 1.0}, "Authors": ["Tae-Woo Kwak", "Min Goo Lee", "Bae-Kun Choi", "Hanh-Phuc Le", "Gyu-Hyeong Cho"]}]}, {"DBLP title": "A 1.2-to-8V Charge-Pump with Improved Power Efficiency for Non-Volatille Memories.", "DBLP authors": ["Anna Richelli", "Luca Mensi", "Luigi Colalongo", "Pier Luigi Rolandi", "Zsolt Mikl\u00f3s Kov\u00e1cs-Vajna"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373524", "OA papers": [{"PaperId": "https://openalex.org/W2052111554", "PaperTitle": "A 1.2-to-8V Charge-Pump with Improved Power Efficiency for Non-Volatille Memories", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Brescia University": 3.0, "STMicroelectronics (Italy)": 1.0, "University of Brescia": 1.0}, "Authors": ["Anna Richelli", "L. Mensi", "Luigi Colalongo", "Pierluigi Rolandi", "Z.M. Kovacs-Vajna"]}]}, {"DBLP title": "A 237mW aDSL2+ CO Line Driver in Standard 1.2V 0.13\u03bc CMOS.", "DBLP authors": ["Bert Serneels", "Michiel Steyaert", "Wim Dehaene"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373525", "OA papers": [{"PaperId": "https://openalex.org/W1966885893", "PaperTitle": "A 237mW aDSL2+ CO Line Driver in Standard 1.2V 0.13\u00bfm CMOS", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Katholieke Universiteit Leuven, Heverlee": 3.0}, "Authors": ["Bert Serneels", "Michiel Steyaert", "Wim Dehaene"]}]}, {"DBLP title": "A 200mA 93% Peak Efficiency Single-Inductor Dual-Output DC-DC Buck Converter.", "DBLP authors": ["Edoardo Bonizzoni", "Fausto Borghetti", "Piero Malcovati", "Franco Maloberti", "Bernhard Niessen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373526", "OA papers": [{"PaperId": "https://openalex.org/W2044875992", "PaperTitle": "A 200mA 93% Peak Efficiency Single-Inductor Dual-Output DC-DC Buck Converter", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Pavia": 4.0, "AustriaMicroSystems, Milano, Italy": 1.0}, "Authors": ["Edoardo Bonizzoni", "F. Borghetti", "Piero Malcovati", "Franco Maloberti", "B. Niessen"]}]}, {"DBLP title": "A 3MHz Low-Voltage Buck Converter with Improved Light Load Efficiency.", "DBLP authors": ["Michael D. Mulligan", "Bill Broach", "Thomas H. Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373527", "OA papers": [{"PaperId": "https://openalex.org/W2007940008", "PaperTitle": "A 3MHz Low-Voltage Buck Converter with Improved Light Load Efficiency", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Texas Instruments (United States)": 2.0, "Stanford University": 1.0}, "Authors": ["Michael J. Mulligan", "B. Broach", "T. Randall Lee"]}]}, {"DBLP title": "A Voltage Regulator for Subthreshold Logic with Low Sensitivity to Temperature and Process Variations.", "DBLP authors": ["Giuseppe de Vita", "Giuseppe Iannaccone"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373528", "OA papers": [{"PaperId": "https://openalex.org/W2009988679", "PaperTitle": "A Voltage Regulator for Subthreshold Logic with Low Sensitivity to Temperature and Process Variations", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pisa": 2.0}, "Authors": ["Gabriella De Vita", "Giuseppe Iannaccone"]}]}, {"DBLP title": "A 3GHz Switching DC-DC Converter Using Clock-Tree Charge-Recycling in 90nm CMOS with Integrated Output Filter.", "DBLP authors": ["Mehdi Alimadadi", "Samad Sheikhaei", "Guy Lemieux", "Shahriar Mirabbasi", "Patrick R. Palmer"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373529", "OA papers": [{"PaperId": "https://openalex.org/W1985465063", "PaperTitle": "A 3GHz Switching DC-DC Converter Using Clock-Tree Charge-Recycling in 90nm CMOS with Integrated Output Filter", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of British Columbia": 4.5, "Columbia University": 0.5}, "Authors": ["M. Alimadadi", "Samad Sheikhaei", "Guy Lemieux", "Shahriar Mirabbasi", "Paul I. Palmer"]}]}, {"DBLP title": "A Single-Inductor Switching DC-DC Converter with 5 Outputs and Ordered Power-Distributive Control.", "DBLP authors": ["Hanh-Phuc Le", "Chang-Seok Chae", "Kwang-Chan Lee", "Gyu-Hyeong Cho", "Se-Won Wang", "Gyu-Ha Cho", "Sung-il Kim"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373530", "OA papers": [{"PaperId": "https://openalex.org/W4230404798", "PaperTitle": "A Single-Inductor Switching DC-DC Converter with 5 Outputs and Ordered Power-Distributive Control", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Hanh-Phuc Le", "Chang-Seok Chae", "Kwang-Chan Lee", "Gyu-Hyeong Cho", "Se-Won Wang", "Gyu-Ha Cho", "Sung-il Kim"]}]}, {"DBLP title": "40Gb/s High-Gain Distributed Amplifiers with Cascaded Gain Stages in 0.18\u03bcm CMOS.", "DBLP authors": ["Jun-Chau Chien", "Liang-Hung Lu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373532", "OA papers": [{"PaperId": "https://openalex.org/W4232526733", "PaperTitle": "40Gb/s High-Gain Distributed Amplifiers with Cascaded Gain Stages in 0.18\u00bfm CMOS", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Jun-Chau Chien", "Liang-Hung Lu"]}]}, {"DBLP title": "A 70GHz Manufacturable Complementary LC-VCO with 6.14GHz Tuning Range in 65nm SOI CMOS.", "DBLP authors": ["Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Choongyeun Cho", "Weipeng Li", "Daihyun Lim", "Robert Trzcinski", "Mahender Kumar", "Christine Norris", "David Ahlgren"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373533", "OA papers": [{"PaperId": "https://openalex.org/W1988931066", "PaperTitle": "A 70GHz Manufacturable Complementary LC-VCO with 6.14GHz Tuning Range in 65nm SOI CMOS", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"IBM (United States)": 8.0, "Yale University": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Dong-Hyun Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Choongyeun Cho", "Weipeng Li", "Daihyun Lim", "R. Trzcinski", "Manish Kumar", "C. Norris", "David C. Ahlgren"]}]}, {"DBLP title": "Performance Variability of a 90GHz Static CML Frequency Divider in 65nm SOI CMOS.", "DBLP authors": ["Daihyun Lim", "Jonghae Kim", "Jean-Olivier Plouchart", "Choongyeun Cho", "Daeik D. Kim", "Robert Trzcinski", "Duane S. Boning"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373534", "OA papers": [{"PaperId": "https://openalex.org/W2112909815", "PaperTitle": "Performance Variability of a 90GHz Static CML Frequency Divider in 65nm SOI CMOS", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "IBM (United States)": 5.0}, "Authors": ["D. Scott Lim", "Jonghae Kim", "Jean-Olivier Plouchart", "Choongyeun Cho", "Daeik Kim", "Robert Trzcinski", "Duane S. Boning"]}]}, {"DBLP title": "40GHz Wide-Locking-Range Regenerative Frequency Divider and Low-Phase-Noise Balanced VCO in 0.18\u03bcm CMOS.", "DBLP authors": ["Jun-Chau Chien", "Liang-Hung Lu"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373535", "OA papers": [{"PaperId": "https://openalex.org/W2116417852", "PaperTitle": "40GHz Wide-Locking-Range Regenerative Frequency Divider and Low-Phase-Noise Balanced VCO in 0.18\u03bcm CMOS", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Jun-Chau Chien", "Liang-Hung Lu"]}]}, {"DBLP title": "A Self-Calibrated On-chip Phase-Noise-Measurement Circuit with -75dBc Single-Tone Sensitivity at 100kHz Offset.", "DBLP authors": ["Waleed Khalil", "Bertan Bakkaloglu", "Sayfe Kiaei"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373536", "OA papers": [{"PaperId": "https://openalex.org/W3217406855", "PaperTitle": "A Self-Calibrated On-chip Phase-Noise-Measurement Circuit with -75dBc Single-Tone Sensitivity at 100kHz Offset", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (United States)": 1.0, "Arizona State University": 2.0}, "Authors": ["Khalil", "Bakkaloglu", "Kiaei"]}]}, {"DBLP title": "A 10dB 44GHz Loss-Compensated CMOS Distributed Amplifier.", "DBLP authors": ["Kambiz K. Moez", "Mohamed I. Elmasry"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373537", "OA papers": [{"PaperId": "https://openalex.org/W1998672406", "PaperTitle": "A 10dB 44GHz Loss-Compensated CMOS Distributed Amplifier", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Kambiz Moez", "Mohamed I. Elmasry"]}]}, {"DBLP title": "A 240MHz-BW 112dB-DR TIA.", "DBLP authors": ["Daniel Micusik", "Horst Zimmermann"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373540", "OA papers": [{"PaperId": "https://openalex.org/W2020454050", "PaperTitle": "A 240MHz-BW 112dB-DR TIA", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"TU Wien": 2.0}, "Authors": ["D. Micusik", "Horst Zimmermann"]}]}, {"DBLP title": "A Single-Chip Bluetooth EDR Device in 0.13\u03bcm CMOS.", "DBLP authors": ["Bojko Marholev", "Michael Pan", "Ed Chien", "L. Zhang", "Rozi Roufoogaran", "Steve Wu", "Iqbal Bhatti", "Tsung-Hsien Lin", "Michael S. Kappes", "Shahla Khorram", "Seema Butala Anand", "Alireza Zolfaghari", "Jesse Castaneda", "C. M. Chien", "Brima Ibrahim", "Henrik Jensen", "H. Kim", "Paul Lettieri", "Siukai Mak", "Jack Lin", "Y. C. Wong", "R. Lee", "M. Syed", "Maryam Rofougaran", "Ahmadreza Rofougaran"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373542", "OA papers": [{"PaperId": "https://openalex.org/W2020072089", "PaperTitle": "A Single-Chip Bluetooth EDR Device in 0.13\u00bfm CMOS", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Broadcom (United States)": 22.0, "National Taiwan University": 1.0, "Analogic (United States)": 2.0}, "Authors": ["Bojko Marholev", "Ming Pan", "E. Chien", "Lei Zhang", "Razieh Roufoogaran", "S. L. Wu", "I. Bhatti", "Tai-Hua Lin", "Manfred M. Kappes", "Shahla Khorram", "Shashi Anand", "A. Zolfaghari", "J. Casta\u00f1eda", "Chia-Ling Chien", "Baharudin Ibrahim", "Hunter Jensen", "Hyun-Chul Kim", "P. Lettieri", "S. Mak", "Jun Lin", "Y. Joel Wong", "Richard W. Lee", "Moin Syed", "M. Rofougaran", "Ahmadreza Rofougaran"]}]}, {"DBLP title": "A Fully Integrated MIMO Multi-Band Direct-Conversion CMOS Transceiver for WLAN Applications (802.11n).", "DBLP authors": ["Arya Behzad", "Keith A. Carter", "Ed Chien", "Steve Wu", "Michael Pan", "C. Paul Lee", "Tom Li", "John C. Leete", "Stephen Au", "Michael S. Kappes", "Zhimin Zhou", "Dayo Ojo", "Lijun Zhang", "Alireza Zolfaghari", "Jesse Castaneda", "Hooman Darabi", "Benson Yeung", "Reza Rofougaran", "Maryam Rofougaran", "Jason Trachewsky", "Tushar Moorti", "Rohit V. Gaikwad", "Amit Bagchi", "Jacob J. Rael", "Bojko Marholev"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373543", "OA papers": [{"PaperId": "https://openalex.org/W4250116678", "PaperTitle": "A Fully Integrated MIMO Multi-Band Direct-Conversion CMOS Transceiver for WLAN Applications (802.11n)", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Arya Behzad", "Kevin M. Carter", "E. Chien", "S. L. Wu", "Ming Pan", "Chun-Sing Lee", "Tao Li", "John Leete", "James M. W. Brownjohn", "Manfred M. Kappes", "Z. Hong Zhou", "Dayo Ojo", "Lei Zhang", "A. Zolfaghari", "J. Castanada", "Hooman Darabi", "Bernard Yeung", "Reza Rofougaran", "M. Rofougaran", "Jason A. Trachewsky", "T. Moorti", "R. Gaikwad", "Arunabha Bagchi", "Jacob Rael", "Bojko Marholev"]}]}, {"DBLP title": "An 802.11a/b/g RF Transceiver in an SoC.", "DBLP authors": ["Martin Simon", "Peter Laaser", "Voicu Filimon", "Hans Geltinger", "Dirk Friedrich", "Yalcin Raman", "Robert Weigel"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373544", "OA papers": [{"PaperId": "https://openalex.org/W2042042879", "PaperTitle": "An 802.11a/b/g RF Transceiver in an SoC", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Infineon Technologies (Germany)": 6.0, "University of Erlangen-Nuremberg": 1.0}, "Authors": ["Michal Simon", "Peter Laaser", "V. Filimon", "Hans Geltinger", "D. Friedrich", "Y. Raman", "Robert Weigel"]}]}, {"DBLP title": "A Fully Integrated RF Front-End with Independent RX/TX Matching and +20dBm Output Power for WLAN Applications.", "DBLP authors": ["Richard Chang", "David Weber", "MeeLan Lee", "David K. Su", "Katelijn Vleugels", "S. Simon Wong"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373545", "OA papers": [{"PaperId": "https://openalex.org/W2094779966", "PaperTitle": "A Fully Integrated RF Front-End with Independent RX/TX Matching and +20dBm Output Power for WLAN Applications", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Atheros Commun., Santa Clara, CA": 5.0, "Stanford University": 1.0}, "Authors": ["Robert P. H. Chang", "Daniel Weber", "MeeLan Lee", "D. Su", "K. Vleugels", "Sze Chun Wong"]}]}, {"DBLP title": "A Low Phase Noise 10GHz Optoelectronic RF Oscillator Implemented Using CMOS Photonics.", "DBLP authors": ["Cary Gunn", "Drew Guckenberger", "Thierry Pinguet", "Deana Gunn", "Danny Eliyahu", "Barmak Mansoorian", "Daniel A. Van Blerkom", "Olli Salminen"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373548", "OA papers": [{"PaperId": "https://openalex.org/W2104921307", "PaperTitle": "A Low Phase Noise 10GHz Optoelectronic RF Oscillator Implemented Using CMOS Photonics", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Luxtera, Carlsbad, CA": 3.0, "OEwaves (United States)": 2.0, "Silicon Labs (United States)": 3.0}, "Authors": ["Cary Gunn", "D. Guckenberger", "Thierry Pinguet", "David Gunn", "Danny Eliyahu", "Barmak Mansoorian", "Daniel Van Blerkom", "Outi Salminen"]}]}, {"DBLP title": "Advanced MMIC for Passive Millimeter and Submillimeter Wave Imaging.", "DBLP authors": ["William R. Deal", "Larry Yujiri", "Mansoor Siddiqui", "Richard Lai"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373549", "OA papers": [{"PaperId": "https://openalex.org/W2106664485", "PaperTitle": "Advanced MMIC for Passive Millimeter and Submillimeter Wave Imaging", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Northrop Grumman (United States)": 4.0}, "Authors": ["William R. Deal", "Larry Yujiri", "M.A.R. Siddiqui", "Richard Lai"]}]}, {"DBLP title": "A 1V 600\u03bcW 2.1GHz Quadrature VCO Using BAW Resonators.", "DBLP authors": ["Shailesh Rai", "Brian P. Otis"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373551", "OA papers": [{"PaperId": "https://openalex.org/W1532279380", "PaperTitle": "A 1V 600\u00bfW 2.1GHz Quadrature VCO Using BAW Resonators", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Washington": 2.0}, "Authors": ["Subas Rai", "Brian Otis"]}]}, {"DBLP title": "A 1.8V 165mW Discrete Wavelet Multi-Tone Baseband Receiver for Cognitive Radio Applications.", "DBLP authors": ["Kuan-Hung Chen", "Tzi-Dar Chiueh"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373552", "OA papers": [{"PaperId": "https://openalex.org/W2001498743", "PaperTitle": "A 1.8V 165mW Discrete Wavelet Multi-Tone Baseband Receiver for Cognitive Radio Applications", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Kuan-Hung Chen", "Tzi-Dar Chiueh"]}]}, {"DBLP title": "A 2GHz 0.25\u03bcm SiGe BiCMOS Oscillator with Flip-Chip Mounted BAW Resonator.", "DBLP authors": ["S. Razafimandimby", "Andreia Cathelin", "Jerome Lajoinie", "Andreas Kaiser", "Didier Belot"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373553", "OA papers": [{"PaperId": "https://openalex.org/W1989827134", "PaperTitle": "A 2GHz 0.25\u03bcm SiGe BiCMOS Oscillator with Flip-Chip Mounted BAW Resonator", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institut Sup\u00e9rieur de l'\u00c9lectronique et du Num\u00e9rique": 1.5, "STMicroelectronics (France)": 3.5}, "Authors": ["Stephane Razafimandimby", "Andreia Cathelin", "J Lajoinie", "Andreas Kaiser", "Didier Belot"]}]}, {"DBLP title": "A Passive UHF RFID Transponder for EPC Gen 2 with -14dBm Sensitivity in 0.13\u03bcm CMOS.", "DBLP authors": ["Raymond E. Barnett", "Ganesh K. Balachandran", "Steve Lazar", "Brad Kramer", "George Konnail", "Sribhotla Rajasekhar", "Vladimir Drobny"], "year": 2007, "doi": "https://doi.org/10.1109/ISSCC.2007.373554", "OA papers": [{"PaperId": "https://openalex.org/W2099030028", "PaperTitle": "A Passive UHF RFID Transponder for EPC Gen 2 with -14dBm Sensitivity in 0.13\u03bcm CMOS", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"TEXAS INSTRUMENTS (Dallas, TX)": 7.0}, "Authors": ["R. M. Barnett", "Ganesh Balachandran", "S. Lazar", "Bernhard Kramer", "G. Konnail", "Suribhotla Rajasekhar", "V.F. Drobny"]}]}]