# release: pcb 1.99x
# To read pcb files, the pcb version (or the cvs source date) must be >= the file version
FileVersion[20070407]
PCB["" 600000 500000]
Grid[10000.000000 0 0 0]
Cursor[0 0 0.000000]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[1000 1000 1000 1000 1500 1000]
Flags("nameonpcb,uniquename,clearnew,snappin")
Groups("1,c:2:3:4:5:6,s:7:8")
Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
Element(0x00 "ACY500" "R18" "2k" 0 0 0 100 0x00)
(
	Pin(0 41 55 30 "1" 0x101)
	Pin(500 41 55 30 "2" 0x01)
	ElementLine(0 41 125 41 10)
	ElementLine(375 41 500 41 10)
	ElementLine(125 0 375 0 10)
	ElementLine(375 0 375 82 10)
	ElementLine(375 82 125 82 10)
	ElementLine(125 82 125 0 10)
	Mark(0 41)
)
Element(0x00 "ACY500" "R13" "2k" 0 0 0 100 0x00)
(
	Pin(0 41 55 30 "1" 0x101)
	Pin(500 41 55 30 "2" 0x01)
	ElementLine(0 41 125 41 10)
	ElementLine(375 41 500 41 10)
	ElementLine(125 0 375 0 10)
	ElementLine(375 0 375 82 10)
	ElementLine(375 82 125 82 10)
	ElementLine(125 82 125 0 10)
	Mark(0 41)
)
Element(0x00 "ACY500" "R17" "2k" 0 0 0 100 0x00)
(
	Pin(0 41 55 30 "1" 0x101)
	Pin(500 41 55 30 "2" 0x01)
	ElementLine(0 41 125 41 10)
	ElementLine(375 41 500 41 10)
	ElementLine(125 0 375 0 10)
	ElementLine(375 0 375 82 10)
	ElementLine(375 82 125 82 10)
	ElementLine(125 82 125 0 10)
	Mark(0 41)
)
Layer(1 "top")
(
)
Layer(2 "ground")
(
)
Layer(3 "signal2")
(
)
Layer(4 "signal3")
(
)
Layer(5 "power")
(
)
Layer(6 "bottom")
(
)
Layer(7 "outline")
(
)
Layer(8 "spare")
(
)
Layer(9 "silk")
(
)
Layer(10 "silk")
(
)
