<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="LIT" num="243" delta="old" >Logical network <arg fmt="%s" index="1">ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">SW_I&lt;7&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">SW_I&lt;6&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">SW_I&lt;5&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">SW_I&lt;4&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">SW_I&lt;3&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">SW_I&lt;2&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">SW_I&lt;1&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">SW_I&lt;0&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;15&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;14&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;13&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;12&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;11&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;10&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;9&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;8&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;7&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;6&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;5&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;4&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;3&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;2&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;1&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dq&lt;0&gt;_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_udqs_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_udqs_n_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_rzq_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_zio_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dqs_IBUF</arg> has no load.
</msg>

<msg type="info" file="LIT" num="243" delta="new" >Logical network <arg fmt="%s" index="1">mcb3_dram_dqs_n_IBUF</arg> has no load.
</msg>

<msg type="info" file="MapLib" num="562" delta="old" >No environment variables are currently set.
</msg>

<msg type="info" file="LIT" num="244" delta="old" >All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.
</msg>

<msg type="warning" file="Pack" num="2908" delta="new" >The I/O component &quot;<arg fmt="%s" index="1">mcb3_dram_ck_n</arg>&quot; has an illegal IOSTANDARD value.  The <arg fmt="%s" index="2">IOB</arg> component is configured to use single-ended signaling and can not use differential IOSTANDARD value <arg fmt="%s" index="3">DIFF_SSTL18_II</arg>.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2) Correct the I/O connectivity by instantiating a differential I/O buffer.
</msg>

<msg type="warning" file="Pack" num="2908" delta="new" >The I/O component &quot;<arg fmt="%s" index="1">mcb3_dram_udqs</arg>&quot; has an illegal IOSTANDARD value.  The <arg fmt="%s" index="2">IOB</arg> component is configured to use single-ended signaling and can not use differential IOSTANDARD value <arg fmt="%s" index="3">DIFF_SSTL18_II</arg>.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2) Correct the I/O connectivity by instantiating a differential I/O buffer.
</msg>

<msg type="warning" file="Pack" num="2908" delta="new" >The I/O component &quot;<arg fmt="%s" index="1">mcb3_dram_ck</arg>&quot; has an illegal IOSTANDARD value.  The <arg fmt="%s" index="2">IOB</arg> component is configured to use single-ended signaling and can not use differential IOSTANDARD value <arg fmt="%s" index="3">DIFF_SSTL18_II</arg>.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2) Correct the I/O connectivity by instantiating a differential I/O buffer.
</msg>

<msg type="warning" file="Pack" num="2908" delta="new" >The I/O component &quot;<arg fmt="%s" index="1">mcb3_dram_dqs_n</arg>&quot; has an illegal IOSTANDARD value.  The <arg fmt="%s" index="2">IOB</arg> component is configured to use single-ended signaling and can not use differential IOSTANDARD value <arg fmt="%s" index="3">DIFF_SSTL18_II</arg>.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2) Correct the I/O connectivity by instantiating a differential I/O buffer.
</msg>

<msg type="warning" file="Pack" num="2908" delta="new" >The I/O component &quot;<arg fmt="%s" index="1">mcb3_dram_dqs</arg>&quot; has an illegal IOSTANDARD value.  The <arg fmt="%s" index="2">IOB</arg> component is configured to use single-ended signaling and can not use differential IOSTANDARD value <arg fmt="%s" index="3">DIFF_SSTL18_II</arg>.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2) Correct the I/O connectivity by instantiating a differential I/O buffer.
</msg>

<msg type="warning" file="Pack" num="2908" delta="new" >The I/O component &quot;<arg fmt="%s" index="1">mcb3_dram_udqs_n</arg>&quot; has an illegal IOSTANDARD value.  The <arg fmt="%s" index="2">IOB</arg> component is configured to use single-ended signaling and can not use differential IOSTANDARD value <arg fmt="%s" index="3">DIFF_SSTL18_II</arg>.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2) Correct the I/O connectivity by instantiating a differential I/O buffer.
</msg>

<msg type="info" file="Pack" num="1716" delta="old" >Initializing temperature to <arg fmt="%0.3f" index="1">85.000</arg> Celsius. (default - Range: <arg fmt="%0.3f" index="2">0.000</arg> to <arg fmt="%0.3f" index="3">85.000</arg> Celsius)
</msg>

<msg type="info" file="Pack" num="1720" delta="old" >Initializing voltage to <arg fmt="%0.3f" index="1">1.140</arg> Volts. (default - Range: <arg fmt="%0.3f" index="2">1.140</arg> to <arg fmt="%0.3f" index="3">1.260</arg> Volts)
</msg>

<msg type="info" file="Map" num="215" delta="old" >The Interim Design Summary has been generated in the MAP Report (.mrp).
</msg>

<msg type="info" file="Place" num="834" delta="old" >Only a subset of IOs are locked. Out of <arg fmt="%d" index="1">87</arg> IOs, <arg fmt="%d" index="2">65</arg> are locked and <arg fmt="%d" index="3">22</arg> are not locked. <arg fmt="%s" index="4">If you would like to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1.</arg> 
</msg>

<msg type="error" file="Place" num="835" delta="old" >Given the original pre-placement, no legal placements can be found for <arg fmt="%d" index="1">1</arg> group(s). The following is the description of these group(s). The relative offsets of the components are shown in brackets next to the component names.
<arg fmt="%s" index="2">     DIFFM ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcbx_dram_udqs (-2, -46)
     DIFFS ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcbx_dram_udqs_n (-2, -48)
     DIFFM ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcbx_dram_dqs (-2, 14)
     DIFFS ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcbx_dram_dqs_n (-2, 12)
     MCB ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (-2, 94)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0 (0, 0)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0 (-1, -9)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1 (-1, -11)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2 (-1, 3)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3 (-1, 1)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4 (-1, 31)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5 (-1, 29)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6 (-1, 27)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7 (-1, 25)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8 (-1, -21)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9 (-1, -23)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0 (0, -34)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0 (0, 24)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15 (-1, -71)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14 (-1, -69)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13 (-1, -59)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12 (-1, -57)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11 (-1, -35)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10 (-1, -33)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0 (0, -72)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0 (0, -70)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0 (0, -60)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0 (0, -58)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0 (0, -36)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0 (0, -24)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0 (0, -22)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0 (0, 26)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0 (0, 28)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0 (0, 30)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0 (0, 2)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0 (0, -12)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0 (0, -10)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0 (-1, 13)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0 (-1, 15)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0 (0, 32)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0 (0, 34)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0 (-1, -47)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0 (-1, -45)
     IOB IO_x_x_x_x_x_x_x_x_x_x (-2, -36)
     IOB IO_x_x_x_x_x_x_x_x_x (-2, -22)
     IOB IO_x_x_x_x (-2, 0)
     IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -72)
     IOB IO_x_x_x_x_x_x_x_x_x_x_x (-2, -34)
     IOB IO_x_x (-2, 24)
     IOB IO_x_x_x_x_x (-2, 2)
     IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -70)
     IOB IO_x_x_x (-2, 26)
     IOB IO_x_x_x_x_x_x (-2, -12)
     IOB IO_x_x_x_x_x_x_x_x_x_x_x_x (-2, -60)
     IOB IO (-2, 28)
     IOB IO_x_x_x_x_x_x_x (-2, -10)
     IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -58)
     IOB IO_x_x_x_x_x_x_x_x (-2, -24)
     IOB IO_x (-2, 30)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0 (0, 12)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0 (0, 14)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm (-1, 33)
     IODELAY ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm (-1, 35)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0 (0, -48)
     OLOGIC ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0 (0, -46)


</arg>
 </msg>

<msg type="error" file="Pack" num="1654" delta="old" >The timing-driven placement phase encountered an error.
</msg>

</messages>

