0.6
2018.2
Jun 14 2018
20:41:02
E:/_processor_cores/nano-cpu32k/sopc/fpga/xilinx-spartan6/ncpu32k-spartan6/ncpu32k-spartan6.sim/sim_1/synth/func/xsim/unknown_func_synth.v,1584811950,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;ncpu32k;ncpu32k_cell_dff_lr;ncpu32k_cell_dff_lr_10;ncpu32k_cell_dff_lr_12;ncpu32k_cell_dff_lr_13;ncpu32k_cell_dff_lr_19;ncpu32k_cell_dff_lr_2;ncpu32k_cell_dff_lr_23;ncpu32k_cell_dff_lr_24;ncpu32k_cell_dff_lr_25;ncpu32k_cell_dff_lr_26;ncpu32k_cell_dff_lr_28;ncpu32k_cell_dff_lr_29;ncpu32k_cell_dff_lr_3;ncpu32k_cell_dff_lr_30;ncpu32k_cell_dff_lr_31;ncpu32k_cell_dff_lr_32;ncpu32k_cell_dff_lr_33;ncpu32k_cell_dff_lr_34;ncpu32k_cell_dff_lr_35;ncpu32k_cell_dff_lr_36;ncpu32k_cell_dff_lr_38;ncpu32k_cell_dff_lr_4;ncpu32k_cell_dff_lr_41;ncpu32k_cell_dff_lr_42;ncpu32k_cell_dff_lr_43;ncpu32k_cell_dff_lr_44;ncpu32k_cell_dff_lr_45;ncpu32k_cell_dff_lr_47;ncpu32k_cell_dff_lr_48;ncpu32k_cell_dff_lr_49;ncpu32k_cell_dff_lr_5;ncpu32k_cell_dff_lr_51;ncpu32k_cell_dff_lr_52;ncpu32k_cell_dff_lr_54;ncpu32k_cell_dff_lr_55;ncpu32k_cell_dff_lr_56;ncpu32k_cell_dff_lr_57;ncpu32k_cell_dff_lr_58;ncpu32k_cell_dff_lr_6;ncpu32k_cell_dff_lr_60;ncpu32k_cell_dff_lr_61;ncpu32k_cell_dff_lr_63;ncpu32k_cell_dff_lr_64;ncpu32k_cell_dff_lr_65;ncpu32k_cell_dff_lr_66;ncpu32k_cell_dff_lr_67;ncpu32k_cell_dff_lr_68;ncpu32k_cell_dff_lr_69;ncpu32k_cell_dff_lr_70;ncpu32k_cell_dff_lr_71;ncpu32k_cell_dff_lr_72;ncpu32k_cell_dff_lr_73;ncpu32k_cell_dff_lr_9;ncpu32k_cell_dff_lr__parameterized0;ncpu32k_cell_dff_lr__parameterized0_1;ncpu32k_cell_dff_lr__parameterized0_11;ncpu32k_cell_dff_lr__parameterized0_15;ncpu32k_cell_dff_lr__parameterized0_21;ncpu32k_cell_dff_lr__parameterized0_22;ncpu32k_cell_dff_lr__parameterized0_27;ncpu32k_cell_dff_lr__parameterized0_62;ncpu32k_cell_dff_lr__parameterized0_7;ncpu32k_cell_dff_lr__parameterized1;ncpu32k_cell_dff_lr__parameterized10;ncpu32k_cell_dff_lr__parameterized10_37;ncpu32k_cell_dff_lr__parameterized10_40;ncpu32k_cell_dff_lr__parameterized10_46;ncpu32k_cell_dff_lr__parameterized10_59;ncpu32k_cell_dff_lr__parameterized11;ncpu32k_cell_dff_lr__parameterized12;ncpu32k_cell_dff_lr__parameterized13;ncpu32k_cell_dff_lr__parameterized14;ncpu32k_cell_dff_lr__parameterized2;ncpu32k_cell_dff_lr__parameterized4;ncpu32k_cell_dff_lr__parameterized4_14;ncpu32k_cell_dff_lr__parameterized5;ncpu32k_cell_dff_lr__parameterized6;ncpu32k_cell_dff_lr__parameterized7;ncpu32k_cell_dff_lr__parameterized8;ncpu32k_cell_dff_lr__parameterized9;ncpu32k_cell_dff_lr__parameterized9_50;ncpu32k_cell_dff_lr__parameterized9_53;ncpu32k_cell_dff_r;ncpu32k_cell_dff_r__parameterized0;ncpu32k_cell_dff_r__parameterized0_39;ncpu32k_cell_pipebuf;ncpu32k_cell_pipebuf_16;ncpu32k_cell_pipebuf__parameterized0;ncpu32k_cell_sdpram_sclk;ncpu32k_cell_sdpram_sclk_20;ncpu32k_cell_tdpram_aclkd_sclk;ncpu32k_cell_tdpram_sclk;ncpu32k_cell_tdpram_sclk_17;ncpu32k_cell_tdpram_sclk_18;ncpu32k_cell_tdpram_sclk_8;ncpu32k_core;ncpu32k_d_mmu;ncpu32k_i_mmu;ncpu32k_idu;ncpu32k_ie_au;ncpu32k_ie_mu;ncpu32k_ieu;ncpu32k_ifu;ncpu32k_irqc;ncpu32k_psr;ncpu32k_regfile;ncpu32k_tsc;pb_fb_DRAM_ctrl;pb_fb_L2_cache;pb_fb_arbiter;pb_fb_bootrom;pb_fb_router;sco_fifo_asclk;sco_fifo_asclk_0;soc_pb_spi_master;soc_pb_uart;soc_toplevel;toplevel,,,../../../../../../../../../rtl/ncpu32k;../../../../../ncpu32k-spartan6.srcs/sources_1/ip/clk_wiz_0,,,,,
