<!-- status: draft -->
ì‹œë®¬ë ˆì´ì…˜ ì‹œê°„ ì¶• êµ¬í˜„ì„ â€œì „ì—­ sim_cycle ê¸°ë°˜ tick() ëª¨ë¸â€ë¡œ êµ¬ì²´í™”í•œ ê²ƒì´ ë³¸ ë¬¸ì„œì˜ ì—­í• ì´ë‹¤.


---

## ğŸ“„ `docs/design/design_sim_engine_cycle_kernel.md`

```markdown
# Design â€“ Global Cycle-Based Simulation Kernel (CPU Cycle Loop)

## 1. ëª©ì 

ë³¸ ë¬¸ì„œëŠ” RISC-V + xNPU ISA ê¸°ë°˜ ì‹œë®¬ë ˆì´í„°ì—ì„œ  
**ì „ì—­ CPU cycle loop í•˜ë‚˜ë¡œ í†µì¼ëœ cycle-based ì‹œë®¬ë ˆì´ì…˜ ì»¤ë„**ì˜ êµ¬ì²´ì ì¸ ì„¤ê³„ë¥¼ ì •ì˜í•œë‹¤.

- ì–´ë–¤ í´ë˜ìŠ¤ë“¤ì´ ì–´ë–¤ ì±…ì„ì„ ê°€ì§€ëŠ”ì§€
- tick ìˆœì„œì™€ ì¸í„°í˜ì´ìŠ¤
- ì„œë¡œ ë‹¤ë¥¸ â€œí´ëŸ­ ì†ë„â€ë¥¼ ê°€ì§„ ëª¨ë“ˆì„ ì–´ë–»ê²Œ sim_cycleë¡œ í†µí•©í•˜ëŠ”ì§€
- MicroScheduler, DMA, TE/VE, Memory/NoC/Profilerê°€ ì´ ì»¤ë„ ìœ„ì—ì„œ ì–´ë–»ê²Œ ë™ì‘í•˜ëŠ”ì§€

ë¥¼ ëª…ì‹œí•œë‹¤.

---

## 2. Top-Level êµ¬ì¡°

### 2.1 í´ë˜ìŠ¤ êµ¬ì¡° ê°œìš”

```text
Simulator
 â”œâ”€â”€ CpuCore          (RISC-V Py-V)
 â”œâ”€â”€ NpuSystem
 â”‚     â”œâ”€â”€ MicroScheduler
 â”‚     â”œâ”€â”€ DmaEngine
 â”‚     â”œâ”€â”€ TensorEngine (TE)
 â”‚     â”œâ”€â”€ VectorEngine (VE)
 â”‚     â””â”€â”€ SramSystem
 â”œâ”€â”€ MemorySystem
 â”‚     â””â”€â”€ DramModel
 â”œâ”€â”€ NoC
 â”œâ”€â”€ InterruptController
 â””â”€â”€ Profiler


ê° ëª¨ë“ˆì€ ê³µí†µì ìœ¼ë¡œ tick(sim_cycle: int) ë©”ì„œë“œë¥¼ ê°€ì§„ë‹¤.

3. Simulator ë©”ì¸ ë£¨í”„
class Simulator:
    def __init__(self, config):
        self.sim_cycle = 0
        self.cpu = CpuCore(config.cpu)
        self.npu = NpuSystem(config.npu)
        self.mem = MemorySystem(config.mem)
        self.noc = NoC(config.noc)
        self.irq = InterruptController(config.irq)
        self.profiler = Profiler(config.profiler)

    def run(self, max_cycles: int):
        for cycle in range(max_cycles):
            self.sim_cycle = cycle

            # 1) CPU tick
            self.cpu.tick(cycle)

            # 2) NPU tick
            self.npu.tick(cycle)

            # 3) Memory / NoC tick
            self.mem.tick(cycle)
            self.noc.tick(cycle)

            # 4) Interrupt handling
            self.irq.tick(cycle, cpu=self.cpu, npu=self.npu)

            # 5) Profiling / Trace
            self.profiler.tick(cycle, self)

            if self._done():
                break

tick í˜¸ì¶œ ìˆœì„œ ì›ì¹™

CPU â†’ 2. NPU â†’ 3. Memory/NoC â†’ 4. IRQ â†’ 5. Profiler
ìˆœì„œëŠ” í•„ìš”ì— ë”°ë¼ ì¡°ì • ê°€ëŠ¥í•˜ë‚˜, ì¼ê´€ì„± ìˆê²Œ ìœ ì§€í•´ì•¼ í•œë‹¤.

4. Multi-Clock ì¶”ìƒí™”: period / local_phase
4.1 ê³µí†µ ë² ì´ìŠ¤ í´ë˜ìŠ¤
class Tickable:
    def __init__(self, period: int = 1):
        self.period = max(1, period)  # ìµœì†Œ 1
        self._phase = 0               # local_phase

    def tick(self, sim_cycle: int):
        self._phase += 1
        if self._phase < self.period:
            return  # ì´ sim_cycleì—ëŠ” ì‹¤ì œ local cycle ì—†ìŒ
        self._phase = 0
        self._tick_local(sim_cycle)

    def _tick_local(self, sim_cycle: int):
        raise NotImplementedError


ëª¨ë“  ì»´í¬ë„ŒíŠ¸(CpuCore, NpuSystem, DramModel, NoC ë“±)ëŠ” Tickableì„ ìƒì†í•œë‹¤.

periodë¥¼ ì´ìš©í•´ ê°ìì˜ ì†ë„ë¥¼ ì¡°ì ˆ:

period=1 â†’ ë§¤ sim_cycleë§ˆë‹¤ local cycle 1íšŒ

period=2 â†’ 2 sim_cycleë§ˆë‹¤ local cycle 1íšŒ

period=4 â†’ 4 sim_cycleë§ˆë‹¤ local cycle 1íšŒ

4.2 ì˜ˆì‹œ: CPU / NPU / DRAM ì„¤ì •
class CpuCore(Tickable):
    def __init__(self, cfg):
        super().__init__(period=cfg.cpu_period)
        ...

    def _tick_local(self, sim_cycle):
        self._advance_one_cpu_cycle()

class NpuSystem(Tickable):
    def __init__(self, cfg):
        super().__init__(period=cfg.npu_period)
        ...

    def _tick_local(self, sim_cycle):
        self._advance_one_npu_cycle()

class DramModel(Tickable):
    def __init__(self, cfg):
        super().__init__(period=cfg.dram_period)
        ...

    def _tick_local(self, sim_cycle):
        self._advance_one_dram_cycle()


cfg.cpu_period, cfg.npu_period, cfg.dram_periodëŠ”
config íŒŒì¼(JSON/YAML)ì—ì„œ ë¡œë”©í•œë‹¤.

5. NpuSystem ë‚´ë¶€ tick ì„¤ê³„
class NpuSystem(Tickable):
    def __init__(self, cfg):
        super().__init__(period=cfg.npu_period)
        self.scheduler = MicroScheduler(cfg.scheduler)
        self.dma = DmaEngine(cfg.dma)
        self.te = TensorEngine(cfg.te)
        self.ve = VectorEngine(cfg.ve)
        self.sram = SramSystem(cfg.sram)

    def _tick_local(self, sim_cycle: int):
        # ìˆœì„œëŠ” ì„¤ê³„ì— ë”°ë¼ ì¡°ì • ê°€ëŠ¥
        self.scheduler.tick(sim_cycle, self)
        self.dma.tick(sim_cycle, self)
        self.te.tick(sim_cycle, self)
        self.ve.tick(sim_cycle, self)
        self.sram.tick(sim_cycle, self)

5.1 MicroScheduler tick

MicroSchedulerëŠ” cycle-based ëª¨ë“œì—ì„œ ë‹¤ìŒì„ ìˆ˜í–‰í•œë‹¤.

class MicroScheduler(Tickable):
    def __init__(self, cfg):
        super().__init__(period=1)  # NPU local cycleë§ˆë‹¤ ë™ì‘
        ...

    def _tick_local(self, sim_cycle: int, npu: "NpuSystem"):
        # 1) ìƒˆ command ìƒíƒœ ì—…ë°ì´íŠ¸
        self._update_commands(sim_cycle)

        # 2) ready job íƒìƒ‰
        ready_jobs = self._find_ready_jobs()

        # 3) resource(TE/VE/DMA/SRAM) ìƒíƒœ í™•ì¸
        for job in ready_jobs:
            if self._can_issue(job, npu):
                self._issue_job(job, npu, sim_cycle)


DMA/TE/VEê°€ job ì™„ë£Œ ì‹œ schedulerì˜ ë‚´ë¶€ í”Œë˜ê·¸ë¥¼ ì—…ë°ì´íŠ¸í•˜ì—¬
ë‹¤ìŒ tickì—ì„œ ready_jobsë¡œ ì˜¬ë¼ì˜¤ë„ë¡ í•œë‹¤.

ë³„ë„ì˜ ì´ë²¤íŠ¸ ì»¤ë„ ì—†ì´ë„ cycle-basedë¡œ Job graphë¥¼ í‰ê°€í•œë‹¤.

6. DMAEngine tick ì„¤ê³„
class DmaEngine(Tickable):
    def __init__(self, cfg):
        super().__init__(period=cfg.npu_period)  # NPUì™€ ë™ì¼ í´ëŸ­ ë„ë©”ì¸ ê°€ì •
        self.channels = [...]
        # ê° ì±„ë„: inflight transaction ëª©ë¡

    def _tick_local(self, sim_cycle: int, npu: "NpuSystem" = None):
        for ch in self.channels:
            self._tick_channel(ch, sim_cycle)

    def _tick_channel(self, ch, sim_cycle: int):
        if ch.current_tx is None and ch.queue:
            ch.current_tx = ch.queue.pop(0)
            ch.current_tx.remaining_cycles = self._compute_latency(ch.current_tx)

        if ch.current_tx:
            ch.current_tx.remaining_cycles -= 1
            if ch.current_tx.remaining_cycles <= 0:
                self._complete_tx(ch.current_tx, sim_cycle)
                ch.current_tx = None


_compute_latency()ëŠ” Memory/NoC Specì—ì„œ ì •ì˜í•œ
size / BW + base_latencyë¥¼ sim_cycle ê¸°ì¤€ìœ¼ë¡œ í™˜ì‚°í•œ ê°’.

remaining_cyclesëŠ” sim_cycle ê¸°ì¤€ì´ë©°,
DRAM/NoCì˜ ìƒëŒ€ì  ì†ë„ëŠ” latency ê³„ì‚°ì— í¬í•¨ëœë‹¤.

7. TensorEngine / VectorEngine tick ì„¤ê³„
class TensorEngine(Tickable):
    def __init__(self, cfg):
        super().__init__(period=cfg.npu_period)
        self.current_job = None

    def launch_job(self, job, sim_cycle: int):
        # Schedulerê°€ í˜¸ì¶œ
        self.current_job = job
        job.remaining_cycles = self._compute_job_latency(job)

    def _tick_local(self, sim_cycle: int, npu: "NpuSystem" = None):
        if self.current_job is None:
            return
        self.current_job.remaining_cycles -= 1
        if self.current_job.remaining_cycles <= 0:
            self._complete_job(self.current_job, sim_cycle)
            self.current_job = None


VEë„ ë™ì¼ íŒ¨í„´:

class VectorEngine(Tickable):
    ...


latency ê³„ì‚° ì‹œ, SRAM bank conflict penalty, DRAM access stall ë“±ì„ í¬í•¨í•˜ê±°ë‚˜,
ë˜ëŠ” í•´ë‹¹ penaltyëŠ” SRAM/Memory ëª¨ë¸ì—ì„œ ê³„ì‚°í•œ ê°’ì„ ë°˜ì˜í•  ìˆ˜ ìˆë‹¤.

8. Memory/NoC tick ì„¤ê³„
class MemorySystem(Tickable):
    def __init__(self, cfg):
        super().__init__(period=cfg.dram_period)
        self.dram = DramModel(cfg.dram)

    def _tick_local(self, sim_cycle: int):
        self.dram._tick_local(sim_cycle)


NoCë„ ë§ˆì°¬ê°€ì§€ë¡œ Tickable ê¸°ë°˜:

class NoC(Tickable):
    def __init__(self, cfg):
        super().__init__(period=cfg.noc_period)
        self.links = [...]

    def _tick_local(self, sim_cycle: int):
        for link in self.links:
            link.transfer_step()

9. Profiler & Trace ì—°ë™

ProfilerëŠ” ì „ì—­ sim_cycleì„ ê¸°ì¤€ìœ¼ë¡œ ì´ë²¤íŠ¸ë¥¼ ìˆ˜ì§‘í•œë‹¤.

class Profiler(Tickable):
    def __init__(self, cfg):
        super().__init__(period=1)  # ë§¤ sim_cycleë§ˆë‹¤ ê´€ì°° ê°€ëŠ¥
        self.trace_writer = ...

    def _tick_local(self, sim_cycle: int, sim: "Simulator"):
        # ì˜ˆì‹œ: TE/VE/DMA/DRAM busy ìƒíƒœë¥¼ ê´€ì°°
        self._log_component_states(sim_cycle, sim)

    def _log_component_states(self, sim_cycle, sim):
        # í•„ìš” ì‹œ event ê¸°ë°˜ traceë¡œ ë³€í™˜
        if sim.npu.te.current_job is not None:
            self.trace_writer.log({
                "event_type": "TE_BUSY",
                "t_cycle": sim_cycle,
                "cmd_id": sim.npu.te.current_job.cmd_id,
            })


ë” ì •êµí•œ ì´ë²¤íŠ¸(TE_START/END, DMA_START/END ë“±)ëŠ”
ê° ëª¨ë“ˆì˜ ìƒíƒœ ë³€í™” ì‹œì ì— ì§ì ‘ traceë¥¼ ê¸°ë¡í•œë‹¤.

í•µì‹¬ì€ ê¸°ì¤€ ì‹œê°„ì´ í•­ìƒ sim_cycleì´ë¼ëŠ” ê²ƒì´ë‹¤.

10. Config ì˜ˆì‹œ
sim:
  max_cycles: 1000000

clock:
  cpu_period: 2      # 2 sim_cycle ë‹¹ CPU 1 cycle
  npu_period: 1      # 1 sim_cycle ë‹¹ NPU 1 cycle
  dram_period: 4     # 4 sim_cycle ë‹¹ DRAM 1 cycle
  noc_period: 2

npu:
  te_peak_flops: ...
  ve_width: ...
  dma_channel_count: ...
  sram_size_bytes: ...


ì‹¤ì œ ì£¼íŒŒìˆ˜(Hz)ë¥¼ ì§ì ‘ ì“°ê¸°ë³´ë‹¤ëŠ” ìƒëŒ€ì ì¸ period ë¹„ìœ¨ë§Œ ì •ì˜í•œë‹¤.

ì´ë ‡ê²Œ í•˜ë©´ êµ¬ì¡°/ë³‘ëª©/ìì› í™œìš© íŒ¨í„´ ë¶„ì„ì—ëŠ” ì¶©ë¶„í•œ ì •í™•ë„ë¥¼ ì–»ì„ ìˆ˜ ìˆë‹¤.

11. êµ¬í˜„ ìˆœì„œ ì œì•ˆ

Tickable ë² ì´ìŠ¤ í´ë˜ìŠ¤ êµ¬í˜„

Simulator + ì „ì—­ loop êµ¬í˜„

CpuCoreì— ë§¤ìš° ë‹¨ìˆœí•œ tick ëª¨ë¸ ì ìš© (ì˜ˆ: 1 instr = 1 cycle ìˆ˜ì¤€)

NpuSystem + DmaEngine + TensorEngine + VectorEngine tick êµ¬í˜„

MemorySystem + DramModel + NoC tick êµ¬í˜„

ê°„ë‹¨í•œ MatMul only workloadë¡œ end-to-end ì‹¤í–‰

ì´í›„ LLM Kernel Execution Specì— ë§ì¶° QKV/Softmax/MLP ë‹¨ê³„ í™•ì¥