{"Source Block": ["hdl/library/common/ad_pack.v@83:93@HdlIdDef", "reg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\nwire [SH_W*UNIT_W-1:0] idata_dd_nx;\nwire [SH_W-1:0] in_use_nx;\nwire pack_wr;\n\ngenerate\n  if (I_REG) begin : i_reg\n\n    always @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/common/ad_pack.v@82:92", "reg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\nwire [SH_W*UNIT_W-1:0] idata_dd_nx;\nwire [SH_W-1:0] in_use_nx;\nwire pack_wr;\n\ngenerate\n  if (I_REG) begin : i_reg\n\n"], ["hdl/library/common/ad_pack.v@81:91", "reg ivalid_d  = 'h0;\nreg [SH_W*UNIT_W-1:0] idata_dd = 'h0;\nreg [SH_W-1:0] in_use = 'b0;\nreg [SH_W-1:0] out_mask;\n\nwire [SH_W*UNIT_W-1:0] idata_dd_nx;\nwire [SH_W-1:0] in_use_nx;\nwire pack_wr;\n\ngenerate\n  if (I_REG) begin : i_reg\n"]], "Diff Content": {"Delete": [[88, "wire pack_wr;\n"]], "Add": [[88, "  wire [SH_W*UNIT_W-1:0] idata_dd_nx;\n"], [88, "  wire [SH_W-1:0] in_use_nx;\n"], [88, "  wire pack_wr;\n"]]}}