ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB144:
  27              		.file 1 "Src/stm32h7xx_hal_msp.c"
   1:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32h7xx_hal_msp.c **** /**
   3:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Src/stm32h7xx_hal_msp.c ****   *
  10:Src/stm32h7xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Src/stm32h7xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32h7xx_hal_msp.c ****   *
  13:Src/stm32h7xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Src/stm32h7xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Src/stm32h7xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Src/stm32h7xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Src/stm32h7xx_hal_msp.c ****   *
  18:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32h7xx_hal_msp.c ****   */
  20:Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32h7xx_hal_msp.c **** 
  22:Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32h7xx_hal_msp.c **** #include "main.h"
  24:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32h7xx_hal_msp.c **** 
  26:Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32h7xx_hal_msp.c **** 
  28:Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32h7xx_hal_msp.c **** 
  31:Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 2


  32:Src/stm32h7xx_hal_msp.c **** 
  33:Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32h7xx_hal_msp.c **** 
  36:Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32h7xx_hal_msp.c **** 
  38:Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32h7xx_hal_msp.c **** 
  41:Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32h7xx_hal_msp.c **** 
  43:Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32h7xx_hal_msp.c **** 
  46:Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32h7xx_hal_msp.c **** 
  48:Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32h7xx_hal_msp.c **** 
  51:Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32h7xx_hal_msp.c **** 
  53:Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32h7xx_hal_msp.c **** 
  56:Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32h7xx_hal_msp.c **** 
  58:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32h7xx_hal_msp.c **** 
  60:Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32h7xx_hal_msp.c **** /**
  62:Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32h7xx_hal_msp.c ****   */
  64:Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  66:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32h7xx_hal_msp.c **** 
  68:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32h7xx_hal_msp.c **** 
  70:Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 70 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 3


  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 70 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Src/stm32h7xx_hal_msp.c **** 
  72:Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:Src/stm32h7xx_hal_msp.c **** 
  74:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Src/stm32h7xx_hal_msp.c **** 
  76:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 77 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE144:
  65              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_ETH_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv5-d16
  73              	HAL_ETH_MspInit:
  74              	.LVL0:
  75              	.LFB145:
  78:Src/stm32h7xx_hal_msp.c **** 
  79:Src/stm32h7xx_hal_msp.c **** /**
  80:Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP Initialization
  81:Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
  83:Src/stm32h7xx_hal_msp.c **** * @retval None
  84:Src/stm32h7xx_hal_msp.c **** */
  85:Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
  86:Src/stm32h7xx_hal_msp.c **** {
  76              		.loc 1 86 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 48
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		.loc 1 86 1 is_stmt 0 view .LVU9
  81 0000 70B5     		push	{r4, r5, r6, lr}
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 16
  84              		.cfi_offset 4, -16
  85              		.cfi_offset 5, -12
  86              		.cfi_offset 6, -8
  87              		.cfi_offset 14, -4
  88 0002 8CB0     		sub	sp, sp, #48
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 4


  89              	.LCFI3:
  90              		.cfi_def_cfa_offset 64
  87:Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  91              		.loc 1 87 3 is_stmt 1 view .LVU10
  92              		.loc 1 87 20 is_stmt 0 view .LVU11
  93 0004 0023     		movs	r3, #0
  94 0006 0793     		str	r3, [sp, #28]
  95 0008 0893     		str	r3, [sp, #32]
  96 000a 0993     		str	r3, [sp, #36]
  97 000c 0A93     		str	r3, [sp, #40]
  98 000e 0B93     		str	r3, [sp, #44]
  88:Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
  99              		.loc 1 88 3 is_stmt 1 view .LVU12
 100              		.loc 1 88 10 is_stmt 0 view .LVU13
 101 0010 0268     		ldr	r2, [r0]
 102              		.loc 1 88 5 view .LVU14
 103 0012 434B     		ldr	r3, .L9
 104 0014 9A42     		cmp	r2, r3
 105 0016 01D0     		beq	.L8
 106              	.LVL1:
 107              	.L5:
  89:Src/stm32h7xx_hal_msp.c ****   {
  90:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  91:Src/stm32h7xx_hal_msp.c **** 
  92:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
  93:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_ENABLE();
  95:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
  96:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
  97:Src/stm32h7xx_hal_msp.c **** 
  98:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  99:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 102:Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 103:Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 104:Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 105:Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 106:Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 107:Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 108:Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 109:Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 110:Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 111:Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 112:Src/stm32h7xx_hal_msp.c ****     */
 113:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 114:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 117:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 118:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 119:Src/stm32h7xx_hal_msp.c **** 
 120:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 121:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 122:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 123:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 5


 125:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 126:Src/stm32h7xx_hal_msp.c **** 
 127:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 128:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 129:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 130:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 131:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 132:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 133:Src/stm32h7xx_hal_msp.c **** 
 134:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 135:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 139:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 140:Src/stm32h7xx_hal_msp.c **** 
 141:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 142:Src/stm32h7xx_hal_msp.c **** 
 143:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 144:Src/stm32h7xx_hal_msp.c ****   }
 145:Src/stm32h7xx_hal_msp.c **** 
 146:Src/stm32h7xx_hal_msp.c **** }
 108              		.loc 1 146 1 view .LVU15
 109 0018 0CB0     		add	sp, sp, #48
 110              	.LCFI4:
 111              		.cfi_remember_state
 112              		.cfi_def_cfa_offset 16
 113              		@ sp needed
 114 001a 70BD     		pop	{r4, r5, r6, pc}
 115              	.LVL2:
 116              	.L8:
 117              	.LCFI5:
 118              		.cfi_restore_state
  94:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 119              		.loc 1 94 5 is_stmt 1 view .LVU16
 120              	.LBB3:
  94:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 121              		.loc 1 94 5 view .LVU17
  94:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 122              		.loc 1 94 5 view .LVU18
 123 001c 414B     		ldr	r3, .L9+4
 124 001e D3F8D820 		ldr	r2, [r3, #216]
 125 0022 42F40042 		orr	r2, r2, #32768
 126 0026 C3F8D820 		str	r2, [r3, #216]
  94:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 127              		.loc 1 94 5 view .LVU19
 128 002a D3F8D820 		ldr	r2, [r3, #216]
 129 002e 02F40042 		and	r2, r2, #32768
 130 0032 0092     		str	r2, [sp]
  94:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 131              		.loc 1 94 5 view .LVU20
 132 0034 009A     		ldr	r2, [sp]
 133              	.LBE3:
  94:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 134              		.loc 1 94 5 view .LVU21
  95:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 135              		.loc 1 95 5 view .LVU22
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 6


 136              	.LBB4:
  95:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 137              		.loc 1 95 5 view .LVU23
  95:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 138              		.loc 1 95 5 view .LVU24
 139 0036 D3F8D820 		ldr	r2, [r3, #216]
 140 003a 42F48032 		orr	r2, r2, #65536
 141 003e C3F8D820 		str	r2, [r3, #216]
  95:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 142              		.loc 1 95 5 view .LVU25
 143 0042 D3F8D820 		ldr	r2, [r3, #216]
 144 0046 02F48032 		and	r2, r2, #65536
 145 004a 0192     		str	r2, [sp, #4]
  95:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 146              		.loc 1 95 5 view .LVU26
 147 004c 019A     		ldr	r2, [sp, #4]
 148              	.LBE4:
  95:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 149              		.loc 1 95 5 view .LVU27
  96:Src/stm32h7xx_hal_msp.c **** 
 150              		.loc 1 96 5 view .LVU28
 151              	.LBB5:
  96:Src/stm32h7xx_hal_msp.c **** 
 152              		.loc 1 96 5 view .LVU29
  96:Src/stm32h7xx_hal_msp.c **** 
 153              		.loc 1 96 5 view .LVU30
 154 004e D3F8D820 		ldr	r2, [r3, #216]
 155 0052 42F40032 		orr	r2, r2, #131072
 156 0056 C3F8D820 		str	r2, [r3, #216]
  96:Src/stm32h7xx_hal_msp.c **** 
 157              		.loc 1 96 5 view .LVU31
 158 005a D3F8D820 		ldr	r2, [r3, #216]
 159 005e 02F40032 		and	r2, r2, #131072
 160 0062 0292     		str	r2, [sp, #8]
  96:Src/stm32h7xx_hal_msp.c **** 
 161              		.loc 1 96 5 view .LVU32
 162 0064 029A     		ldr	r2, [sp, #8]
 163              	.LBE5:
  96:Src/stm32h7xx_hal_msp.c **** 
 164              		.loc 1 96 5 view .LVU33
  98:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 165              		.loc 1 98 5 view .LVU34
 166              	.LBB6:
  98:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167              		.loc 1 98 5 view .LVU35
  98:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168              		.loc 1 98 5 view .LVU36
 169 0066 D3F8E020 		ldr	r2, [r3, #224]
 170 006a 42F00402 		orr	r2, r2, #4
 171 006e C3F8E020 		str	r2, [r3, #224]
  98:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 172              		.loc 1 98 5 view .LVU37
 173 0072 D3F8E020 		ldr	r2, [r3, #224]
 174 0076 02F00402 		and	r2, r2, #4
 175 007a 0392     		str	r2, [sp, #12]
  98:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 176              		.loc 1 98 5 view .LVU38
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 7


 177 007c 039A     		ldr	r2, [sp, #12]
 178              	.LBE6:
  98:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 179              		.loc 1 98 5 view .LVU39
  99:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 180              		.loc 1 99 5 view .LVU40
 181              	.LBB7:
  99:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 99 5 view .LVU41
  99:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 183              		.loc 1 99 5 view .LVU42
 184 007e D3F8E020 		ldr	r2, [r3, #224]
 185 0082 42F00102 		orr	r2, r2, #1
 186 0086 C3F8E020 		str	r2, [r3, #224]
  99:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 187              		.loc 1 99 5 view .LVU43
 188 008a D3F8E020 		ldr	r2, [r3, #224]
 189 008e 02F00102 		and	r2, r2, #1
 190 0092 0492     		str	r2, [sp, #16]
  99:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 191              		.loc 1 99 5 view .LVU44
 192 0094 049A     		ldr	r2, [sp, #16]
 193              	.LBE7:
  99:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 194              		.loc 1 99 5 view .LVU45
 100:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 195              		.loc 1 100 5 view .LVU46
 196              	.LBB8:
 100:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 197              		.loc 1 100 5 view .LVU47
 100:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 198              		.loc 1 100 5 view .LVU48
 199 0096 D3F8E020 		ldr	r2, [r3, #224]
 200 009a 42F00202 		orr	r2, r2, #2
 201 009e C3F8E020 		str	r2, [r3, #224]
 100:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 202              		.loc 1 100 5 view .LVU49
 203 00a2 D3F8E020 		ldr	r2, [r3, #224]
 204 00a6 02F00202 		and	r2, r2, #2
 205 00aa 0592     		str	r2, [sp, #20]
 100:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 206              		.loc 1 100 5 view .LVU50
 207 00ac 059A     		ldr	r2, [sp, #20]
 208              	.LBE8:
 100:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 209              		.loc 1 100 5 view .LVU51
 101:Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 210              		.loc 1 101 5 view .LVU52
 211              	.LBB9:
 101:Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 212              		.loc 1 101 5 view .LVU53
 101:Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 213              		.loc 1 101 5 view .LVU54
 214 00ae D3F8E020 		ldr	r2, [r3, #224]
 215 00b2 42F04002 		orr	r2, r2, #64
 216 00b6 C3F8E020 		str	r2, [r3, #224]
 101:Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 8


 217              		.loc 1 101 5 view .LVU55
 218 00ba D3F8E030 		ldr	r3, [r3, #224]
 219 00be 03F04003 		and	r3, r3, #64
 220 00c2 0693     		str	r3, [sp, #24]
 101:Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 221              		.loc 1 101 5 view .LVU56
 222 00c4 069B     		ldr	r3, [sp, #24]
 223              	.LBE9:
 101:Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 224              		.loc 1 101 5 view .LVU57
 113:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 225              		.loc 1 113 5 view .LVU58
 113:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226              		.loc 1 113 25 is_stmt 0 view .LVU59
 227 00c6 3223     		movs	r3, #50
 228 00c8 0793     		str	r3, [sp, #28]
 114:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 114 5 is_stmt 1 view .LVU60
 114:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 114 26 is_stmt 0 view .LVU61
 231 00ca 0226     		movs	r6, #2
 232 00cc 0896     		str	r6, [sp, #32]
 115:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233              		.loc 1 115 5 is_stmt 1 view .LVU62
 116:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 234              		.loc 1 116 5 view .LVU63
 117:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 235              		.loc 1 117 5 view .LVU64
 117:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 236              		.loc 1 117 31 is_stmt 0 view .LVU65
 237 00ce 0B25     		movs	r5, #11
 238 00d0 0B95     		str	r5, [sp, #44]
 118:Src/stm32h7xx_hal_msp.c **** 
 239              		.loc 1 118 5 is_stmt 1 view .LVU66
 240 00d2 07A9     		add	r1, sp, #28
 241 00d4 1448     		ldr	r0, .L9+8
 242              	.LVL3:
 118:Src/stm32h7xx_hal_msp.c **** 
 243              		.loc 1 118 5 is_stmt 0 view .LVU67
 244 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL4:
 120:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 120 5 is_stmt 1 view .LVU68
 120:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247              		.loc 1 120 25 is_stmt 0 view .LVU69
 248 00da 8623     		movs	r3, #134
 249 00dc 0793     		str	r3, [sp, #28]
 121:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 121 5 is_stmt 1 view .LVU70
 121:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 121 26 is_stmt 0 view .LVU71
 252 00de 0896     		str	r6, [sp, #32]
 122:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 122 5 is_stmt 1 view .LVU72
 122:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254              		.loc 1 122 26 is_stmt 0 view .LVU73
 255 00e0 0024     		movs	r4, #0
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 9


 256 00e2 0994     		str	r4, [sp, #36]
 123:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 257              		.loc 1 123 5 is_stmt 1 view .LVU74
 123:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 258              		.loc 1 123 27 is_stmt 0 view .LVU75
 259 00e4 0A94     		str	r4, [sp, #40]
 124:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 260              		.loc 1 124 5 is_stmt 1 view .LVU76
 124:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 261              		.loc 1 124 31 is_stmt 0 view .LVU77
 262 00e6 0B95     		str	r5, [sp, #44]
 125:Src/stm32h7xx_hal_msp.c **** 
 263              		.loc 1 125 5 is_stmt 1 view .LVU78
 264 00e8 07A9     		add	r1, sp, #28
 265 00ea 1048     		ldr	r0, .L9+12
 266 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 267              	.LVL5:
 127:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268              		.loc 1 127 5 view .LVU79
 127:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269              		.loc 1 127 25 is_stmt 0 view .LVU80
 270 00f0 4FF40053 		mov	r3, #8192
 271 00f4 0793     		str	r3, [sp, #28]
 128:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 272              		.loc 1 128 5 is_stmt 1 view .LVU81
 128:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273              		.loc 1 128 26 is_stmt 0 view .LVU82
 274 00f6 0896     		str	r6, [sp, #32]
 129:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275              		.loc 1 129 5 is_stmt 1 view .LVU83
 129:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 276              		.loc 1 129 26 is_stmt 0 view .LVU84
 277 00f8 0994     		str	r4, [sp, #36]
 130:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 278              		.loc 1 130 5 is_stmt 1 view .LVU85
 130:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 279              		.loc 1 130 27 is_stmt 0 view .LVU86
 280 00fa 0A94     		str	r4, [sp, #40]
 131:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 281              		.loc 1 131 5 is_stmt 1 view .LVU87
 131:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 282              		.loc 1 131 31 is_stmt 0 view .LVU88
 283 00fc 0B95     		str	r5, [sp, #44]
 132:Src/stm32h7xx_hal_msp.c **** 
 284              		.loc 1 132 5 is_stmt 1 view .LVU89
 285 00fe 07A9     		add	r1, sp, #28
 286 0100 0B48     		ldr	r0, .L9+16
 287 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL6:
 134:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 134 5 view .LVU90
 134:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290              		.loc 1 134 25 is_stmt 0 view .LVU91
 291 0106 4FF42053 		mov	r3, #10240
 292 010a 0793     		str	r3, [sp, #28]
 135:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 135 5 is_stmt 1 view .LVU92
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 10


 135:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 135 26 is_stmt 0 view .LVU93
 295 010c 0896     		str	r6, [sp, #32]
 136:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 296              		.loc 1 136 5 is_stmt 1 view .LVU94
 136:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 297              		.loc 1 136 26 is_stmt 0 view .LVU95
 298 010e 0994     		str	r4, [sp, #36]
 137:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 299              		.loc 1 137 5 is_stmt 1 view .LVU96
 137:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 300              		.loc 1 137 27 is_stmt 0 view .LVU97
 301 0110 0A94     		str	r4, [sp, #40]
 138:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 302              		.loc 1 138 5 is_stmt 1 view .LVU98
 138:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 303              		.loc 1 138 31 is_stmt 0 view .LVU99
 304 0112 0B95     		str	r5, [sp, #44]
 139:Src/stm32h7xx_hal_msp.c **** 
 305              		.loc 1 139 5 is_stmt 1 view .LVU100
 306 0114 07A9     		add	r1, sp, #28
 307 0116 0748     		ldr	r0, .L9+20
 308 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL7:
 310              		.loc 1 146 1 is_stmt 0 view .LVU101
 311 011c 7CE7     		b	.L5
 312              	.L10:
 313 011e 00BF     		.align	2
 314              	.L9:
 315 0120 00800240 		.word	1073905664
 316 0124 00440258 		.word	1476543488
 317 0128 00080258 		.word	1476528128
 318 012c 00000258 		.word	1476526080
 319 0130 00040258 		.word	1476527104
 320 0134 00180258 		.word	1476532224
 321              		.cfi_endproc
 322              	.LFE145:
 324              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 325              		.align	1
 326              		.global	HAL_ETH_MspDeInit
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv5-d16
 332              	HAL_ETH_MspDeInit:
 333              	.LVL8:
 334              	.LFB146:
 147:Src/stm32h7xx_hal_msp.c **** 
 148:Src/stm32h7xx_hal_msp.c **** /**
 149:Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 150:Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 151:Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
 152:Src/stm32h7xx_hal_msp.c **** * @retval None
 153:Src/stm32h7xx_hal_msp.c **** */
 154:Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 155:Src/stm32h7xx_hal_msp.c **** {
 335              		.loc 1 155 1 is_stmt 1 view -0
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 11


 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		.loc 1 155 1 is_stmt 0 view .LVU103
 340 0000 08B5     		push	{r3, lr}
 341              	.LCFI6:
 342              		.cfi_def_cfa_offset 8
 343              		.cfi_offset 3, -8
 344              		.cfi_offset 14, -4
 156:Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 345              		.loc 1 156 3 is_stmt 1 view .LVU104
 346              		.loc 1 156 10 is_stmt 0 view .LVU105
 347 0002 0268     		ldr	r2, [r0]
 348              		.loc 1 156 5 view .LVU106
 349 0004 144B     		ldr	r3, .L15
 350 0006 9A42     		cmp	r2, r3
 351 0008 00D0     		beq	.L14
 352              	.LVL9:
 353              	.L11:
 157:Src/stm32h7xx_hal_msp.c ****   {
 158:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 159:Src/stm32h7xx_hal_msp.c **** 
 160:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 161:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 162:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_DISABLE();
 163:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 164:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 165:Src/stm32h7xx_hal_msp.c **** 
 166:Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 167:Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 168:Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 169:Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 170:Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 171:Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 172:Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 173:Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 174:Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 175:Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 176:Src/stm32h7xx_hal_msp.c ****     */
 177:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin);
 178:Src/stm32h7xx_hal_msp.c **** 
 179:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin);
 180:Src/stm32h7xx_hal_msp.c **** 
 181:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(RMII_TXD1_GPIO_Port, RMII_TXD1_Pin);
 182:Src/stm32h7xx_hal_msp.c **** 
 183:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, RMII_TX_EN_Pin|RMII_TXD0_Pin);
 184:Src/stm32h7xx_hal_msp.c **** 
 185:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 186:Src/stm32h7xx_hal_msp.c **** 
 187:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 188:Src/stm32h7xx_hal_msp.c ****   }
 189:Src/stm32h7xx_hal_msp.c **** 
 190:Src/stm32h7xx_hal_msp.c **** }
 354              		.loc 1 190 1 view .LVU107
 355 000a 08BD     		pop	{r3, pc}
 356              	.LVL10:
 357              	.L14:
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 12


 162:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 358              		.loc 1 162 5 is_stmt 1 view .LVU108
 359 000c 134B     		ldr	r3, .L15+4
 360 000e D3F8D820 		ldr	r2, [r3, #216]
 361 0012 22F40042 		bic	r2, r2, #32768
 362 0016 C3F8D820 		str	r2, [r3, #216]
 163:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 363              		.loc 1 163 5 view .LVU109
 364 001a D3F8D820 		ldr	r2, [r3, #216]
 365 001e 22F48032 		bic	r2, r2, #65536
 366 0022 C3F8D820 		str	r2, [r3, #216]
 164:Src/stm32h7xx_hal_msp.c **** 
 367              		.loc 1 164 5 view .LVU110
 368 0026 D3F8D820 		ldr	r2, [r3, #216]
 369 002a 22F40032 		bic	r2, r2, #131072
 370 002e C3F8D820 		str	r2, [r3, #216]
 177:Src/stm32h7xx_hal_msp.c **** 
 371              		.loc 1 177 5 view .LVU111
 372 0032 3221     		movs	r1, #50
 373 0034 0A48     		ldr	r0, .L15+8
 374              	.LVL11:
 177:Src/stm32h7xx_hal_msp.c **** 
 375              		.loc 1 177 5 is_stmt 0 view .LVU112
 376 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 377              	.LVL12:
 179:Src/stm32h7xx_hal_msp.c **** 
 378              		.loc 1 179 5 is_stmt 1 view .LVU113
 379 003a 8621     		movs	r1, #134
 380 003c 0948     		ldr	r0, .L15+12
 381 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 382              	.LVL13:
 181:Src/stm32h7xx_hal_msp.c **** 
 383              		.loc 1 181 5 view .LVU114
 384 0042 4FF40051 		mov	r1, #8192
 385 0046 0848     		ldr	r0, .L15+16
 386 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 387              	.LVL14:
 183:Src/stm32h7xx_hal_msp.c **** 
 388              		.loc 1 183 5 view .LVU115
 389 004c 4FF42051 		mov	r1, #10240
 390 0050 0648     		ldr	r0, .L15+20
 391 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 392              	.LVL15:
 393              		.loc 1 190 1 is_stmt 0 view .LVU116
 394 0056 D8E7     		b	.L11
 395              	.L16:
 396              		.align	2
 397              	.L15:
 398 0058 00800240 		.word	1073905664
 399 005c 00440258 		.word	1476543488
 400 0060 00080258 		.word	1476528128
 401 0064 00000258 		.word	1476526080
 402 0068 00040258 		.word	1476527104
 403 006c 00180258 		.word	1476532224
 404              		.cfi_endproc
 405              	.LFE146:
 407              		.section	.text.HAL_UART_MspInit,"ax",%progbits
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 13


 408              		.align	1
 409              		.global	HAL_UART_MspInit
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 413              		.fpu fpv5-d16
 415              	HAL_UART_MspInit:
 416              	.LVL16:
 417              	.LFB147:
 191:Src/stm32h7xx_hal_msp.c **** 
 192:Src/stm32h7xx_hal_msp.c **** /**
 193:Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 194:Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 195:Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 196:Src/stm32h7xx_hal_msp.c **** * @retval None
 197:Src/stm32h7xx_hal_msp.c **** */
 198:Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 199:Src/stm32h7xx_hal_msp.c **** {
 418              		.loc 1 199 1 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 208
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422              		.loc 1 199 1 is_stmt 0 view .LVU118
 423 0000 10B5     		push	{r4, lr}
 424              	.LCFI7:
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 4, -8
 427              		.cfi_offset 14, -4
 428 0002 B4B0     		sub	sp, sp, #208
 429              	.LCFI8:
 430              		.cfi_def_cfa_offset 216
 431 0004 0446     		mov	r4, r0
 200:Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 432              		.loc 1 200 3 is_stmt 1 view .LVU119
 433              		.loc 1 200 20 is_stmt 0 view .LVU120
 434 0006 0021     		movs	r1, #0
 435 0008 2F91     		str	r1, [sp, #188]
 436 000a 3091     		str	r1, [sp, #192]
 437 000c 3191     		str	r1, [sp, #196]
 438 000e 3291     		str	r1, [sp, #200]
 439 0010 3391     		str	r1, [sp, #204]
 201:Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 440              		.loc 1 201 3 is_stmt 1 view .LVU121
 441              		.loc 1 201 28 is_stmt 0 view .LVU122
 442 0012 B422     		movs	r2, #180
 443 0014 02A8     		add	r0, sp, #8
 444              	.LVL17:
 445              		.loc 1 201 28 view .LVU123
 446 0016 FFF7FEFF 		bl	memset
 447              	.LVL18:
 202:Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 448              		.loc 1 202 3 is_stmt 1 view .LVU124
 449              		.loc 1 202 11 is_stmt 0 view .LVU125
 450 001a 2268     		ldr	r2, [r4]
 451              		.loc 1 202 5 view .LVU126
 452 001c 1A4B     		ldr	r3, .L23
 453 001e 9A42     		cmp	r2, r3
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 14


 454 0020 01D0     		beq	.L21
 455              	.L17:
 203:Src/stm32h7xx_hal_msp.c ****   {
 204:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 205:Src/stm32h7xx_hal_msp.c **** 
 206:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 207:Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 208:Src/stm32h7xx_hal_msp.c ****   */
 209:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 210:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 211:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 212:Src/stm32h7xx_hal_msp.c ****     {
 213:Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 214:Src/stm32h7xx_hal_msp.c ****     }
 215:Src/stm32h7xx_hal_msp.c **** 
 216:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 217:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 218:Src/stm32h7xx_hal_msp.c **** 
 219:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 220:Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 221:Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 222:Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 223:Src/stm32h7xx_hal_msp.c ****     */
 224:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 225:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 229:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 230:Src/stm32h7xx_hal_msp.c **** 
 231:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 232:Src/stm32h7xx_hal_msp.c **** 
 233:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 234:Src/stm32h7xx_hal_msp.c ****   }
 235:Src/stm32h7xx_hal_msp.c **** 
 236:Src/stm32h7xx_hal_msp.c **** }
 456              		.loc 1 236 1 view .LVU127
 457 0022 34B0     		add	sp, sp, #208
 458              	.LCFI9:
 459              		.cfi_remember_state
 460              		.cfi_def_cfa_offset 8
 461              		@ sp needed
 462 0024 10BD     		pop	{r4, pc}
 463              	.LVL19:
 464              	.L21:
 465              	.LCFI10:
 466              		.cfi_restore_state
 209:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 467              		.loc 1 209 5 is_stmt 1 view .LVU128
 209:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 468              		.loc 1 209 46 is_stmt 0 view .LVU129
 469 0026 0223     		movs	r3, #2
 470 0028 0293     		str	r3, [sp, #8]
 210:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 471              		.loc 1 210 5 is_stmt 1 view .LVU130
 211:Src/stm32h7xx_hal_msp.c ****     {
 472              		.loc 1 211 5 view .LVU131
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 15


 211:Src/stm32h7xx_hal_msp.c ****     {
 473              		.loc 1 211 9 is_stmt 0 view .LVU132
 474 002a 02A8     		add	r0, sp, #8
 475 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 476              	.LVL20:
 211:Src/stm32h7xx_hal_msp.c ****     {
 477              		.loc 1 211 8 view .LVU133
 478 0030 38BB     		cbnz	r0, .L22
 479              	.L19:
 217:Src/stm32h7xx_hal_msp.c **** 
 480              		.loc 1 217 5 is_stmt 1 view .LVU134
 481              	.LBB10:
 217:Src/stm32h7xx_hal_msp.c **** 
 482              		.loc 1 217 5 view .LVU135
 217:Src/stm32h7xx_hal_msp.c **** 
 483              		.loc 1 217 5 view .LVU136
 484 0032 164B     		ldr	r3, .L23+4
 485 0034 D3F8E820 		ldr	r2, [r3, #232]
 486 0038 42F48022 		orr	r2, r2, #262144
 487 003c C3F8E820 		str	r2, [r3, #232]
 217:Src/stm32h7xx_hal_msp.c **** 
 488              		.loc 1 217 5 view .LVU137
 489 0040 D3F8E820 		ldr	r2, [r3, #232]
 490 0044 02F48022 		and	r2, r2, #262144
 491 0048 0092     		str	r2, [sp]
 217:Src/stm32h7xx_hal_msp.c **** 
 492              		.loc 1 217 5 view .LVU138
 493 004a 009A     		ldr	r2, [sp]
 494              	.LBE10:
 217:Src/stm32h7xx_hal_msp.c **** 
 495              		.loc 1 217 5 view .LVU139
 219:Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 496              		.loc 1 219 5 view .LVU140
 497              	.LBB11:
 219:Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 498              		.loc 1 219 5 view .LVU141
 219:Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 499              		.loc 1 219 5 view .LVU142
 500 004c D3F8E020 		ldr	r2, [r3, #224]
 501 0050 42F00802 		orr	r2, r2, #8
 502 0054 C3F8E020 		str	r2, [r3, #224]
 219:Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 503              		.loc 1 219 5 view .LVU143
 504 0058 D3F8E030 		ldr	r3, [r3, #224]
 505 005c 03F00803 		and	r3, r3, #8
 506 0060 0193     		str	r3, [sp, #4]
 219:Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 507              		.loc 1 219 5 view .LVU144
 508 0062 019B     		ldr	r3, [sp, #4]
 509              	.LBE11:
 219:Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 510              		.loc 1 219 5 view .LVU145
 224:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 511              		.loc 1 224 5 view .LVU146
 224:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 512              		.loc 1 224 25 is_stmt 0 view .LVU147
 513 0064 4FF44073 		mov	r3, #768
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 16


 514 0068 2F93     		str	r3, [sp, #188]
 225:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 515              		.loc 1 225 5 is_stmt 1 view .LVU148
 225:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 516              		.loc 1 225 26 is_stmt 0 view .LVU149
 517 006a 0223     		movs	r3, #2
 518 006c 3093     		str	r3, [sp, #192]
 226:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 519              		.loc 1 226 5 is_stmt 1 view .LVU150
 226:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 520              		.loc 1 226 26 is_stmt 0 view .LVU151
 521 006e 0023     		movs	r3, #0
 522 0070 3193     		str	r3, [sp, #196]
 227:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 523              		.loc 1 227 5 is_stmt 1 view .LVU152
 227:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 524              		.loc 1 227 27 is_stmt 0 view .LVU153
 525 0072 3293     		str	r3, [sp, #200]
 228:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 526              		.loc 1 228 5 is_stmt 1 view .LVU154
 228:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 527              		.loc 1 228 31 is_stmt 0 view .LVU155
 528 0074 0723     		movs	r3, #7
 529 0076 3393     		str	r3, [sp, #204]
 229:Src/stm32h7xx_hal_msp.c **** 
 530              		.loc 1 229 5 is_stmt 1 view .LVU156
 531 0078 2FA9     		add	r1, sp, #188
 532 007a 0548     		ldr	r0, .L23+8
 533 007c FFF7FEFF 		bl	HAL_GPIO_Init
 534              	.LVL21:
 535              		.loc 1 236 1 is_stmt 0 view .LVU157
 536 0080 CFE7     		b	.L17
 537              	.L22:
 213:Src/stm32h7xx_hal_msp.c ****     }
 538              		.loc 1 213 7 is_stmt 1 view .LVU158
 539 0082 FFF7FEFF 		bl	Error_Handler
 540              	.LVL22:
 541 0086 D4E7     		b	.L19
 542              	.L24:
 543              		.align	2
 544              	.L23:
 545 0088 00480040 		.word	1073760256
 546 008c 00440258 		.word	1476543488
 547 0090 000C0258 		.word	1476529152
 548              		.cfi_endproc
 549              	.LFE147:
 551              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 552              		.align	1
 553              		.global	HAL_UART_MspDeInit
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 557              		.fpu fpv5-d16
 559              	HAL_UART_MspDeInit:
 560              	.LVL23:
 561              	.LFB148:
 237:Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 17


 238:Src/stm32h7xx_hal_msp.c **** /**
 239:Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 240:Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 241:Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 242:Src/stm32h7xx_hal_msp.c **** * @retval None
 243:Src/stm32h7xx_hal_msp.c **** */
 244:Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 245:Src/stm32h7xx_hal_msp.c **** {
 562              		.loc 1 245 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		.loc 1 245 1 is_stmt 0 view .LVU160
 567 0000 08B5     		push	{r3, lr}
 568              	.LCFI11:
 569              		.cfi_def_cfa_offset 8
 570              		.cfi_offset 3, -8
 571              		.cfi_offset 14, -4
 246:Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 572              		.loc 1 246 3 is_stmt 1 view .LVU161
 573              		.loc 1 246 11 is_stmt 0 view .LVU162
 574 0002 0268     		ldr	r2, [r0]
 575              		.loc 1 246 5 view .LVU163
 576 0004 084B     		ldr	r3, .L29
 577 0006 9A42     		cmp	r2, r3
 578 0008 00D0     		beq	.L28
 579              	.LVL24:
 580              	.L25:
 247:Src/stm32h7xx_hal_msp.c ****   {
 248:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 249:Src/stm32h7xx_hal_msp.c **** 
 250:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 251:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 252:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 253:Src/stm32h7xx_hal_msp.c **** 
 254:Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 255:Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 256:Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 257:Src/stm32h7xx_hal_msp.c ****     */
 258:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLK_VCP_RX_Pin|STLK_VCP_TX_Pin);
 259:Src/stm32h7xx_hal_msp.c **** 
 260:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 261:Src/stm32h7xx_hal_msp.c **** 
 262:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 263:Src/stm32h7xx_hal_msp.c ****   }
 264:Src/stm32h7xx_hal_msp.c **** 
 265:Src/stm32h7xx_hal_msp.c **** }
 581              		.loc 1 265 1 view .LVU164
 582 000a 08BD     		pop	{r3, pc}
 583              	.LVL25:
 584              	.L28:
 252:Src/stm32h7xx_hal_msp.c **** 
 585              		.loc 1 252 5 is_stmt 1 view .LVU165
 586 000c 074A     		ldr	r2, .L29+4
 587 000e D2F8E830 		ldr	r3, [r2, #232]
 588 0012 23F48023 		bic	r3, r3, #262144
 589 0016 C2F8E830 		str	r3, [r2, #232]
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 18


 258:Src/stm32h7xx_hal_msp.c **** 
 590              		.loc 1 258 5 view .LVU166
 591 001a 4FF44071 		mov	r1, #768
 592 001e 0448     		ldr	r0, .L29+8
 593              	.LVL26:
 258:Src/stm32h7xx_hal_msp.c **** 
 594              		.loc 1 258 5 is_stmt 0 view .LVU167
 595 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 596              	.LVL27:
 597              		.loc 1 265 1 view .LVU168
 598 0024 F1E7     		b	.L25
 599              	.L30:
 600 0026 00BF     		.align	2
 601              	.L29:
 602 0028 00480040 		.word	1073760256
 603 002c 00440258 		.word	1476543488
 604 0030 000C0258 		.word	1476529152
 605              		.cfi_endproc
 606              	.LFE148:
 608              		.text
 609              	.Letext0:
 610              		.file 2 "c:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\_def
 611              		.file 3 "c:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.
 612              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 613              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 614              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 615              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 616              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 617              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 618              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 619              		.file 11 "Inc/main.h"
 620              		.file 12 "<built-in>"
ARM GAS  C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:17     .text.HAL_MspInit:00000000 $t
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:61     .text.HAL_MspInit:00000020 $d
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:66     .text.HAL_ETH_MspInit:00000000 $t
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:73     .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:315    .text.HAL_ETH_MspInit:00000120 $d
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:325    .text.HAL_ETH_MspDeInit:00000000 $t
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:332    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:398    .text.HAL_ETH_MspDeInit:00000058 $d
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:408    .text.HAL_UART_MspInit:00000000 $t
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:415    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:545    .text.HAL_UART_MspInit:00000088 $d
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:552    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:559    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\cinar\AppData\Local\Temp\cc1WBfJX.s:602    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
