/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [21:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[147] ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_1_2z = ~in_data[147];
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_0_11z = { in_data[11:8], celloutsig_0_0z } + { celloutsig_0_2z[0], celloutsig_0_3z, celloutsig_0_5z };
  reg [2:0] _04_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= celloutsig_1_7z[3:1];
  assign out_data[98:96] = _04_;
  reg [3:0] _05_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_11z[0], celloutsig_0_3z };
  assign out_data[3:0] = _05_;
  assign celloutsig_1_13z = celloutsig_1_11z & { celloutsig_1_6z[4:1], celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[55:47] & celloutsig_0_2z[8:0];
  assign celloutsig_0_3z = celloutsig_0_1z[5:3] / { 1'h1, celloutsig_0_1z[8:7] };
  assign celloutsig_0_20z = celloutsig_0_7z[5:3] / { 1'h1, celloutsig_0_7z[6:5] };
  assign celloutsig_0_2z = celloutsig_0_1z[9:0] / { 1'h1, in_data[72:64] };
  assign celloutsig_1_1z = { in_data[143:142], celloutsig_1_0z } == in_data[105:103];
  assign celloutsig_0_0z = in_data[46:37] >= in_data[50:41];
  assign celloutsig_0_5z = in_data[14:8] < celloutsig_0_4z[7:1];
  assign celloutsig_1_6z = { in_data[109:103], celloutsig_1_4z } * { in_data[182:176], celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_8z ? { celloutsig_1_13z[2:1], celloutsig_1_0z } : { celloutsig_1_11z[1:0], celloutsig_1_14z };
  assign out_data[5:4] = celloutsig_0_4z[4] ? celloutsig_0_4z[2:1] : in_data[22:21];
  assign celloutsig_1_7z = celloutsig_1_3z ? { in_data[169:166], celloutsig_1_4z } : { in_data[109], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = - celloutsig_0_2z;
  assign celloutsig_1_5z = - in_data[137:133];
  assign celloutsig_1_8z = { celloutsig_1_6z[3:0], celloutsig_1_5z, celloutsig_1_4z } !== { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~ celloutsig_1_5z;
  assign celloutsig_1_0z = in_data[129] & in_data[105];
  assign celloutsig_0_1z = in_data[43:22] - in_data[33:12];
  assign celloutsig_1_14z = ~((celloutsig_1_7z[4] & celloutsig_1_5z[2]) | in_data[133]);
  assign celloutsig_1_18z = ~((celloutsig_1_5z[2] & celloutsig_1_16z[2]) | celloutsig_1_13z[3]);
  assign { out_data[128], out_data[34:32] } = { celloutsig_1_18z, celloutsig_0_20z };
endmodule
