<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="13" e="11"/>
<c f="1" b="63" e="63"/>
<c f="1" b="64" e="63"/>
<c f="1" b="69" e="69"/>
<c f="1" b="70" e="70"/>
<c f="1" b="71" e="70"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="101"/>
<c f="1" b="120" e="120"/>
<c f="1" b="122" e="120"/>
<c f="1" b="123" e="123"/>
<c f="1" b="124" e="124"/>
<c f="1" b="125" e="125"/>
<c f="1" b="126" e="125"/>
<c f="1" b="135" e="135"/>
<c f="1" b="136" e="136"/>
<c f="1" b="137" e="136"/>
<c f="1" b="139" e="139"/>
<c f="1" b="140" e="140"/>
<c f="1" b="141" e="141"/>
<c f="1" b="142" e="141"/>
<c f="1" b="148" e="148"/>
<c f="1" b="149" e="148"/>
<c f="1" b="150" e="150"/>
<c f="1" b="151" e="151"/>
<c f="1" b="152" e="151"/>
<c f="1" b="165" e="165"/>
<c f="1" b="166" e="166"/>
<c f="1" b="167" e="166"/>
<c f="1" b="184" e="184"/>
<c f="1" b="185" e="184"/>
<c f="1" b="191" e="191"/>
<c f="1" b="192" e="191"/>
<c f="1" b="198" e="198"/>
<c f="1" b="199" e="198"/>
<c f="1" b="200" e="200"/>
<c f="1" b="201" e="200"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="208"/>
<c f="1" b="209" e="208"/>
</Comments>
<Macros/>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="13" e="11"/>
<c f="1" b="63" e="63"/>
<c f="1" b="64" e="63"/>
<c f="1" b="69" e="69"/>
<c f="1" b="70" e="70"/>
<c f="1" b="71" e="70"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="101"/>
<c f="1" b="120" e="120"/>
<c f="1" b="122" e="120"/>
<c f="1" b="123" e="123"/>
<c f="1" b="124" e="124"/>
<c f="1" b="125" e="125"/>
<c f="1" b="126" e="125"/>
<c f="1" b="135" e="135"/>
<c f="1" b="136" e="136"/>
<c f="1" b="137" e="136"/>
<c f="1" b="139" e="139"/>
<c f="1" b="140" e="140"/>
<c f="1" b="141" e="141"/>
<c f="1" b="142" e="141"/>
<c f="1" b="148" e="148"/>
<c f="1" b="149" e="148"/>
<c f="1" b="150" e="150"/>
<c f="1" b="151" e="151"/>
<c f="1" b="152" e="151"/>
<c f="1" b="165" e="165"/>
<c f="1" b="166" e="166"/>
<c f="1" b="167" e="166"/>
<c f="1" b="184" e="184"/>
<c f="1" b="185" e="184"/>
<c f="1" b="191" e="191"/>
<c f="1" b="192" e="191"/>
<c f="1" b="198" e="198"/>
<c f="1" b="199" e="198"/>
<c f="1" b="200" e="200"/>
<c f="1" b="201" e="200"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="208"/>
<c f="1" b="209" e="208"/>
</Comments>
<Macros/>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="56" e="56"/>
<c f="2" b="57" e="56"/>
<c f="2" b="59" e="59"/>
<c f="2" b="60" e="59"/>
<c f="2" b="63" e="63"/>
<c f="2" b="64" e="64"/>
<c f="2" b="65" e="64"/>
<c f="2" b="74" e="74"/>
<c f="2" b="75" e="75"/>
<c f="2" b="76" e="75"/>
<c f="2" b="85" e="85"/>
<c f="2" b="87" e="85"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="e0fd81f6671624ea343269db891e4a58_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="22" lineend="85" original="">
<cr namespace="llvm" access="public" depth="2" kind="class" name="AArch64TargetMachine" id="e0fd81f6671624ea343269db891e4a58_cdb0f4851ad5194e0106ce80682ca5a7" file="2" linestart="24" lineend="61" previous="208fabdd570d25c80a0a7026e73f9962_cdb0f4851ad5194e0106ce80682ca5a7">
<base access="public">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a2676594cf4cbfcfe356f9f1ec58c18c"/>
</rt>
</base>
<cr access="public" kind="class" name="AArch64TargetMachine" id="e0fd81f6671624ea343269db891e4a58_ede5ab266a2c7ba3ccf9af62f4e92b25" file="2" linestart="24" lineend="24"/>
<Decl access="protected"/>
<fl name="Subtarget" id="e0fd81f6671624ea343269db891e4a58_93cb15af17401f7e1077509da1339754" file="2" linestart="26" lineend="26" access="protected" proto="llvm::AArch64Subtarget">
<rt>
<cr id="964db559ab8975d644659cb2b7df9488_03561463060d5af00560ff2265e011ec"/>
</rt>
</fl>
<Decl access="public"/>
<c name="AArch64TargetMachine" id="e0fd81f6671624ea343269db891e4a58_9fd60457577e0d26dd8c0df08af2ccd3" file="2" linestart="29" lineend="32" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="const llvm::TargetOptions &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</c>
<m name="getSubtargetImpl" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7" file="2" linestart="34" lineend="36" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AArch64Subtarget *">
<pt>
<QualType const="true">
<rt>
<cr id="964db559ab8975d644659cb2b7df9488_03561463060d5af00560ff2265e011ec"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="34" cb="61" le="36" ce="3"/>

</Stmt>
</m>
<m name="getTargetLowering" id="e0fd81f6671624ea343269db891e4a58_7e2cab04ef6a9de97cd44ecc8fb95723" file="2" linestart="37" lineend="39" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AArch64TargetLowering *">
<pt>
<QualType const="true">
<rt>
<cr id="208fabdd570d25c80a0a7026e73f9962_8ac4cdf41c65c654fc70a880565737a5"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="37" cb="67" le="39" ce="3">
<rx lb="38" cb="5" le="38" ce="50" pvirg="true">
<mce lb="38" cb="12" le="38" ce="50" nbparm="0" id="964db559ab8975d644659cb2b7df9488_4dc2caf9ea03de1867c8236f4296b00d">
<exp pvirg="true"/>
<mex lb="38" cb="12" le="38" ce="32" id="964db559ab8975d644659cb2b7df9488_4dc2caf9ea03de1867c8236f4296b00d" nm="getTargetLowering" arrow="1">
<mce lb="38" cb="12" le="38" ce="29" nbparm="0" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7">
<exp pvirg="true"/>
<mex lb="38" cb="12" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7" nm="getSubtargetImpl" arrow="1">
<n19 lb="38" cb="12"/>
</mex>
</mce>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getDataLayout" id="e0fd81f6671624ea343269db891e4a58_6ee9a8384d7471709ad1a9410f8c712f" file="2" linestart="40" lineend="42" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::DataLayout *">
<pt>
<QualType const="true">
<rt>
<cr id="d0eb770fe05b0b7f21e7d18e79d5985f_b89f043699d7a57eed268c0ce0bbc6b8"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="40" cb="52" le="42" ce="3">
<rx lb="41" cb="5" le="41" ce="46" pvirg="true">
<mce lb="41" cb="12" le="41" ce="46" nbparm="0" id="964db559ab8975d644659cb2b7df9488_2f36bb661e9e139ab8d10011285af22e">
<exp pvirg="true"/>
<mex lb="41" cb="12" le="41" ce="32" id="964db559ab8975d644659cb2b7df9488_2f36bb661e9e139ab8d10011285af22e" nm="getDataLayout" arrow="1">
<mce lb="41" cb="12" le="41" ce="29" nbparm="0" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7">
<exp pvirg="true"/>
<mex lb="41" cb="12" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7" nm="getSubtargetImpl" arrow="1">
<n19 lb="41" cb="12"/>
</mex>
</mce>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getFrameLowering" id="e0fd81f6671624ea343269db891e4a58_20603269f9e77f95450b3cab64d5f14e" file="2" linestart="43" lineend="45" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AArch64FrameLowering *">
<pt>
<QualType const="true">
<rt>
<cr id="db479a6157c1349874cf19a810c2f882_4bf7f259b621cb485471a5a1b055443b"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="43" cb="65" le="45" ce="3">
<rx lb="44" cb="5" le="44" ce="49" pvirg="true">
<mce lb="44" cb="12" le="44" ce="49" nbparm="0" id="964db559ab8975d644659cb2b7df9488_b706148bf23447695319e197b8eb32c5">
<exp pvirg="true"/>
<mex lb="44" cb="12" le="44" ce="32" id="964db559ab8975d644659cb2b7df9488_b706148bf23447695319e197b8eb32c5" nm="getFrameLowering" arrow="1">
<mce lb="44" cb="12" le="44" ce="29" nbparm="0" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7">
<exp pvirg="true"/>
<mex lb="44" cb="12" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7" nm="getSubtargetImpl" arrow="1">
<n19 lb="44" cb="12"/>
</mex>
</mce>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrInfo" id="e0fd81f6671624ea343269db891e4a58_729e82dc301e6b4601bef2a5fd4fe414" file="2" linestart="46" lineend="48" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AArch64InstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="e0f1b4787dc1bd0fbb16f614f5433634_7319b41295da82b3941431af16f5e04c"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="46" cb="57" le="48" ce="3">
<rx lb="47" cb="5" le="47" ce="45" pvirg="true">
<mce lb="47" cb="12" le="47" ce="45" nbparm="0" id="964db559ab8975d644659cb2b7df9488_803283c975374f17b12f0c473400dfb3">
<exp pvirg="true"/>
<mex lb="47" cb="12" le="47" ce="32" id="964db559ab8975d644659cb2b7df9488_803283c975374f17b12f0c473400dfb3" nm="getInstrInfo" arrow="1">
<mce lb="47" cb="12" le="47" ce="29" nbparm="0" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7">
<exp pvirg="true"/>
<mex lb="47" cb="12" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7" nm="getSubtargetImpl" arrow="1">
<n19 lb="47" cb="12"/>
</mex>
</mce>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getRegisterInfo" id="e0fd81f6671624ea343269db891e4a58_8a6c57ef1c1f77eec0e21c2a7986f9a5" file="2" linestart="49" lineend="51" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AArch64RegisterInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="09386188748236c1607ab4e0351e295e_dcc2904f5a0f12f565bfa7f19b8839d8"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="49" cb="63" le="51" ce="3">
<rx lb="50" cb="5" le="50" ce="45" pvirg="true">
<uo lb="50" cb="12" le="50" ce="45" kind="&amp;">
<mce lb="50" cb="13" le="50" ce="45" nbparm="0" id="e0f1b4787dc1bd0fbb16f614f5433634_231222dcf938e19070d4009c317d5766">
<exp pvirg="true"/>
<mex lb="50" cb="13" le="50" ce="29" id="e0f1b4787dc1bd0fbb16f614f5433634_231222dcf938e19070d4009c317d5766" nm="getRegisterInfo" arrow="1">
<mce lb="50" cb="13" le="50" ce="26" nbparm="0" id="e0fd81f6671624ea343269db891e4a58_729e82dc301e6b4601bef2a5fd4fe414">
<exp pvirg="true"/>
<mex lb="50" cb="13" id="e0fd81f6671624ea343269db891e4a58_729e82dc301e6b4601bef2a5fd4fe414" nm="getInstrInfo" arrow="1">
<n19 lb="50" cb="13"/>
</mex>
</mce>
</mex>
</mce>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getSelectionDAGInfo" id="e0fd81f6671624ea343269db891e4a58_0b608dcda0408a6f6bd66000d7e572a3" file="2" linestart="52" lineend="54" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AArch64SelectionDAGInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="cfd6d27ba066d8d831460045366e357c_93c8871964cc3e479bcc0c69098ee3dc"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="52" cb="71" le="54" ce="3">
<rx lb="53" cb="5" le="53" ce="52" pvirg="true">
<mce lb="53" cb="12" le="53" ce="52" nbparm="0" id="964db559ab8975d644659cb2b7df9488_6684e4e4e2adc6197ea056a461965128">
<exp pvirg="true"/>
<mex lb="53" cb="12" le="53" ce="32" id="964db559ab8975d644659cb2b7df9488_6684e4e4e2adc6197ea056a461965128" nm="getSelectionDAGInfo" arrow="1">
<mce lb="53" cb="12" le="53" ce="29" nbparm="0" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7">
<exp pvirg="true"/>
<mex lb="53" cb="12" id="e0fd81f6671624ea343269db891e4a58_f8d9ff1214fb89cbd0c46b3ee51da7f7" nm="getSubtargetImpl" arrow="1">
<n19 lb="53" cb="12"/>
</mex>
</mce>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="createPassConfig" id="e0fd81f6671624ea343269db891e4a58_dcf600cc581ba5d95a5298ec31120521" file="2" linestart="57" lineend="57" access="public" hasbody="true">
<fpt proto="llvm::TargetPassConfig *">
<pt>
<rt>
<cr id="e9864f37b507319dbba5c806f7b7d57d_1896f83f0aef86cb67314b1aa552ce68"/>
</rt>
</pt>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="addAnalysisPasses" id="e0fd81f6671624ea343269db891e4a58_c1cc4758e6aba1f61e94869239113309" file="2" linestart="60" lineend="60" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="AArch64TargetMachine" id="e0fd81f6671624ea343269db891e4a58_8d9bd68f478e684b4ff34d4726a2ee79" file="2" linestart="24" lineend="24" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AArch64TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_cdb0f4851ad5194e0106ce80682ca5a7"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<cr namespace="llvm" access="public" depth="3" kind="class" name="AArch64leTargetMachine" id="e0fd81f6671624ea343269db891e4a58_2ccb3b5cca3b23697fdcf12b45c9b6f0" file="2" linestart="65" lineend="72">
<base access="public">
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_cdb0f4851ad5194e0106ce80682ca5a7"/>
</rt>
</base>
<cr access="public" kind="class" name="AArch64leTargetMachine" id="e0fd81f6671624ea343269db891e4a58_3ab7b322055a1ee7b49a3b17aa6fe394" file="2" linestart="65" lineend="65"/>
<m name="anchor" id="e0fd81f6671624ea343269db891e4a58_5538c614a22f4346aa1986fdaacb0f98" file="2" linestart="66" lineend="66" virtual="true" access="private" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="public"/>
<c name="AArch64leTargetMachine" id="e0fd81f6671624ea343269db891e4a58_e99e2375eeb26a4422f0ee63f00c6ec3" file="2" linestart="68" lineend="71" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="const llvm::TargetOptions &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</c>
<c name="AArch64leTargetMachine" id="e0fd81f6671624ea343269db891e4a58_147045ba0f0ba76ac0af7af221e6c30c" file="2" linestart="65" lineend="65" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AArch64leTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_2ccb3b5cca3b23697fdcf12b45c9b6f0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<cr namespace="llvm" access="public" depth="3" kind="class" name="AArch64beTargetMachine" id="e0fd81f6671624ea343269db891e4a58_0e26c3e8b831d3e4de0fa01a052932b4" file="2" linestart="76" lineend="83">
<base access="public">
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_cdb0f4851ad5194e0106ce80682ca5a7"/>
</rt>
</base>
<cr access="public" kind="class" name="AArch64beTargetMachine" id="e0fd81f6671624ea343269db891e4a58_5a767681417983ea6dff6ece6898c05b" file="2" linestart="76" lineend="76"/>
<m name="anchor" id="e0fd81f6671624ea343269db891e4a58_1b1206138a2d84c49e91f0ce3acb2353" file="2" linestart="77" lineend="77" virtual="true" access="private" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="public"/>
<c name="AArch64beTargetMachine" id="e0fd81f6671624ea343269db891e4a58_cf244321fc3e6b4c088c29f3bf9b521d" file="2" linestart="79" lineend="82" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="const llvm::TargetOptions &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</c>
<c name="AArch64beTargetMachine" id="e0fd81f6671624ea343269db891e4a58_11efe7a78b4f130adcf935a24f9a1412" file="2" linestart="76" lineend="76" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AArch64beTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_0e26c3e8b831d3e4de0fa01a052932b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<v name="EnableCCMP" proto="cl::opt&lt;bool&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_87cb7b8afa5a2cf22192259884cb17c1" file="1" linestart="23" lineend="25" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="24" cb="1" le="25" ce="38">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="24" cb="12">
<slit/>
</n52>
<mte lb="24" cb="28" le="24" ce="69">
<exp pvirg="true"/>
<n32 lb="24" cb="28" le="24" ce="69">
<n26 lb="24" cb="28" le="24" ce="69">
<n10 lb="24" cb="28" le="24" ce="37">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="24" cb="37">
<n52 lb="24" cb="37">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="25" cb="12" le="25" ce="25">
<exp pvirg="true"/>
<n32 lb="25" cb="12" le="25" ce="25">
<ce lb="25" cb="12" le="25" ce="25" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="25" cb="12" le="25" ce="16">
<drx lb="25" cb="12" le="25" ce="16" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="25" cb="21">
<exp pvirg="true"/>
<n9 lb="25" cb="21"/>
</mte>
</ce>
</n32>
</mte>
<mte lb="25" cb="28" le="25" ce="32">
<exp pvirg="true"/>
<drx lb="25" cb="28" le="25" ce="32" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
</n10>

</Stmt>
</v>
<v name="EnableStPairSuppress" proto="cl::opt&lt;bool&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_430059c147dfb534f8ed188ac09e8643" file="1" linestart="27" lineend="29" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="28" cb="1" le="29" ce="48">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="28" cb="22">
<slit/>
</n52>
<mte lb="28" cb="46" le="28" ce="81">
<exp pvirg="true"/>
<n32 lb="28" cb="46" le="28" ce="81">
<n26 lb="28" cb="46" le="28" ce="81">
<n10 lb="28" cb="46" le="28" ce="55">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="28" cb="55">
<n52 lb="28" cb="55">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="29" cb="22" le="29" ce="35">
<exp pvirg="true"/>
<n32 lb="29" cb="22" le="29" ce="35">
<ce lb="29" cb="22" le="29" ce="35" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="29" cb="22" le="29" ce="26">
<drx lb="29" cb="22" le="29" ce="26" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="29" cb="31">
<exp pvirg="true"/>
<n9 lb="29" cb="31"/>
</mte>
</ce>
</n32>
</mte>
<mte lb="29" cb="38" le="29" ce="42">
<exp pvirg="true"/>
<drx lb="29" cb="38" le="29" ce="42" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
</n10>

</Stmt>
</v>
<v name="EnableAdvSIMDScalar" proto="cl::opt&lt;bool&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_f09b8ee45adfea8e61cd08c478a448b1" file="1" linestart="31" lineend="33" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="32" cb="1" le="33" ce="74">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="32" cb="21">
<slit/>
</n52>
<mte lb="32" cb="44" le="33" ce="44">
<exp pvirg="true"/>
<n32 lb="32" cb="44" le="33" ce="44">
<n26 lb="32" cb="44" le="33" ce="44">
<n10 lb="32" cb="44" le="33" ce="21">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="32" cb="53" le="33" ce="21">
<n52 lb="32" cb="53" le="33" ce="21">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="33" cb="47" le="33" ce="61">
<exp pvirg="true"/>
<n32 lb="33" cb="47" le="33" ce="61">
<ce lb="33" cb="47" le="33" ce="61" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="33" cb="47" le="33" ce="51">
<drx lb="33" cb="47" le="33" ce="51" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="33" cb="56">
<exp pvirg="true"/>
<n9 lb="33" cb="56"/>
</mte>
</ce>
</n32>
</mte>
<mte lb="33" cb="64" le="33" ce="68">
<exp pvirg="true"/>
<drx lb="33" cb="64" le="33" ce="68" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
</n10>

</Stmt>
</v>
<v name="EnablePromoteConstant" proto="cl::opt&lt;bool&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_f8d763d75f7f91850d85cb132808f943" file="1" linestart="35" lineend="37" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="36" cb="1" le="37" ce="67">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="36" cb="23">
<slit/>
</n52>
<mte lb="36" cb="48" le="37" ce="38">
<exp pvirg="true"/>
<n32 lb="36" cb="48" le="37" ce="38">
<n26 lb="36" cb="48" le="37" ce="38">
<n10 lb="36" cb="48" le="37" ce="23">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="36" cb="57" le="37" ce="23">
<n52 lb="36" cb="57" le="37" ce="23">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="37" cb="41" le="37" ce="54">
<exp pvirg="true"/>
<n32 lb="37" cb="41" le="37" ce="54">
<ce lb="37" cb="41" le="37" ce="54" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="37" cb="41" le="37" ce="45">
<drx lb="37" cb="41" le="37" ce="45" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="37" cb="50">
<exp pvirg="true"/>
<n9 lb="37" cb="50"/>
</mte>
</ce>
</n32>
</mte>
<mte lb="37" cb="57" le="37" ce="61">
<exp pvirg="true"/>
<drx lb="37" cb="57" le="37" ce="61" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
</n10>

</Stmt>
</v>
<v name="EnableCollectLOH" proto="cl::opt&lt;bool&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_1c9494d9fe10592b59614570d2c2f835" file="1" linestart="39" lineend="42" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="40" cb="1" le="42" ce="28">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="40" cb="18">
<slit/>
</n52>
<mte lb="40" cb="41" le="41" ce="52">
<exp pvirg="true"/>
<n32 lb="40" cb="41" le="41" ce="52">
<n26 lb="40" cb="41" le="41" ce="52">
<n10 lb="40" cb="41" le="41" ce="18">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="40" cb="50" le="41" ce="18">
<n52 lb="40" cb="50" le="41" ce="18">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="41" cb="55" le="41" ce="68">
<exp pvirg="true"/>
<n32 lb="41" cb="55" le="41" ce="68">
<ce lb="41" cb="55" le="41" ce="68" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="41" cb="55" le="41" ce="59">
<drx lb="41" cb="55" le="41" ce="59" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="41" cb="64">
<exp pvirg="true"/>
<n9 lb="41" cb="64"/>
</mte>
</ce>
</n32>
</mte>
<mte lb="42" cb="18" le="42" ce="22">
<exp pvirg="true"/>
<drx lb="42" cb="18" le="42" ce="22" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
</n10>

</Stmt>
</v>
<v name="EnableDeadRegisterElimination" proto="cl::opt&lt;bool&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_d5ce9771eca6376c3a1e2f21d933c7ab" file="1" linestart="44" lineend="50" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="45" cb="1" le="50" ce="45">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="45" cb="31">
<slit/>
</n52>
<mte lb="45" cb="63" le="45" ce="67">
<exp pvirg="true"/>
<drx lb="45" cb="63" le="45" ce="67" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
<mte lb="46" cb="31" le="49" ce="51">
<exp pvirg="true"/>
<n32 lb="46" cb="31" le="49" ce="51">
<n26 lb="46" cb="31" le="49" ce="51">
<n10 lb="46" cb="31" le="49" ce="40">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="46" cb="40" le="49" ce="40">
<n52 lb="46" cb="40" le="49" ce="40">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="50" cb="31" le="50" ce="44">
<exp pvirg="true"/>
<n32 lb="50" cb="31" le="50" ce="44">
<ce lb="50" cb="31" le="50" ce="44" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="50" cb="31" le="50" ce="35">
<drx lb="50" cb="31" le="50" ce="35" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="50" cb="40">
<exp pvirg="true"/>
<n9 lb="50" cb="40"/>
</mte>
</ce>
</n32>
</mte>
</n10>

</Stmt>
</v>
<v name="EnableLoadStoreOpt" proto="cl::opt&lt;bool&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_4d0774011930609e6595c72e50c50a18" file="1" linestart="52" lineend="54" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="53" cb="1" le="54" ce="69">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="53" cb="20">
<slit/>
</n52>
<mte lb="53" cb="46" le="54" ce="40">
<exp pvirg="true"/>
<n32 lb="53" cb="46" le="54" ce="40">
<n26 lb="53" cb="46" le="54" ce="40">
<n10 lb="53" cb="46" le="54" ce="20">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="53" cb="55" le="54" ce="20">
<n52 lb="53" cb="55" le="54" ce="20">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="54" cb="43" le="54" ce="56">
<exp pvirg="true"/>
<n32 lb="54" cb="43" le="54" ce="56">
<ce lb="54" cb="43" le="54" ce="56" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="54" cb="43" le="54" ce="47">
<drx lb="54" cb="43" le="54" ce="47" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="54" cb="52">
<exp pvirg="true"/>
<n9 lb="54" cb="52"/>
</mte>
</ce>
</n32>
</mte>
<mte lb="54" cb="59" le="54" ce="63">
<exp pvirg="true"/>
<drx lb="54" cb="59" le="54" ce="63" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
</n10>

</Stmt>
</v>
<v name="EnableAtomicTidy" proto="cl::opt&lt;bool&gt;" id="511020a277cbb82c397b5a4d60a8a0f5_8926c66654d098d3e4c4ab10e00ec546" file="1" linestart="56" lineend="60" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="57" cb="1" le="60" ce="32">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="57" cb="18">
<slit/>
</n52>
<mte lb="57" cb="45" le="57" ce="49">
<exp pvirg="true"/>
<drx lb="57" cb="45" le="57" ce="49" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
<mte lb="58" cb="18" le="59" ce="75">
<exp pvirg="true"/>
<n32 lb="58" cb="18" le="59" ce="75">
<n26 lb="58" cb="18" le="59" ce="75">
<n10 lb="58" cb="18" le="59" ce="27">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="58" cb="27" le="59" ce="27">
<n52 lb="58" cb="27" le="59" ce="27">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
<mte lb="60" cb="18" le="60" ce="31">
<exp pvirg="true"/>
<n32 lb="60" cb="18" le="60" ce="31">
<ce lb="60" cb="18" le="60" ce="31" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="60" cb="18" le="60" ce="22">
<drx lb="60" cb="18" le="60" ce="22" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="60" cb="27">
<exp pvirg="true"/>
<n9 lb="60" cb="27"/>
</mte>
</ce>
</n32>
</mte>
</n10>

</Stmt>
</v>
<Decl lang="C">
<f name="LLVMInitializeAArch64Target" id="511020a277cbb82c397b5a4d60a8a0f5_269d6ac1cb6135cdcb52074dc04fea62" file="1" linestart="62" lineend="67" previous="3fc44e1dfe5b40d2f8708e748946dea4_269d6ac1cb6135cdcb52074dc04fea62" extC="true" access="none" storage="extern" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="62" cb="47" le="67" ce="1">
<dst lb="64" cb="3" le="64" ce="70">
<exp pvirg="true"/>
<Var nm="X" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_bb240c3df47977b8c3917cb2db659120"/>
<template_arguments>
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_2ccb3b5cca3b23697fdcf12b45c9b6f0"/>
</rt>
</template_arguments>
</tss>
<n10 lb="64" cb="49" le="64" ce="69">
<typeptr id="24b645364dfef939b676955407994880_f815896e4f4f8ad04fa865c9cbf1f6d6">
<template_arguments>
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_2ccb3b5cca3b23697fdcf12b45c9b6f0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<drx lb="64" cb="51" kind="lvalue" id="e8fad18467a53f44f619972cb395bbd5_6e76e3e63b6e0c0f6231128731d589bf" nm="TheAArch64leTarget"/>
</n10>
</Var>
</dst>
<dst lb="65" cb="3" le="65" ce="70">
<exp pvirg="true"/>
<Var nm="Y" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_bb240c3df47977b8c3917cb2db659120"/>
<template_arguments>
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_0e26c3e8b831d3e4de0fa01a052932b4"/>
</rt>
</template_arguments>
</tss>
<n10 lb="65" cb="49" le="65" ce="69">
<typeptr id="24b645364dfef939b676955407994880_f815896e4f4f8ad04fa865c9cbf1f6d6">
<template_arguments>
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_0e26c3e8b831d3e4de0fa01a052932b4"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<drx lb="65" cb="51" kind="lvalue" id="e8fad18467a53f44f619972cb395bbd5_935fe870dacb12ab3b0dd7ec68ea2a0c" nm="TheAArch64beTarget"/>
</n10>
</Var>
</dst>
<dst lb="66" cb="3" le="66" ce="66">
<exp pvirg="true"/>
<Var nm="Z" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_bb240c3df47977b8c3917cb2db659120"/>
<template_arguments>
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_2ccb3b5cca3b23697fdcf12b45c9b6f0"/>
</rt>
</template_arguments>
</tss>
<n10 lb="66" cb="49" le="66" ce="65">
<typeptr id="24b645364dfef939b676955407994880_f815896e4f4f8ad04fa865c9cbf1f6d6">
<template_arguments>
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_2ccb3b5cca3b23697fdcf12b45c9b6f0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<drx lb="66" cb="51" kind="lvalue" id="e8fad18467a53f44f619972cb395bbd5_d1338b70ef14424221fbe6c127cd225d" nm="TheARM64Target"/>
</n10>
</Var>
</dst>
</u>

</Stmt>
</f>
</Decl>
<c name="AArch64TargetMachine" id="511020a277cbb82c397b5a4d60a8a0f5_9fd60457577e0d26dd8c0df08af2ccd3" file="1" linestart="71" lineend="80" previous="e0fd81f6671624ea343269db891e4a58_9fd60457577e0d26dd8c0df08af2ccd3" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="const llvm::TargetOptions &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="LittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n37 lb="77" cb="7" le="77" ce="60">
<n10 lb="77" cb="7" le="77" ce="60">
<typeptr id="d4e05c6b0f4f04a6e13045c31301b1c4_5ee8a0d90d26e31e034664655e00d471"/>
<temp/>
<drx lb="77" cb="25" kind="lvalue" nm="T"/>
<n10 lb="77" cb="28">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="77" cb="28">
<drx lb="77" cb="28" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="77" cb="32">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="77" cb="32">
<drx lb="77" cb="32" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n10 lb="77" cb="37">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="77" cb="37">
<drx lb="77" cb="37" kind="lvalue" nm="FS"/>
</n32>
</n10>
<n8 lb="77" cb="41" >
<temp/>
<n10 lb="77" cb="41">
<typeptr id="90be8e8d40a2658b28379a2513e61bc6_5b0e5dee14025739a37938d09c826144"/>
<temp/>
<drx lb="77" cb="41" kind="lvalue" nm="Options"/>
</n10>
</n8>
<n32 lb="77" cb="50">
<drx lb="77" cb="50" kind="lvalue" nm="RM"/>
</n32>
<n32 lb="77" cb="54">
<drx lb="77" cb="54" kind="lvalue" nm="CM"/>
</n32>
<n32 lb="77" cb="58">
<drx lb="77" cb="58" kind="lvalue" nm="OL"/>
</n32>
</n10>
</n37>

</BaseInit>
<Stmt>
<u lb="78" cb="51" le="80" ce="1">
<mce lb="79" cb="3" le="79" ce="15" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_dcf5de6e9df3f54820904c8ac2aafb3a">
<exp pvirg="true"/>
<mex lb="79" cb="3" id="d4e05c6b0f4f04a6e13045c31301b1c4_dcf5de6e9df3f54820904c8ac2aafb3a" nm="initAsmInfo" arrow="1">
<n32 lb="79" cb="3">
<n19 lb="79" cb="3"/>
</n32>
</mex>
</mce>
</u>

</Stmt>
</c>
<m name="anchor" id="511020a277cbb82c397b5a4d60a8a0f5_5538c614a22f4346aa1986fdaacb0f98" file="1" linestart="82" lineend="82" previous="e0fd81f6671624ea343269db891e4a58_5538c614a22f4346aa1986fdaacb0f98" access="private" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="82" cb="39" le="82" ce="41"/>

</Stmt>
</m>
<c name="AArch64leTargetMachine" id="511020a277cbb82c397b5a4d60a8a0f5_e99e2375eeb26a4422f0ee63f00c6ec3" file="1" linestart="84" lineend="89" previous="e0fd81f6671624ea343269db891e4a58_e99e2375eeb26a4422f0ee63f00c6ec3" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="const llvm::TargetOptions &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="89" cb="5" le="89" ce="67">
<typeptr id="e0fd81f6671624ea343269db891e4a58_9fd60457577e0d26dd8c0df08af2ccd3"/>
<temp/>
<drx lb="89" cb="26" kind="lvalue" nm="T"/>
<n10 lb="89" cb="29">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="89" cb="29">
<drx lb="89" cb="29" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="89" cb="33">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="89" cb="33">
<drx lb="89" cb="33" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n10 lb="89" cb="38">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="89" cb="38">
<drx lb="89" cb="38" kind="lvalue" nm="FS"/>
</n32>
</n10>
<drx lb="89" cb="42" kind="lvalue" nm="Options"/>
<n32 lb="89" cb="51">
<drx lb="89" cb="51" kind="lvalue" nm="RM"/>
</n32>
<n32 lb="89" cb="55">
<drx lb="89" cb="55" kind="lvalue" nm="CM"/>
</n32>
<n32 lb="89" cb="59">
<drx lb="89" cb="59" kind="lvalue" nm="OL"/>
</n32>
<n9 lb="89" cb="63"/>
</n10>

</BaseInit>
<Stmt>
<u lb="89" cb="69" le="89" ce="70"/>

</Stmt>
</c>
<m name="anchor" id="511020a277cbb82c397b5a4d60a8a0f5_1b1206138a2d84c49e91f0ce3acb2353" file="1" linestart="91" lineend="91" previous="e0fd81f6671624ea343269db891e4a58_1b1206138a2d84c49e91f0ce3acb2353" access="private" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="91" cb="39" le="91" ce="41"/>

</Stmt>
</m>
<c name="AArch64beTargetMachine" id="511020a277cbb82c397b5a4d60a8a0f5_cf244321fc3e6b4c088c29f3bf9b521d" file="1" linestart="93" lineend="98" previous="e0fd81f6671624ea343269db891e4a58_cf244321fc3e6b4c088c29f3bf9b521d" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="const llvm::TargetOptions &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="98" cb="5" le="98" ce="68">
<typeptr id="e0fd81f6671624ea343269db891e4a58_9fd60457577e0d26dd8c0df08af2ccd3"/>
<temp/>
<drx lb="98" cb="26" kind="lvalue" nm="T"/>
<n10 lb="98" cb="29">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="98" cb="29">
<drx lb="98" cb="29" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="98" cb="33">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="98" cb="33">
<drx lb="98" cb="33" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n10 lb="98" cb="38">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="98" cb="38">
<drx lb="98" cb="38" kind="lvalue" nm="FS"/>
</n32>
</n10>
<drx lb="98" cb="42" kind="lvalue" nm="Options"/>
<n32 lb="98" cb="51">
<drx lb="98" cb="51" kind="lvalue" nm="RM"/>
</n32>
<n32 lb="98" cb="55">
<drx lb="98" cb="55" kind="lvalue" nm="CM"/>
</n32>
<n32 lb="98" cb="59">
<drx lb="98" cb="59" kind="lvalue" nm="OL"/>
</n32>
<n9 lb="98" cb="63"/>
</n10>

</BaseInit>
<Stmt>
<u lb="98" cb="70" le="98" ce="71"/>

</Stmt>
</c>
<ns name="" id="511020a277cbb82c397b5a4d60a8a0f5_43bdcff846069eec8f780891b4754c4e" file="1" linestart="100" lineend="120">
<cr namespace="anonymous_namespace{aarch64targetmachine.cpp}" access="none" depth="4" kind="class" name="AArch64PassConfig" id="511020a277cbb82c397b5a4d60a8a0f5_24b7ab92ebeff9de61c7c5b8bfeadff8" file="1" linestart="102" lineend="119">
<base access="public">
<rt>
<cr id="e9864f37b507319dbba5c806f7b7d57d_1896f83f0aef86cb67314b1aa552ce68"/>
</rt>
</base>
<cr access="public" kind="class" name="AArch64PassConfig" id="511020a277cbb82c397b5a4d60a8a0f5_02a74c1bee4106353feea414833340bd" file="1" linestart="102" lineend="102"/>
<Decl access="public"/>
<c name="AArch64PassConfig" id="511020a277cbb82c397b5a4d60a8a0f5_05fc538d5c1fe5b2929bb6b0574d4b9a" file="1" linestart="104" lineend="105" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TM" proto="llvm::AArch64TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_cdb0f4851ad5194e0106ce80682ca5a7"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="105" cb="9" le="105" ce="32">
<typeptr id="e9864f37b507319dbba5c806f7b7d57d_2405c35de124e9f09d32c1f8358e7c8d"/>
<temp/>
<n32 lb="105" cb="26">
<n32 lb="105" cb="26">
<drx lb="105" cb="26" kind="lvalue" nm="TM"/>
</n32>
</n32>
<drx lb="105" cb="30" kind="lvalue" nm="PM"/>
</n10>

</BaseInit>
<Stmt>
<u lb="105" cb="34" le="105" ce="35"/>

</Stmt>
</c>
<m name="getAArch64TargetMachine" id="511020a277cbb82c397b5a4d60a8a0f5_3195261727df751f44a6636f0280c84a" file="1" linestart="107" lineend="109" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::AArch64TargetMachine &amp;">
<lrf>
<rt>
<cr id="e0fd81f6671624ea343269db891e4a58_cdb0f4851ad5194e0106ce80682ca5a7"/>
</rt>
</lrf>
</fpt>
<Stmt>
<u lb="107" cb="57" le="109" ce="3">
<rx lb="108" cb="5" le="108" ce="40" pvirg="true">
<mce lb="108" cb="12" le="108" ce="40" nbparm="0" id="e9864f37b507319dbba5c806f7b7d57d_f75af5a943acc855e1e7f5595b546397">
<exp pvirg="true"/>
<mex lb="108" cb="12" le="108" ce="38" id="e9864f37b507319dbba5c806f7b7d57d_f75af5a943acc855e1e7f5595b546397" nm="getTM" arrow="1">
<n32 lb="108" cb="12">
<n19 lb="108" cb="12"/>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="addIRPasses" id="511020a277cbb82c397b5a4d60a8a0f5_61e2d1576dd9fd4322b03ac6cfcb1014" file="1" linestart="111" lineend="111" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<m name="addPreISel" id="511020a277cbb82c397b5a4d60a8a0f5_efb1a8c25f2388ca32a97fb3122a5479" file="1" linestart="112" lineend="112" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addInstSelector" id="511020a277cbb82c397b5a4d60a8a0f5_5f0cedb124feb590f5ced0657fefde4a" file="1" linestart="113" lineend="113" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addILPOpts" id="511020a277cbb82c397b5a4d60a8a0f5_fb729dc51740df1003f23e0c7bf5a3a7" file="1" linestart="114" lineend="114" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addPreRegAlloc" id="511020a277cbb82c397b5a4d60a8a0f5_1d0d6e4d6c593bd0d13b6898f17404b0" file="1" linestart="115" lineend="115" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addPostRegAlloc" id="511020a277cbb82c397b5a4d60a8a0f5_c220f5edfc3dc2e26b0e1c4a3773c5a3" file="1" linestart="116" lineend="116" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addPreSched2" id="511020a277cbb82c397b5a4d60a8a0f5_e623e3a2ae6f92691b2f60a449e730f9" file="1" linestart="117" lineend="117" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addPreEmitPass" id="511020a277cbb82c397b5a4d60a8a0f5_b8f470867bb468592314ebff3fa8b1d0" file="1" linestart="118" lineend="118" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="operator=" id="511020a277cbb82c397b5a4d60a8a0f5_4c64166b9fe67c93ed9f5556fa3634be" file="1" linestart="102" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::AArch64PassConfig &amp;">
<lrf>
<rt>
<cr id="511020a277cbb82c397b5a4d60a8a0f5_24b7ab92ebeff9de61c7c5b8bfeadff8"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AArch64PassConfig &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="511020a277cbb82c397b5a4d60a8a0f5_24b7ab92ebeff9de61c7c5b8bfeadff8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AArch64PassConfig" id="511020a277cbb82c397b5a4d60a8a0f5_93c707c4cac7148c8cbd2c1220a939fd" file="1" linestart="102" lineend="102" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="102" cb="7"/>

</Stmt>
</d>
<c name="AArch64PassConfig" id="511020a277cbb82c397b5a4d60a8a0f5_506eb4ad4c55a2ba9e8cc4ba91209763" file="1" linestart="102" lineend="102" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AArch64PassConfig &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="511020a277cbb82c397b5a4d60a8a0f5_24b7ab92ebeff9de61c7c5b8bfeadff8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<m name="addAnalysisPasses" id="511020a277cbb82c397b5a4d60a8a0f5_c1cc4758e6aba1f61e94869239113309" file="1" linestart="122" lineend="128" previous="e0fd81f6671624ea343269db891e4a58_c1cc4758e6aba1f61e94869239113309" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="122" cb="67" le="128" ce="1">
<mce lb="126" cb="3" le="126" ce="50" nbparm="1" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300">
<exp pvirg="true"/>
<mex lb="126" cb="3" le="126" ce="6" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300" nm="add" point="1">
<drx lb="126" cb="3" kind="lvalue" nm="PM"/>
</mex>
<n32 lb="126" cb="10" le="126" ce="49">
<ce lb="126" cb="10" le="126" ce="49" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_9388f66421326c7fff779a80fbca4f6a">
<exp pvirg="true"/>
<n32 lb="126" cb="10">
<drx lb="126" cb="10" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_9388f66421326c7fff779a80fbca4f6a" nm="createBasicTargetTransformInfoPass"/>
</n32>
<n32 lb="126" cb="45">
<n19 lb="126" cb="45"/>
</n32>
</ce>
</n32>
</mce>
<mce lb="127" cb="3" le="127" ce="52" nbparm="1" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300">
<exp pvirg="true"/>
<mex lb="127" cb="3" le="127" ce="6" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300" nm="add" point="1">
<drx lb="127" cb="3" kind="lvalue" nm="PM"/>
</mex>
<n32 lb="127" cb="10" le="127" ce="51">
<ce lb="127" cb="10" le="127" ce="51" nbparm="1" id="a54e3233ba352421e4357083c4a6d8d5_0e7ed6390f54015922f7c67e676a5403">
<exp pvirg="true"/>
<n32 lb="127" cb="10">
<drx lb="127" cb="10" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_0e7ed6390f54015922f7c67e676a5403" nm="createAArch64TargetTransformInfoPass"/>
</n32>
<n32 lb="127" cb="47">
<n19 lb="127" cb="47"/>
</n32>
</ce>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="createPassConfig" id="511020a277cbb82c397b5a4d60a8a0f5_dcf600cc581ba5d95a5298ec31120521" file="1" linestart="130" lineend="132" previous="e0fd81f6671624ea343269db891e4a58_dcf600cc581ba5d95a5298ec31120521" access="public" hasbody="true" isdef="true">
<fpt proto="llvm::TargetPassConfig *">
<pt>
<rt>
<cr id="e9864f37b507319dbba5c806f7b7d57d_1896f83f0aef86cb67314b1aa552ce68"/>
</rt>
</pt>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="130" cb="79" le="132" ce="1">
<rx lb="131" cb="3" le="131" ce="40" pvirg="true">
<n32 lb="131" cb="10" le="131" ce="40">
<new lb="131" cb="10" le="131" ce="40">
<typeptr id="511020a277cbb82c397b5a4d60a8a0f5_05fc538d5c1fe5b2929bb6b0574d4b9a"/>
<exp pvirg="true"/>
<n10 lb="131" cb="14" le="131" ce="40">
<typeptr id="511020a277cbb82c397b5a4d60a8a0f5_05fc538d5c1fe5b2929bb6b0574d4b9a"/>
<temp/>
<n19 lb="131" cb="32"/>
<drx lb="131" cb="38" kind="lvalue" nm="PM"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="addIRPasses" id="511020a277cbb82c397b5a4d60a8a0f5_61e2d1576dd9fd4322b03ac6cfcb1014" file="1" linestart="134" lineend="146" previous="511020a277cbb82c397b5a4d60a8a0f5_61e2d1576dd9fd4322b03ac6cfcb1014" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="134" cb="39" le="146" ce="1">
<mce lb="137" cb="3" le="137" ce="47" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="137" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="137" cb="3">
<n19 lb="137" cb="3"/>
</n32>
</mex>
<n32 lb="137" cb="11" le="137" ce="46">
<ce lb="137" cb="11" le="137" ce="46" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_44981f96b3cdc567735c79f2aaf496ae">
<exp pvirg="true"/>
<n32 lb="137" cb="11">
<drx lb="137" cb="11" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_44981f96b3cdc567735c79f2aaf496ae" nm="createAtomicExpandLoadLinkedPass"/>
</n32>
<n32 lb="137" cb="44">
<n32 lb="137" cb="44">
<mex lb="137" cb="44" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="137" cb="44">
<n19 lb="137" cb="44"/>
</n32>
</mex>
</n32>
</n32>
</ce>
</n32>
</mce>
<if lb="142" cb="3" le="143" ce="42">
<xop lb="142" cb="7" le="142" ce="48" kind="&amp;&amp;">
<xop lb="142" cb="7" le="142" ce="40" kind="!=">
<n32 lb="142" cb="7" le="142" ce="23">
<mce lb="142" cb="7" le="142" ce="23" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd">
<exp pvirg="true"/>
<mex lb="142" cb="7" le="142" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd" nm="getOptLevel" arrow="1">
<n32 lb="142" cb="7">
<n32 lb="142" cb="7">
<mex lb="142" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="142" cb="7">
<n19 lb="142" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="142" cb="28" le="142" ce="40">
<drx lb="142" cb="28" le="142" ce="40" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
<n32 lb="142" cb="48">
<mce lb="142" cb="48" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="142" cb="48" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="142" cb="48">
<drx lb="142" cb="48" kind="lvalue" id="511020a277cbb82c397b5a4d60a8a0f5_8926c66654d098d3e4c4ab10e00ec546" nm="EnableAtomicTidy"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="143" cb="5" le="143" ce="42" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="143" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="143" cb="5">
<n19 lb="143" cb="5"/>
</n32>
</mex>
<n32 lb="143" cb="13" le="143" ce="41">
<ce lb="143" cb="13" le="143" ce="41" nbparm="0" id="6a7caca5aec710651b425d5b684553e6_0b6c0883992320eb54babf06c5a2cd60">
<exp pvirg="true"/>
<n32 lb="143" cb="13">
<drx lb="143" cb="13" kind="lvalue" id="6a7caca5aec710651b425d5b684553e6_0b6c0883992320eb54babf06c5a2cd60" nm="createCFGSimplificationPass"/>
</n32>
</ce>
</n32>
</mce>
</if>
<mce lb="145" cb="3" le="145" ce="33" nbparm="0" id="e9864f37b507319dbba5c806f7b7d57d_bfc2f7fc243544a2d6f224d6e8f9b5c9">
<exp pvirg="true"/>
<mex lb="145" cb="3" le="145" ce="21" id="e9864f37b507319dbba5c806f7b7d57d_bfc2f7fc243544a2d6f224d6e8f9b5c9" nm="addIRPasses" arrow="1">
<n32 lb="145" cb="21">
<n19 lb="145" cb="21"/>
</n32>
</mex>
</mce>
</u>

</Stmt>
</m>
<m name="addPreISel" id="511020a277cbb82c397b5a4d60a8a0f5_efb1a8c25f2388ca32a97fb3122a5479" file="1" linestart="149" lineend="160" previous="511020a277cbb82c397b5a4d60a8a0f5_efb1a8c25f2388ca32a97fb3122a5479" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="149" cb="38" le="160" ce="1">
<if lb="152" cb="3" le="153" ce="47">
<xop lb="152" cb="7" le="152" ce="48" kind="&amp;&amp;">
<xop lb="152" cb="7" le="152" ce="40" kind="!=">
<n32 lb="152" cb="7" le="152" ce="23">
<mce lb="152" cb="7" le="152" ce="23" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd">
<exp pvirg="true"/>
<mex lb="152" cb="7" le="152" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd" nm="getOptLevel" arrow="1">
<n32 lb="152" cb="7">
<n32 lb="152" cb="7">
<mex lb="152" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="152" cb="7">
<n19 lb="152" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="152" cb="28" le="152" ce="40">
<drx lb="152" cb="28" le="152" ce="40" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
<n32 lb="152" cb="48">
<mce lb="152" cb="48" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="152" cb="48" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="152" cb="48">
<drx lb="152" cb="48" kind="lvalue" id="511020a277cbb82c397b5a4d60a8a0f5_f8d763d75f7f91850d85cb132808f943" nm="EnablePromoteConstant"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="153" cb="5" le="153" ce="47" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="153" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="153" cb="5">
<n19 lb="153" cb="5"/>
</n32>
</mex>
<n32 lb="153" cb="13" le="153" ce="46">
<ce lb="153" cb="13" le="153" ce="46" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_13320b7090f1ec03b50b28af7fbef549">
<exp pvirg="true"/>
<n32 lb="153" cb="13">
<drx lb="153" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_13320b7090f1ec03b50b28af7fbef549" nm="createAArch64PromoteConstantPass"/>
</n32>
</ce>
</n32>
</mce>
</if>
<if lb="154" cb="3" le="155" ce="38">
<xop lb="154" cb="7" le="154" ce="40" kind="!=">
<n32 lb="154" cb="7" le="154" ce="23">
<mce lb="154" cb="7" le="154" ce="23" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd">
<exp pvirg="true"/>
<mex lb="154" cb="7" le="154" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd" nm="getOptLevel" arrow="1">
<n32 lb="154" cb="7">
<n32 lb="154" cb="7">
<mex lb="154" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="154" cb="7">
<n19 lb="154" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="154" cb="28" le="154" ce="40">
<drx lb="154" cb="28" le="154" ce="40" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
<mce lb="155" cb="5" le="155" ce="38" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="155" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="155" cb="5">
<n19 lb="155" cb="5"/>
</n32>
</mex>
<ce lb="155" cb="13" le="155" ce="37" nbparm="1" id="6a7caca5aec710651b425d5b684553e6_ed76c87837174f9e11d5debf0fed235a">
<exp pvirg="true"/>
<n32 lb="155" cb="13">
<drx lb="155" cb="13" kind="lvalue" id="6a7caca5aec710651b425d5b684553e6_ed76c87837174f9e11d5debf0fed235a" nm="createGlobalMergePass"/>
</n32>
<n32 lb="155" cb="35">
<n32 lb="155" cb="35">
<mex lb="155" cb="35" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="155" cb="35">
<n19 lb="155" cb="35"/>
</n32>
</mex>
</n32>
</n32>
</ce>
</mce>
</if>
<if lb="156" cb="3" le="157" ce="52">
<xop lb="156" cb="7" le="156" ce="40" kind="!=">
<n32 lb="156" cb="7" le="156" ce="23">
<mce lb="156" cb="7" le="156" ce="23" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd">
<exp pvirg="true"/>
<mex lb="156" cb="7" le="156" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd" nm="getOptLevel" arrow="1">
<n32 lb="156" cb="7">
<n32 lb="156" cb="7">
<mex lb="156" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="156" cb="7">
<n19 lb="156" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="156" cb="28" le="156" ce="40">
<drx lb="156" cb="28" le="156" ce="40" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
<mce lb="157" cb="5" le="157" ce="52" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="157" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="157" cb="5">
<n19 lb="157" cb="5"/>
</n32>
</mex>
<n32 lb="157" cb="13" le="157" ce="51">
<ce lb="157" cb="13" le="157" ce="51" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_e68a6c177f2199cf504bfec627c38a77">
<exp pvirg="true"/>
<n32 lb="157" cb="13">
<drx lb="157" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_e68a6c177f2199cf504bfec627c38a77" nm="createAArch64AddressTypePromotionPass"/>
</n32>
</ce>
</n32>
</mce>
</if>
<rx lb="159" cb="3" le="159" ce="10" pvirg="true">
<n9 lb="159" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addInstSelector" id="511020a277cbb82c397b5a4d60a8a0f5_5f0cedb124feb590f5ced0657fefde4a" file="1" linestart="162" lineend="172" previous="511020a277cbb82c397b5a4d60a8a0f5_5f0cedb124feb590f5ced0657fefde4a" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="162" cb="43" le="172" ce="1">
<mce lb="163" cb="3" le="163" ce="73" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="163" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="163" cb="3">
<n19 lb="163" cb="3"/>
</n32>
</mex>
<n32 lb="163" cb="11" le="163" ce="72">
<ce lb="163" cb="11" le="163" ce="72" nbparm="2" id="a54e3233ba352421e4357083c4a6d8d5_7e85acd29ba4111e2a30884c2cf66bc7">
<exp pvirg="true"/>
<n32 lb="163" cb="11">
<drx lb="163" cb="11" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_7e85acd29ba4111e2a30884c2cf66bc7" nm="createAArch64ISelDag"/>
</n32>
<mce lb="163" cb="32" le="163" ce="56" nbparm="0" id="511020a277cbb82c397b5a4d60a8a0f5_3195261727df751f44a6636f0280c84a">
<exp pvirg="true"/>
<mex lb="163" cb="32" id="511020a277cbb82c397b5a4d60a8a0f5_3195261727df751f44a6636f0280c84a" nm="getAArch64TargetMachine" arrow="1">
<n32 lb="163" cb="32">
<n19 lb="163" cb="32"/>
</n32>
</mex>
</mce>
<mce lb="163" cb="59" le="163" ce="71" nbparm="0" id="e9864f37b507319dbba5c806f7b7d57d_10117fbab6e0870169c43e9eaaf66027">
<exp pvirg="true"/>
<mex lb="163" cb="59" id="e9864f37b507319dbba5c806f7b7d57d_10117fbab6e0870169c43e9eaaf66027" nm="getOptLevel" arrow="1">
<n32 lb="163" cb="59">
<n19 lb="163" cb="59"/>
</n32>
</mex>
</mce>
</ce>
</n32>
</mce>
<if lb="167" cb="3" le="169" ce="54">
<xop lb="167" cb="7" le="168" ce="36" kind="&amp;&amp;">
<mce lb="167" cb="7" le="167" ce="56" nbparm="0" id="964db559ab8975d644659cb2b7df9488_279af61b0faafcb904b8ff47bf82a09e">
<exp pvirg="true"/>
<mex lb="167" cb="7" le="167" ce="44" id="964db559ab8975d644659cb2b7df9488_279af61b0faafcb904b8ff47bf82a09e" nm="isTargetELF" point="1">
<mce lb="167" cb="7" le="167" ce="42" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="167" cb="7" le="167" ce="40" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="167" cb="7">
<n32 lb="167" cb="7">
<mex lb="167" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="167" cb="7">
<n19 lb="167" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</mex>
</mce>
<xop lb="168" cb="7" le="168" ce="36" kind="!=">
<n32 lb="168" cb="7" le="168" ce="19">
<mce lb="168" cb="7" le="168" ce="19" nbparm="0" id="e9864f37b507319dbba5c806f7b7d57d_10117fbab6e0870169c43e9eaaf66027">
<exp pvirg="true"/>
<mex lb="168" cb="7" id="e9864f37b507319dbba5c806f7b7d57d_10117fbab6e0870169c43e9eaaf66027" nm="getOptLevel" arrow="1">
<n32 lb="168" cb="7">
<n19 lb="168" cb="7"/>
</n32>
</mex>
</mce>
</n32>
<n32 lb="168" cb="24" le="168" ce="36">
<drx lb="168" cb="24" le="168" ce="36" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
</xop>
<mce lb="169" cb="5" le="169" ce="54" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="169" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="169" cb="5">
<n19 lb="169" cb="5"/>
</n32>
</mex>
<n32 lb="169" cb="13" le="169" ce="53">
<ce lb="169" cb="13" le="169" ce="53" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_be9da8b185c9851b2e1370f96229099d">
<exp pvirg="true"/>
<n32 lb="169" cb="13">
<drx lb="169" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_be9da8b185c9851b2e1370f96229099d" nm="createAArch64CleanupLocalDynamicTLSPass"/>
</n32>
</ce>
</n32>
</mce>
</if>
<rx lb="171" cb="3" le="171" ce="10" pvirg="true">
<n9 lb="171" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addILPOpts" id="511020a277cbb82c397b5a4d60a8a0f5_fb729dc51740df1003f23e0c7bf5a3a7" file="1" linestart="174" lineend="181" previous="511020a277cbb82c397b5a4d60a8a0f5_fb729dc51740df1003f23e0c7bf5a3a7" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="174" cb="38" le="181" ce="1">
<if lb="175" cb="3" le="176" ce="47">
<n32 lb="175" cb="7">
<mce lb="175" cb="7" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="175" cb="7" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="175" cb="7">
<drx lb="175" cb="7" kind="lvalue" id="511020a277cbb82c397b5a4d60a8a0f5_87cb7b8afa5a2cf22192259884cb17c1" nm="EnableCCMP"/>
</n32>
</mex>
</mce>
</n32>
<mce lb="176" cb="5" le="176" ce="47" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="176" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="176" cb="5">
<n19 lb="176" cb="5"/>
</n32>
</mex>
<n32 lb="176" cb="13" le="176" ce="46">
<ce lb="176" cb="13" le="176" ce="46" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_1db5ae63a22ba4eeafd18fd869fc7144">
<exp pvirg="true"/>
<n32 lb="176" cb="13">
<drx lb="176" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_1db5ae63a22ba4eeafd18fd869fc7144" nm="createAArch64ConditionalCompares"/>
</n32>
</ce>
</n32>
</mce>
</if>
<mce lb="177" cb="3" le="177" ce="30" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57">
<exp pvirg="true"/>
<mex lb="177" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57" nm="addPass" arrow="1">
<n32 lb="177" cb="3">
<n19 lb="177" cb="3"/>
</n32>
</mex>
<n32 lb="177" cb="11" le="177" ce="12">
<uo lb="177" cb="11" le="177" ce="12" kind="&amp;">
<drx lb="177" cb="12" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_a86b70fd5417e59478200afd3fe6c44d" nm="EarlyIfConverterID"/>
</uo>
</n32>
</mce>
<if lb="178" cb="3" le="179" ce="49">
<n32 lb="178" cb="7">
<mce lb="178" cb="7" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="178" cb="7" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="178" cb="7">
<drx lb="178" cb="7" kind="lvalue" id="511020a277cbb82c397b5a4d60a8a0f5_430059c147dfb534f8ed188ac09e8643" nm="EnableStPairSuppress"/>
</n32>
</mex>
</mce>
</n32>
<mce lb="179" cb="5" le="179" ce="49" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="179" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="179" cb="5">
<n19 lb="179" cb="5"/>
</n32>
</mex>
<n32 lb="179" cb="13" le="179" ce="48">
<ce lb="179" cb="13" le="179" ce="48" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_f28b291d1ba873a151d35dbfc3b95650">
<exp pvirg="true"/>
<n32 lb="179" cb="13">
<drx lb="179" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_f28b291d1ba873a151d35dbfc3b95650" nm="createAArch64StorePairSuppressPass"/>
</n32>
</ce>
</n32>
</mce>
</if>
<rx lb="180" cb="3" le="180" ce="10" pvirg="true">
<n9 lb="180" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addPreRegAlloc" id="511020a277cbb82c397b5a4d60a8a0f5_1d0d6e4d6c593bd0d13b6898f17404b0" file="1" linestart="183" lineend="188" previous="511020a277cbb82c397b5a4d60a8a0f5_1d0d6e4d6c593bd0d13b6898f17404b0" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="183" cb="42" le="188" ce="1">
<if lb="185" cb="3" le="186" ce="41">
<xop lb="185" cb="7" le="185" ce="48" kind="&amp;&amp;">
<xop lb="185" cb="7" le="185" ce="40" kind="!=">
<n32 lb="185" cb="7" le="185" ce="23">
<mce lb="185" cb="7" le="185" ce="23" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd">
<exp pvirg="true"/>
<mex lb="185" cb="7" le="185" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd" nm="getOptLevel" arrow="1">
<n32 lb="185" cb="7">
<n32 lb="185" cb="7">
<mex lb="185" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="185" cb="7">
<n19 lb="185" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="185" cb="28" le="185" ce="40">
<drx lb="185" cb="28" le="185" ce="40" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
<n32 lb="185" cb="48">
<mce lb="185" cb="48" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="185" cb="48" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="185" cb="48">
<drx lb="185" cb="48" kind="lvalue" id="511020a277cbb82c397b5a4d60a8a0f5_f09b8ee45adfea8e61cd08c478a448b1" nm="EnableAdvSIMDScalar"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="186" cb="5" le="186" ce="41" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="186" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="186" cb="5">
<n19 lb="186" cb="5"/>
</n32>
</mex>
<n32 lb="186" cb="13" le="186" ce="40">
<ce lb="186" cb="13" le="186" ce="40" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_19edb628147c5e634e1acdb99409dc3c">
<exp pvirg="true"/>
<n32 lb="186" cb="13">
<drx lb="186" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_19edb628147c5e634e1acdb99409dc3c" nm="createAArch64AdvSIMDScalar"/>
</n32>
</ce>
</n32>
</mce>
</if>
<rx lb="187" cb="3" le="187" ce="10" pvirg="true">
<n9 lb="187" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addPostRegAlloc" id="511020a277cbb82c397b5a4d60a8a0f5_c220f5edfc3dc2e26b0e1c4a3773c5a3" file="1" linestart="190" lineend="195" previous="511020a277cbb82c397b5a4d60a8a0f5_c220f5edfc3dc2e26b0e1c4a3773c5a3" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="190" cb="43" le="195" ce="1">
<if lb="192" cb="3" le="193" ce="51">
<xop lb="192" cb="7" le="192" ce="48" kind="&amp;&amp;">
<xop lb="192" cb="7" le="192" ce="40" kind="!=">
<n32 lb="192" cb="7" le="192" ce="23">
<mce lb="192" cb="7" le="192" ce="23" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd">
<exp pvirg="true"/>
<mex lb="192" cb="7" le="192" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd" nm="getOptLevel" arrow="1">
<n32 lb="192" cb="7">
<n32 lb="192" cb="7">
<mex lb="192" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="192" cb="7">
<n19 lb="192" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="192" cb="28" le="192" ce="40">
<drx lb="192" cb="28" le="192" ce="40" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
<n32 lb="192" cb="48">
<mce lb="192" cb="48" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="192" cb="48" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="192" cb="48">
<drx lb="192" cb="48" kind="lvalue" id="511020a277cbb82c397b5a4d60a8a0f5_d5ce9771eca6376c3a1e2f21d933c7ab" nm="EnableDeadRegisterElimination"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="193" cb="5" le="193" ce="51" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="193" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="193" cb="5">
<n19 lb="193" cb="5"/>
</n32>
</mex>
<n32 lb="193" cb="13" le="193" ce="50">
<ce lb="193" cb="13" le="193" ce="50" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_5f193674c2c2b023c056de0663eacce1">
<exp pvirg="true"/>
<n32 lb="193" cb="13">
<drx lb="193" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_5f193674c2c2b023c056de0663eacce1" nm="createAArch64DeadRegisterDefinitions"/>
</n32>
</ce>
</n32>
</mce>
</if>
<rx lb="194" cb="3" le="194" ce="10" pvirg="true">
<n9 lb="194" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addPreSched2" id="511020a277cbb82c397b5a4d60a8a0f5_e623e3a2ae6f92691b2f60a449e730f9" file="1" linestart="197" lineend="204" previous="511020a277cbb82c397b5a4d60a8a0f5_e623e3a2ae6f92691b2f60a449e730f9" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="197" cb="40" le="204" ce="1">
<mce lb="199" cb="3" le="199" ce="42" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="199" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="199" cb="3">
<n19 lb="199" cb="3"/>
</n32>
</mex>
<n32 lb="199" cb="11" le="199" ce="41">
<ce lb="199" cb="11" le="199" ce="41" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_b9f0a88d4aa0492af037959e8c1ca5ab">
<exp pvirg="true"/>
<n32 lb="199" cb="11">
<drx lb="199" cb="11" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_b9f0a88d4aa0492af037959e8c1ca5ab" nm="createAArch64ExpandPseudoPass"/>
</n32>
</ce>
</n32>
</mce>
<if lb="201" cb="3" le="202" ce="53">
<xop lb="201" cb="7" le="201" ce="48" kind="&amp;&amp;">
<xop lb="201" cb="7" le="201" ce="40" kind="!=">
<n32 lb="201" cb="7" le="201" ce="23">
<mce lb="201" cb="7" le="201" ce="23" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd">
<exp pvirg="true"/>
<mex lb="201" cb="7" le="201" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd" nm="getOptLevel" arrow="1">
<n32 lb="201" cb="7">
<n32 lb="201" cb="7">
<mex lb="201" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="201" cb="7">
<n19 lb="201" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="201" cb="28" le="201" ce="40">
<drx lb="201" cb="28" le="201" ce="40" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
<n32 lb="201" cb="48">
<mce lb="201" cb="48" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="201" cb="48" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="201" cb="48">
<drx lb="201" cb="48" kind="lvalue" id="511020a277cbb82c397b5a4d60a8a0f5_4d0774011930609e6595c72e50c50a18" nm="EnableLoadStoreOpt"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="202" cb="5" le="202" ce="53" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="202" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="202" cb="5">
<n19 lb="202" cb="5"/>
</n32>
</mex>
<n32 lb="202" cb="13" le="202" ce="52">
<ce lb="202" cb="13" le="202" ce="52" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_7cbb2c92b402f204698aa8c296124aa8">
<exp pvirg="true"/>
<n32 lb="202" cb="13">
<drx lb="202" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_7cbb2c92b402f204698aa8c296124aa8" nm="createAArch64LoadStoreOptimizationPass"/>
</n32>
</ce>
</n32>
</mce>
</if>
<rx lb="203" cb="3" le="203" ce="10" pvirg="true">
<n9 lb="203" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addPreEmitPass" id="511020a277cbb82c397b5a4d60a8a0f5_b8f470867bb468592314ebff3fa8b1d0" file="1" linestart="206" lineend="214" previous="511020a277cbb82c397b5a4d60a8a0f5_b8f470867bb468592314ebff3fa8b1d0" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="206" cb="42" le="214" ce="1">
<mce lb="209" cb="3" le="209" ce="42" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="209" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="209" cb="3">
<n19 lb="209" cb="3"/>
</n32>
</mex>
<n32 lb="209" cb="11" le="209" ce="41">
<ce lb="209" cb="11" le="209" ce="41" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_cd9fef506c796dff09edbf62cc13f971">
<exp pvirg="true"/>
<n32 lb="209" cb="11">
<drx lb="209" cb="11" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_cd9fef506c796dff09edbf62cc13f971" nm="createAArch64BranchRelaxation"/>
</n32>
</ce>
</n32>
</mce>
<if lb="210" cb="3" le="212" ce="42">
<xop lb="210" cb="7" le="211" ce="58" kind="&amp;&amp;">
<xop lb="210" cb="7" le="210" ce="48" kind="&amp;&amp;">
<xop lb="210" cb="7" le="210" ce="40" kind="!=">
<n32 lb="210" cb="7" le="210" ce="23">
<mce lb="210" cb="7" le="210" ce="23" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd">
<exp pvirg="true"/>
<mex lb="210" cb="7" le="210" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_26929008a208354d28a5a581fc369cfd" nm="getOptLevel" arrow="1">
<n32 lb="210" cb="7">
<n32 lb="210" cb="7">
<mex lb="210" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="210" cb="7">
<n19 lb="210" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="210" cb="28" le="210" ce="40">
<drx lb="210" cb="28" le="210" ce="40" id="45c615104112f38418593d19b274cd4b_c2ed41189dc4ac64410f9dc962a944bf" nm="None"/>
</n32>
</xop>
<n32 lb="210" cb="48">
<mce lb="210" cb="48" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="210" cb="48" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="210" cb="48">
<drx lb="210" cb="48" kind="lvalue" id="511020a277cbb82c397b5a4d60a8a0f5_1c9494d9fe10592b59614570d2c2f835" nm="EnableCollectLOH"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="211" cb="7" le="211" ce="58" nbparm="0" id="964db559ab8975d644659cb2b7df9488_7c5c8aabe39b11115fe5780e24f88c18">
<exp pvirg="true"/>
<mex lb="211" cb="7" le="211" ce="44" id="964db559ab8975d644659cb2b7df9488_7c5c8aabe39b11115fe5780e24f88c18" nm="isTargetMachO" point="1">
<mce lb="211" cb="7" le="211" ce="42" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="211" cb="7" le="211" ce="40" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="211" cb="7">
<n32 lb="211" cb="7">
<mex lb="211" cb="7" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="211" cb="7">
<n19 lb="211" cb="7"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</mex>
</mce>
</xop>
<mce lb="212" cb="5" le="212" ce="42" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="212" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="212" cb="5">
<n19 lb="212" cb="5"/>
</n32>
</mex>
<n32 lb="212" cb="13" le="212" ce="41">
<ce lb="212" cb="13" le="212" ce="41" nbparm="0" id="a54e3233ba352421e4357083c4a6d8d5_d311f99c7700ed6ac41c831374f9de60">
<exp pvirg="true"/>
<n32 lb="212" cb="13">
<drx lb="212" cb="13" kind="lvalue" id="a54e3233ba352421e4357083c4a6d8d5_d311f99c7700ed6ac41c831374f9de60" nm="createAArch64CollectLOHPass"/>
</n32>
</ce>
</n32>
</mce>
</if>
<rx lb="213" cb="3" le="213" ce="10" pvirg="true">
<n9 lb="213" cb="10"/>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
