
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010433                       # Number of seconds simulated
sim_ticks                                 10432839600                       # Number of ticks simulated
final_tick                               538208216145                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194744                       # Simulator instruction rate (inst/s)
host_op_rate                                   247474                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 252599                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341356                       # Number of bytes of host memory used
host_seconds                                 41302.05                       # Real time elapsed on the host
sim_insts                                  8043338744                       # Number of instructions simulated
sim_ops                                   10221195009                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       128768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       321024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       187392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       188672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       186880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       189568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       110592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       273408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1621632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       649728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            649728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1006                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1464                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1474                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1481                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2136                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12669                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5076                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5076                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       453951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12342565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       429413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30770530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       441682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17961745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       417144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18084434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       441682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17912669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       331262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18170317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       417144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10600374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       453951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26206480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155435343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       453951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       429413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       441682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       417144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       441682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       331262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       417144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       453951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3386231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          62277196                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               62277196                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          62277196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       453951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12342565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       429413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30770530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       441682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17961745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       417144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18084434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       441682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17912669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       331262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18170317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       417144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10600374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       453951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26206480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              217712539                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25018801                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068893                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692631                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204680                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       868607                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          814059                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          214063                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9323                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19957091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11560636                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068893                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1028122                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2413936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         557647                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        415287                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222558                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204731                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23136653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20722717     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112548      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          178601      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242030      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248835      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210740      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          117807      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          176279      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1127096      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23136653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082694                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462078                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19756123                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       618200                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409600                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2647                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        350078                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340475                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14189780                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1523                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        350078                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19809878                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128645                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       366769                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359264                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       122014                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14184407                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16365                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19793827                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65981127                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65981127                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2640429                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3529                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1840                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           368615                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1331158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       719000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8457                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164034                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14167437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3539                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13458649                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1977                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1565417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3736307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23136653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17446411     75.41%     75.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2336502     10.10%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1186186      5.13%     90.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       894908      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       703064      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       283505      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180009      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93328      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12740      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23136653                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2488     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8259     36.57%     47.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11839     52.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11319116     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200041      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1221298      9.07%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716507      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13458649                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.537941                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22586                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50078514                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15736447                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13250782                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13481235                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26671                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216607                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9950                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        350078                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         101610                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11919                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14171002                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1331158                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       719000                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1842                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114676                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233509                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13267527                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147368                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       191122                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863811                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885562                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716443                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530302                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13250893                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13250782                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7607051                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20500829                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529633                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371061                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1865708                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       207010                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22786575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17742743     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2497788     10.96%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       946125      4.15%     92.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       449784      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       377561      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       217770      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       192842      0.85%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        85936      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       276026      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22786575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       276026                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36681488                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28692105                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1882148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.501879                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.501879                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399700                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399700                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59713522                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18459185                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13150135                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25018801                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1956732                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1765090                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       105136                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       735218                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          696201                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          107694                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4620                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20717528                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12314681                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1956732                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       803895                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2432900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         330384                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        439679                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1191576                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       105496                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23812790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.936652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21379890     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           86033      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          178185      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           73426      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          402411      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          359093      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           69473      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147139      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1117140      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23812790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078210                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492217                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20603885                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       554900                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2423658                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7905                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        222437                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       172105                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14442296                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1502                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        222437                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20625860                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         380858                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       106564                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2410747                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        66317                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14433800                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27305                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        24458                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          267                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     16962825                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67980393                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67980393                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15003375                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1959444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1684                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          856                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           171118                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3399954                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1717910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15565                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        82677                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14402894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13834837                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7362                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1135135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2731800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23812790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378746                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18901792     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1466601      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1208233      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       521545      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       662364      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       640894      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       364497      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        28685      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        18179      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23812790                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35025     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        272989     86.41%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7925      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8687011     62.79%     62.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121001      0.87%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          828      0.01%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3312272     23.94%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1713725     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13834837                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552978                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             315939                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022836                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     51805765                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15540076                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13714449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14150776                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24819                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       135625                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11024                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1223                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        222437                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         345492                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        17663                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14404596                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3399954                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1717910                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          856                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        60066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        62931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       122997                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13736078                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3300525                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        98759                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5014088                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1799079                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1713563                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549030                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13714958                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13714449                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7410983                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14615530                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548166                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507062                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11132129                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13082307                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1323483                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       107198                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23590353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378489                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18848650     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1729075      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       811825      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       802236      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       218254      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       933871      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        69977      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51079      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       125386      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23590353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11132129                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13082307                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4971207                       # Number of memory references committed
system.switch_cpus1.commit.loads              3264326                       # Number of loads committed
system.switch_cpus1.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1727597                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11633572                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       126830                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       125386                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37870718                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29034062                       # The number of ROB writes
system.switch_cpus1.timesIdled                 456301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1206011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11132129                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13082307                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11132129                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.247441                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.247441                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.444951                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.444951                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67891002                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       15939545                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17181031                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1668                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25018801                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2042350                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1674245                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202157                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       838271                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          795454                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          209537                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9051                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19520952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11623246                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2042350                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1004991                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2554336                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         577127                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        595867                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1204737                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       200701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23042829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20488493     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          276915      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          318790      1.38%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          175309      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          202198      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          111328      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           76093      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          198323      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1195380      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23042829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081633                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464580                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19357177                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       762970                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2532514                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20635                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        369532                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       331674                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2143                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14187375                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11233                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        369532                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19389137                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         242965                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       432353                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2522385                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        86448                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14177609                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         20917                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        41046                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19698834                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66020977                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66020977                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16770827                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2928002                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3757                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2119                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           234172                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1357126                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       738916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19438                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       163409                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14153778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3764                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13361463                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19075                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1801815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4176393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          470                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23042829                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579853                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269671                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17414626     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2263119      9.82%     85.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1216312      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       841851      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       736334      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       375793      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        91744      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58998      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        44052      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23042829                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3419     11.61%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         12728     43.24%     54.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13292     45.15%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11179197     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209123      1.57%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1634      0.01%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1238576      9.27%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       732933      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13361463                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534057                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              29439                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002203                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49814269                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15959488                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13133634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13390902                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        33130                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       244854                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        18773                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          817                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        369532                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         196019                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13727                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14157563                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1357126                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       738916                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2119                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       116463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230848                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13159957                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1161632                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       201506                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1894311                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1839916                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            732679                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526003                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13133932                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13133634                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7806232                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20449436                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524951                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381733                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9851134                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12086174                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2071527                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203224                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22673297                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533058                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.351702                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17735312     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2288974     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       961042      4.24%     92.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       576778      2.54%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       398635      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       257846      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       134542      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       107584      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       212584      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22673297                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9851134                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12086174                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1832413                       # Number of memory references committed
system.switch_cpus2.commit.loads              1112270                       # Number of loads committed
system.switch_cpus2.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1729585                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10896410                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245927                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       212584                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36618349                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28684950                       # The number of ROB writes
system.switch_cpus2.timesIdled                 301912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1975972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9851134                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12086174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9851134                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.539687                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.539687                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393749                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393749                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59368726                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18225192                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13242023                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3290                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25018801                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2043101                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1675145                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202035                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       838074                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          795638                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          209324                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9001                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19516342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11624553                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2043101                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1004962                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2554443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         577337                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        591905                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1204121                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       200534                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23034743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20480300     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          276698      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          319407      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          175139      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          201929      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          111321      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           76088      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          198068      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1195793      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23034743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081663                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464633                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19353643                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       757962                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2532611                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        20608                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        369918                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       331557                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2135                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14188342                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11131                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        369918                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19385821                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         256735                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       413224                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2522264                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86772                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14178223                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21189                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        41016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19699654                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     66021907                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     66021907                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16768105                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2931538                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3717                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2081                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           235132                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1356852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       738709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19434                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       163417                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14154256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3726                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13358258                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19177                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1804546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4191741                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23034743                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579918                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269722                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17407688     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2262948      9.82%     85.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1215865      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       841702      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       736086      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375671      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        91768      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58953      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        44062      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23034743                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3457     11.80%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12615     43.05%     54.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13228     45.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11176908     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208928      1.56%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1634      0.01%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1238191      9.27%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       732597      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13358258                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533929                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29300                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002193                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49799736                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15962657                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13131032                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13387558                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        32881                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       244743                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18655                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          817                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        369918                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         208907                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14177                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14158005                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6316                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1356852                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       738709                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2081                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       116237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230438                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13157241                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1161194                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       201017                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1893539                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1839326                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            732345                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525894                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13131340                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13131032                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7804335                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20445259                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524847                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381719                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9849595                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12084291                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2073875                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       203060                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22664825                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533174                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.351922                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17727877     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2288791     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       960625      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       576054      2.54%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       399038      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       257595      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       134514      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       107771      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       212560      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22664825                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9849595                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12084291                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1832160                       # Number of memory references committed
system.switch_cpus3.commit.loads              1112106                       # Number of loads committed
system.switch_cpus3.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1729300                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10894736                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       245894                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       212560                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36610366                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28686270                       # The number of ROB writes
system.switch_cpus3.timesIdled                 301686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1984058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9849595                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12084291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9849595                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.540084                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.540084                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393688                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393688                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59356353                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18221450                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13242728                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3290                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25018801                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2044387                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1675756                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       201915                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       835571                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          795261                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          209621                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9015                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19522541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11634438                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2044387                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1004882                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2557040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         577925                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        588937                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1204673                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       200404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23041244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.970290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20484204     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          277197      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          319802      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          175523      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          201799      0.88%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          111305      0.48%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           75495      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          197962      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1197957      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23041244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081714                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465028                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19358254                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       756627                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2535153                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20621                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        370588                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       332202                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2139                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14202731                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11313                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        370588                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19390379                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         249702                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       419180                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2524856                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86530                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14192593                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20919                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        41108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19719056                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66090608                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66090608                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16775942                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2943099                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3727                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2092                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           235060                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1359802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       739532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19809                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       163659                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14168276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13369138                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19199                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1812158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4213997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          442                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23041244                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580226                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270071                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17411759     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2261564      9.82%     85.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1216798      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       843447      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       736452      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       376459      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        91921      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        58744      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        44100      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23041244                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3396     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12949     43.98%     55.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13095     44.48%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11184949     83.66%     83.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       209283      1.57%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1634      0.01%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1239942      9.27%     94.51% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       733330      5.49%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13369138                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534364                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29440                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002202                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     49828159                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15984308                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13140490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13398578                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        33496                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       247186                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        19163                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          817                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        370588                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         201581                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13975                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14172034                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1359802                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       739532                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2091                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       115644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       114475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       230119                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13166985                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1162304                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       202153                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1895391                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1840776                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            733087                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526284                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13140793                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13140490                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7810047                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20461071                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525225                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381703                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9854130                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12089921                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2082263                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       202965                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22670656                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533285                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.352142                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17731811     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2289905     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       960800      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       575704      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       399382      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       257627      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       134975      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       107825      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       212627      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22670656                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9854130                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12089921                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1832982                       # Number of memory references committed
system.switch_cpus4.commit.loads              1112614                       # Number of loads committed
system.switch_cpus4.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1730131                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10899803                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       246017                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       212627                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36630148                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28714981                       # The number of ROB writes
system.switch_cpus4.timesIdled                 301708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1977557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9854130                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12089921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9854130                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.538915                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.538915                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393869                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393869                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        59398163                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18234078                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13254055                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3290                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                25018801                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1900120                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1700387                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       153122                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1287469                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1251841                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          111341                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4588                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20164774                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10807671                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1900120                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1363182                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2408451                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         504373                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        273282                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1221077                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       149960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23196929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.760924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20788478     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          371163      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          182084      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          365969      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          113574      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          340324      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           52609      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           85663      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          897065      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23196929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075948                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.431982                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19935096                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       507904                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2403425                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2021                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        348482                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       175735                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1940                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12059042                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4580                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        348482                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19961569                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         301040                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       127766                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2378934                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        79131                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12041018                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9390                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        62515                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15745929                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     54524141                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     54524141                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12720950                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3024972                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1582                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          806                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           174034                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2202975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       344823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3053                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78528                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11976631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11196229                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7228                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2195615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4532581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23196929                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482660                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093873                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18287087     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1531300      6.60%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1659507      7.15%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       959641      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       487835      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       122720      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       142589      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3482      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2768      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23196929                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18403     57.50%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7428     23.21%     80.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6177     19.30%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8760551     78.25%     78.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        85746      0.77%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          778      0.01%     79.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2007701     17.93%     96.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       341453      3.05%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11196229                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.447513                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32008                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002859                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45628623                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14173863                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10908951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11228237                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8884                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       454967                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9051                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        348482                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         199893                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         9766                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11978229                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2202975                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       344823                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4034                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       103078                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       162016                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11055798                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1979420                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       140431                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2320829                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1681918                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            341409                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.441900                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10911672                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10908951                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6608587                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14277380                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.436030                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.462871                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8696656                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9764977                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2213688                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       151987                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22848447                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427380                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.298816                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19225727     84.14%     84.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1413608      6.19%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       917647      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       287255      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       483365      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        91794      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        58715      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        53098      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       317238      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22848447                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8696656                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9764977                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2083776                       # Number of memory references committed
system.switch_cpus5.commit.loads              1748004                       # Number of loads committed
system.switch_cpus5.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1500318                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8526067                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       119542                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       317238                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34509848                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24306068                       # The number of ROB writes
system.switch_cpus5.timesIdled                 452614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1821872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8696656                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9764977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8696656                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.876830                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.876830                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347605                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347605                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        51433562                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14186488                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12849953                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1566                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25018795                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2268890                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1889659                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       208521                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       896327                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          831172                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          244176                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9756                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19768031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12448175                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2268890                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1075348                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2595049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         579690                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        628144                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1229048                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       199472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23360509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.654836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.029989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20765460     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          158466      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          201683      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          320429      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133440      0.57%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          171256      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          201105      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           91841      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1316829      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23360509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090687                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.497553                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19652373                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       754980                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2582884                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1251                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        369014                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       344461                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15214348                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1615                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        369014                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19672347                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          63449                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       636418                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2564162                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        55113                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15122476                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8039                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21125736                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     70328468                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     70328468                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17661079                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3464657                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3706                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           194211                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1415921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       739475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8181                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       167660                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14764094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14159867                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14476                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1802938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3672681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          187                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23360509                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606145                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.326870                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17358283     74.31%     74.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2740790     11.73%     86.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1116497      4.78%     90.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       627849      2.69%     93.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       848824      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       261885      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       257723      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       137787      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10871      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23360509                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          97992     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13019     10.53%     89.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12672     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11929147     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       193553      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1752      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1298551      9.17%     94.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       736864      5.20%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14159867                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.565969                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             123683                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008735                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     51818402                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16570830                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13789559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14283550                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10432                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       268002                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9898                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        369014                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48657                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6229                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14767815                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11079                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1415921                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       739475                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1954                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       124117                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       240241                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13912238                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1276876                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       247629                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2013653                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1966635                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            736777                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556071                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13789640                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13789559                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8261647                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22198418                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551168                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372173                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10275078                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12661350                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2106508                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3531                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       210080                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22991495                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.550697                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.370841                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17631127     76.69%     76.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2716921     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       987186      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       490675      2.13%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       449268      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       189013      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       186792      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        88961      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       251552      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22991495                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10275078                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12661350                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1877496                       # Number of memory references committed
system.switch_cpus6.commit.loads              1147919                       # Number of loads committed
system.switch_cpus6.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1835172                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11399416                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       261464                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       251552                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37507736                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29904740                       # The number of ROB writes
system.switch_cpus6.timesIdled                 302337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1658286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10275078                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12661350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10275078                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.434901                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.434901                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410694                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410694                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        62602670                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19271822                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14070870                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3528                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25018801                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2041054                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1669773                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       201701                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       839162                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          801782                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          209075                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9031                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19789274                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11584115                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2041054                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1010857                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2425851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         587920                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        343173                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1219098                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       203093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22940191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20514340     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          132083      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          207055      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          329619      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          136195      0.59%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          152563      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          163764      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          106273      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1198299      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22940191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081581                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463016                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19610673                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       523604                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2418100                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6218                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        381592                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       334026                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14144040                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1654                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        381592                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19641807                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         166911                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       270283                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2393592                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        86002                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14134486                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1660                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         24264                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        32860                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         2775                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19621445                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65747044                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65747044                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16703309                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2918118                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3605                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1985                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           263502                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1348613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       723357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21788                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       166162                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14112805                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13335195                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16721                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1826724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4094519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          358                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22940191                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581303                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273734                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17320863     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2254529      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1231024      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       842429      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       787496      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       225239      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       176739      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        60258      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        41614      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22940191                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3185     12.65%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9730     38.64%     51.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12268     48.72%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11171355     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       211085      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1232260      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       718880      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13335195                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533007                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              25183                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001888                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     49652484                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15943293                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13116745                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13360378                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        39459                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       246232                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        22473                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          860                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        381592                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         118186                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12043                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14116447                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5890                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1348613                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       723357                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1989                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          153                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       116822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       115851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       232673                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13142402                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1158358                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       192792                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1876884                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1847594                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            718526                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525301                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13116978                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13116745                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7670861                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20044724                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524276                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382687                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9811573                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12026205                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2090260                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       205667                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22558599                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533110                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386312                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17674146     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2366455     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       921298      4.08%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       496058      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       370938      1.64%     96.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       207168      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       128296      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       114308      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       279932      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22558599                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9811573                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12026205                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1803265                       # Number of memory references committed
system.switch_cpus7.commit.loads              1102381                       # Number of loads committed
system.switch_cpus7.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1726191                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10836573                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       244293                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       279932                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36395067                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28614566                       # The number of ROB writes
system.switch_cpus7.timesIdled                 321020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2078610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9811573                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12026205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9811573                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.549928                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.549928                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392168                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392168                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59262688                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18184568                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13188980                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3256                       # number of misc regfile writes
system.l2.replacements                          12671                       # number of replacements
system.l2.tagsinuse                      32764.644839                       # Cycle average of tags in use
system.l2.total_refs                          1746129                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45439                       # Sample count of references to valid blocks.
system.l2.avg_refs                          38.427980                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           408.581600                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.745540                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    463.628005                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     31.458202                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1225.587296                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.823864                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    739.699397                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.858993                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    739.011855                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     27.508762                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    733.844388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     23.419130                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    693.102887                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.806353                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    416.074890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.968064                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1087.049655                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2519.094274                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4134.033074                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3079.118307                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3181.460181                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3141.301479                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4007.690939                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1944.489111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4022.288593                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012469                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000908                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.014149                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000960                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.037402                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000849                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.022574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000850                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022553                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.022395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000715                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.021152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.012698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000945                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.033174                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.076877                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.126161                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.093967                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.097090                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.095865                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.122305                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.059341                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.122751                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999898                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3028                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5477                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4129                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4159                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4158                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4037                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2868                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4981                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32848                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12782                       # number of Writeback hits
system.l2.Writeback_hits::total                 12782                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   102                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3043                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4144                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4174                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4173                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4043                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2880                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4996                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32950                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3043                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5486                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4144                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4174                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4173                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4043                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2880                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4996                       # number of overall hits
system.l2.overall_hits::total                   32950                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1006                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1461                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1471                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1457                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1481                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          864                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2136                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12660                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1006                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1464                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1474                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1460                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1481                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          864                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2136                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12669                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1006                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2508                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1464                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1474                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1460                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1481                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          864                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2136                       # number of overall misses
system.l2.overall_misses::total                 12669                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5488711                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    152327679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5209833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    381009241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5762531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    220213515                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5336071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    223612741                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5561465                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    220887709                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3992188                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    223703414                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5142479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    131553199                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5508939                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    322958887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1918268602                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       485870                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       418328                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       440855                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1345053                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5488711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    152327679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5209833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    381009241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5762531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    220699385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5336071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    224031069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5561465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    221328564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3992188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    223703414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5142479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    131553199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5508939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    322958887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1919613655                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5488711                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    152327679                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5209833                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    381009241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5762531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    220699385                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5336071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    224031069                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5561465                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    221328564                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3992188                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    223703414                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5142479                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    131553199                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5508939                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    322958887                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1919613655                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5590                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         7117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               45508                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12782                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12782                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               111                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5608                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5648                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         7132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45619                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5608                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5648                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         7132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45619                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.925000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.249380                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.314089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.261360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.261279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.259484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.268394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.231511                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.300126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278193                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.081081                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.925000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.248456                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.313735                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.261056                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.260977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.259187                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.268103                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.299495                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277713                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.925000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.248456                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.313735                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.261056                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.260977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.259187                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.268103                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.299495                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277713                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148343.540541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151419.164016                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148852.371429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151917.560207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160070.305556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150727.936345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 156943.264706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152014.099932                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154485.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151604.467399                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 147858.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151048.895341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151249.382353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152260.646991                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148890.243243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151197.980805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151522.006477                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 161956.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 139442.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 146951.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149450.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148343.540541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151419.164016                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148852.371429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151917.560207                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160070.305556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150750.946038                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 156943.264706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151988.513569                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154485.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151594.906849                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 147858.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151048.895341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151249.382353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152260.646991                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148890.243243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151197.980805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151520.534770                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148343.540541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151419.164016                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148852.371429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151917.560207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160070.305556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150750.946038                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 156943.264706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151988.513569                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154485.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151594.906849                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 147858.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151048.895341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151249.382353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152260.646991                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148890.243243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151197.980805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151520.534770                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5076                       # number of writebacks
system.l2.writebacks::total                      5076                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1461                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1457                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1481                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          864                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12660                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12669                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12669                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3337312                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     93731653                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3171654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    234945706                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3668592                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    135093028                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3357691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    137939493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3464883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    135997359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2420962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    137400772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3161913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     81246863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3354640                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    198518491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1180811012                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       310808                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       243279                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       265527                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       819614                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3337312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     93731653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3171654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    234945706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3668592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    135403836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3357691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    138182772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3464883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    136262886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2420962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    137400772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3161913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     81246863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3354640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    198518491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1181630626                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3337312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     93731653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3171654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    234945706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3668592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    135403836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3357691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    138182772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3464883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    136262886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2420962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    137400772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3161913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     81246863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3354640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    198518491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1181630626                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.925000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.249380                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.314089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261360                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.261279                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.259484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.268394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.231511                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.300126                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278193                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.081081                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.925000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.248456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.313735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.261056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.260977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.259187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.268103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.230769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.299495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277713                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.925000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.248456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.313735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.261056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.260977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.259187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.268103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.230769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.299495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277713                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90197.621622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93172.617296                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90618.685714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93678.511164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101905.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92466.138261                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98755.617647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93772.598912                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96246.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93340.671929                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 89665.259259                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92775.673194                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92997.441176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94035.721065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90665.945946                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92939.368446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93271.012006                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 103602.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        81093                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        88509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91068.222222                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90197.621622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93172.617296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90618.685714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93678.511164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 101905.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92488.959016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98755.617647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93746.792402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96246.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93330.743836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 89665.259259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92775.673194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92997.441176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94035.721065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90665.945946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92939.368446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93269.447154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90197.621622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93172.617296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90618.685714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93678.511164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 101905.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92488.959016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98755.617647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93746.792402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96246.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93330.743836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 89665.259259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92775.673194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92997.441176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94035.721065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90665.945946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92939.368446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93269.447154                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               507.766695                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230603                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1944137.093204                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    32.766695                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.052511                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.813729                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222507                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222507                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222507                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222507                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222507                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222507                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7633308                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7633308                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7633308                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7633308                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7633308                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7633308                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222558                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222558                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 149672.705882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 149672.705882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 149672.705882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 149672.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 149672.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 149672.705882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6156048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6156048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6156048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6156048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6156048                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6156048                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153901.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153901.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153901.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153901.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153901.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153901.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4049                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152643635                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4305                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35457.290360                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.926191                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.073809                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       840026                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         840026                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1815                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1815                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545730                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545730                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545730                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545730                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12861                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12861                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12947                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12947                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12947                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12947                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1418505035                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1418505035                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7057931                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7057931                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1425562966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1425562966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1425562966                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1425562966                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852887                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852887                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558677                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558677                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558677                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558677                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015079                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015079                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008306                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008306                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008306                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008306                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110295.080865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110295.080865                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82068.965116                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82068.965116                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110107.589866                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110107.589866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110107.589866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110107.589866                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          885                       # number of writebacks
system.cpu0.dcache.writebacks::total              885                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8827                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8898                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8898                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8898                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8898                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4034                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4049                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    361812622                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    361812622                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       972340                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       972340                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    362784962                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    362784962                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    362784962                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    362784962                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004730                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004730                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89690.783837                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89690.783837                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64822.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64822.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89598.656952                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89598.656952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89598.656952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89598.656952                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               573.824673                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1032148295                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1782639.542314                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.704218                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.120455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052411                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867180                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.919591                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1191530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1191530                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1191530                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1191530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1191530                       # number of overall hits
system.cpu1.icache.overall_hits::total        1191530                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7052443                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7052443                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7052443                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7052443                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7052443                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7052443                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1191576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1191576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1191576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1191576                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1191576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1191576                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153313.978261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153313.978261                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153313.978261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153313.978261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153313.978261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153313.978261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5609679                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5609679                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5609679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5609679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5609679                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5609679                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155824.416667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155824.416667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155824.416667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155824.416667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155824.416667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155824.416667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7994                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406960113                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8250                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              49328.498545                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   110.986045                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   145.013955                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433539                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566461                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3114812                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3114812                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1705155                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1705155                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          836                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          836                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4819967                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4819967                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4819967                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4819967                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28131                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28131                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28161                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28161                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28161                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28161                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3036754734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3036754734                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2366106                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2366106                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3039120840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3039120840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3039120840                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3039120840                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3142943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3142943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1705185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1705185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4848128                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4848128                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4848128                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4848128                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008951                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008951                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005809                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005809                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005809                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005809                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107950.472219                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107950.472219                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78870.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78870.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107919.492916                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107919.492916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107919.492916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107919.492916                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2155                       # number of writebacks
system.cpu1.dcache.writebacks::total             2155                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20146                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20146                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20167                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20167                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20167                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20167                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7985                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7985                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7994                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7994                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    784300037                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    784300037                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       581926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       581926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    784881963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    784881963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    784881963                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    784881963                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001649                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001649                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98221.670257                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98221.670257                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64658.444444                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64658.444444                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98183.883287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98183.883287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98183.883287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98183.883287                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.687253                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002528841                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1931654.799615                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    28.687253                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.045973                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818409                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1204690                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1204690                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1204690                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1204690                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1204690                       # number of overall hits
system.cpu2.icache.overall_hits::total        1204690                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7917609                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7917609                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7917609                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7917609                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7917609                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7917609                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1204737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1204737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1204737                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1204737                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1204737                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1204737                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 168459.765957                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 168459.765957                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 168459.765957                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 168459.765957                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 168459.765957                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 168459.765957                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6386040                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6386040                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6386040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6386040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6386040                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6386040                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 172595.675676                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 172595.675676                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 172595.675676                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 172595.675676                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 172595.675676                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 172595.675676                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5608                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158556549                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5864                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              27038.974932                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.397825                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.602175                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888273                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111727                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       849095                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         849095                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716094                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716094                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1675                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1645                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1565189                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1565189                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1565189                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1565189                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19324                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19324                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          487                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19811                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19811                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19811                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19811                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2267277730                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2267277730                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     60678333                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     60678333                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2327956063                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2327956063                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2327956063                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2327956063                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       868419                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       868419                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1585000                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1585000                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1585000                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1585000                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022252                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022252                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000680                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000680                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012499                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012499                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012499                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012499                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 117329.627924                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 117329.627924                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 124596.166324                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 124596.166324                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 117508.256171                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 117508.256171                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 117508.256171                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 117508.256171                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2259                       # number of writebacks
system.cpu2.dcache.writebacks::total             2259                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13734                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13734                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          469                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          469                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14203                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14203                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14203                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14203                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5590                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5590                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5608                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5608                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5608                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5608                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    509357304                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    509357304                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1551662                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1551662                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    510908966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    510908966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    510908966                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    510908966                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003538                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003538                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003538                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003538                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91119.374597                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91119.374597                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 86203.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86203.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91103.595934                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91103.595934                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91103.595934                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91103.595934                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.959097                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002528227                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939126.164410                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.959097                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046409                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818845                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1204076                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1204076                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1204076                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1204076                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1204076                       # number of overall hits
system.cpu3.icache.overall_hits::total        1204076                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7326686                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7326686                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7326686                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7326686                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7326686                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7326686                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1204121                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1204121                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1204121                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1204121                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1204121                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1204121                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162815.244444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162815.244444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162815.244444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162815.244444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162815.244444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162815.244444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5837747                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5837747                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5837747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5837747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5837747                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5837747                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166792.771429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166792.771429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166792.771429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166792.771429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166792.771429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166792.771429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5648                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158556223                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5904                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26855.728828                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.396578                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.603422                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888268                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111732                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       848862                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         848862                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       715994                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        715994                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1682                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1682                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1645                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1564856                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1564856                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1564856                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1564856                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19407                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19407                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          498                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          498                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19905                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19905                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19905                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19905                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2276163457                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2276163457                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59583666                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59583666                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2335747123                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2335747123                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2335747123                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2335747123                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       868269                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       868269                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       716492                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       716492                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1584761                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1584761                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1584761                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1584761                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022351                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022351                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000695                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000695                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012560                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012560                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012560                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012560                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 117285.693667                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 117285.693667                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 119645.915663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 119645.915663                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 117344.743682                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 117344.743682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 117344.743682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 117344.743682                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2268                       # number of writebacks
system.cpu3.dcache.writebacks::total             2268                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13777                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13777                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          480                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          480                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14257                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14257                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14257                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14257                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5630                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5630                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5648                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5648                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5648                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5648                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    515272256                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    515272256                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1465572                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1465572                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    516737828                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    516737828                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    516737828                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    516737828                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006484                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006484                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003564                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003564                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003564                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003564                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91522.603197                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91522.603197                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 81420.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81420.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91490.408640                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91490.408640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91490.408640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91490.408640                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.498575                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1002528779                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1931654.680154                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.498575                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.045671                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.818107                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1204628                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1204628                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1204628                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1204628                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1204628                       # number of overall hits
system.cpu4.icache.overall_hits::total        1204628                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7575127                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7575127                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7575127                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7575127                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7575127                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7575127                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1204673                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1204673                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1204673                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1204673                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1204673                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1204673                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 168336.155556                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 168336.155556                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 168336.155556                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 168336.155556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 168336.155556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 168336.155556                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6108412                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6108412                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6108412                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6108412                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6108412                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6108412                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 165092.216216                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 165092.216216                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 165092.216216                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 165092.216216                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 165092.216216                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 165092.216216                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5633                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158557011                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5889                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26924.267448                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.973375                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.026625                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.886615                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.113385                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       849322                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         849322                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       716317                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        716317                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1687                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1687                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1645                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1565639                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1565639                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1565639                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1565639                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19312                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19312                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          489                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          489                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19801                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19801                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19801                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19801                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2259783675                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2259783675                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     56184540                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     56184540                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2315968215                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2315968215                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2315968215                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2315968215                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       868634                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       868634                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       716806                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       716806                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1585440                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1585440                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1585440                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1585440                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.022233                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022233                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000682                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000682                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012489                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012489                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012489                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012489                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 117014.481928                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 117014.481928                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 114896.809816                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 114896.809816                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 116962.184486                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 116962.184486                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 116962.184486                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 116962.184486                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2256                       # number of writebacks
system.cpu4.dcache.writebacks::total             2256                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13697                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13697                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          471                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          471                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14168                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14168                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14168                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14168                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5615                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5615                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5633                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5633                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5633                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5633                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    510722906                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    510722906                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1458157                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1458157                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    512181063                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    512181063                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    512181063                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    512181063                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006464                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006464                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003553                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003553                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003553                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003553                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90956.884417                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90956.884417                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 81008.722222                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 81008.722222                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90925.095509                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90925.095509                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90925.095509                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90925.095509                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.737792                       # Cycle average of tags in use
system.cpu5.icache.total_refs               921366074                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1660119.052252                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.569329                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.168463                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039374                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843219                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.882593                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1221042                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1221042                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1221042                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1221042                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1221042                       # number of overall hits
system.cpu5.icache.overall_hits::total        1221042                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.cpu5.icache.overall_misses::total           35                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5231716                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5231716                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5231716                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5231716                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5231716                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5231716                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1221077                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1221077                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1221077                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1221077                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1221077                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1221077                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 149477.600000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 149477.600000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 149477.600000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 149477.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 149477.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 149477.600000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4312317                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4312317                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4312317                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4312317                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4312317                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4312317                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 154011.321429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 154011.321429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 154011.321429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 154011.321429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 154011.321429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 154011.321429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5524                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205506426                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5780                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35554.744983                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   193.981831                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    62.018169                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.757742                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.242258                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1812870                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1812870                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       334160                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        334160                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          793                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          793                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          783                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2147030                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2147030                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2147030                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2147030                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18533                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18533                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18563                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18563                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18563                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18563                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1865451989                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1865451989                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2409748                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2409748                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1867861737                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1867861737                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1867861737                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1867861737                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1831403                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1831403                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       334190                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       334190                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2165593                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2165593                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2165593                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2165593                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010120                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010120                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000090                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008572                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008572                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008572                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008572                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 100655.694653                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 100655.694653                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80324.933333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80324.933333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 100622.837742                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 100622.837742                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 100622.837742                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 100622.837742                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          723                       # number of writebacks
system.cpu5.dcache.writebacks::total              723                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13015                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13015                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13039                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13039                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13039                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13039                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5518                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5518                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5524                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5524                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5524                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5524                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    504992714                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    504992714                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       392784                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       392784                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    505385498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    505385498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    505385498                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    505385498                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002551                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002551                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002551                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002551                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91517.345777                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91517.345777                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        65464                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        65464                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91489.047429                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91489.047429                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91489.047429                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91489.047429                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.672260                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1004328441                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2045475.439919                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.672260                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050757                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.779923                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1229001                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1229001                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1229001                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1229001                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1229001                       # number of overall hits
system.cpu6.icache.overall_hits::total        1229001                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7180110                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7180110                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7180110                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7180110                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7180110                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7180110                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1229048                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1229048                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1229048                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1229048                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1229048                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1229048                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152768.297872                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152768.297872                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152768.297872                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152768.297872                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152768.297872                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152768.297872                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5619040                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5619040                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5619040                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5619040                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5619040                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5619040                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156084.444444                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156084.444444                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156084.444444                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156084.444444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156084.444444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156084.444444                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3744                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148943532                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4000                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              37235.883000                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.374309                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.625691                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.856931                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.143069                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       977794                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         977794                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       725971                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        725971                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1922                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1922                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1764                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1764                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1703765                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1703765                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1703765                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1703765                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9543                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9543                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           45                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9588                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9588                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9588                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9588                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    936045163                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    936045163                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3756537                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3756537                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    939801700                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    939801700                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    939801700                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    939801700                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       987337                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       987337                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       726016                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       726016                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1713353                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1713353                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1713353                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1713353                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009665                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009665                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000062                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000062                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005596                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005596                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005596                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005596                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 98087.096615                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 98087.096615                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83478.600000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83478.600000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 98018.533584                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 98018.533584                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 98018.533584                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 98018.533584                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          866                       # number of writebacks
system.cpu6.dcache.writebacks::total              866                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5811                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5811                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           33                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5844                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5844                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5844                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5844                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3732                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3732                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3744                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3744                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3744                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3744                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    328731106                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    328731106                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       809354                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       809354                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    329540460                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    329540460                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    329540460                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    329540460                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003780                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003780                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002185                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002185                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88084.433548                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88084.433548                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67446.166667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67446.166667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88018.285256                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88018.285256                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88018.285256                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88018.285256                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               522.344639                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1006994375                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1907186.316288                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.344639                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.051834                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.837091                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1219050                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1219050                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1219050                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1219050                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1219050                       # number of overall hits
system.cpu7.icache.overall_hits::total        1219050                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7437666                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7437666                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7437666                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7437666                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7437666                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7437666                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1219098                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1219098                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1219098                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1219098                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1219098                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1219098                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 154951.375000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 154951.375000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 154951.375000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 154951.375000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 154951.375000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 154951.375000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6000315                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6000315                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6000315                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6000315                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6000315                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6000315                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157903.026316                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157903.026316                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157903.026316                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157903.026316                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157903.026316                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157903.026316                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7132                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               167406549                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7388                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              22659.251354                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.322252                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.677748                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.887978                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.112022                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       843250                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         843250                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       697504                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        697504                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1935                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1935                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1628                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1628                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1540754                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1540754                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1540754                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1540754                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18300                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18300                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           92                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18392                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18392                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18392                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18392                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2002212443                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2002212443                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7448640                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7448640                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2009661083                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2009661083                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2009661083                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2009661083                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       861550                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       861550                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       697596                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       697596                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1559146                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1559146                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1559146                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1559146                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021241                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021241                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011796                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011796                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011796                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011796                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109410.516011                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109410.516011                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80963.478261                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80963.478261                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109268.218954                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109268.218954                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109268.218954                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109268.218954                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1370                       # number of writebacks
system.cpu7.dcache.writebacks::total             1370                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        11183                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        11183                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11260                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11260                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11260                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11260                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7117                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7117                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7132                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7132                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7132                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7132                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    674996760                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    674996760                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       979894                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       979894                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    675976654                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    675976654                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    675976654                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    675976654                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008261                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008261                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004574                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004574                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004574                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004574                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94842.877617                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94842.877617                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65326.266667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65326.266667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94780.798374                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94780.798374                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94780.798374                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94780.798374                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
