ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB337:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c ****  ADC_HandleTypeDef hadc1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** int timer_lap = 0;
  52:Core/Src/main.c **** int flag_sensor = 0;
  53:Core/Src/main.c **** int flag_tension = 0;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  61:Core/Src/main.c **** static void MX_TIM16_Init(void);
  62:Core/Src/main.c **** static void MX_ADC1_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c ****   
  80:Core/Src/main.c ****   uint16_t raw;
  81:Core/Src/main.c ****   char msg[10];
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 104:Core/Src/main.c ****   MX_TIM16_Init();
 105:Core/Src/main.c ****   MX_ADC1_Init();
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   //Start timer
 110:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim16);
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Infinite loop */
 115:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 116:Core/Src/main.c ****   while (1)
 117:Core/Src/main.c ****   { 
 118:Core/Src/main.c ****     
 119:Core/Src/main.c ****     //check flag sensor
 120:Core/Src/main.c ****     if(flag_sensor == 1){
 121:Core/Src/main.c ****       //read sensor
 122:Core/Src/main.c ****       flag_sensor = 0;
 123:Core/Src/main.c ****     }
 124:Core/Src/main.c ****     
 125:Core/Src/main.c ****     //check flag tension
 126:Core/Src/main.c ****     if(flag_tension == 1){
 127:Core/Src/main.c ****       //read tension
 128:Core/Src/main.c ****       flag_tension = 0;
 129:Core/Src/main.c ****     }
 130:Core/Src/main.c ****     
 131:Core/Src/main.c ****     //Set GPIO high
 132:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     HAL_ADC_Start(&hadc1);
 135:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 136:Core/Src/main.c ****     raw = HAL_ADC_GetValue(&hadc1);
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****     // Convert to string and print
 139:Core/Src/main.c ****     sprintf(msg, "%hu\r\n", raw);
 140:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****     HAL_Delay(1);
 143:Core/Src/main.c ****       
 144:Core/Src/main.c ****     /* USER CODE END WHILE */
 145:Core/Src/main.c **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 4


 146:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 147:Core/Src/main.c ****   
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****     /* USER CODE END WHILE */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c ****   /* USER CODE END 3 */
 154:Core/Src/main.c **** }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c **** /**
 157:Core/Src/main.c ****   * @brief System Clock Configuration
 158:Core/Src/main.c ****   * @retval None
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c **** void SystemClock_Config(void)
 161:Core/Src/main.c **** {
 162:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 170:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 171:Core/Src/main.c ****   */
 172:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c **** }
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** /**
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 5


 203:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 204:Core/Src/main.c ****   * @param None
 205:Core/Src/main.c ****   * @retval None
 206:Core/Src/main.c ****   */
 207:Core/Src/main.c **** static void MX_ADC1_Init(void)
 208:Core/Src/main.c **** {
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 215:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /** Common config
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c ****   hadc1.Instance = ADC1;
 224:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 225:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 226:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 227:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 228:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 229:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 230:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 231:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 232:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 233:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 234:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 235:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 236:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 237:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 238:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 239:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     Error_Handler();
 242:Core/Src/main.c ****   }
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /** Configure the ADC multi-mode
 245:Core/Src/main.c ****   */
 246:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 247:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /** Configure Regular Channel
 253:Core/Src/main.c ****   */
 254:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 255:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 256:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 257:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 258:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 259:Core/Src/main.c ****   sConfig.Offset = 0;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 6


 260:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 261:Core/Src/main.c ****   {
 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** }
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** /**
 271:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 272:Core/Src/main.c ****   * @param None
 273:Core/Src/main.c ****   * @retval None
 274:Core/Src/main.c ****   */
 275:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 276:Core/Src/main.c **** {
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 285:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 286:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 287:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 288:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 289:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 290:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 291:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 292:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 293:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 294:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 295:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****     Error_Handler();
 298:Core/Src/main.c ****   }
 299:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 304:Core/Src/main.c ****   {
 305:Core/Src/main.c ****     Error_Handler();
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 308:Core/Src/main.c ****   {
 309:Core/Src/main.c ****     Error_Handler();
 310:Core/Src/main.c ****   }
 311:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** }
 316:Core/Src/main.c **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 7


 317:Core/Src/main.c **** /**
 318:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 319:Core/Src/main.c ****   * @param None
 320:Core/Src/main.c ****   * @retval None
 321:Core/Src/main.c ****   */
 322:Core/Src/main.c **** static void MX_TIM16_Init(void)
 323:Core/Src/main.c **** {
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 332:Core/Src/main.c ****   htim16.Instance = TIM16;
 333:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 334:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 335:Core/Src/main.c ****   htim16.Init.Period = 99;
 336:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 337:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 338:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 339:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 340:Core/Src/main.c ****   {
 341:Core/Src/main.c ****     Error_Handler();
 342:Core/Src/main.c ****   }
 343:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** }
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** /**
 350:Core/Src/main.c ****   * @brief GPIO Initialization Function
 351:Core/Src/main.c ****   * @param None
 352:Core/Src/main.c ****   * @retval None
 353:Core/Src/main.c ****   */
 354:Core/Src/main.c **** static void MX_GPIO_Init(void)
 355:Core/Src/main.c **** {
  28              		.loc 1 355 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 8AB0     		sub	sp, sp, #40
  37              		.cfi_def_cfa_offset 48
 356:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 356 3 view .LVU1
  39              		.loc 1 356 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0594     		str	r4, [sp, #20]
  42 0008 0694     		str	r4, [sp, #24]
  43 000a 0794     		str	r4, [sp, #28]
  44 000c 0894     		str	r4, [sp, #32]
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 8


  45 000e 0994     		str	r4, [sp, #36]
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 359:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 359 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 359 3 view .LVU4
  49              		.loc 1 359 3 view .LVU5
  50 0010 254B     		ldr	r3, .L3
  51 0012 DA6C     		ldr	r2, [r3, #76]
  52 0014 42F00402 		orr	r2, r2, #4
  53 0018 DA64     		str	r2, [r3, #76]
  54              		.loc 1 359 3 view .LVU6
  55 001a DA6C     		ldr	r2, [r3, #76]
  56 001c 02F00402 		and	r2, r2, #4
  57 0020 0192     		str	r2, [sp, #4]
  58              		.loc 1 359 3 view .LVU7
  59 0022 019A     		ldr	r2, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 359 3 view .LVU8
 360:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  62              		.loc 1 360 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 360 3 view .LVU10
  65              		.loc 1 360 3 view .LVU11
  66 0024 DA6C     		ldr	r2, [r3, #76]
  67 0026 42F02002 		orr	r2, r2, #32
  68 002a DA64     		str	r2, [r3, #76]
  69              		.loc 1 360 3 view .LVU12
  70 002c DA6C     		ldr	r2, [r3, #76]
  71 002e 02F02002 		and	r2, r2, #32
  72 0032 0292     		str	r2, [sp, #8]
  73              		.loc 1 360 3 view .LVU13
  74 0034 029A     		ldr	r2, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 360 3 view .LVU14
 361:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 361 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 361 3 view .LVU16
  80              		.loc 1 361 3 view .LVU17
  81 0036 DA6C     		ldr	r2, [r3, #76]
  82 0038 42F00102 		orr	r2, r2, #1
  83 003c DA64     		str	r2, [r3, #76]
  84              		.loc 1 361 3 view .LVU18
  85 003e DA6C     		ldr	r2, [r3, #76]
  86 0040 02F00102 		and	r2, r2, #1
  87 0044 0392     		str	r2, [sp, #12]
  88              		.loc 1 361 3 view .LVU19
  89 0046 039A     		ldr	r2, [sp, #12]
  90              	.LBE6:
  91              		.loc 1 361 3 view .LVU20
 362:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 362 3 view .LVU21
  93              	.LBB7:
  94              		.loc 1 362 3 view .LVU22
  95              		.loc 1 362 3 view .LVU23
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 9


  96 0048 DA6C     		ldr	r2, [r3, #76]
  97 004a 42F00202 		orr	r2, r2, #2
  98 004e DA64     		str	r2, [r3, #76]
  99              		.loc 1 362 3 view .LVU24
 100 0050 DB6C     		ldr	r3, [r3, #76]
 101 0052 03F00203 		and	r3, r3, #2
 102 0056 0493     		str	r3, [sp, #16]
 103              		.loc 1 362 3 view .LVU25
 104 0058 049B     		ldr	r3, [sp, #16]
 105              	.LBE7:
 106              		.loc 1 362 3 view .LVU26
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 365:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 107              		.loc 1 365 3 view .LVU27
 108 005a 2246     		mov	r2, r4
 109 005c 2021     		movs	r1, #32
 110 005e 4FF09040 		mov	r0, #1207959552
 111 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL0:
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 368:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 113              		.loc 1 368 3 view .LVU28
 114              		.loc 1 368 23 is_stmt 0 view .LVU29
 115 0066 4FF40053 		mov	r3, #8192
 116 006a 0593     		str	r3, [sp, #20]
 369:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 117              		.loc 1 369 3 is_stmt 1 view .LVU30
 118              		.loc 1 369 24 is_stmt 0 view .LVU31
 119 006c 4FF48813 		mov	r3, #1114112
 120 0070 0693     		str	r3, [sp, #24]
 370:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 370 3 is_stmt 1 view .LVU32
 122              		.loc 1 370 24 is_stmt 0 view .LVU33
 123 0072 0794     		str	r4, [sp, #28]
 371:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 124              		.loc 1 371 3 is_stmt 1 view .LVU34
 125 0074 05A9     		add	r1, sp, #20
 126 0076 0D48     		ldr	r0, .L3+4
 127 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL1:
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 374:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 129              		.loc 1 374 3 view .LVU35
 130              		.loc 1 374 23 is_stmt 0 view .LVU36
 131 007c 2023     		movs	r3, #32
 132 007e 0593     		str	r3, [sp, #20]
 375:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 133              		.loc 1 375 3 is_stmt 1 view .LVU37
 134              		.loc 1 375 24 is_stmt 0 view .LVU38
 135 0080 0123     		movs	r3, #1
 136 0082 0693     		str	r3, [sp, #24]
 376:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 376 3 is_stmt 1 view .LVU39
 138              		.loc 1 376 24 is_stmt 0 view .LVU40
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 10


 139 0084 0794     		str	r4, [sp, #28]
 377:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140              		.loc 1 377 3 is_stmt 1 view .LVU41
 141              		.loc 1 377 25 is_stmt 0 view .LVU42
 142 0086 0894     		str	r4, [sp, #32]
 378:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 143              		.loc 1 378 3 is_stmt 1 view .LVU43
 144 0088 05A9     		add	r1, sp, #20
 145 008a 4FF09040 		mov	r0, #1207959552
 146 008e FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL2:
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* EXTI interrupt init*/
 381:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 148              		.loc 1 381 3 view .LVU44
 149 0092 2246     		mov	r2, r4
 150 0094 2146     		mov	r1, r4
 151 0096 2820     		movs	r0, #40
 152 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 153              	.LVL3:
 382:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 154              		.loc 1 382 3 view .LVU45
 155 009c 2820     		movs	r0, #40
 156 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 157              	.LVL4:
 383:Core/Src/main.c **** 
 384:Core/Src/main.c **** }
 158              		.loc 1 384 1 is_stmt 0 view .LVU46
 159 00a2 0AB0     		add	sp, sp, #40
 160              		.cfi_def_cfa_offset 8
 161              		@ sp needed
 162 00a4 10BD     		pop	{r4, pc}
 163              	.L4:
 164 00a6 00BF     		.align	2
 165              	.L3:
 166 00a8 00100240 		.word	1073876992
 167 00ac 00080048 		.word	1207961600
 168              		.cfi_endproc
 169              	.LFE337:
 171              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 172              		.align	1
 173              		.global	HAL_TIM_PeriodElapsedCallback
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	HAL_TIM_PeriodElapsedCallback:
 179              	.LVL5:
 180              	.LFB338:
 385:Core/Src/main.c **** 
 386:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c **** //function that is called every 50 ms
 389:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 390:Core/Src/main.c **** {
 181              		.loc 1 390 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 11


 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 391:Core/Src/main.c ****   if (htim->Instance == TIM16)
 186              		.loc 1 391 3 view .LVU48
 187              		.loc 1 391 11 is_stmt 0 view .LVU49
 188 0000 0268     		ldr	r2, [r0]
 189              		.loc 1 391 6 view .LVU50
 190 0002 144B     		ldr	r3, .L9
 191 0004 9A42     		cmp	r2, r3
 192 0006 00D0     		beq	.L8
 193              	.L5:
 392:Core/Src/main.c ****   {
 393:Core/Src/main.c ****     timer_lap += 1;
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****     if ((timer_lap % 25) == 0)
 396:Core/Src/main.c ****     {
 397:Core/Src/main.c ****       flag_sensor = 1; //flag for checking the sensor
 398:Core/Src/main.c ****     }  else if ((timer_lap % 35) == 0)
 399:Core/Src/main.c ****     {
 400:Core/Src/main.c ****       flag_tension = 1; //flag for checking the tension
 401:Core/Src/main.c ****     }
 402:Core/Src/main.c ****   }
 403:Core/Src/main.c **** }
 194              		.loc 1 403 1 view .LVU51
 195 0008 7047     		bx	lr
 196              	.L8:
 393:Core/Src/main.c **** 
 197              		.loc 1 393 5 is_stmt 1 view .LVU52
 393:Core/Src/main.c **** 
 198              		.loc 1 393 15 is_stmt 0 view .LVU53
 199 000a 134B     		ldr	r3, .L9+4
 200 000c 1A68     		ldr	r2, [r3]
 201 000e 0132     		adds	r2, r2, #1
 202 0010 1A60     		str	r2, [r3]
 395:Core/Src/main.c ****     {
 203              		.loc 1 395 5 is_stmt 1 view .LVU54
 395:Core/Src/main.c ****     {
 204              		.loc 1 395 20 is_stmt 0 view .LVU55
 205 0012 1249     		ldr	r1, .L9+8
 206 0014 81FB0231 		smull	r3, r1, r1, r2
 207 0018 D317     		asrs	r3, r2, #31
 208 001a C3EBE103 		rsb	r3, r3, r1, asr #3
 209 001e 03EB8303 		add	r3, r3, r3, lsl #2
 210 0022 03EB8303 		add	r3, r3, r3, lsl #2
 395:Core/Src/main.c ****     {
 211              		.loc 1 395 8 view .LVU56
 212 0026 9A42     		cmp	r2, r3
 213 0028 03D1     		bne	.L7
 397:Core/Src/main.c ****     }  else if ((timer_lap % 35) == 0)
 214              		.loc 1 397 7 is_stmt 1 view .LVU57
 397:Core/Src/main.c ****     }  else if ((timer_lap % 35) == 0)
 215              		.loc 1 397 19 is_stmt 0 view .LVU58
 216 002a 0D4B     		ldr	r3, .L9+12
 217 002c 0122     		movs	r2, #1
 218 002e 1A60     		str	r2, [r3]
 219 0030 7047     		bx	lr
 220              	.L7:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 12


 398:Core/Src/main.c ****     {
 221              		.loc 1 398 13 is_stmt 1 view .LVU59
 398:Core/Src/main.c ****     {
 222              		.loc 1 398 28 is_stmt 0 view .LVU60
 223 0032 0C49     		ldr	r1, .L9+16
 224 0034 81FB0231 		smull	r3, r1, r1, r2
 225 0038 1144     		add	r1, r1, r2
 226 003a D317     		asrs	r3, r2, #31
 227 003c C3EB6113 		rsb	r3, r3, r1, asr #5
 228 0040 03EB8303 		add	r3, r3, r3, lsl #2
 229 0044 C3EBC303 		rsb	r3, r3, r3, lsl #3
 398:Core/Src/main.c ****     {
 230              		.loc 1 398 16 view .LVU61
 231 0048 9A42     		cmp	r2, r3
 232 004a DDD1     		bne	.L5
 400:Core/Src/main.c ****     }
 233              		.loc 1 400 7 is_stmt 1 view .LVU62
 400:Core/Src/main.c ****     }
 234              		.loc 1 400 20 is_stmt 0 view .LVU63
 235 004c 064B     		ldr	r3, .L9+20
 236 004e 0122     		movs	r2, #1
 237 0050 1A60     		str	r2, [r3]
 238              		.loc 1 403 1 view .LVU64
 239 0052 D9E7     		b	.L5
 240              	.L10:
 241              		.align	2
 242              	.L9:
 243 0054 00440140 		.word	1073824768
 244 0058 00000000 		.word	.LANCHOR0
 245 005c 1F85EB51 		.word	1374389535
 246 0060 00000000 		.word	.LANCHOR1
 247 0064 EBA00EEA 		.word	-368140053
 248 0068 00000000 		.word	.LANCHOR2
 249              		.cfi_endproc
 250              	.LFE338:
 252              		.section	.text.Error_Handler,"ax",%progbits
 253              		.align	1
 254              		.global	Error_Handler
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	Error_Handler:
 260              	.LFB339:
 404:Core/Src/main.c **** 
 405:Core/Src/main.c **** /* USER CODE END 4 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c **** /**
 408:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 409:Core/Src/main.c ****   * @retval None
 410:Core/Src/main.c ****   */
 411:Core/Src/main.c **** void Error_Handler(void)
 412:Core/Src/main.c **** {
 261              		.loc 1 412 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ Volatile: function does not return.
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 13


 266              		@ link register save eliminated.
 413:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 414:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 415:Core/Src/main.c ****   __disable_irq();
 267              		.loc 1 415 3 view .LVU66
 268              	.LBB8:
 269              	.LBI8:
 270              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 14


  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 15


 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 16


 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 271              		.loc 2 207 27 view .LVU67
 272              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 273              		.loc 2 209 3 view .LVU68
 274              		.syntax unified
 275              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 276 0000 72B6     		cpsid i
 277              	@ 0 "" 2
 278              		.thumb
 279              		.syntax unified
 280              	.L12:
 281              	.LBE9:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 17


 282              	.LBE8:
 416:Core/Src/main.c ****   while (1)
 283              		.loc 1 416 3 discriminator 1 view .LVU69
 417:Core/Src/main.c ****   {
 418:Core/Src/main.c ****   }
 284              		.loc 1 418 3 discriminator 1 view .LVU70
 416:Core/Src/main.c ****   while (1)
 285              		.loc 1 416 9 discriminator 1 view .LVU71
 286 0002 FEE7     		b	.L12
 287              		.cfi_endproc
 288              	.LFE339:
 290              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 291              		.align	1
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 296              	MX_LPUART1_UART_Init:
 297              	.LFB335:
 276:Core/Src/main.c **** 
 298              		.loc 1 276 1 view -0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302 0000 08B5     		push	{r3, lr}
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 3, -8
 305              		.cfi_offset 14, -4
 285:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 306              		.loc 1 285 3 view .LVU73
 285:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 307              		.loc 1 285 21 is_stmt 0 view .LVU74
 308 0002 1548     		ldr	r0, .L23
 309 0004 154B     		ldr	r3, .L23+4
 310 0006 0360     		str	r3, [r0]
 286:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 311              		.loc 1 286 3 is_stmt 1 view .LVU75
 286:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 312              		.loc 1 286 26 is_stmt 0 view .LVU76
 313 0008 4FF4E133 		mov	r3, #115200
 314 000c 4360     		str	r3, [r0, #4]
 287:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 315              		.loc 1 287 3 is_stmt 1 view .LVU77
 287:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 316              		.loc 1 287 28 is_stmt 0 view .LVU78
 317 000e 0023     		movs	r3, #0
 318 0010 8360     		str	r3, [r0, #8]
 288:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 319              		.loc 1 288 3 is_stmt 1 view .LVU79
 288:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 320              		.loc 1 288 26 is_stmt 0 view .LVU80
 321 0012 C360     		str	r3, [r0, #12]
 289:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 322              		.loc 1 289 3 is_stmt 1 view .LVU81
 289:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 323              		.loc 1 289 24 is_stmt 0 view .LVU82
 324 0014 0361     		str	r3, [r0, #16]
 290:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 18


 325              		.loc 1 290 3 is_stmt 1 view .LVU83
 290:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 326              		.loc 1 290 22 is_stmt 0 view .LVU84
 327 0016 0C22     		movs	r2, #12
 328 0018 4261     		str	r2, [r0, #20]
 291:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 329              		.loc 1 291 3 is_stmt 1 view .LVU85
 291:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 330              		.loc 1 291 27 is_stmt 0 view .LVU86
 331 001a 8361     		str	r3, [r0, #24]
 292:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 332              		.loc 1 292 3 is_stmt 1 view .LVU87
 292:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 333              		.loc 1 292 32 is_stmt 0 view .LVU88
 334 001c 0362     		str	r3, [r0, #32]
 293:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 335              		.loc 1 293 3 is_stmt 1 view .LVU89
 293:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 336              		.loc 1 293 32 is_stmt 0 view .LVU90
 337 001e 4362     		str	r3, [r0, #36]
 294:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 338              		.loc 1 294 3 is_stmt 1 view .LVU91
 294:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 339              		.loc 1 294 40 is_stmt 0 view .LVU92
 340 0020 8362     		str	r3, [r0, #40]
 295:Core/Src/main.c ****   {
 341              		.loc 1 295 3 is_stmt 1 view .LVU93
 295:Core/Src/main.c ****   {
 342              		.loc 1 295 7 is_stmt 0 view .LVU94
 343 0022 FFF7FEFF 		bl	HAL_UART_Init
 344              	.LVL6:
 295:Core/Src/main.c ****   {
 345              		.loc 1 295 6 view .LVU95
 346 0026 70B9     		cbnz	r0, .L19
 299:Core/Src/main.c ****   {
 347              		.loc 1 299 3 is_stmt 1 view .LVU96
 299:Core/Src/main.c ****   {
 348              		.loc 1 299 7 is_stmt 0 view .LVU97
 349 0028 0021     		movs	r1, #0
 350 002a 0B48     		ldr	r0, .L23
 351 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 352              	.LVL7:
 299:Core/Src/main.c ****   {
 353              		.loc 1 299 6 view .LVU98
 354 0030 58B9     		cbnz	r0, .L20
 303:Core/Src/main.c ****   {
 355              		.loc 1 303 3 is_stmt 1 view .LVU99
 303:Core/Src/main.c ****   {
 356              		.loc 1 303 7 is_stmt 0 view .LVU100
 357 0032 0021     		movs	r1, #0
 358 0034 0848     		ldr	r0, .L23
 359 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 360              	.LVL8:
 303:Core/Src/main.c ****   {
 361              		.loc 1 303 6 view .LVU101
 362 003a 40B9     		cbnz	r0, .L21
 307:Core/Src/main.c ****   {
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 19


 363              		.loc 1 307 3 is_stmt 1 view .LVU102
 307:Core/Src/main.c ****   {
 364              		.loc 1 307 7 is_stmt 0 view .LVU103
 365 003c 0648     		ldr	r0, .L23
 366 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 367              	.LVL9:
 307:Core/Src/main.c ****   {
 368              		.loc 1 307 6 view .LVU104
 369 0042 30B9     		cbnz	r0, .L22
 315:Core/Src/main.c **** 
 370              		.loc 1 315 1 view .LVU105
 371 0044 08BD     		pop	{r3, pc}
 372              	.L19:
 297:Core/Src/main.c ****   }
 373              		.loc 1 297 5 is_stmt 1 view .LVU106
 374 0046 FFF7FEFF 		bl	Error_Handler
 375              	.LVL10:
 376              	.L20:
 301:Core/Src/main.c ****   }
 377              		.loc 1 301 5 view .LVU107
 378 004a FFF7FEFF 		bl	Error_Handler
 379              	.LVL11:
 380              	.L21:
 305:Core/Src/main.c ****   }
 381              		.loc 1 305 5 view .LVU108
 382 004e FFF7FEFF 		bl	Error_Handler
 383              	.LVL12:
 384              	.L22:
 309:Core/Src/main.c ****   }
 385              		.loc 1 309 5 view .LVU109
 386 0052 FFF7FEFF 		bl	Error_Handler
 387              	.LVL13:
 388              	.L24:
 389 0056 00BF     		.align	2
 390              	.L23:
 391 0058 00000000 		.word	.LANCHOR3
 392 005c 00800040 		.word	1073774592
 393              		.cfi_endproc
 394              	.LFE335:
 396              		.section	.text.MX_TIM16_Init,"ax",%progbits
 397              		.align	1
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	MX_TIM16_Init:
 403              	.LFB336:
 323:Core/Src/main.c **** 
 404              		.loc 1 323 1 view -0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408 0000 08B5     		push	{r3, lr}
 409              		.cfi_def_cfa_offset 8
 410              		.cfi_offset 3, -8
 411              		.cfi_offset 14, -4
 332:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 412              		.loc 1 332 3 view .LVU111
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 20


 332:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 413              		.loc 1 332 19 is_stmt 0 view .LVU112
 414 0002 0948     		ldr	r0, .L29
 415 0004 094B     		ldr	r3, .L29+4
 416 0006 0360     		str	r3, [r0]
 333:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 417              		.loc 1 333 3 is_stmt 1 view .LVU113
 333:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 418              		.loc 1 333 25 is_stmt 0 view .LVU114
 419 0008 43F2E033 		movw	r3, #13280
 420 000c 4360     		str	r3, [r0, #4]
 334:Core/Src/main.c ****   htim16.Init.Period = 99;
 421              		.loc 1 334 3 is_stmt 1 view .LVU115
 334:Core/Src/main.c ****   htim16.Init.Period = 99;
 422              		.loc 1 334 27 is_stmt 0 view .LVU116
 423 000e 0023     		movs	r3, #0
 424 0010 8360     		str	r3, [r0, #8]
 335:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 425              		.loc 1 335 3 is_stmt 1 view .LVU117
 335:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 426              		.loc 1 335 22 is_stmt 0 view .LVU118
 427 0012 6322     		movs	r2, #99
 428 0014 C260     		str	r2, [r0, #12]
 336:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 429              		.loc 1 336 3 is_stmt 1 view .LVU119
 336:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 430              		.loc 1 336 29 is_stmt 0 view .LVU120
 431 0016 0361     		str	r3, [r0, #16]
 337:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 432              		.loc 1 337 3 is_stmt 1 view .LVU121
 337:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 433              		.loc 1 337 33 is_stmt 0 view .LVU122
 434 0018 4361     		str	r3, [r0, #20]
 338:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 435              		.loc 1 338 3 is_stmt 1 view .LVU123
 338:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 436              		.loc 1 338 33 is_stmt 0 view .LVU124
 437 001a 8361     		str	r3, [r0, #24]
 339:Core/Src/main.c ****   {
 438              		.loc 1 339 3 is_stmt 1 view .LVU125
 339:Core/Src/main.c ****   {
 439              		.loc 1 339 7 is_stmt 0 view .LVU126
 440 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 441              	.LVL14:
 339:Core/Src/main.c ****   {
 442              		.loc 1 339 6 view .LVU127
 443 0020 00B9     		cbnz	r0, .L28
 347:Core/Src/main.c **** 
 444              		.loc 1 347 1 view .LVU128
 445 0022 08BD     		pop	{r3, pc}
 446              	.L28:
 341:Core/Src/main.c ****   }
 447              		.loc 1 341 5 is_stmt 1 view .LVU129
 448 0024 FFF7FEFF 		bl	Error_Handler
 449              	.LVL15:
 450              	.L30:
 451              		.align	2
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 21


 452              	.L29:
 453 0028 00000000 		.word	.LANCHOR4
 454 002c 00440140 		.word	1073824768
 455              		.cfi_endproc
 456              	.LFE336:
 458              		.section	.text.MX_ADC1_Init,"ax",%progbits
 459              		.align	1
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 464              	MX_ADC1_Init:
 465              	.LFB334:
 208:Core/Src/main.c **** 
 466              		.loc 1 208 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 48
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470 0000 10B5     		push	{r4, lr}
 471              		.cfi_def_cfa_offset 8
 472              		.cfi_offset 4, -8
 473              		.cfi_offset 14, -4
 474 0002 8CB0     		sub	sp, sp, #48
 475              		.cfi_def_cfa_offset 56
 214:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 476              		.loc 1 214 3 view .LVU131
 214:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 477              		.loc 1 214 24 is_stmt 0 view .LVU132
 478 0004 0024     		movs	r4, #0
 479 0006 0994     		str	r4, [sp, #36]
 480 0008 0A94     		str	r4, [sp, #40]
 481 000a 0B94     		str	r4, [sp, #44]
 215:Core/Src/main.c **** 
 482              		.loc 1 215 3 is_stmt 1 view .LVU133
 215:Core/Src/main.c **** 
 483              		.loc 1 215 26 is_stmt 0 view .LVU134
 484 000c 2022     		movs	r2, #32
 485 000e 2146     		mov	r1, r4
 486 0010 01A8     		add	r0, sp, #4
 487 0012 FFF7FEFF 		bl	memset
 488              	.LVL16:
 223:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 489              		.loc 1 223 3 is_stmt 1 view .LVU135
 223:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 490              		.loc 1 223 18 is_stmt 0 view .LVU136
 491 0016 1E48     		ldr	r0, .L39
 492 0018 4FF0A043 		mov	r3, #1342177280
 493 001c 0360     		str	r3, [r0]
 224:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 494              		.loc 1 224 3 is_stmt 1 view .LVU137
 224:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 495              		.loc 1 224 29 is_stmt 0 view .LVU138
 496 001e 4FF40033 		mov	r3, #131072
 497 0022 4360     		str	r3, [r0, #4]
 225:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 498              		.loc 1 225 3 is_stmt 1 view .LVU139
 225:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 499              		.loc 1 225 25 is_stmt 0 view .LVU140
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 22


 500 0024 8460     		str	r4, [r0, #8]
 226:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 501              		.loc 1 226 3 is_stmt 1 view .LVU141
 226:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 502              		.loc 1 226 24 is_stmt 0 view .LVU142
 503 0026 C460     		str	r4, [r0, #12]
 227:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 504              		.loc 1 227 3 is_stmt 1 view .LVU143
 227:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 505              		.loc 1 227 31 is_stmt 0 view .LVU144
 506 0028 0461     		str	r4, [r0, #16]
 228:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 507              		.loc 1 228 3 is_stmt 1 view .LVU145
 228:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 508              		.loc 1 228 27 is_stmt 0 view .LVU146
 509 002a 4461     		str	r4, [r0, #20]
 229:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 510              		.loc 1 229 3 is_stmt 1 view .LVU147
 229:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 511              		.loc 1 229 27 is_stmt 0 view .LVU148
 512 002c 0423     		movs	r3, #4
 513 002e 8361     		str	r3, [r0, #24]
 230:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 514              		.loc 1 230 3 is_stmt 1 view .LVU149
 230:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 515              		.loc 1 230 31 is_stmt 0 view .LVU150
 516 0030 0477     		strb	r4, [r0, #28]
 231:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 517              		.loc 1 231 3 is_stmt 1 view .LVU151
 231:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 518              		.loc 1 231 33 is_stmt 0 view .LVU152
 519 0032 4477     		strb	r4, [r0, #29]
 232:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 520              		.loc 1 232 3 is_stmt 1 view .LVU153
 232:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 521              		.loc 1 232 30 is_stmt 0 view .LVU154
 522 0034 0123     		movs	r3, #1
 523 0036 0362     		str	r3, [r0, #32]
 233:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 524              		.loc 1 233 3 is_stmt 1 view .LVU155
 233:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 525              		.loc 1 233 36 is_stmt 0 view .LVU156
 526 0038 80F82440 		strb	r4, [r0, #36]
 234:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 527              		.loc 1 234 3 is_stmt 1 view .LVU157
 234:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 528              		.loc 1 234 31 is_stmt 0 view .LVU158
 529 003c C462     		str	r4, [r0, #44]
 235:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 530              		.loc 1 235 3 is_stmt 1 view .LVU159
 235:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 531              		.loc 1 235 35 is_stmt 0 view .LVU160
 532 003e 0463     		str	r4, [r0, #48]
 236:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 533              		.loc 1 236 3 is_stmt 1 view .LVU161
 236:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 534              		.loc 1 236 36 is_stmt 0 view .LVU162
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 23


 535 0040 80F83840 		strb	r4, [r0, #56]
 237:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 536              		.loc 1 237 3 is_stmt 1 view .LVU163
 237:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 537              		.loc 1 237 22 is_stmt 0 view .LVU164
 538 0044 C463     		str	r4, [r0, #60]
 238:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 539              		.loc 1 238 3 is_stmt 1 view .LVU165
 238:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 540              		.loc 1 238 31 is_stmt 0 view .LVU166
 541 0046 80F84040 		strb	r4, [r0, #64]
 239:Core/Src/main.c ****   {
 542              		.loc 1 239 3 is_stmt 1 view .LVU167
 239:Core/Src/main.c ****   {
 543              		.loc 1 239 7 is_stmt 0 view .LVU168
 544 004a FFF7FEFF 		bl	HAL_ADC_Init
 545              	.LVL17:
 239:Core/Src/main.c ****   {
 546              		.loc 1 239 6 view .LVU169
 547 004e C8B9     		cbnz	r0, .L36
 246:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 548              		.loc 1 246 3 is_stmt 1 view .LVU170
 246:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 549              		.loc 1 246 18 is_stmt 0 view .LVU171
 550 0050 0023     		movs	r3, #0
 551 0052 0993     		str	r3, [sp, #36]
 247:Core/Src/main.c ****   {
 552              		.loc 1 247 3 is_stmt 1 view .LVU172
 247:Core/Src/main.c ****   {
 553              		.loc 1 247 7 is_stmt 0 view .LVU173
 554 0054 09A9     		add	r1, sp, #36
 555 0056 0E48     		ldr	r0, .L39
 556 0058 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 557              	.LVL18:
 247:Core/Src/main.c ****   {
 558              		.loc 1 247 6 view .LVU174
 559 005c A0B9     		cbnz	r0, .L37
 254:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 560              		.loc 1 254 3 is_stmt 1 view .LVU175
 254:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 561              		.loc 1 254 19 is_stmt 0 view .LVU176
 562 005e 0D4B     		ldr	r3, .L39+4
 563 0060 0193     		str	r3, [sp, #4]
 255:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 564              		.loc 1 255 3 is_stmt 1 view .LVU177
 255:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 565              		.loc 1 255 16 is_stmt 0 view .LVU178
 566 0062 0623     		movs	r3, #6
 567 0064 0293     		str	r3, [sp, #8]
 256:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 568              		.loc 1 256 3 is_stmt 1 view .LVU179
 256:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 569              		.loc 1 256 24 is_stmt 0 view .LVU180
 570 0066 0023     		movs	r3, #0
 571 0068 0393     		str	r3, [sp, #12]
 257:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 572              		.loc 1 257 3 is_stmt 1 view .LVU181
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 24


 257:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 573              		.loc 1 257 22 is_stmt 0 view .LVU182
 574 006a 7F22     		movs	r2, #127
 575 006c 0492     		str	r2, [sp, #16]
 258:Core/Src/main.c ****   sConfig.Offset = 0;
 576              		.loc 1 258 3 is_stmt 1 view .LVU183
 258:Core/Src/main.c ****   sConfig.Offset = 0;
 577              		.loc 1 258 24 is_stmt 0 view .LVU184
 578 006e 0422     		movs	r2, #4
 579 0070 0592     		str	r2, [sp, #20]
 259:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 580              		.loc 1 259 3 is_stmt 1 view .LVU185
 259:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 581              		.loc 1 259 18 is_stmt 0 view .LVU186
 582 0072 0693     		str	r3, [sp, #24]
 260:Core/Src/main.c ****   {
 583              		.loc 1 260 3 is_stmt 1 view .LVU187
 260:Core/Src/main.c ****   {
 584              		.loc 1 260 7 is_stmt 0 view .LVU188
 585 0074 0DEB0201 		add	r1, sp, r2
 586 0078 0548     		ldr	r0, .L39
 587 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 588              	.LVL19:
 260:Core/Src/main.c ****   {
 589              		.loc 1 260 6 view .LVU189
 590 007e 28B9     		cbnz	r0, .L38
 268:Core/Src/main.c **** 
 591              		.loc 1 268 1 view .LVU190
 592 0080 0CB0     		add	sp, sp, #48
 593              		.cfi_remember_state
 594              		.cfi_def_cfa_offset 8
 595              		@ sp needed
 596 0082 10BD     		pop	{r4, pc}
 597              	.L36:
 598              		.cfi_restore_state
 241:Core/Src/main.c ****   }
 599              		.loc 1 241 5 is_stmt 1 view .LVU191
 600 0084 FFF7FEFF 		bl	Error_Handler
 601              	.LVL20:
 602              	.L37:
 249:Core/Src/main.c ****   }
 603              		.loc 1 249 5 view .LVU192
 604 0088 FFF7FEFF 		bl	Error_Handler
 605              	.LVL21:
 606              	.L38:
 262:Core/Src/main.c ****   }
 607              		.loc 1 262 5 view .LVU193
 608 008c FFF7FEFF 		bl	Error_Handler
 609              	.LVL22:
 610              	.L40:
 611              		.align	2
 612              	.L39:
 613 0090 00000000 		.word	.LANCHOR5
 614 0094 02003004 		.word	70254594
 615              		.cfi_endproc
 616              	.LFE334:
 618              		.section	.text.SystemClock_Config,"ax",%progbits
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 25


 619              		.align	1
 620              		.global	SystemClock_Config
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 625              	SystemClock_Config:
 626              	.LFB333:
 161:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 627              		.loc 1 161 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 80
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631 0000 00B5     		push	{lr}
 632              		.cfi_def_cfa_offset 4
 633              		.cfi_offset 14, -4
 634 0002 95B0     		sub	sp, sp, #84
 635              		.cfi_def_cfa_offset 88
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 636              		.loc 1 162 3 view .LVU195
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 637              		.loc 1 162 22 is_stmt 0 view .LVU196
 638 0004 3822     		movs	r2, #56
 639 0006 0021     		movs	r1, #0
 640 0008 06A8     		add	r0, sp, #24
 641 000a FFF7FEFF 		bl	memset
 642              	.LVL23:
 163:Core/Src/main.c **** 
 643              		.loc 1 163 3 is_stmt 1 view .LVU197
 163:Core/Src/main.c **** 
 644              		.loc 1 163 22 is_stmt 0 view .LVU198
 645 000e 0023     		movs	r3, #0
 646 0010 0193     		str	r3, [sp, #4]
 647 0012 0293     		str	r3, [sp, #8]
 648 0014 0393     		str	r3, [sp, #12]
 649 0016 0493     		str	r3, [sp, #16]
 650 0018 0593     		str	r3, [sp, #20]
 167:Core/Src/main.c **** 
 651              		.loc 1 167 3 is_stmt 1 view .LVU199
 652 001a 4FF40070 		mov	r0, #512
 653 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 654              	.LVL24:
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 655              		.loc 1 172 3 view .LVU200
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 656              		.loc 1 172 36 is_stmt 0 view .LVU201
 657 0022 0223     		movs	r3, #2
 658 0024 0693     		str	r3, [sp, #24]
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 659              		.loc 1 173 3 is_stmt 1 view .LVU202
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 660              		.loc 1 173 30 is_stmt 0 view .LVU203
 661 0026 4FF48072 		mov	r2, #256
 662 002a 0992     		str	r2, [sp, #36]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 663              		.loc 1 174 3 is_stmt 1 view .LVU204
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 664              		.loc 1 174 41 is_stmt 0 view .LVU205
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 26


 665 002c 4022     		movs	r2, #64
 666 002e 0A92     		str	r2, [sp, #40]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 667              		.loc 1 175 3 is_stmt 1 view .LVU206
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 668              		.loc 1 175 34 is_stmt 0 view .LVU207
 669 0030 0D93     		str	r3, [sp, #52]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 670              		.loc 1 176 3 is_stmt 1 view .LVU208
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 671              		.loc 1 176 35 is_stmt 0 view .LVU209
 672 0032 0E93     		str	r3, [sp, #56]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 673              		.loc 1 177 3 is_stmt 1 view .LVU210
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 674              		.loc 1 177 30 is_stmt 0 view .LVU211
 675 0034 0422     		movs	r2, #4
 676 0036 0F92     		str	r2, [sp, #60]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 677              		.loc 1 178 3 is_stmt 1 view .LVU212
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 678              		.loc 1 178 30 is_stmt 0 view .LVU213
 679 0038 5522     		movs	r2, #85
 680 003a 1092     		str	r2, [sp, #64]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 681              		.loc 1 179 3 is_stmt 1 view .LVU214
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 682              		.loc 1 179 30 is_stmt 0 view .LVU215
 683 003c 1193     		str	r3, [sp, #68]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 684              		.loc 1 180 3 is_stmt 1 view .LVU216
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 685              		.loc 1 180 30 is_stmt 0 view .LVU217
 686 003e 1293     		str	r3, [sp, #72]
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 687              		.loc 1 181 3 is_stmt 1 view .LVU218
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 688              		.loc 1 181 30 is_stmt 0 view .LVU219
 689 0040 1393     		str	r3, [sp, #76]
 182:Core/Src/main.c ****   {
 690              		.loc 1 182 3 is_stmt 1 view .LVU220
 182:Core/Src/main.c ****   {
 691              		.loc 1 182 7 is_stmt 0 view .LVU221
 692 0042 06A8     		add	r0, sp, #24
 693 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 694              	.LVL25:
 182:Core/Src/main.c ****   {
 695              		.loc 1 182 6 view .LVU222
 696 0048 88B9     		cbnz	r0, .L45
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 697              		.loc 1 189 3 is_stmt 1 view .LVU223
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 698              		.loc 1 189 31 is_stmt 0 view .LVU224
 699 004a 0F23     		movs	r3, #15
 700 004c 0193     		str	r3, [sp, #4]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 701              		.loc 1 191 3 is_stmt 1 view .LVU225
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 27


 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 702              		.loc 1 191 34 is_stmt 0 view .LVU226
 703 004e 0323     		movs	r3, #3
 704 0050 0293     		str	r3, [sp, #8]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 705              		.loc 1 192 3 is_stmt 1 view .LVU227
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 706              		.loc 1 192 35 is_stmt 0 view .LVU228
 707 0052 A023     		movs	r3, #160
 708 0054 0393     		str	r3, [sp, #12]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 709              		.loc 1 193 3 is_stmt 1 view .LVU229
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 710              		.loc 1 193 36 is_stmt 0 view .LVU230
 711 0056 0021     		movs	r1, #0
 712 0058 0491     		str	r1, [sp, #16]
 194:Core/Src/main.c **** 
 713              		.loc 1 194 3 is_stmt 1 view .LVU231
 194:Core/Src/main.c **** 
 714              		.loc 1 194 36 is_stmt 0 view .LVU232
 715 005a 4FF4E063 		mov	r3, #1792
 716 005e 0593     		str	r3, [sp, #20]
 196:Core/Src/main.c ****   {
 717              		.loc 1 196 3 is_stmt 1 view .LVU233
 196:Core/Src/main.c ****   {
 718              		.loc 1 196 7 is_stmt 0 view .LVU234
 719 0060 01A8     		add	r0, sp, #4
 720 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 721              	.LVL26:
 196:Core/Src/main.c ****   {
 722              		.loc 1 196 6 view .LVU235
 723 0066 20B9     		cbnz	r0, .L46
 200:Core/Src/main.c **** 
 724              		.loc 1 200 1 view .LVU236
 725 0068 15B0     		add	sp, sp, #84
 726              		.cfi_remember_state
 727              		.cfi_def_cfa_offset 4
 728              		@ sp needed
 729 006a 5DF804FB 		ldr	pc, [sp], #4
 730              	.L45:
 731              		.cfi_restore_state
 184:Core/Src/main.c ****   }
 732              		.loc 1 184 5 is_stmt 1 view .LVU237
 733 006e FFF7FEFF 		bl	Error_Handler
 734              	.LVL27:
 735              	.L46:
 198:Core/Src/main.c ****   }
 736              		.loc 1 198 5 view .LVU238
 737 0072 FFF7FEFF 		bl	Error_Handler
 738              	.LVL28:
 739              		.cfi_endproc
 740              	.LFE333:
 742              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 743              		.align	2
 744              	.LC0:
 745 0000 2568750D 		.ascii	"%hu\015\012\000"
 745      0A00
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 28


 746              		.section	.text.main,"ax",%progbits
 747              		.align	1
 748              		.global	main
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
 753              	main:
 754              	.LFB332:
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 755              		.loc 1 77 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 16
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759 0000 10B5     		push	{r4, lr}
 760              		.cfi_def_cfa_offset 8
 761              		.cfi_offset 4, -8
 762              		.cfi_offset 14, -4
 763 0002 84B0     		sub	sp, sp, #16
 764              		.cfi_def_cfa_offset 24
  80:Core/Src/main.c ****   char msg[10];
 765              		.loc 1 80 3 view .LVU240
  81:Core/Src/main.c **** 
 766              		.loc 1 81 3 view .LVU241
  88:Core/Src/main.c **** 
 767              		.loc 1 88 3 view .LVU242
 768 0004 FFF7FEFF 		bl	HAL_Init
 769              	.LVL29:
  95:Core/Src/main.c **** 
 770              		.loc 1 95 3 view .LVU243
 771 0008 FFF7FEFF 		bl	SystemClock_Config
 772              	.LVL30:
 102:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 773              		.loc 1 102 3 view .LVU244
 774 000c FFF7FEFF 		bl	MX_GPIO_Init
 775              	.LVL31:
 103:Core/Src/main.c ****   MX_TIM16_Init();
 776              		.loc 1 103 3 view .LVU245
 777 0010 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 778              	.LVL32:
 104:Core/Src/main.c ****   MX_ADC1_Init();
 779              		.loc 1 104 3 view .LVU246
 780 0014 FFF7FEFF 		bl	MX_TIM16_Init
 781              	.LVL33:
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 782              		.loc 1 105 3 view .LVU247
 783 0018 FFF7FEFF 		bl	MX_ADC1_Init
 784              	.LVL34:
 110:Core/Src/main.c **** 
 785              		.loc 1 110 3 view .LVU248
 786 001c 1B48     		ldr	r0, .L54
 787 001e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 788              	.LVL35:
 789 0022 2AE0     		b	.L50
 790              	.L52:
 122:Core/Src/main.c ****     }
 791              		.loc 1 122 7 view .LVU249
 122:Core/Src/main.c ****     }
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 29


 792              		.loc 1 122 19 is_stmt 0 view .LVU250
 793 0024 1A4B     		ldr	r3, .L54+4
 794 0026 0022     		movs	r2, #0
 795 0028 1A60     		str	r2, [r3]
 796 002a 2AE0     		b	.L48
 797              	.L53:
 128:Core/Src/main.c ****     }
 798              		.loc 1 128 7 is_stmt 1 view .LVU251
 128:Core/Src/main.c ****     }
 799              		.loc 1 128 20 is_stmt 0 view .LVU252
 800 002c 194B     		ldr	r3, .L54+8
 801 002e 0022     		movs	r2, #0
 802 0030 1A60     		str	r2, [r3]
 803              	.L49:
 132:Core/Src/main.c **** 
 804              		.loc 1 132 5 is_stmt 1 view .LVU253
 805 0032 0122     		movs	r2, #1
 806 0034 1146     		mov	r1, r2
 807 0036 4FF09040 		mov	r0, #1207959552
 808 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 809              	.LVL36:
 134:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 810              		.loc 1 134 5 view .LVU254
 811 003e 164C     		ldr	r4, .L54+12
 812 0040 2046     		mov	r0, r4
 813 0042 FFF7FEFF 		bl	HAL_ADC_Start
 814              	.LVL37:
 135:Core/Src/main.c ****     raw = HAL_ADC_GetValue(&hadc1);
 815              		.loc 1 135 5 view .LVU255
 816 0046 4FF0FF31 		mov	r1, #-1
 817 004a 2046     		mov	r0, r4
 818 004c FFF7FEFF 		bl	HAL_ADC_PollForConversion
 819              	.LVL38:
 136:Core/Src/main.c **** 
 820              		.loc 1 136 5 view .LVU256
 136:Core/Src/main.c **** 
 821              		.loc 1 136 11 is_stmt 0 view .LVU257
 822 0050 2046     		mov	r0, r4
 823 0052 FFF7FEFF 		bl	HAL_ADC_GetValue
 824              	.LVL39:
 139:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 825              		.loc 1 139 5 is_stmt 1 view .LVU258
 826 0056 82B2     		uxth	r2, r0
 827 0058 1049     		ldr	r1, .L54+16
 828 005a 01A8     		add	r0, sp, #4
 829              	.LVL40:
 139:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 830              		.loc 1 139 5 is_stmt 0 view .LVU259
 831 005c FFF7FEFF 		bl	sprintf
 832              	.LVL41:
 140:Core/Src/main.c **** 
 833              		.loc 1 140 5 is_stmt 1 view .LVU260
 140:Core/Src/main.c **** 
 834              		.loc 1 140 49 is_stmt 0 view .LVU261
 835 0060 01A8     		add	r0, sp, #4
 836 0062 FFF7FEFF 		bl	strlen
 837              	.LVL42:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 30


 140:Core/Src/main.c **** 
 838              		.loc 1 140 5 view .LVU262
 839 0066 4FF0FF33 		mov	r3, #-1
 840 006a 82B2     		uxth	r2, r0
 841 006c 01A9     		add	r1, sp, #4
 842 006e 0C48     		ldr	r0, .L54+20
 843 0070 FFF7FEFF 		bl	HAL_UART_Transmit
 844              	.LVL43:
 142:Core/Src/main.c ****       
 845              		.loc 1 142 5 is_stmt 1 view .LVU263
 846 0074 0120     		movs	r0, #1
 847 0076 FFF7FEFF 		bl	HAL_Delay
 848              	.LVL44:
 116:Core/Src/main.c ****   { 
 849              		.loc 1 116 9 view .LVU264
 850              	.L50:
 116:Core/Src/main.c ****   { 
 851              		.loc 1 116 3 view .LVU265
 120:Core/Src/main.c ****       //read sensor
 852              		.loc 1 120 5 view .LVU266
 120:Core/Src/main.c ****       //read sensor
 853              		.loc 1 120 20 is_stmt 0 view .LVU267
 854 007a 054B     		ldr	r3, .L54+4
 855 007c 1B68     		ldr	r3, [r3]
 120:Core/Src/main.c ****       //read sensor
 856              		.loc 1 120 7 view .LVU268
 857 007e 012B     		cmp	r3, #1
 858 0080 D0D0     		beq	.L52
 859              	.L48:
 126:Core/Src/main.c ****       //read tension
 860              		.loc 1 126 5 is_stmt 1 view .LVU269
 126:Core/Src/main.c ****       //read tension
 861              		.loc 1 126 21 is_stmt 0 view .LVU270
 862 0082 044B     		ldr	r3, .L54+8
 863 0084 1B68     		ldr	r3, [r3]
 126:Core/Src/main.c ****       //read tension
 864              		.loc 1 126 7 view .LVU271
 865 0086 012B     		cmp	r3, #1
 866 0088 D0D0     		beq	.L53
 867 008a D2E7     		b	.L49
 868              	.L55:
 869              		.align	2
 870              	.L54:
 871 008c 00000000 		.word	.LANCHOR4
 872 0090 00000000 		.word	.LANCHOR1
 873 0094 00000000 		.word	.LANCHOR2
 874 0098 00000000 		.word	.LANCHOR5
 875 009c 00000000 		.word	.LC0
 876 00a0 00000000 		.word	.LANCHOR3
 877              		.cfi_endproc
 878              	.LFE332:
 880              		.global	flag_tension
 881              		.global	flag_sensor
 882              		.global	timer_lap
 883              		.global	htim16
 884              		.global	hlpuart1
 885              		.global	hadc1
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 31


 886              		.section	.bss.flag_sensor,"aw",%nobits
 887              		.align	2
 888              		.set	.LANCHOR1,. + 0
 891              	flag_sensor:
 892 0000 00000000 		.space	4
 893              		.section	.bss.flag_tension,"aw",%nobits
 894              		.align	2
 895              		.set	.LANCHOR2,. + 0
 898              	flag_tension:
 899 0000 00000000 		.space	4
 900              		.section	.bss.hadc1,"aw",%nobits
 901              		.align	2
 902              		.set	.LANCHOR5,. + 0
 905              	hadc1:
 906 0000 00000000 		.space	108
 906      00000000 
 906      00000000 
 906      00000000 
 906      00000000 
 907              		.section	.bss.hlpuart1,"aw",%nobits
 908              		.align	2
 909              		.set	.LANCHOR3,. + 0
 912              	hlpuart1:
 913 0000 00000000 		.space	144
 913      00000000 
 913      00000000 
 913      00000000 
 913      00000000 
 914              		.section	.bss.htim16,"aw",%nobits
 915              		.align	2
 916              		.set	.LANCHOR4,. + 0
 919              	htim16:
 920 0000 00000000 		.space	76
 920      00000000 
 920      00000000 
 920      00000000 
 920      00000000 
 921              		.section	.bss.timer_lap,"aw",%nobits
 922              		.align	2
 923              		.set	.LANCHOR0,. + 0
 926              	timer_lap:
 927 0000 00000000 		.space	4
 928              		.text
 929              	.Letext0:
 930              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 931              		.file 4 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 932              		.file 5 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 933              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 934              		.file 7 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 935              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 936              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 937              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 938              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 939              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 940              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 941              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 942              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 32


 943              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 944              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 945              		.file 18 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 946              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 947              		.file 20 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-f
 948              		.file 21 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-f
 949              		.file 22 "<built-in>"
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:166    .text.MX_GPIO_Init:00000000000000a8 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:172    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:178    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:243    .text.HAL_TIM_PeriodElapsedCallback:0000000000000054 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:253    .text.Error_Handler:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:259    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:291    .text.MX_LPUART1_UART_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:296    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:391    .text.MX_LPUART1_UART_Init:0000000000000058 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:397    .text.MX_TIM16_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:402    .text.MX_TIM16_Init:0000000000000000 MX_TIM16_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:453    .text.MX_TIM16_Init:0000000000000028 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:459    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:464    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:613    .text.MX_ADC1_Init:0000000000000090 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:619    .text.SystemClock_Config:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:625    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:743    .rodata.main.str1.4:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:747    .text.main:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:753    .text.main:0000000000000000 main
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:871    .text.main:000000000000008c $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:898    .bss.flag_tension:0000000000000000 flag_tension
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:891    .bss.flag_sensor:0000000000000000 flag_sensor
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:926    .bss.timer_lap:0000000000000000 timer_lap
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:919    .bss.htim16:0000000000000000 htim16
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:912    .bss.hlpuart1:0000000000000000 hlpuart1
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:905    .bss.hadc1:0000000000000000 hadc1
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:887    .bss.flag_sensor:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:894    .bss.flag_tension:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:901    .bss.hadc1:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:908    .bss.hlpuart1:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:915    .bss.htim16:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s:922    .bss.timer_lap:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_TIM_Base_Init
memset
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc5Jdit2.s 			page 34


HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
sprintf
strlen
HAL_UART_Transmit
HAL_Delay
