

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11'
================================================================
* Date:           Mon May 20 14:16:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_10_VITIS_LOOP_53_11  |        8|        8|         6|          1|          1|     4|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    571|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     778|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     778|    739|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |S_V_1_0_fu_618_p2         |         +|   0|  0|  39|          32|          32|
    |add_ln1347_2_fu_540_p2    |         +|   0|  0|  55|          48|          48|
    |add_ln1347_3_fu_574_p2    |         +|   0|  0|  55|          48|          48|
    |add_ln1347_fu_517_p2      |         +|   0|  0|  55|          48|          48|
    |add_ln52_1_fu_265_p2      |         +|   0|  0|  11|           3|           1|
    |add_ln52_fu_274_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln53_fu_421_p2        |         +|   0|  0|  10|           2|           1|
    |icmp_ln52_fu_259_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln53_fu_284_p2       |      icmp|   0|  0|   8|           2|           3|
    |or_ln52_1_fu_358_p2       |        or|   0|  0|   3|           3|           2|
    |or_ln52_2_fu_442_p2       |        or|   0|  0|   3|           3|           2|
    |or_ln52_fu_339_p2         |        or|   0|  0|   3|           3|           1|
    |S_V_1_1_13_fu_624_p3      |    select|   0|  0|  32|           1|          32|
    |S_V_1_1_14_fu_631_p3      |    select|   0|  0|  32|           1|          32|
    |S_V_1_1_15_fu_645_p3      |    select|   0|  0|  32|           1|          32|
    |S_V_1_1_16_fu_652_p3      |    select|   0|  0|  32|           1|          32|
    |S_V_1_1_17_fu_659_p3      |    select|   0|  0|  32|           1|          32|
    |S_V_1_1_18_fu_666_p3      |    select|   0|  0|  32|           1|          32|
    |S_V_1_1_19_fu_673_p3      |    select|   0|  0|  32|           1|          32|
    |S_V_1_1_fu_638_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln52_1_fu_306_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln52_2_fu_318_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln52_6_fu_331_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln52_7_fu_350_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln52_8_fu_369_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln52_fu_290_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln54_fu_603_p3     |    select|   0|  0|  12|           1|          12|
    |select_ln813_1_fu_589_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln813_fu_596_p3    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 571|         215|         489|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4                    |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_92                                 |   9|          2|    2|          4|
    |indvar_flatten27_fu_96                  |   9|          2|    3|          6|
    |j_fu_72                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |H_load_2_reg_833                        |  17|   0|   17|          0|
    |H_load_3_reg_838                        |  17|   0|   17|          0|
    |H_load_4_reg_883                        |  17|   0|   17|          0|
    |H_load_reg_828                          |  17|   0|   17|          0|
    |P_prior_V_load_1_reg_848                |  32|   0|   32|          0|
    |P_prior_V_load_2_reg_858                |  32|   0|   32|          0|
    |P_prior_V_load_3_reg_863                |  32|   0|   32|          0|
    |P_prior_V_load_3_reg_863_pp0_iter2_reg  |  32|   0|   32|          0|
    |P_prior_V_load_reg_853                  |  32|   0|   32|          0|
    |S_V_1_1_10_fu_84                        |  32|   0|   32|          0|
    |S_V_1_1_11_fu_88                        |  32|   0|   32|          0|
    |S_V_1_1_1_fu_76                         |  32|   0|   32|          0|
    |S_V_1_1_9_fu_80                         |  32|   0|   32|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |i_fu_92                                 |   2|   0|    2|          0|
    |icmp_ln52_reg_765                       |   1|   0|    1|          0|
    |indvar_flatten27_fu_96                  |   3|   0|    3|          0|
    |j_fu_72                                 |   2|   0|    2|          0|
    |mul_ln1347_1_reg_918                    |  48|   0|   48|          0|
    |mul_ln1347_2_reg_928                    |  48|   0|   48|          0|
    |mul_ln1347_reg_908                      |  48|   0|   48|          0|
    |select_ln52_8_reg_793                   |   1|   0|    3|          2|
    |tmp_3_reg_933                           |  32|   0|   32|          0|
    |tmp_s_reg_913                           |  32|   0|   32|          0|
    |trunc_ln52_1_reg_769                    |   1|   0|    1|          0|
    |trunc_ln54_reg_818                      |   1|   0|    1|          0|
    |icmp_ln52_reg_765                       |  64|  32|    1|          0|
    |trunc_ln52_1_reg_769                    |  64|  32|    1|          0|
    |trunc_ln54_reg_818                      |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 778|  96|  591|          2|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_793_p_din0     |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_793_p_din1     |  out|   17|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_793_p_dout0    |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_793_p_ce       |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_797_p_din0     |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_797_p_din1     |  out|   17|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_797_p_dout0    |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_797_p_ce       |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_801_p_din0     |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_801_p_din1     |  out|   17|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_801_p_dout0    |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_801_p_ce       |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_805_p_din0     |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_805_p_din1     |  out|   17|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_805_p_dout0    |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|grp_fu_805_p_ce       |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11|  return value|
|P_prior_V_address0    |  out|    4|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_ce0         |  out|    1|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_q0          |   in|   32|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_address1    |  out|    4|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_ce1         |  out|    1|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_q1          |   in|   32|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_address2    |  out|    4|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_ce2         |  out|    1|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_q2          |   in|   32|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_address3    |  out|    4|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_ce3         |  out|    1|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_q3          |   in|   32|   ap_memory|                                                     P_prior_V|         array|
|S_V_1_1_1_out         |  out|   32|      ap_vld|                                                 S_V_1_1_1_out|       pointer|
|S_V_1_1_1_out_ap_vld  |  out|    1|      ap_vld|                                                 S_V_1_1_1_out|       pointer|
|S_V_1_0_1_out         |  out|   32|      ap_vld|                                                 S_V_1_0_1_out|       pointer|
|S_V_1_0_1_out_ap_vld  |  out|    1|      ap_vld|                                                 S_V_1_0_1_out|       pointer|
|S_V_0_1_1_out         |  out|   32|      ap_vld|                                                 S_V_0_1_1_out|       pointer|
|S_V_0_1_1_out_ap_vld  |  out|    1|      ap_vld|                                                 S_V_0_1_1_out|       pointer|
|S_V_0_0_1_out         |  out|   32|      ap_vld|                                                 S_V_0_0_1_out|       pointer|
|S_V_0_0_1_out_ap_vld  |  out|    1|      ap_vld|                                                 S_V_0_0_1_out|       pointer|
|H_address0            |  out|    3|   ap_memory|                                                             H|         array|
|H_ce0                 |  out|    1|   ap_memory|                                                             H|         array|
|H_q0                  |   in|   17|   ap_memory|                                                             H|         array|
|H_address1            |  out|    3|   ap_memory|                                                             H|         array|
|H_ce1                 |  out|    1|   ap_memory|                                                             H|         array|
|H_q1                  |   in|   17|   ap_memory|                                                             H|         array|
|H_address2            |  out|    3|   ap_memory|                                                             H|         array|
|H_ce2                 |  out|    1|   ap_memory|                                                             H|         array|
|H_q2                  |   in|   17|   ap_memory|                                                             H|         array|
|H_address3            |  out|    3|   ap_memory|                                                             H|         array|
|H_ce3                 |  out|    1|   ap_memory|                                                             H|         array|
|H_q3                  |   in|   17|   ap_memory|                                                             H|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

