<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_3" LaunchPart="xc7z010clg400-1" LaunchTime="1700142086">
  <File Type="PA-TCL" Name="uart_top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="uart_top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="uart_top_reports.tcl"/>
  <File Type="RDS-RDS" Name="uart_top.vds"/>
  <File Type="RDS-UTIL" Name="uart_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="uart_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="uart_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="uart_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="uart_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Lab02/led_ctl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/led_ctl.vhd"/>
        <Attr Name="ImportTime" Val="1542732422"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab02/meta_harden.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/meta_harden.vhd"/>
        <Attr Name="ImportTime" Val="1542732368"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab02/uart_baud_gen.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/uart_baud_gen.vhd"/>
        <Attr Name="ImportTime" Val="1542732376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab02/uart_led.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/uart_led.vhd"/>
        <Attr Name="ImportTime" Val="1542732386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab02/uart_rx.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/uart_rx.vhd"/>
        <Attr Name="ImportTime" Val="1542732398"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab02/uart_rx_ctl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/uart_rx_ctl.vhd"/>
        <Attr Name="ImportTime" Val="1542732406"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab02/uart_top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/uart_top.vhd"/>
        <Attr Name="ImportTime" Val="1542732342"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="uart_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Lab02/uart_led_timing_ArtyZ7.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/uart_led_timing_ArtyZ7.xdc"/>
        <Attr Name="ImportTime" Val="1542732454"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/Lab02/uart_led_pins_ArtyZ7.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab02/uart_led_pins_ArtyZ7.xdc"/>
        <Attr Name="ImportTime" Val="1542732448"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/Lab02/uart_led_pins_ArtyZ7.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2018">
      <Desc>Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
    </Step>
  </Strategy>
</GenRun>
