{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701305224470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701305224470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 16:47:04 2023 " "Processing started: Wed Nov 29 16:47:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701305224470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701305224470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta variable_freqdiv -c variable_freqdiv " "Command: quartus_sta variable_freqdiv -c variable_freqdiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701305224471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701305224569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701305224689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701305224689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305224718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305224718 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701305224782 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "variable_freqdiv.sdc " "Synopsys Design Constraints File file not found: 'variable_freqdiv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701305224804 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305224804 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK_base CLK_base " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK_base CLK_base" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701305224804 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLK_base~0\|inclk\[0\]\} -duty_cycle 50.00 -name \{CLK_base~0\|clk\[0\]\} \{CLK_base~0\|clk\[0\]\} " "create_generated_clock -source \{CLK_base~0\|inclk\[0\]\} -duty_cycle 50.00 -name \{CLK_base~0\|clk\[0\]\} \{CLK_base~0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701305224804 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701305224804 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305224804 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name N_set N_set " "create_clock -period 1.000 -name N_set N_set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name M_set M_set " "create_clock -period 1.000 -name M_set M_set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VCO_in VCO_in " "create_clock -period 1.000 -name VCO_in VCO_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701305224806 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305224806 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701305224806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701305224806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701305224807 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701305224807 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701305224816 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701305224823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701305224824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.848 " "Worst-case setup slack is -3.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.848             -23.088 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "   -3.848             -23.088 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.190             -19.134 VCO_in  " "   -3.190             -19.134 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -4.270 CLK_base~0\|clk\[0\]  " "   -0.987              -4.270 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305224827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.127 " "Worst-case hold slack is -0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -0.127 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "   -0.127              -0.127 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.057 CLK_base~0\|clk\[0\]  " "   -0.057              -0.057 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 VCO_in  " "    0.548               0.000 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305224832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701305224835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701305224839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 VCO_in  " "   -3.000             -11.922 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 M_set  " "   -3.000              -3.000 M_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 N_set  " "   -3.000              -3.000 N_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -9.240 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -9.240 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.603               0.000 CLK_base  " "   41.603               0.000 CLK_base " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.003               0.000 CLK_base~0\|clk\[0\]  " "   42.003               0.000 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305224843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305224843 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701305224853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701305224866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701305225061 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225106 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701305225106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701305225106 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701305225114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.509 " "Worst-case setup slack is -3.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.509             -21.054 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "   -3.509             -21.054 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.911             -17.461 VCO_in  " "   -2.911             -17.461 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.866              -3.726 CLK_base~0\|clk\[0\]  " "   -0.866              -3.726 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305225117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.094 " "Worst-case hold slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.094 CLK_base~0\|clk\[0\]  " "   -0.094              -0.094 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.030 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "   -0.030              -0.030 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 VCO_in  " "    0.466               0.000 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305225122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701305225127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701305225131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 VCO_in  " "   -3.000             -11.922 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 M_set  " "   -3.000              -3.000 M_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 N_set  " "   -3.000              -3.000 N_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -8.922 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.630               0.000 CLK_base  " "   41.630               0.000 CLK_base " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.938               0.000 CLK_base~0\|clk\[0\]  " "   41.938               0.000 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305225134 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701305225148 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_M11\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: div_M11\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701305225262 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701305225262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701305225263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701305225264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.004 " "Worst-case setup slack is -1.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004              -6.024 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "   -1.004              -6.024 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -4.692 VCO_in  " "   -0.782              -4.692 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -1.430 CLK_base~0\|clk\[0\]  " "   -0.327              -1.430 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305225269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.152 " "Worst-case hold slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.221 CLK_base~0\|clk\[0\]  " "   -0.152              -0.221 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "    0.244               0.000 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 VCO_in  " "    0.257               0.000 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305225273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701305225278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701305225283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.330 VCO_in  " "   -3.000              -9.330 VCO_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 M_set  " "   -3.000              -3.000 M_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 N_set  " "   -3.000              -3.000 N_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -6.000 lpm_counter:div_M11\|cntr_ehj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.335               0.000 CLK_base  " "   41.335               0.000 CLK_base " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.789               0.000 CLK_base~0\|clk\[0\]  " "   41.789               0.000 CLK_base~0\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701305225287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701305225287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701305225754 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701305225754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701305225957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 16:47:05 2023 " "Processing ended: Wed Nov 29 16:47:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701305225957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701305225957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701305225957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701305225957 ""}
