{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 21:30:21 2009 " "Info: Processing started: Mon Aug 24 21:30:21 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC2 -c MIC2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIC2 -c MIC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROLEMIC.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file CONTROLEMIC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLEMIC " "Info: Found entity 1: CONTROLEMIC" {  } { { "CONTROLEMIC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/CONTROLEMIC.sv" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATA_PATH.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DATA_PATH.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_PATH " "Info: Found entity 1: DATA_PATH" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorA.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecodificadorA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorA " "Info: Found entity 1: DecodificadorA" {  } { { "DecodificadorA.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DecodificadorA.sv" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorB.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecodificadorB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorB " "Info: Found entity 1: DecodificadorB" {  } { { "DecodificadorB.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DecodificadorB.sv" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorC.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecodificadorC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorC " "Info: Found entity 1: DecodificadorC" {  } { { "DecodificadorC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DecodificadorC.sv" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Deslocador.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file Deslocador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deslocador " "Info: Found entity 1: Deslocador" {  } { { "Deslocador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Deslocador.sv" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FETCH_MEM.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file FETCH_MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FETCH_MEM " "Info: Found entity 1: FETCH_MEM" {  } { { "FETCH_MEM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/FETCH_MEM.sv" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info: Found entity 1: MAR" {  } { { "MAR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MAR.sv" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file MBR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Info: Found entity 1: MBR" {  } { { "MBR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file MDR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file Registrador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ROM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SelectMem.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file SelectMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SelectMem " "Info: Found entity 1: SelectMem" {  } { { "SelectMem.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/SelectMem.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIC2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MIC2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIC2 " "Info: Found entity 1: MIC2" {  } { { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/lpm_rom1.v " "Warning: Can't analyze file -- file D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/lpm_rom1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIC2 " "Info: Elaborating entity \"MIC2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectMem SelectMem:inst " "Info: Elaborating entity \"SelectMem\" for hierarchy \"SelectMem:inst\"" {  } { { "MIC2.bdf" "inst" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1472 2880 3008 1568 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst3 " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:inst3\"" {  } { { "MIC2.bdf" "inst3" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 992 2640 2832 1312 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.sv" "altsyncram_component" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ROM:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Info: Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 39 " "Info: Parameter \"width_a\" = \"39\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mt71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mt71 " "Info: Found entity 1: altsyncram_mt71" {  } { { "db/altsyncram_mt71.tdf" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/db/altsyncram_mt71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mt71 ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_mt71:auto_generated " "Info: Elaborating entity \"altsyncram_mt71\" for hierarchy \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_mt71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLEMIC CONTROLEMIC:CONTROLMIC " "Info: Elaborating entity \"CONTROLEMIC\" for hierarchy \"CONTROLEMIC:CONTROLMIC\"" {  } { { "MIC2.bdf" "CONTROLMIC" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1072 3776 3952 1232 "CONTROLMIC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_Z CONTROLEMIC.sv(27) " "Warning (10036): Verilog HDL or VHDL warning at CONTROLEMIC.sv(27): object \"reg_Z\" assigned a value but never read" {  } { { "CONTROLEMIC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/CONTROLEMIC.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_N CONTROLEMIC.sv(28) " "Warning (10036): Verilog HDL or VHDL warning at CONTROLEMIC.sv(28): object \"reg_N\" assigned a value but never read" {  } { { "CONTROLEMIC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/CONTROLEMIC.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_PATH DATA_PATH:DP " "Info: Elaborating entity \"DATA_PATH\" for hierarchy \"DATA_PATH:DP\"" {  } { { "MIC2.bdf" "DP" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1008 3192 3464 1360 "DP" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DATA_PATH:DP\|ALU:ULA " "Info: Elaborating entity \"ALU\" for hierarchy \"DATA_PATH:DP\|ALU:ULA\"" {  } { { "DATA_PATH.bdf" "ULA" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { 2040 5704 5864 2168 "ULA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador DATA_PATH:DP\|Registrador:H " "Info: Elaborating entity \"Registrador\" for hierarchy \"DATA_PATH:DP\|Registrador:H\"" {  } { { "DATA_PATH.bdf" "H" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { 1456 3712 3880 1616 "H" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorA DATA_PATH:DP\|DecodificadorA:DecA " "Info: Elaborating entity \"DecodificadorA\" for hierarchy \"DATA_PATH:DP\|DecodificadorA:DecA\"" {  } { { "DATA_PATH.bdf" "DecA" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { 1544 360 512 1768 "DecA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorB DATA_PATH:DP\|DecodificadorB:DECB " "Info: Elaborating entity \"DecodificadorB\" for hierarchy \"DATA_PATH:DP\|DecodificadorB:DECB\"" {  } { { "DATA_PATH.bdf" "DECB" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { -952 1112 1264 -760 "DECB" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deslocador DATA_PATH:DP\|Deslocador:DESLOC " "Info: Elaborating entity \"Deslocador\" for hierarchy \"DATA_PATH:DP\|Deslocador:DESLOC\"" {  } { { "DATA_PATH.bdf" "DESLOC" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { 2240 5944 6096 2336 "DESLOC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR DATA_PATH:DP\|MBR:mbr " "Info: Elaborating entity \"MBR\" for hierarchy \"DATA_PATH:DP\|MBR:mbr\"" {  } { { "DATA_PATH.bdf" "mbr" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { -56 3688 3904 104 "mbr" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR DATA_PATH:DP\|MDR:mdr " "Info: Elaborating entity \"MDR\" for hierarchy \"DATA_PATH:DP\|MDR:mdr\"" {  } { { "DATA_PATH.bdf" "mdr" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { -600 3680 3920 -408 "mdr" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATA_PATH:DP\|PC:pc " "Info: Elaborating entity \"PC\" for hierarchy \"DATA_PATH:DP\|PC:pc\"" {  } { { "DATA_PATH.bdf" "pc" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { -320 3688 3904 -192 "pc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR DATA_PATH:DP\|MAR:inst " "Info: Elaborating entity \"MAR\" for hierarchy \"DATA_PATH:DP\|MAR:inst\"" {  } { { "DATA_PATH.bdf" "inst" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf" { { -848 3680 3896 -720 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH_MEM FETCH_MEM:inst4 " "Info: Elaborating entity \"FETCH_MEM\" for hierarchy \"FETCH_MEM:inst4\"" {  } { { "MIC2.bdf" "inst4" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1688 2616 2840 1816 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst5 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst5\"" {  } { { "MIC2.bdf" "inst5" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1600 3936 4224 1960 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[1\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[1\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[2\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[2\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[3\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[3\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[4\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[4\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[5\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[5\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[6\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[6\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[7\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[7\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[8\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[8\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[9\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[9\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[10\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[10\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[11\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[11\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[12\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[12\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[13\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[13\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[14\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[14\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[15\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[15\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[16\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[16\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[17\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[17\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[18\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[18\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[19\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[19\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[20\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[20\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[21\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[21\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[22\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[22\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[23\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[23\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[24\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[24\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[25\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[25\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[26\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[26\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[27\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[27\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[28\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[28\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[29\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[29\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[30\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[30\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RAM:inst5\|Reg_Int\[31\]~en RAM:inst5\|Reg_Int\[0\]~en " "Info (13350): Duplicate register \"RAM:inst5\|Reg_Int\[31\]~en\" merged to single register \"RAM:inst5\|Reg_Int\[0\]~en\"" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 50 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[31\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[31\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[30\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[30\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[29\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[29\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[28\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[28\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[27\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[27\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[26\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[26\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[25\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[25\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[24\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[24\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[23\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[23\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[22\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[22\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[21\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[21\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[20\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[20\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[19\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[19\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[18\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[18\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[17\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[17\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[16\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[16\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[15\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[15\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[14\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[14\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[13\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[13\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[12\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[12\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[11\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[11\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[10\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[10\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[9\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[9\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[8\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[8\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[7\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[7\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[6\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[6\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[5\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[5\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[4\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[4\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[3\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[3\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[2\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[2\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[1\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[1\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst5\|out_RAM\[0\] DATA_PATH:DP\|MDR:mdr\|guarda " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst5\|out_RAM\[0\]\" to the node \"DATA_PATH:DP\|MDR:mdr\|guarda\" into an OR gate" {  } { { "RAM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[0\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[0\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[0\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[0\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[1\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[1\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[1\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[1\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[2\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[2\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[2\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[2\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[3\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[3\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[3\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[3\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[4\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[4\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[4\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[4\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[5\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[5\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[5\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[5\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[6\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[6\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[6\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[6\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[7\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[7\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[7\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[7\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[8\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[8\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[8\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[8\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[9\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[9\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[9\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[9\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[10\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[10\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[10\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[10\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[11\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[11\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[11\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[11\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[12\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[12\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[12\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[12\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[13\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[13\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[13\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[13\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[14\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[14\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[14\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[14\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[15\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[15\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[15\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[15\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[16\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[16\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[16\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[16\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[17\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[17\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[17\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[17\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[18\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[18\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[18\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[18\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[19\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[19\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[19\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[19\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[20\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[20\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[20\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[20\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[21\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[21\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[21\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[21\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[22\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[22\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[22\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[22\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[23\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[23\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[23\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[23\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[24\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[24\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[24\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[24\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[25\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[25\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[25\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[25\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[26\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[26\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[26\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[26\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[27\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[27\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[27\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[27\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[28\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[28\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[28\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[28\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[29\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[29\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[29\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[29\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[30\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[30\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[30\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[30\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|MDR:mdr\|A\[31\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|MDR:mdr\|A\[31\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:DP\|PC:pc\|B\[31\] DATA_PATH:DP\|ALU:ULA\|R " "Warning: Converted the fan-out from the tri-state buffer \"DATA_PATH:DP\|PC:pc\|B\[31\]\" to the node \"DATA_PATH:DP\|ALU:ULA\|R\" into an OR gate" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2840 " "Info: Implemented 2840 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "304 " "Info: Implemented 304 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "2494 " "Info: Implemented 2494 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "39 " "Info: Implemented 39 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:31:07 2009 " "Info: Processing ended: Mon Aug 24 21:31:07 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Info: Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Info: Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
