Search.setIndex({"docnames": ["index"], "filenames": ["index.rst"], "titles": ["Welcome to TMC-API\u2019s documentation!"], "terms": {"index": 0, "modul": 0, "search": 0, "page": 0, "doxygenfil": [], "unabl": [], "find": [], "project": [], "breathe_project": [], "dictionari": [], "file": 0, "test": 0, "h": 0, "function": 0, "void": 0, "my_test_fuct": 0, "int": 0, "b": 0, "thi": 0, "i": 0, "paramet": 0, "return": 0, "dir": 0, "home": [], "fabian": [], "github": [], "doxygenfunct": [], "breathe_default_project": [], "valu": 0, "doe": 0, "seem": [], "valid": [], "kei": [], "No": [], "config": 0, "set": 0, "fall": [], "back": [], "direct": 0, "path": [], "specifi": 0, "cannot": [], "_build": [], "doxygen": [], "xml": [], "struct": 0, "configurationtypedef": 0, "includ": 0, "public": 0, "member": 0, "configst": 0, "state": 0, "uint8_t": 0, "configindex": 0, "int32_t": 0, "shadowregist": 0, "tmc_register_count": 0, "reset": 0, "restor": 0, "tmc_callback_config": 0, "callback": 0, "channel": 0, "crctypedef": 0, "256": 0, "polynomi": 0, "bool": 0, "isreflect": 0, "max22216typedef": 0, "max22216": 0, "slaveaddress": 0, "crc_en": 0, "tchopperconfig": 0, "blanktim": 0, "choppermod": 0, "hysteresisdecai": 0, "randomtoff": 0, "hysteresisend": 0, "hysteresisstart": 0, "toff": 0, "disableflag": 0, "tclosedloopconfig": 0, "closedloopmod": 0, "uint32_t": 0, "gammavmin": 0, "gammavadd": 0, "gamma": 0, "uint16_t": 0, "beta": 0, "offset": 0, "currentscalerminimum": 0, "currentscalermaximum": 0, "currentscalerstartup": 0, "upscaledelai": 0, "downscaledelai": 0, "correctionvelocityp": 0, "correctionvelocityi": 0, "correctionvelocityiclip": 0, "correctionvelocitydclk": 0, "correctionvelocitydclip": 0, "positioncorrectionp": 0, "positioncorrectiontoler": 0, "positionwindow": 0, "encvmeanwait": 0, "encvmeanfilt": 0, "encvmeanint": 0, "int8_t": 0, "encodercorrectionyoffset": 0, "tdriverconfig": 0, "slopehighsid": 0, "slopelowsid": 0, "protectiondis": 0, "protectiontim": 0, "stepdirectiondis": 0, "vsensescal": 0, "readbackselect": 0, "tmc2130typedef": 0, "tmc2130": 0, "registerresetst": 0, "tmc2130_register_count": 0, "registeraccess": 0, "tmc2160typedef": 0, "tmc2160": 0, "tmc2160_register_count": 0, "tmc2208typedef": 0, "tmc2208": 0, "tmc2208_register_count": 0, "tmc2209typedef": 0, "tmc2209": 0, "tmc2209_register_count": 0, "tmc2224typedef": 0, "tmc2224": 0, "veloc": 0, "oldx": 0, "oldtick": 0, "tmc2224_register_count": 0, "vmaxmodifi": 0, "slave": 0, "tmc2225typedef": 0, "tmc2225": 0, "tmc2225_register_count": 0, "slave_address": 0, "tmc2226typedef": 0, "tmc2226": 0, "tmc2226_register_count": 0, "tmc2240typedef": 0, "tmc2240": 0, "tmc2240_register_count": 0, "tmc2300typedef": 0, "tmc2300": 0, "configur": 0, "tmc2300_register_count": 0, "standbyen": 0, "tmc2590typedef": 0, "tmc2590": 0, "continuousmodeen": 0, "coolstepinactivevalu": 0, "coolstepactivevalu": 0, "coolstepthreshold": 0, "isstandstillcurr": 0, "runcurrentscal": 0, "standstillcurrentscal": 0, "standstilltimeout": 0, "standstilltick": 0, "tmc2590_register_count": 0, "tmc2660typedef": 0, "tmc2660": 0, "isstandstillovercurr": 0, "isstandstillcurrentlimit": 0, "tmc2660_register_count": 0, "tmc4330typedef": 0, "tmc4330": 0, "tmc4330_register_count": 0, "statu": 0, "tmc4331typedef": 0, "tmc4331": 0, "tmc4331_register_count": 0, "tmc4361atypedef": 0, "tmc4361a": 0, "tmc4361a_register_count": 0, "cover": 0, "tmc5031typedef": 0, "tmc5031": 0, "2": 0, "tmc5031_register_count": 0, "tmc5041typedef": 0, "tmc5041": 0, "tmc5041_register_count": 0, "tmc5062_microstept": 0, "tmc5062": 0, "lut_0": 0, "lut_1": 0, "lut_2": 0, "lut_3": 0, "lut_4": 0, "lut_5": 0, "lut_6": 0, "lut_7": 0, "x1": 0, "x2": 0, "x3": 0, "w0": 0, "w1": 0, "w2": 0, "w3": 0, "start_sin": 0, "start_sin90": 0, "tmc5062typedef": 0, "motor": 0, "tmc5062_motor": 0, "chipfrequ": 0, "measurementinterv": 0, "oldxactu": 0, "tmc5062_register_count": 0, "tmc5072typedef": 0, "tmc5072": 0, "tmc5072_motor": 0, "tmc5072_register_count": 0, "tmc5130typedef": 0, "tmc5130": 0, "tmc5130_register_count": 0, "tmc5160typedef": 0, "tmc5160": 0, "tmc5160_register_count": 0, "tmc5240typedef": 0, "tmc5240": 0, "tmc5240_register_count": 0, "tmc5271typedef": 0, "tmc5271": 0, "tmc5271_motor": 0, "tmc5271_register_count": 0, "tmc5272typedef": 0, "tmc5272": 0, "tmc5272_motor": 0, "tmc5272_register_count": 0, "tmc7300typedef": 0, "tmc7300": 0, "tmc7300_register_count": 0, "tmc8461typedef": 0, "tmc8461": 0, "config_esc": 0, "config_mfc": 0, "tmc8462typedef": 0, "tmc8462": 0, "tmc_linearramp": 0, "linearramp": 0, "maxveloc": 0, "targetposit": 0, "rampposit": 0, "targetveloc": 0, "rampveloc": 0, "acceler": 0, "encoderstep": 0, "lastdvrest": 0, "lastdxrest": 0, "rampen": 0, "accumulatorveloc": 0, "accumulatorposit": 0, "tmc_linearramp_mod": 0, "rampmod": 0, "tmc_linearramp_st": 0, "accelerationstep": 0, "precis": 0, "homingdist": 0, "stopveloc": 0, "tmcregisterconst": 0, "address": 0, "tmotorconfig": 0, "irun": 0, "istandbi": 0, "settingdelai": 0, "boostcurr": 0, "tsmartenergycontrol": 0, "smartimin": 0, "smartdownstep": 0, "smartstalllevelmax": 0, "smartupstep": 0, "smartstalllevelmin": 0, "tstallguardconfig": 0, "filteren": 0, "stallguardthreshold": 0, "currentscal": 0, "tstepdirconfig": 0, "intpol": 0, "dedg": 0, "mre": 0, "api_head": 0, "macro": 0, "constant": 0, "bit": 0, "crc": 0, "stdlib": 0, "type": 0, "enum": 0, "tmcerror": 0, "enumer": 0, "tmc_error_non": 0, "tmc_error_gener": 0, "tmc_error_funct": 0, "tmc_error_motor": 0, "tmc_error_valu": 0, "tmc_error_chip": 0, "tmc_comm_mod": 0, "tmc_comm_default": 0, "tmc_comm_spi": 0, "tmc_comm_uart": 0, "defin": 0, "bit0": 0, "bit1": 0, "bit2": 0, "bit3": 0, "bit4": 0, "bit5": 0, "bit6": 0, "bit7": 0, "bit8": 0, "bit9": 0, "bit10": 0, "bit11": 0, "bit12": 0, "bit13": 0, "bit14": 0, "bit15": 0, "bit16": 0, "bit17": 0, "bit18": 0, "bit19": 0, "bit20": 0, "bit21": 0, "bit22": 0, "bit23": 0, "bit24": 0, "bit25": 0, "bit26": 0, "bit27": 0, "bit28": 0, "bit29": 0, "bit30": 0, "bit31": 0, "byte0_mask": 0, "byte0_shift": 0, "byte1_mask": 0, "byte1_shift": 0, "byte2_mask": 0, "byte2_shift": 0, "byte3_mask": 0, "byte3_shift": 0, "byte4_mask": 0, "byte4_shift": 0, "byte5_mask": 0, "byte5_shift": 0, "byte6_mask": 0, "byte6_shift": 0, "byte7_mask": 0, "byte7_shift": 0, "short0_mask": 0, "short0_shift": 0, "short1_mask": 0, "short1_shift": 0, "short2_mask": 0, "short2_shift": 0, "short3_mask": 0, "short3_shift": 0, "word0_mask": 0, "word0_shift": 0, "word1_mask": 0, "word1_shift": 0, "nibbl": 0, "n": 0, "byte": 0, "short": 0, "word": 0, "_8_16": 0, "__1": 0, "__0": 0, "_8_32": 0, "__3": 0, "__2": 0, "_16_32": 0, "_8_64": 0, "__7": 0, "__6": 0, "__5": 0, "__4": 0, "_16_64": 0, "_32_64": 0, "typedef": 0, "config_readi": 0, "config_reset": 0, "config_restor": 0, "tmc_write_bit": 0, "tmc_address_mask": 0, "tmc_default_motor": 0, "c": 0, "static": 0, "flipbyt": 0, "flipbitsinbyt": 0, "tmc_fillcrc8tabl": 0, "tmc_crc8": 0, "data": 0, "tmc_tablegetpolynomi": 0, "tmc_tableisreflect": 0, "variabl": 0, "crctabl": 0, "crc_table_count": 0, "0": 0, "tmc_limitint": 0, "min": 0, "max": 0, "int64_t": 0, "tmc_limits64": 0, "tmc_sqrti": 0, "x": 0, "tmc_filterpt1": 0, "akku": 0, "newvalu": 0, "lastvalu": 0, "actualfilt": 0, "maxfilt": 0, "const": 0, "unsign": 0, "char": 0, "sqrttabl": 0, "16": 0, "22": 0, "27": 0, "32": 0, "35": 0, "39": 0, "42": 0, "45": 0, "48": 0, "50": 0, "53": 0, "55": 0, "57": 0, "59": 0, "61": 0, "64": 0, "65": 0, "67": 0, "69": 0, "71": 0, "73": 0, "75": 0, "76": 0, "78": 0, "80": 0, "81": 0, "83": 0, "84": 0, "86": 0, "87": 0, "89": 0, "90": 0, "91": 0, "93": 0, "94": 0, "96": 0, "97": 0, "98": 0, "99": 0, "101": 0, "102": 0, "103": 0, "104": 0, "106": 0, "107": 0, "108": 0, "109": 0, "110": 0, "112": 0, "113": 0, "114": 0, "115": 0, "116": 0, "117": 0, "118": 0, "119": 0, "120": 0, "121": 0, "122": 0, "123": 0, "124": 0, "125": 0, "126": 0, "128": 0, "129": 0, "130": 0, "131": 0, "132": 0, "133": 0, "134": 0, "135": 0, "136": 0, "137": 0, "138": 0, "139": 0, "140": 0, "141": 0, "142": 0, "143": 0, "144": 0, "145": 0, "146": 0, "147": 0, "148": 0, "149": 0, "150": 0, "151": 0, "152": 0, "153": 0, "154": 0, "155": 0, "156": 0, "157": 0, "158": 0, "159": 0, "160": 0, "161": 0, "162": 0, "163": 0, "164": 0, "165": 0, "166": 0, "167": 0, "168": 0, "169": 0, "170": 0, "171": 0, "172": 0, "173": 0, "174": 0, "175": 0, "176": 0, "177": 0, "178": 0, "179": 0, "180": 0, "181": 0, "182": 0, "183": 0, "184": 0, "185": 0, "186": 0, "187": 0, "188": 0, "189": 0, "190": 0, "191": 0, "192": 0, "193": 0, "194": 0, "195": 0, "196": 0, "197": 0, "198": 0, "199": 0, "200": 0, "201": 0, "202": 0, "203": 0, "204": 0, "205": 0, "206": 0, "207": 0, "208": 0, "209": 0, "210": 0, "211": 0, "212": 0, "213": 0, "214": 0, "215": 0, "216": 0, "217": 0, "218": 0, "219": 0, "220": 0, "221": 0, "222": 0, "223": 0, "224": 0, "225": 0, "226": 0, "227": 0, "228": 0, "229": 0, "230": 0, "231": 0, "232": 0, "233": 0, "234": 0, "235": 0, "236": 0, "237": 0, "238": 0, "239": 0, "240": 0, "241": 0, "242": 0, "243": 0, "244": 0, "245": 0, "246": 0, "247": 0, "248": 0, "249": 0, "250": 0, "251": 0, "252": 0, "253": 0, "254": 0, "255": 0, "cast_sn_to_s32": 0, "array_s": 0, "field_get": 0, "mask": 0, "shift": 0, "field_set": 0, "field_read": 0, "read": 0, "field_writ": 0, "write": 0, "field_upd": 0, "unus": 0, "access_onc": 0, "tmc_address": 0, "tmc_access_non": 0, "tmc_access_read": 0, "tmc_access_writ": 0, "tmc_access_dirti": 0, "tmc_access_rw_speci": 0, "tmc_access_flag": 0, "tmc_access_hw_preset": 0, "tmc_access_rw": 0, "tmc_access_rw_separ": 0, "tmc_access_r_flag": 0, "tmc_access_rw_flag": 0, "tmc_access_w_preset": 0, "tmc_access_rw_preset": 0, "tmc_is_read": 0, "tmc_is_writ": 0, "tmc_is_dirti": 0, "tmc_is_preset": 0, "tmc_is_resett": 0, "tmc_is_restor": 0, "____": 0, "n_a": 0, "stddef": 0, "stdbool": 0, "stdint": 0, "tmc_types_integ": 0, "tmc_types_integers_unsign": 0, "u8_max": 0, "u10_max": 0, "u12_max": 0, "u15_max": 0, "u16_max": 0, "u18_max": 0, "u20_max": 0, "u22_max": 0, "u24_max": 0, "u32_max": 0, "tmc_types_integers_sign": 0, "s8_max": 0, "s8_min": 0, "s16_max": 0, "s16_min": 0, "s24_max": 0, "s24_min": 0, "s32_max": 0, "s32_min": 0, "tmc_types_nul": 0, "null": 0, "fals": 0, "true": 0, "float": 0, "float32_t": 0, "doubl": 0, "float64_t": 0, "u8": 0, "u16": 0, "u32": 0, "uint8": 0, "uint16": 0, "uint32": 0, "s8": 0, "int16_t": 0, "s16": 0, "s32": 0, "int8": 0, "int16": 0, "int32": 0, "max22216_readwritearrai": 0, "size_t": 0, "length": 0, "max22216_crc": 0, "max22216_writedatagram": 0, "max22216_writeint": 0, "max22216_readint": 0, "max22216_writeint_uart": 0, "max22216_readint_uart": 0, "max22216_writeintdep": 0, "dep_address": 0, "dep_valu": 0, "max22216_readintdep": 0, "max22216_init": 0, "max22216_getslaveaddress": 0, "max22216_setslaveaddress": 0, "max22216_gets16circlediffer": 0, "oldvalu": 0, "helper": 0, "max22216_field": 0, "max22216_regist": 0, "max22216_const": 0, "max22216_field_read": 0, "tdef": 0, "max22216_field_writ": 0, "max22216_sync_byt": 0, "max22216_master_address": 0, "max22216_motion_mode_stop": 0, "max22216_motion_mode_torqu": 0, "max22216_motion_mode_veloc": 0, "max22216_motion_mode_posit": 0, "max22216_motion_mode_uq_ud_ext": 0, "max22216_phi_e_extern": 0, "max22216_phi_e_open_loop": 0, "max22216_phi_e_abn": 0, "max22216_phi_e_hal": 0, "max22216_phi_e_aenc": 0, "max22216_phi_a_aenc": 0, "max22216_state_nothing_to_do": 0, "max22216_state_start_init": 0, "max22216_state_wait_init_tim": 0, "max22216_state_estimate_offset": 0, "max22216_chipinfo_addr_si_typ": 0, "max22216_chipinfo_addr_si_vers": 0, "max22216_chipinfo_addr_si_d": 0, "max22216_chipinfo_addr_si_tim": 0, "max22216_chipinfo_addr_si_vari": 0, "max22216_chipinfo_addr_si_build": 0, "max22216_cntl0_mask": 0, "max22216_cntl0_shift": 0, "max22216_cntl1_mask": 0, "max22216_cntl1_shift": 0, "max22216_cntl2_mask": 0, "max22216_cntl2_shift": 0, "max22216_cntl3_mask": 0, "max22216_cntl3_shift": 0, "max22216_f_pwm_m_mask": 0, "max22216_f_pwm_m_shift": 0, "max22216_chs_mask": 0, "max22216_chs_shift": 0, "max22216_vdr_nduty_mask": 0, "max22216_vdr_nduty_shift": 0, "max22216_stat_pol_mask": 0, "max22216_stat_pol_shift": 0, "max22216_cntl_pol_mask": 0, "max22216_cntl_pol_shift": 0, "max22216_m_uvm_mask": 0, "max22216_m_uvm_shift": 0, "max22216_m_comf_mask": 0, "max22216_m_comf_shift": 0, "max22216_m_dpm_mask": 0, "max22216_m_dpm_shift": 0, "max22216_m_hhf_mask": 0, "max22216_m_hhf_shift": 0, "max22216_m_olf_mask": 0, "max22216_m_olf_shift": 0, "max22216_m_ocp_mask": 0, "max22216_m_ocp_shift": 0, "max22216_m_ovt_mask": 0, "max22216_m_ovt_shift": 0, "max22216_active_mask": 0, "max22216_active_shift": 0, "max22216_rfu_mask": 0, "max22216_rfu_shift": 0, "max22216_uvm_mask": 0, "max22216_uvm_shift": 0, "max22216_comer_mask": 0, "max22216_comer_shift": 0, "max22216_dpm_mask": 0, "max22216_dpm_shift": 0, "max22216_hhf_mask": 0, "max22216_hhf_shift": 0, "max22216_olf_mask": 0, "max22216_olf_shift": 0, "max22216_ocp_mask": 0, "max22216_ocp_shift": 0, "max22216_ovt_mask": 0, "max22216_ovt_shift": 0, "max22216_ind_mask": 0, "max22216_ind_shift": 0, "max22216_res_mask": 0, "max22216_res_shift": 0, "max22216_min_t_on_mask": 0, "max22216_min_t_on_shift": 0, "max22216_stat0_mask": 0, "max22216_stat0_shift": 0, "max22216_stat1_mask": 0, "max22216_stat1_shift": 0, "max22216_stat2_mask": 0, "max22216_stat2_shift": 0, "max22216_stat3_mask": 0, "max22216_stat3_shift": 0, "max22216_stat_fun_mask": 0, "max22216_stat_fun_shift": 0, "max22216_stat_sel0_mask": 0, "max22216_stat_sel0_shift": 0, "max22216_stat_sel1_mask": 0, "max22216_stat_sel1_shift": 0, "max22216_stretch_en_mask": 0, "max22216_stretch_en_shift": 0, "max22216_en_ldo_mask": 0, "max22216_en_ldo_shift": 0, "max22216_v5_nv3_mask": 0, "max22216_v5_nv3_shift": 0, "max22216_m_uvm_cmp_mask": 0, "max22216_m_uvm_cmp_shift": 0, "max22216_dc_h2l_mask": 0, "max22216_dc_h2l_shift": 0, "max22216_adc_vm_raw_mask": 0, "max22216_adc_vm_raw_shift": 0, "max22216_vm_thld_down_mask": 0, "max22216_vm_thld_down_shift": 0, "max22216_vm_thld_up_mask": 0, "max22216_vm_thld_up_shift": 0, "max22216_delta_phi_mask": 0, "max22216_delta_phi_shift": 0, "max22216_u_ac_mask": 0, "max22216_u_ac_shift": 0, "max22216_dc_l2h_mask": 0, "max22216_dc_l2h_shift": 0, "max22216_dc_h_mask": 0, "max22216_dc_h_shift": 0, "max22216_dc_l_mask": 0, "max22216_dc_l_shift": 0, "max22216_time_l2h_mask": 0, "max22216_time_l2h_shift": 0, "max22216_ramp_mask": 0, "max22216_ramp_shift": 0, "max22216_rupe_mask": 0, "max22216_rupe_shift": 0, "max22216_rmde_mask": 0, "max22216_rmde_shift": 0, "max22216_rdwe_mask": 0, "max22216_rdwe_shift": 0, "max22216_h2l_en_mask": 0, "max22216_h2l_en_shift": 0, "max22216_ol_en_mask": 0, "max22216_ol_en_shift": 0, "max22216_hhf_en_mask": 0, "max22216_hhf_en_shift": 0, "max22216_ctrl_mode_mask": 0, "max22216_ctrl_mode_shift": 0, "max22216_fsf_mask": 0, "max22216_fsf_shift": 0, "max22216_shunt_scale_mask": 0, "max22216_shunt_scale_shift": 0, "max22216_slew_rate_mask": 0, "max22216_slew_rate_shift": 0, "max22216_t_blanking_mask": 0, "max22216_t_blanking_shift": 0, "max22216_f_pwm_mask": 0, "max22216_f_pwm_shift": 0, "max22216_hsnls_mask": 0, "max22216_hsnls_shift": 0, "max22216_dpm_thld_mask": 0, "max22216_dpm_thld_shift": 0, "max22216_dpm_min_current_mask": 0, "max22216_dpm_min_current_shift": 0, "max22216_dpm_min_nbr_mask": 0, "max22216_dpm_min_nbr_shift": 0, "max22216_end_hit_auto_mask": 0, "max22216_end_hit_auto_shift": 0, "max22216_end_hit_start_hiz_auto_mask": 0, "max22216_end_hit_start_hiz_auto_shift": 0, "max22216_dpm_en_mask": 0, "max22216_dpm_en_shift": 0, "max22216_idc_thld_mask": 0, "max22216_idc_thld_shift": 0, "max22216_res_thld_mask": 0, "max22216_res_thld_shift": 0, "max22216_l_nbr_calc_mask": 0, "max22216_l_nbr_calc_shift": 0, "max22216_l_meas_wcycles_mask": 0, "max22216_l_meas_wcycles_shift": 0, "max22216_l_meas_h_mask": 0, "max22216_l_meas_h_shift": 0, "max22216_l_meas_l2h_mask": 0, "max22216_l_meas_l2h_shift": 0, "max22216_l_meas_en_mask": 0, "max22216_l_meas_en_shift": 0, "max22216_dith_en_mask": 0, "max22216_dith_en_shift": 0, "max22216_iac_thld_mask": 0, "max22216_iac_thld_shift": 0, "max22216_cfg_p_mask": 0, "max22216_cfg_p_shift": 0, "max22216_cfg_i_mask": 0, "max22216_cfg_i_shift": 0, "max22216_i_dpm_peak_mask": 0, "max22216_i_dpm_peak_shift": 0, "max22216_i_dpm_valley_mask": 0, "max22216_i_dpm_valley_shift": 0, "max22216_travel_time_mask": 0, "max22216_travel_time_shift": 0, "max22216_reaction_time_mask": 0, "max22216_reaction_time_shift": 0, "max22216_i_monitor_mask": 0, "max22216_i_monitor_shift": 0, "max22216_i_dc_mask": 0, "max22216_i_dc_shift": 0, "max22216_i_ac_mask": 0, "max22216_i_ac_shift": 0, "max22216_r_mask": 0, "max22216_r_shift": 0, "max22216_pwm_dutycycle_mask": 0, "max22216_pwm_dutycycle_shift": 0, "max22216_ocp0_mask": 0, "max22216_ocp0_shift": 0, "max22216_ocp1_mask": 0, "max22216_ocp1_shift": 0, "max22216_ocp2_mask": 0, "max22216_ocp2_shift": 0, "max22216_ocp3_mask": 0, "max22216_ocp3_shift": 0, "max22216_hhf0_mask": 0, "max22216_hhf0_shift": 0, "max22216_hhf1_mask": 0, "max22216_hhf1_shift": 0, "max22216_hhf2_mask": 0, "max22216_hhf2_shift": 0, "max22216_hhf3_mask": 0, "max22216_hhf3_shift": 0, "max22216_olf0_mask": 0, "max22216_olf0_shift": 0, "max22216_olf1_mask": 0, "max22216_olf1_shift": 0, "max22216_olf2_mask": 0, "max22216_olf2_shift": 0, "max22216_olf3_mask": 0, "max22216_olf3_shift": 0, "max22216_dpm0_mask": 0, "max22216_dpm0_shift": 0, "max22216_dpm1_mask": 0, "max22216_dpm1_shift": 0, "max22216_dpm2_mask": 0, "max22216_dpm2_shift": 0, "max22216_dpm3_mask": 0, "max22216_dpm3_shift": 0, "max22216_ind0_mask": 0, "max22216_ind0_shift": 0, "max22216_ind1_mask": 0, "max22216_ind1_shift": 0, "max22216_ind2_mask": 0, "max22216_ind2_shift": 0, "max22216_ind3_mask": 0, "max22216_ind3_shift": 0, "max22216_res0_mask": 0, "max22216_res0_shift": 0, "max22216_res1_mask": 0, "max22216_res1_shift": 0, "max22216_res2_mask": 0, "max22216_res2_shift": 0, "max22216_res3_mask": 0, "max22216_res3_shift": 0, "max22216_srt_prog_mask": 0, "max22216_srt_prog_shift": 0, "max22216_stop_prog_mask": 0, "max22216_stop_prog_shift": 0, "max22216_veri_fail_mask": 0, "max22216_veri_fail_shift": 0, "max22216_otp_full_mask": 0, "max22216_otp_full_shift": 0, "max22216_vpp_init_fail_mask": 0, "max22216_vpp_init_fail_shift": 0, "max22216_ov_during_burn_pulse_mask": 0, "max22216_ov_during_burn_pulse_shift": 0, "max22216_ecc_err_1bit_mask": 0, "max22216_ecc_err_1bit_shift": 0, "max22216_ecc_err_2bit_mask": 0, "max22216_ecc_err_2bit_shift": 0, "max22216_done_mask": 0, "max22216_done_shift": 0, "max22216_otp_data0_mask": 0, "max22216_otp_data0_shift": 0, "max22216_otp_data1_mask": 0, "max22216_otp_data1_shift": 0, "max22216_otp_addr_mask": 0, "max22216_otp_addr_shift": 0, "max22216_global_ctrl": 0, "max22216_global_cfg": 0, "max22216_statu": 0, "max22216_status_cfg": 0, "max22216_demag_voltag": 0, "max22216_adc_vm_measur": 0, "max22216_vm_threshold": 0, "max22216_f_ac": 0, "max22216_u_ac_scan": 0, "max22216_cfg_dc_l2h_0": 0, "max22216_cfg_dc_h_0": 0, "max22216_cfg_dc_l_0": 0, "max22216_cfg_l2h_time_0": 0, "max22216_cfg_ctrl0_0": 0, "max22216_cfg_ctrl1_0": 0, "max22216_cfg_dpm0_0": 0, "max22216_cfg_dpm1_0": 0, "max22216_cfg_dc_0": 0, "max22216_cfg_r_thld_0": 0, "max22216_cfg_ind_0_0": 0, "max22216_cfg_ind_1_0": 0, "max22216_cfg_p_0": 0, "max22216_cfg_i_0": 0, "max22216_cfg_dc_l2h_1": 0, "max22216_cfg_dc_h_1": 0, "max22216_cfg_dc_l_1": 0, "max22216_cfg_l2h_time_1": 0, "max22216_cfg_ctrl0_1": 0, "max22216_cfg_ctrl1_1": 0, "max22216_cfg_dpm0_1": 0, "max22216_cfg_dpm1_1": 0, "max22216_cfg_dc_1": 0, "max22216_cfg_r_thld_1": 0, "max22216_cfg_ind_0_1": 0, "max22216_cfg_ind_1_1": 0, "max22216_cfg_p_1": 0, "max22216_cfg_i_1": 0, "max22216_cfg_dc_l2h_2": 0, "max22216_cfg_dc_h_2": 0, "max22216_cfg_dc_l_2": 0, "max22216_cfg_l2h_time_2": 0, "max22216_cfg_ctrl0_2": 0, "max22216_cfg_ctrl1_2": 0, "max22216_cfg_dpm0_2": 0, "max22216_cfg_dpm1_2": 0, "max22216_cfg_dc_2": 0, "max22216_cfg_r_thld_2": 0, "max22216_cfg_ind_0_2": 0, "max22216_cfg_ind_1_2": 0, "max22216_cfg_p_2": 0, "max22216_cfg_i_2": 0, "max22216_cfg_dc_l2h_3": 0, "max22216_cfg_dc_h_3": 0, "max22216_cfg_dc_l_3": 0, "max22216_cfg_l2h_time_3": 0, "max22216_cfg_ctrl0_3": 0, "max22216_cfg_ctrl1_3": 0, "max22216_cfg_dpm0_3": 0, "max22216_cfg_dpm1_3": 0, "max22216_cfg_dc_3": 0, "max22216_cfg_r_thld_3": 0, "max22216_cfg_ind_0_3": 0, "max22216_cfg_ind_1_3": 0, "max22216_cfg_p_3": 0, "max22216_cfg_i_3": 0, "max22216_i_dpm_peak_0": 0, "max22216_i_dpm_valley_0": 0, "max22216_travel_time_0": 0, "max22216_reaction_time_0": 0, "max22216_i_adc_0": 0, "max22216_i_dc_0": 0, "max22216_i_ind_ac_0": 0, "max22216_r_0": 0, "max22216_pwm_duty_0": 0, "max22216_i_dpm_peak_1": 0, "max22216_i_dpm_valley_1": 0, "max22216_travel_time_1": 0, "max22216_reaction_time_1": 0, "max22216_i_adc_1": 0, "max22216_i_dc_1": 0, "max22216_i_ind_ac_1": 0, "max22216_r_1": 0, "max22216_pwm_duty_1": 0, "max22216_i_dpm_peak_2": 0, "max22216_i_dpm_valley_2": 0, "max22216_travel_time_2": 0, "max22216_reaction_time_2": 0, "max22216_i_adc_2": 0, "max22216_i_dc_2": 0, "max22216_i_ind_ac_2": 0, "max22216_r_2": 0, "max22216_pwm_duty_2": 0, "max22216_i_dpm_peak_3": 0, "max22216_i_dpm_valley_3": 0, "max22216_travel_time_3": 0, "max22216_reaction_time_3": 0, "max22216_i_adc_3": 0, "max22216_i_dc_3": 0, "max22216_i_ind_ac_3": 0, "max22216_r_3": 0, "max22216_pwm_duty_3": 0, "max22216_fault0": 0, "max22216_fault1": 0, "max22216_otp_control": 0, "max22216_otp_statu": 0, "max22216_otp_data0": 0, "max22216_otp_data1": 0, "max22216_otp_addr": 0, "tmc2130_readwritearrai": 0, "tmc2130_writedatagram": 0, "x4": 0, "tmc2130_writeint": 0, "tmc2130_readint": 0, "tmc2130_init": 0, "tmc2130_fillshadowregist": 0, "tmc2130_reset": 0, "tmc2130_restor": 0, "tmc2130_setregisterresetst": 0, "resetst": 0, "tmc2130_setcallback": 0, "tmc2130_callback": 0, "writeconfigur": 0, "tmc2130_periodicjob": 0, "tick": 0, "tmc2130_regist": 0, "tmc2130_constant": 0, "tmc2130_mask_shift": 0, "tmc2130_field_read": 0, "tmc2130_field_writ": 0, "r10": 0, "r6c": 0, "tmc2130_defaultregisterresetst": 0, "tmc2130_defaultregisteraccess": 0, "0x03": 0, "0x21": 0, "0x01": 0, "0x02": 0, "0x42": 0, "tmc2130_registerconst": 0, "0x60": 0, "0xaaaab554": 0, "0x61": 0, "0x4a9554aa": 0, "0x62": 0, "0x24492929": 0, "0x63": 0, "0x10104222": 0, "0x64": 0, "0xfbffffff": 0, "0x65": 0, "0xb5bb777d": 0, "0x66": 0, "0x49295556": 0, "0x67": 0, "0x00404222": 0, "0x68": 0, "0xffff8056": 0, "0x69": 0, "0x00f70000": 0, "0x70": 0, "0x00050480": 0, "tmc2130_motor": 0, "tmc2130_write_bit": 0, "tmc2130_address_mask": 0, "tmc2130_max_veloc": 0, "tmc2130_max_acceler": 0, "tmc2130_i_scale_analog_mask": 0, "tmc2130_i_scale_analog_shift": 0, "tmc2130_internal_rsense_mask": 0, "tmc2130_internal_rsense_shift": 0, "tmc2130_en_pwm_mode_mask": 0, "tmc2130_en_pwm_mode_shift": 0, "tmc2130_enc_commutation_mask": 0, "tmc2130_enc_commutation_shift": 0, "tmc2130_shaft_mask": 0, "tmc2130_shaft_shift": 0, "tmc2130_diag0_error_only_with_sd_mode1_mask": 0, "tmc2130_diag0_error_only_with_sd_mode1_shift": 0, "tmc2130_diag0_otpw_only_with_sd_mode1_mask": 0, "tmc2130_diag0_otpw_only_with_sd_mode1_shift": 0, "tmc2130_diag0_stall_mask": 0, "tmc2130_diag0_stall_shift": 0, "tmc2130_diag1_stall_mask": 0, "tmc2130_diag1_stall_shift": 0, "tmc2130_diag1_index_mask": 0, "tmc2130_diag1_index_shift": 0, "tmc2130_diag1_onstate_mask": 0, "tmc2130_diag1_onstate_shift": 0, "tmc2130_diag1_steps_skipped_mask": 0, "tmc2130_diag1_steps_skipped_shift": 0, "tmc2130_diag0_int_pushpull_mask": 0, "tmc2130_diag0_int_pushpull_shift": 0, "tmc2130_diag1_poscomp_pushpull_mask": 0, "tmc2130_diag1_poscomp_pushpull_shift": 0, "tmc2130_small_hysteresis_mask": 0, "tmc2130_small_hysteresis_shift": 0, "tmc2130_stop_enable_mask": 0, "tmc2130_stop_enable_shift": 0, "tmc2130_direct_mode_mask": 0, "tmc2130_direct_mode_shift": 0, "tmc2130_test_mode_mask": 0, "tmc2130_test_mode_shift": 0, "tmc2130_reset_mask": 0, "tmc2130_reset_shift": 0, "tmc2130_drv_err_mask": 0, "tmc2130_drv_err_shift": 0, "tmc2130_uv_cp_mask": 0, "tmc2130_uv_cp_shift": 0, "tmc2130_refl_step_mask": 0, "tmc2130_refl_step_shift": 0, "tmc2130_refr_dir_mask": 0, "tmc2130_refr_dir_shift": 0, "tmc2130_encb_dcen_cfg4_mask": 0, "tmc2130_encb_dcen_cfg4_shift": 0, "tmc2130_enca_dcin_cfg5_mask": 0, "tmc2130_enca_dcin_cfg5_shift": 0, "tmc2130_drv_enn_cfg6_mask": 0, "tmc2130_drv_enn_cfg6_shift": 0, "tmc2130_enc_n_dco_mask": 0, "tmc2130_enc_n_dco_shift": 0, "tmc2130_version_mask": 0, "tmc2130_version_shift": 0, "tmc2130_ihold_mask": 0, "tmc2130_ihold_shift": 0, "tmc2130_irun_mask": 0, "tmc2130_irun_shift": 0, "tmc2130_iholddelay_mask": 0, "tmc2130_iholddelay_shift": 0, "tmc2130_tpowerdown_mask": 0, "tmc2130_tpowerdown_shift": 0, "tmc2130_tstep_mask": 0, "tmc2130_tstep_shift": 0, "tmc2130_tpwmthrs_mask": 0, "tmc2130_tpwmthrs_shift": 0, "tmc2130_tcoolthrs_mask": 0, "tmc2130_tcoolthrs_shift": 0, "tmc2130_thigh_mask": 0, "tmc2130_thigh_shift": 0, "tmc2130_vdcmin_mask": 0, "tmc2130_vdcmin_shift": 0, "tmc2130_w0_mask": 0, "tmc2130_w0_shift": 0, "tmc2130_w1_mask": 0, "tmc2130_w1_shift": 0, "tmc2130_w2_mask": 0, "tmc2130_w2_shift": 0, "tmc2130_w3_mask": 0, "tmc2130_w3_shift": 0, "tmc2130_x1_mask": 0, "tmc2130_x1_shift": 0, "tmc2130_x2_mask": 0, "tmc2130_x2_shift": 0, "tmc2130_x3_mask": 0, "tmc2130_x3_shift": 0, "tmc2130_start_sin_mask": 0, "tmc2130_start_sin_shift": 0, "tmc2130_start_sin90_mask": 0, "tmc2130_start_sin90_shift": 0, "tmc2130_mscnt_mask": 0, "tmc2130_mscnt_shift": 0, "tmc2130_cur_a_mask": 0, "tmc2130_cur_a_shift": 0, "tmc2130_cur_b_mask": 0, "tmc2130_cur_b_shift": 0, "tmc2130_toff_mask": 0, "tmc2130_toff_shift": 0, "tmc2130_hstrt_mask": 0, "tmc2130_hstrt_shift": 0, "tmc2130_tfd_all_mask": 0, "tmc2130_tfd_all_shift": 0, "tmc2130_hend_mask": 0, "tmc2130_hend_shift": 0, "tmc2130_offset_mask": 0, "tmc2130_offset_shift": 0, "tmc2130_tfd_3_mask": 0, "tmc2130_tfd_3_shift": 0, "tmc2130_disfdcc_mask": 0, "tmc2130_disfdcc_shift": 0, "tmc2130_rndtf_mask": 0, "tmc2130_rndtf_shift": 0, "tmc2130_chm_mask": 0, "tmc2130_chm_shift": 0, "tmc2130_tbl_mask": 0, "tmc2130_tbl_shift": 0, "tmc2130_vsense_mask": 0, "tmc2130_vsense_shift": 0, "tmc2130_vhighfs_mask": 0, "tmc2130_vhighfs_shift": 0, "tmc2130_vhighchm_mask": 0, "tmc2130_vhighchm_shift": 0, "tmc2130_sync_mask": 0, "tmc2130_sync_shift": 0, "tmc2130_mres_mask": 0, "tmc2130_mres_shift": 0, "tmc2130_intpol_mask": 0, "tmc2130_intpol_shift": 0, "tmc2130_dedge_mask": 0, "tmc2130_dedge_shift": 0, "tmc2130_diss2g_mask": 0, "tmc2130_diss2g_shift": 0, "tmc2130_semin_mask": 0, "tmc2130_semin_shift": 0, "tmc2130_seup_mask": 0, "tmc2130_seup_shift": 0, "tmc2130_semax_mask": 0, "tmc2130_semax_shift": 0, "tmc2130_sedn_mask": 0, "tmc2130_sedn_shift": 0, "tmc2130_seimin_mask": 0, "tmc2130_seimin_shift": 0, "tmc2130_sgt_mask": 0, "tmc2130_sgt_shift": 0, "tmc2130_sfilt_mask": 0, "tmc2130_sfilt_shift": 0, "tmc2130_dc_time_mask": 0, "tmc2130_dc_time_shift": 0, "tmc2130_dc_sg_mask": 0, "tmc2130_dc_sg_shift": 0, "tmc2130_sg_result_mask": 0, "tmc2130_sg_result_shift": 0, "tmc2130_fsactive_mask": 0, "tmc2130_fsactive_shift": 0, "tmc2130_cs_actual_mask": 0, "tmc2130_cs_actual_shift": 0, "tmc2130_stallguard_mask": 0, "tmc2130_stallguard_shift": 0, "tmc2130_ot_mask": 0, "tmc2130_ot_shift": 0, "tmc2130_otpw_mask": 0, "tmc2130_otpw_shift": 0, "tmc2130_s2ga_mask": 0, "tmc2130_s2ga_shift": 0, "tmc2130_s2gb_mask": 0, "tmc2130_s2gb_shift": 0, "tmc2130_ola_mask": 0, "tmc2130_ola_shift": 0, "tmc2130_olb_mask": 0, "tmc2130_olb_shift": 0, "tmc2130_stst_mask": 0, "tmc2130_stst_shift": 0, "tmc2130_pwm_ampl_mask": 0, "tmc2130_pwm_ampl_shift": 0, "tmc2130_pwm_grad_mask": 0, "tmc2130_pwm_grad_shift": 0, "tmc2130_pwm_freq_mask": 0, "tmc2130_pwm_freq_shift": 0, "tmc2130_pwm_autoscale_mask": 0, "tmc2130_pwm_autoscale_shift": 0, "tmc2130_pwm_symmetric_mask": 0, "tmc2130_pwm_symmetric_shift": 0, "tmc2130_freewheel_mask": 0, "tmc2130_freewheel_shift": 0, "tmc2130_pwm_scale_mask": 0, "tmc2130_pwm_scale_shift": 0, "tmc2130_inv_mask": 0, "tmc2130_inv_shift": 0, "tmc2130_maxspeed_mask": 0, "tmc2130_maxspeed_shift": 0, "tmc2130_lost_steps_mask": 0, "tmc2130_lost_steps_shift": 0, "tmc2130_gconf": 0, "tmc2130_gstat": 0, "tmc2130_ioin": 0, "tmc2130_ihold_irun": 0, "tmc2130_tpowerdown": 0, "tmc2130_tstep": 0, "tmc2130_tpwmthr": 0, "tmc2130_tcoolthr": 0, "tmc2130_thigh": 0, "tmc2130_xdirect": 0, "tmc2130_vdcmin": 0, "tmc2130_mslut0": 0, "tmc2130_mslut1": 0, "tmc2130_mslut2": 0, "tmc2130_mslut3": 0, "tmc2130_mslut4": 0, "tmc2130_mslut5": 0, "tmc2130_mslut6": 0, "tmc2130_mslut7": 0, "tmc2130_mslutsel": 0, "tmc2130_mslutstart": 0, "tmc2130_mscnt": 0, "tmc2130_mscuract": 0, "tmc2130_chopconf": 0, "tmc2130_coolconf": 0, "tmc2130_dcctrl": 0, "tmc2130_drv_statu": 0, "tmc2130_pwmconf": 0, "tmc2130_pwm_scale": 0, "tmc2130_encm_ctrl": 0, "tmc2130_lost_step": 0, "tmc2160_readwritearrai": 0, "tmc2160_writedatagram": 0, "tmc2160_writeint": 0, "tmc2160_readint": 0, "tmc2160_init": 0, "tmc2160_fillshadowregist": 0, "tmc2160_reset": 0, "tmc2160_restor": 0, "tmc2160_setregisterresetst": 0, "tmc2160_setcallback": 0, "tmc2160_callback": 0, "tmc2160_periodicjob": 0, "tmc2160_constant": 0, "tmc2160_field": 0, "tmc2160_regist": 0, "tmc2160_field_read": 0, "tmc2160_field_writ": 0, "r70": 0, "tmc2160_defaultregisteraccess": 0, "0x23": 0, "0x00": 0, "tmc2160_defaultregisterresetst": 0, "tmc2160_registerconst": 0, "0x08": 0, "0x00000000": 0, "0x09": 0, "0x0a": 0, "tmc2160_motor": 0, "tmc2160_write_bit": 0, "tmc2160_address_mask": 0, "tmc2160_max_veloc": 0, "tmc2160_max_acceler": 0, "tmc2160_recalibrate_mask": 0, "tmc2160_recalibrate_shift": 0, "tmc2160_faststandstill_mask": 0, "tmc2160_faststandstill_shift": 0, "tmc2160_en_pwm_mode_mask": 0, "tmc2160_en_pwm_mode_shift": 0, "tmc2160_multistep_filt_mask": 0, "tmc2160_multistep_filt_shift": 0, "tmc2160_shaft_mask": 0, "tmc2160_shaft_shift": 0, "tmc2160_diag0_error__only_with_sd_mode_1__mask": 0, "tmc2160_diag0_error__only_with_sd_mode_1__shift": 0, "tmc2160_diag0_otpw__only_with_sd_mode_1__mask": 0, "tmc2160_diag0_otpw__only_with_sd_mode_1__shift": 0, "tmc2160_diag0_stall_mask": 0, "tmc2160_diag0_stall_shift": 0, "tmc2160_diag1_stall_mask": 0, "tmc2160_diag1_stall_shift": 0, "tmc2160_diag1_index_mask": 0, "tmc2160_diag1_index_shift": 0, "tmc2160_diag1_onstate_mask": 0, "tmc2160_diag1_onstate_shift": 0, "tmc2160_diag1_steps_skipped_mask": 0, "tmc2160_diag1_steps_skipped_shift": 0, "tmc2160_diag0_int_pushpull_mask": 0, "tmc2160_diag0_int_pushpull_shift": 0, "tmc2160_diag1_poscomp_pushpull_mask": 0, "tmc2160_diag1_poscomp_pushpull_shift": 0, "tmc2160_small_hysteresis_mask": 0, "tmc2160_small_hysteresis_shift": 0, "tmc2160_stop_enable_mask": 0, "tmc2160_stop_enable_shift": 0, "tmc2160_direct_mode_mask": 0, "tmc2160_direct_mode_shift": 0, "tmc2160_test_mode_mask": 0, "tmc2160_test_mode_shift": 0, "tmc2160_diag0_step_mask": 0, "tmc2160_diag0_step_shift": 0, "tmc2160_diag1_dir_mask": 0, "tmc2160_diag1_dir_shift": 0, "tmc2160_reset_mask": 0, "tmc2160_reset_shift": 0, "tmc2160_drv_err_mask": 0, "tmc2160_drv_err_shift": 0, "tmc2160_uv_cp_mask": 0, "tmc2160_uv_cp_shift": 0, "tmc2160_step_mask": 0, "tmc2160_step_shift": 0, "tmc2160_dir_mask": 0, "tmc2160_dir_shift": 0, "tmc2160_dcen_cfg4_mask": 0, "tmc2160_dcen_cfg4_shift": 0, "tmc2160_dcin_cfg5_mask": 0, "tmc2160_dcin_cfg5_shift": 0, "tmc2160_drv_enn_mask": 0, "tmc2160_drv_enn_shift": 0, "tmc2160_dco_cfg6_mask": 0, "tmc2160_dco_cfg6_shift": 0, "tmc2160_version_mask": 0, "tmc2160_version_shift": 0, "tmc2160_output_pin_polarity_mask": 0, "tmc2160_output_pin_polarity_shift": 0, "tmc2160_x_compare_mask": 0, "tmc2160_x_compare_shift": 0, "tmc2160_otpbit_mask": 0, "tmc2160_otpbit_shift": 0, "tmc2160_otpbyte_mask": 0, "tmc2160_otpbyte_shift": 0, "tmc2160_otpmagic_mask": 0, "tmc2160_otpmagic_shift": 0, "tmc2160_otp_tbl_mask": 0, "tmc2160_otp_tbl_shift": 0, "tmc2160_otp_bbm_mask": 0, "tmc2160_otp_bbm_shift": 0, "tmc2160_otp_s2_level_mask": 0, "tmc2160_otp_s2_level_shift": 0, "tmc2160_otp_fclktrim_mask": 0, "tmc2160_otp_fclktrim_shift": 0, "tmc2160_fclktrim_mask": 0, "tmc2160_fclktrim_shift": 0, "tmc2160_s2vs_level_mask": 0, "tmc2160_s2vs_level_shift": 0, "tmc2160_s2gnd_level_mask": 0, "tmc2160_s2gnd_level_shift": 0, "tmc2160_shortfilter_mask": 0, "tmc2160_shortfilter_shift": 0, "tmc2160_shortdelay_mask": 0, "tmc2160_shortdelay_shift": 0, "tmc2160_bbmtime_mask": 0, "tmc2160_bbmtime_shift": 0, "tmc2160_bbmclks_mask": 0, "tmc2160_bbmclks_shift": 0, "tmc2160_otselect_mask": 0, "tmc2160_otselect_shift": 0, "tmc2160_drvstrength_mask": 0, "tmc2160_drvstrength_shift": 0, "tmc2160_filt_isense_mask": 0, "tmc2160_filt_isense_shift": 0, "tmc2160_global_scaler_mask": 0, "tmc2160_global_scaler_shift": 0, "tmc2160_offset_read_a_mask": 0, "tmc2160_offset_read_a_shift": 0, "tmc2160_offset_read_b_mask": 0, "tmc2160_offset_read_b_shift": 0, "tmc2160_ihold_mask": 0, "tmc2160_ihold_shift": 0, "tmc2160_irun_mask": 0, "tmc2160_irun_shift": 0, "tmc2160_iholddelay_mask": 0, "tmc2160_iholddelay_shift": 0, "tmc2160_tpowerdown_mask": 0, "tmc2160_tpowerdown_shift": 0, "tmc2160_tstep_mask": 0, "tmc2160_tstep_shift": 0, "tmc2160_tpwmthrs_mask": 0, "tmc2160_tpwmthrs_shift": 0, "tmc2160_tcoolthrs_mask": 0, "tmc2160_tcoolthrs_shift": 0, "tmc2160_thigh_mask": 0, "tmc2160_thigh_shift": 0, "tmc2160_xdirect_mask": 0, "tmc2160_xdirect_shift": 0, "tmc2160_vdcmin_mask": 0, "tmc2160_vdcmin_shift": 0, "tmc2160_ofs0_mask": 0, "tmc2160_ofs0_shift": 0, "tmc2160_ofs1_mask": 0, "tmc2160_ofs1_shift": 0, "tmc2160_ofs2_mask": 0, "tmc2160_ofs2_shift": 0, "tmc2160_ofs3_mask": 0, "tmc2160_ofs3_shift": 0, "tmc2160_ofs4_mask": 0, "tmc2160_ofs4_shift": 0, "tmc2160_ofs5_mask": 0, "tmc2160_ofs5_shift": 0, "tmc2160_ofs6_mask": 0, "tmc2160_ofs6_shift": 0, "tmc2160_ofs7_mask": 0, "tmc2160_ofs7_shift": 0, "tmc2160_ofs8_mask": 0, "tmc2160_ofs8_shift": 0, "tmc2160_ofs9_mask": 0, "tmc2160_ofs9_shift": 0, "tmc2160_ofs10_mask": 0, "tmc2160_ofs10_shift": 0, "tmc2160_ofs11_mask": 0, "tmc2160_ofs11_shift": 0, "tmc2160_ofs12_mask": 0, "tmc2160_ofs12_shift": 0, "tmc2160_ofs13_mask": 0, "tmc2160_ofs13_shift": 0, "tmc2160_ofs14_mask": 0, "tmc2160_ofs14_shift": 0, "tmc2160_ofs15_mask": 0, "tmc2160_ofs15_shift": 0, "tmc2160_ofs16_mask": 0, "tmc2160_ofs16_shift": 0, "tmc2160_ofs17_mask": 0, "tmc2160_ofs17_shift": 0, "tmc2160_ofs18_mask": 0, "tmc2160_ofs18_shift": 0, "tmc2160_ofs19_mask": 0, "tmc2160_ofs19_shift": 0, "tmc2160_ofs20_mask": 0, "tmc2160_ofs20_shift": 0, "tmc2160_ofs21_mask": 0, "tmc2160_ofs21_shift": 0, "tmc2160_ofs22_mask": 0, "tmc2160_ofs22_shift": 0, "tmc2160_ofs23_mask": 0, "tmc2160_ofs23_shift": 0, "tmc2160_ofs24_mask": 0, "tmc2160_ofs24_shift": 0, "tmc2160_ofs25_mask": 0, "tmc2160_ofs25_shift": 0, "tmc2160_ofs26_mask": 0, "tmc2160_ofs26_shift": 0, "tmc2160_ofs27_mask": 0, "tmc2160_ofs27_shift": 0, "tmc2160_ofs28_mask": 0, "tmc2160_ofs28_shift": 0, "tmc2160_ofs29_mask": 0, "tmc2160_ofs29_shift": 0, "tmc2160_ofs30_mask": 0, "tmc2160_ofs30_shift": 0, "tmc2160_ofs31_mask": 0, "tmc2160_ofs31_shift": 0, "tmc2160_ofs32_mask": 0, "tmc2160_ofs32_shift": 0, "tmc2160_ofs33_mask": 0, "tmc2160_ofs33_shift": 0, "tmc2160_ofs34_mask": 0, "tmc2160_ofs34_shift": 0, "tmc2160_ofs35_mask": 0, "tmc2160_ofs35_shift": 0, "tmc2160_ofs36_mask": 0, "tmc2160_ofs36_shift": 0, "tmc2160_ofs37_mask": 0, "tmc2160_ofs37_shift": 0, "tmc2160_ofs38_mask": 0, "tmc2160_ofs38_shift": 0, "tmc2160_ofs39_mask": 0, "tmc2160_ofs39_shift": 0, "tmc2160_ofs40_mask": 0, "tmc2160_ofs40_shift": 0, "tmc2160_ofs41_mask": 0, "tmc2160_ofs41_shift": 0, "tmc2160_ofs42_mask": 0, "tmc2160_ofs42_shift": 0, "tmc2160_ofs43_mask": 0, "tmc2160_ofs43_shift": 0, "tmc2160_ofs44_mask": 0, "tmc2160_ofs44_shift": 0, "tmc2160_ofs45_mask": 0, "tmc2160_ofs45_shift": 0, "tmc2160_ofs46_mask": 0, "tmc2160_ofs46_shift": 0, "tmc2160_ofs47_mask": 0, "tmc2160_ofs47_shift": 0, "tmc2160_ofs48_mask": 0, "tmc2160_ofs48_shift": 0, "tmc2160_ofs49_mask": 0, "tmc2160_ofs49_shift": 0, "tmc2160_ofs50_mask": 0, "tmc2160_ofs50_shift": 0, "tmc2160_ofs51_mask": 0, "tmc2160_ofs51_shift": 0, "tmc2160_ofs52_mask": 0, "tmc2160_ofs52_shift": 0, "tmc2160_ofs53_mask": 0, "tmc2160_ofs53_shift": 0, "tmc2160_ofs54_mask": 0, "tmc2160_ofs54_shift": 0, "tmc2160_ofs55_mask": 0, "tmc2160_ofs55_shift": 0, "tmc2160_ofs56_mask": 0, "tmc2160_ofs56_shift": 0, "tmc2160_ofs57_mask": 0, "tmc2160_ofs57_shift": 0, "tmc2160_ofs58_mask": 0, "tmc2160_ofs58_shift": 0, "tmc2160_ofs59_mask": 0, "tmc2160_ofs59_shift": 0, "tmc2160_ofs60_mask": 0, "tmc2160_ofs60_shift": 0, "tmc2160_ofs61_mask": 0, "tmc2160_ofs61_shift": 0, "tmc2160_ofs62_mask": 0, "tmc2160_ofs62_shift": 0, "tmc2160_ofs63_mask": 0, "tmc2160_ofs63_shift": 0, "tmc2160_ofs64_mask": 0, "tmc2160_ofs64_shift": 0, "tmc2160_ofs65_mask": 0, "tmc2160_ofs65_shift": 0, "tmc2160_ofs66_mask": 0, "tmc2160_ofs66_shift": 0, "tmc2160_ofs67_mask": 0, "tmc2160_ofs67_shift": 0, "tmc2160_ofs68_mask": 0, "tmc2160_ofs68_shift": 0, "tmc2160_ofs69_mask": 0, "tmc2160_ofs69_shift": 0, "tmc2160_ofs70_mask": 0, "tmc2160_ofs70_shift": 0, "tmc2160_ofs71_mask": 0, "tmc2160_ofs71_shift": 0, "tmc2160_ofs72_mask": 0, "tmc2160_ofs72_shift": 0, "tmc2160_ofs73_mask": 0, "tmc2160_ofs73_shift": 0, "tmc2160_ofs74_mask": 0, "tmc2160_ofs74_shift": 0, "tmc2160_ofs75_mask": 0, "tmc2160_ofs75_shift": 0, "tmc2160_ofs76_mask": 0, "tmc2160_ofs76_shift": 0, "tmc2160_ofs77_mask": 0, "tmc2160_ofs77_shift": 0, "tmc2160_ofs78_mask": 0, "tmc2160_ofs78_shift": 0, "tmc2160_ofs79_mask": 0, "tmc2160_ofs79_shift": 0, "tmc2160_ofs80_mask": 0, "tmc2160_ofs80_shift": 0, "tmc2160_ofs81_mask": 0, "tmc2160_ofs81_shift": 0, "tmc2160_ofs82_mask": 0, "tmc2160_ofs82_shift": 0, "tmc2160_ofs83_mask": 0, "tmc2160_ofs83_shift": 0, "tmc2160_ofs84_mask": 0, "tmc2160_ofs84_shift": 0, "tmc2160_ofs85_mask": 0, "tmc2160_ofs85_shift": 0, "tmc2160_ofs86_mask": 0, "tmc2160_ofs86_shift": 0, "tmc2160_ofs87_mask": 0, "tmc2160_ofs87_shift": 0, "tmc2160_ofs88_mask": 0, "tmc2160_ofs88_shift": 0, "tmc2160_ofs89_mask": 0, "tmc2160_ofs89_shift": 0, "tmc2160_ofs90_mask": 0, "tmc2160_ofs90_shift": 0, "tmc2160_ofs91_mask": 0, "tmc2160_ofs91_shift": 0, "tmc2160_ofs92_mask": 0, "tmc2160_ofs92_shift": 0, "tmc2160_ofs93_mask": 0, "tmc2160_ofs93_shift": 0, "tmc2160_ofs94_mask": 0, "tmc2160_ofs94_shift": 0, "tmc2160_ofs95_mask": 0, "tmc2160_ofs95_shift": 0, "tmc2160_ofs96_mask": 0, "tmc2160_ofs96_shift": 0, "tmc2160_ofs97_mask": 0, "tmc2160_ofs97_shift": 0, "tmc2160_ofs98_mask": 0, "tmc2160_ofs98_shift": 0, "tmc2160_ofs99_mask": 0, "tmc2160_ofs99_shift": 0, "tmc2160_ofs100_mask": 0, "tmc2160_ofs100_shift": 0, "tmc2160_ofs101_mask": 0, "tmc2160_ofs101_shift": 0, "tmc2160_ofs102_mask": 0, "tmc2160_ofs102_shift": 0, "tmc2160_ofs103_mask": 0, "tmc2160_ofs103_shift": 0, "tmc2160_ofs104_mask": 0, "tmc2160_ofs104_shift": 0, "tmc2160_ofs105_mask": 0, "tmc2160_ofs105_shift": 0, "tmc2160_ofs106_mask": 0, "tmc2160_ofs106_shift": 0, "tmc2160_ofs107_mask": 0, "tmc2160_ofs107_shift": 0, "tmc2160_ofs108_mask": 0, "tmc2160_ofs108_shift": 0, "tmc2160_ofs109_mask": 0, "tmc2160_ofs109_shift": 0, "tmc2160_ofs110_mask": 0, "tmc2160_ofs110_shift": 0, "tmc2160_ofs111_mask": 0, "tmc2160_ofs111_shift": 0, "tmc2160_ofs112_mask": 0, "tmc2160_ofs112_shift": 0, "tmc2160_ofs113_mask": 0, "tmc2160_ofs113_shift": 0, "tmc2160_ofs114_mask": 0, "tmc2160_ofs114_shift": 0, "tmc2160_ofs115_mask": 0, "tmc2160_ofs115_shift": 0, "tmc2160_ofs116_mask": 0, "tmc2160_ofs116_shift": 0, "tmc2160_ofs117_mask": 0, "tmc2160_ofs117_shift": 0, "tmc2160_ofs118_mask": 0, "tmc2160_ofs118_shift": 0, "tmc2160_ofs119_mask": 0, "tmc2160_ofs119_shift": 0, "tmc2160_ofs120_mask": 0, "tmc2160_ofs120_shift": 0, "tmc2160_ofs121_mask": 0, "tmc2160_ofs121_shift": 0, "tmc2160_ofs122_mask": 0, "tmc2160_ofs122_shift": 0, "tmc2160_ofs123_mask": 0, "tmc2160_ofs123_shift": 0, "tmc2160_ofs124_mask": 0, "tmc2160_ofs124_shift": 0, "tmc2160_ofs125_mask": 0, "tmc2160_ofs125_shift": 0, "tmc2160_ofs126_mask": 0, "tmc2160_ofs126_shift": 0, "tmc2160_ofs127_mask": 0, "tmc2160_ofs127_shift": 0, "tmc2160_ofs128_mask": 0, "tmc2160_ofs128_shift": 0, "tmc2160_ofs129_mask": 0, "tmc2160_ofs129_shift": 0, "tmc2160_ofs130_mask": 0, "tmc2160_ofs130_shift": 0, "tmc2160_ofs131_mask": 0, "tmc2160_ofs131_shift": 0, "tmc2160_ofs132_mask": 0, "tmc2160_ofs132_shift": 0, "tmc2160_ofs133_mask": 0, "tmc2160_ofs133_shift": 0, "tmc2160_ofs134_mask": 0, "tmc2160_ofs134_shift": 0, "tmc2160_ofs135_mask": 0, "tmc2160_ofs135_shift": 0, "tmc2160_ofs136_mask": 0, "tmc2160_ofs136_shift": 0, "tmc2160_ofs137_mask": 0, "tmc2160_ofs137_shift": 0, "tmc2160_ofs138_mask": 0, "tmc2160_ofs138_shift": 0, "tmc2160_ofs139_mask": 0, "tmc2160_ofs139_shift": 0, "tmc2160_ofs140_mask": 0, "tmc2160_ofs140_shift": 0, "tmc2160_ofs141_mask": 0, "tmc2160_ofs141_shift": 0, "tmc2160_ofs142_mask": 0, "tmc2160_ofs142_shift": 0, "tmc2160_ofs143_mask": 0, "tmc2160_ofs143_shift": 0, "tmc2160_ofs144_mask": 0, "tmc2160_ofs144_shift": 0, "tmc2160_ofs145_mask": 0, "tmc2160_ofs145_shift": 0, "tmc2160_ofs146_mask": 0, "tmc2160_ofs146_shift": 0, "tmc2160_ofs147_mask": 0, "tmc2160_ofs147_shift": 0, "tmc2160_ofs148_mask": 0, "tmc2160_ofs148_shift": 0, "tmc2160_ofs149_mask": 0, "tmc2160_ofs149_shift": 0, "tmc2160_ofs150_mask": 0, "tmc2160_ofs150_shift": 0, "tmc2160_ofs151_mask": 0, "tmc2160_ofs151_shift": 0, "tmc2160_ofs152_mask": 0, "tmc2160_ofs152_shift": 0, "tmc2160_ofs153_mask": 0, "tmc2160_ofs153_shift": 0, "tmc2160_ofs154_mask": 0, "tmc2160_ofs154_shift": 0, "tmc2160_ofs155_mask": 0, "tmc2160_ofs155_shift": 0, "tmc2160_ofs156_mask": 0, "tmc2160_ofs156_shift": 0, "tmc2160_ofs157_mask": 0, "tmc2160_ofs157_shift": 0, "tmc2160_ofs158_mask": 0, "tmc2160_ofs158_shift": 0, "tmc2160_ofs159_mask": 0, "tmc2160_ofs159_shift": 0, "tmc2160_ofs160_mask": 0, "tmc2160_ofs160_shift": 0, "tmc2160_ofs161_mask": 0, "tmc2160_ofs161_shift": 0, "tmc2160_ofs162_mask": 0, "tmc2160_ofs162_shift": 0, "tmc2160_ofs163_mask": 0, "tmc2160_ofs163_shift": 0, "tmc2160_ofs164_mask": 0, "tmc2160_ofs164_shift": 0, "tmc2160_ofs165_mask": 0, "tmc2160_ofs165_shift": 0, "tmc2160_ofs166_mask": 0, "tmc2160_ofs166_shift": 0, "tmc2160_ofs167_mask": 0, "tmc2160_ofs167_shift": 0, "tmc2160_ofs168_mask": 0, "tmc2160_ofs168_shift": 0, "tmc2160_ofs169_mask": 0, "tmc2160_ofs169_shift": 0, "tmc2160_ofs170_mask": 0, "tmc2160_ofs170_shift": 0, "tmc2160_ofs171_mask": 0, "tmc2160_ofs171_shift": 0, "tmc2160_ofs172_mask": 0, "tmc2160_ofs172_shift": 0, "tmc2160_ofs173_mask": 0, "tmc2160_ofs173_shift": 0, "tmc2160_ofs174_mask": 0, "tmc2160_ofs174_shift": 0, "tmc2160_ofs175_mask": 0, "tmc2160_ofs175_shift": 0, "tmc2160_ofs176_mask": 0, "tmc2160_ofs176_shift": 0, "tmc2160_ofs177_mask": 0, "tmc2160_ofs177_shift": 0, "tmc2160_ofs178_mask": 0, "tmc2160_ofs178_shift": 0, "tmc2160_ofs179_mask": 0, "tmc2160_ofs179_shift": 0, "tmc2160_ofs180_mask": 0, "tmc2160_ofs180_shift": 0, "tmc2160_ofs181_mask": 0, "tmc2160_ofs181_shift": 0, "tmc2160_ofs182_mask": 0, "tmc2160_ofs182_shift": 0, "tmc2160_ofs183_mask": 0, "tmc2160_ofs183_shift": 0, "tmc2160_ofs184_mask": 0, "tmc2160_ofs184_shift": 0, "tmc2160_ofs185_mask": 0, "tmc2160_ofs185_shift": 0, "tmc2160_ofs186_mask": 0, "tmc2160_ofs186_shift": 0, "tmc2160_ofs187_mask": 0, "tmc2160_ofs187_shift": 0, "tmc2160_ofs188_mask": 0, "tmc2160_ofs188_shift": 0, "tmc2160_ofs189_mask": 0, "tmc2160_ofs189_shift": 0, "tmc2160_ofs190_mask": 0, "tmc2160_ofs190_shift": 0, "tmc2160_ofs191_mask": 0, "tmc2160_ofs191_shift": 0, "tmc2160_ofs192_mask": 0, "tmc2160_ofs192_shift": 0, "tmc2160_ofs193_mask": 0, "tmc2160_ofs193_shift": 0, "tmc2160_ofs194_mask": 0, "tmc2160_ofs194_shift": 0, "tmc2160_ofs195_mask": 0, "tmc2160_ofs195_shift": 0, "tmc2160_ofs196_mask": 0, "tmc2160_ofs196_shift": 0, "tmc2160_ofs197_mask": 0, "tmc2160_ofs197_shift": 0, "tmc2160_ofs198_mask": 0, "tmc2160_ofs198_shift": 0, "tmc2160_ofs199_mask": 0, "tmc2160_ofs199_shift": 0, "tmc2160_ofs200_mask": 0, "tmc2160_ofs200_shift": 0, "tmc2160_ofs201_mask": 0, "tmc2160_ofs201_shift": 0, "tmc2160_ofs202_mask": 0, "tmc2160_ofs202_shift": 0, "tmc2160_ofs203_mask": 0, "tmc2160_ofs203_shift": 0, "tmc2160_ofs204_mask": 0, "tmc2160_ofs204_shift": 0, "tmc2160_ofs205_mask": 0, "tmc2160_ofs205_shift": 0, "tmc2160_ofs206_mask": 0, "tmc2160_ofs206_shift": 0, "tmc2160_ofs207_mask": 0, "tmc2160_ofs207_shift": 0, "tmc2160_ofs208_mask": 0, "tmc2160_ofs208_shift": 0, "tmc2160_ofs209_mask": 0, "tmc2160_ofs209_shift": 0, "tmc2160_ofs210_mask": 0, "tmc2160_ofs210_shift": 0, "tmc2160_ofs211_mask": 0, "tmc2160_ofs211_shift": 0, "tmc2160_ofs212_mask": 0, "tmc2160_ofs212_shift": 0, "tmc2160_ofs213_mask": 0, "tmc2160_ofs213_shift": 0, "tmc2160_ofs214_mask": 0, "tmc2160_ofs214_shift": 0, "tmc2160_ofs215_mask": 0, "tmc2160_ofs215_shift": 0, "tmc2160_ofs216_mask": 0, "tmc2160_ofs216_shift": 0, "tmc2160_ofs217_mask": 0, "tmc2160_ofs217_shift": 0, "tmc2160_ofs218_mask": 0, "tmc2160_ofs218_shift": 0, "tmc2160_ofs219_mask": 0, "tmc2160_ofs219_shift": 0, "tmc2160_ofs220_mask": 0, "tmc2160_ofs220_shift": 0, "tmc2160_ofs221_mask": 0, "tmc2160_ofs221_shift": 0, "tmc2160_ofs222_mask": 0, "tmc2160_ofs222_shift": 0, "tmc2160_ofs223_mask": 0, "tmc2160_ofs223_shift": 0, "tmc2160_ofs224_mask": 0, "tmc2160_ofs224_shift": 0, "tmc2160_ofs225_mask": 0, "tmc2160_ofs225_shift": 0, "tmc2160_ofs226_mask": 0, "tmc2160_ofs226_shift": 0, "tmc2160_ofs227_mask": 0, "tmc2160_ofs227_shift": 0, "tmc2160_ofs228_mask": 0, "tmc2160_ofs228_shift": 0, "tmc2160_ofs229_mask": 0, "tmc2160_ofs229_shift": 0, "tmc2160_ofs230_mask": 0, "tmc2160_ofs230_shift": 0, "tmc2160_ofs231_mask": 0, "tmc2160_ofs231_shift": 0, "tmc2160_ofs232_mask": 0, "tmc2160_ofs232_shift": 0, "tmc2160_ofs233_mask": 0, "tmc2160_ofs233_shift": 0, "tmc2160_ofs234_mask": 0, "tmc2160_ofs234_shift": 0, "tmc2160_ofs235_mask": 0, "tmc2160_ofs235_shift": 0, "tmc2160_ofs236_mask": 0, "tmc2160_ofs236_shift": 0, "tmc2160_ofs237_mask": 0, "tmc2160_ofs237_shift": 0, "tmc2160_ofs238_mask": 0, "tmc2160_ofs238_shift": 0, "tmc2160_ofs239_mask": 0, "tmc2160_ofs239_shift": 0, "tmc2160_ofs240_mask": 0, "tmc2160_ofs240_shift": 0, "tmc2160_ofs241_mask": 0, "tmc2160_ofs241_shift": 0, "tmc2160_ofs242_mask": 0, "tmc2160_ofs242_shift": 0, "tmc2160_ofs243_mask": 0, "tmc2160_ofs243_shift": 0, "tmc2160_ofs244_mask": 0, "tmc2160_ofs244_shift": 0, "tmc2160_ofs245_mask": 0, "tmc2160_ofs245_shift": 0, "tmc2160_ofs246_mask": 0, "tmc2160_ofs246_shift": 0, "tmc2160_ofs247_mask": 0, "tmc2160_ofs247_shift": 0, "tmc2160_ofs248_mask": 0, "tmc2160_ofs248_shift": 0, "tmc2160_ofs249_mask": 0, "tmc2160_ofs249_shift": 0, "tmc2160_ofs250_mask": 0, "tmc2160_ofs250_shift": 0, "tmc2160_ofs251_mask": 0, "tmc2160_ofs251_shift": 0, "tmc2160_ofs252_mask": 0, "tmc2160_ofs252_shift": 0, "tmc2160_ofs253_mask": 0, "tmc2160_ofs253_shift": 0, "tmc2160_ofs254_mask": 0, "tmc2160_ofs254_shift": 0, "tmc2160_ofs255_mask": 0, "tmc2160_ofs255_shift": 0, "tmc2160_w0_mask": 0, "tmc2160_w0_shift": 0, "tmc2160_w1_mask": 0, "tmc2160_w1_shift": 0, "tmc2160_w2_mask": 0, "tmc2160_w2_shift": 0, "tmc2160_w3_mask": 0, "tmc2160_w3_shift": 0, "tmc2160_x1_mask": 0, "tmc2160_x1_shift": 0, "tmc2160_x2_mask": 0, "tmc2160_x2_shift": 0, "tmc2160_x3_mask": 0, "tmc2160_x3_shift": 0, "tmc2160_start_sin_mask": 0, "tmc2160_start_sin_shift": 0, "tmc2160_start_sin90_mask": 0, "tmc2160_start_sin90_shift": 0, "tmc2160_mscnt_mask": 0, "tmc2160_mscnt_shift": 0, "tmc2160_cur_a_mask": 0, "tmc2160_cur_a_shift": 0, "tmc2160_cur_b_mask": 0, "tmc2160_cur_b_shift": 0, "tmc2160_toff_mask": 0, "tmc2160_toff_shift": 0, "tmc2160_tfd_all_mask": 0, "tmc2160_tfd_all_shift": 0, "tmc2160_offset_mask": 0, "tmc2160_offset_shift": 0, "tmc2160_tfd_3_mask": 0, "tmc2160_tfd_3_shift": 0, "tmc2160_disfdcc_mask": 0, "tmc2160_disfdcc_shift": 0, "tmc2160_chm_mask": 0, "tmc2160_chm_shift": 0, "tmc2160_tbl_mask": 0, "tmc2160_tbl_shift": 0, "tmc2160_vhighfs_mask": 0, "tmc2160_vhighfs_shift": 0, "tmc2160_vhighchm_mask": 0, "tmc2160_vhighchm_shift": 0, "tmc2160_tpfd_mask": 0, "tmc2160_tpfd_shift": 0, "tmc2160_mres_mask": 0, "tmc2160_mres_shift": 0, "tmc2160_intpol_mask": 0, "tmc2160_intpol_shift": 0, "tmc2160_dedge_mask": 0, "tmc2160_dedge_shift": 0, "tmc2160_diss2g_mask": 0, "tmc2160_diss2g_shift": 0, "tmc2160_diss2vs_mask": 0, "tmc2160_diss2vs_shift": 0, "tmc2160_rndtf_mask": 0, "tmc2160_rndtf_shift": 0, "tmc2160_vsense_mask": 0, "tmc2160_vsense_shift": 0, "tmc2160_hstrt_mask": 0, "tmc2160_hstrt_shift": 0, "tmc2160_hend_mask": 0, "tmc2160_hend_shift": 0, "tmc2160_semin_mask": 0, "tmc2160_semin_shift": 0, "tmc2160_seup_mask": 0, "tmc2160_seup_shift": 0, "tmc2160_semax_mask": 0, "tmc2160_semax_shift": 0, "tmc2160_sedn_mask": 0, "tmc2160_sedn_shift": 0, "tmc2160_seimin_mask": 0, "tmc2160_seimin_shift": 0, "tmc2160_sgt_mask": 0, "tmc2160_sgt_shift": 0, "tmc2160_sfilt_mask": 0, "tmc2160_sfilt_shift": 0, "tmc2160_dc_time_mask": 0, "tmc2160_dc_time_shift": 0, "tmc2160_dc_sg_mask": 0, "tmc2160_dc_sg_shift": 0, "tmc2160_sg_result_mask": 0, "tmc2160_sg_result_shift": 0, "tmc2160_s2vsa_mask": 0, "tmc2160_s2vsa_shift": 0, "tmc2160_s2vsb_mask": 0, "tmc2160_s2vsb_shift": 0, "tmc2160_stealth_mask": 0, "tmc2160_stealth_shift": 0, "tmc2160_fsactive_mask": 0, "tmc2160_fsactive_shift": 0, "tmc2160_cs_actual_mask": 0, "tmc2160_cs_actual_shift": 0, "tmc2160_stallguard_mask": 0, "tmc2160_stallguard_shift": 0, "tmc2160_ot_mask": 0, "tmc2160_ot_shift": 0, "tmc2160_otpw_mask": 0, "tmc2160_otpw_shift": 0, "tmc2160_s2ga_mask": 0, "tmc2160_s2ga_shift": 0, "tmc2160_s2gb_mask": 0, "tmc2160_s2gb_shift": 0, "tmc2160_ola_mask": 0, "tmc2160_ola_shift": 0, "tmc2160_olb_mask": 0, "tmc2160_olb_shift": 0, "tmc2160_stst_mask": 0, "tmc2160_stst_shift": 0, "tmc2160_pwm_ofs_mask": 0, "tmc2160_pwm_ofs_shift": 0, "tmc2160_pwm_grad_mask": 0, "tmc2160_pwm_grad_shift": 0, "tmc2160_pwm_freq_mask": 0, "tmc2160_pwm_freq_shift": 0, "tmc2160_pwm_autoscale_mask": 0, "tmc2160_pwm_autoscale_shift": 0, "tmc2160_pwm_autograd_mask": 0, "tmc2160_pwm_autograd_shift": 0, "tmc2160_freewheel_mask": 0, "tmc2160_freewheel_shift": 0, "tmc2160_pwm_reg_mask": 0, "tmc2160_pwm_reg_shift": 0, "tmc2160_pwm_lim_mask": 0, "tmc2160_pwm_lim_shift": 0, "tmc2160_pwm_scale_sum_mask": 0, "tmc2160_pwm_scale_sum_shift": 0, "tmc2160_pwm_scale_auto_mask": 0, "tmc2160_pwm_scale_auto_shift": 0, "tmc2160_pwm_ofs_auto_mask": 0, "tmc2160_pwm_ofs_auto_shift": 0, "tmc2160_pwm_grad_auto_mask": 0, "tmc2160_pwm_grad_auto_shift": 0, "tmc2160_lost_steps_mask": 0, "tmc2160_lost_steps_shift": 0, "tmc2160_gconf": 0, "tmc2160_gstat": 0, "tmc2160_ioin___output": 0, "tmc2160_x_compar": 0, "tmc2160_otp_prog": 0, "tmc2160_otp_read": 0, "tmc2160_factory_conf": 0, "tmc2160_short_conf": 0, "tmc2160_drv_conf": 0, "tmc2160_global_scal": 0, "tmc2160_offset_read": 0, "tmc2160_ihold_irun": 0, "tmc2160_tpowerdown": 0, "tmc2160_tstep": 0, "tmc2160_tpwmthr": 0, "tmc2160_tcoolthr": 0, "tmc2160_thigh": 0, "tmc2160_xdirect": 0, "tmc2160_vdcmin": 0, "tmc2160_mslut__": 0, "tmc2160_mslutsel": 0, "tmc2160_mslutstart": 0, "tmc2160_mscnt": 0, "tmc2160_mscuract": 0, "tmc2160_chopconf": 0, "tmc2160_coolconf": 0, "tmc2160_dcctrl": 0, "tmc2160_drv_statu": 0, "tmc2160_pwmconf": 0, "tmc2160_pwm_scale": 0, "tmc2160_pwm_auto": 0, "tmc2160_lost_step": 0, "tmc2208_readwritearrai": 0, "writelength": 0, "readlength": 0, "tmc2208_crc8": 0, "tmc2208_writeint": 0, "tmc2208_readint": 0, "tmc2208_init": 0, "tmc2208_config": 0, "tmc2208_periodicjob": 0, "tmc2208_setregisterresetst": 0, "tmc2208_setcallback": 0, "tmc2208_callback": 0, "tmc2208_reset": 0, "tmc2208_restor": 0, "tmc2208_get_slav": 0, "tmc2208_regist": 0, "tmc2208_constant": 0, "r00": 0, "r11": 0, "tmc2208_set_slav": 0, "tmc2208_defaultregisteraccess": 0, "tmc2208_defaultregisterresetst": 0, "tmc2208_motor": 0, "tmc2208_write_bit": 0, "tmc2208_address_mask": 0, "tmc2208_max_veloc": 0, "tmc2208_max_acceler": 0, "tmc2208_field": 0, "tmc2208_i_scale_analog_mask": 0, "tmc2208_i_scale_analog_shift": 0, "tmc2208_internal_rsense_mask": 0, "tmc2208_internal_rsense_shift": 0, "tmc2208_en_spreadcycle_mask": 0, "tmc2208_en_spreadcycle_shift": 0, "tmc2208_shaft_mask": 0, "tmc2208_shaft_shift": 0, "tmc2208_index_otpw_mask": 0, "tmc2208_index_otpw_shift": 0, "tmc2208_index_step_mask": 0, "tmc2208_index_step_shift": 0, "tmc2208_pdn_disable_mask": 0, "tmc2208_pdn_disable_shift": 0, "tmc2208_mstep_reg_select_mask": 0, "tmc2208_mstep_reg_select_shift": 0, "tmc2208_multistep_filt_mask": 0, "tmc2208_multistep_filt_shift": 0, "tmc2208_test_mode_mask": 0, "tmc2208_test_mode_shift": 0, "tmc2208_reset_mask": 0, "tmc2208_reset_shift": 0, "tmc2208_drv_err_mask": 0, "tmc2208_drv_err_shift": 0, "tmc2208_uv_cp_mask": 0, "tmc2208_uv_cp_shift": 0, "tmc2208_ifcnt_mask": 0, "tmc2208_ifcnt_shift": 0, "tmc2208_slaveconf_mask": 0, "tmc2208_slaveconf_shift": 0, "tmc2208_otpbit_mask": 0, "tmc2208_otpbit_shift": 0, "tmc2208_otpbyte_mask": 0, "tmc2208_otpbyte_shift": 0, "tmc2208_otpmagic_mask": 0, "tmc2208_otpmagic_shift": 0, "tmc2208_otp0_byte_0_read_data_mask": 0, "tmc2208_otp0_byte_0_read_data_shift": 0, "tmc2208_otp1_byte_1_read_data_mask": 0, "tmc2208_otp1_byte_1_read_data_shift": 0, "tmc2208_otp2_byte_2_read_data_mask": 0, "tmc2208_otp2_byte_2_read_data_shift": 0, "tmc2208_enn_mask": 0, "tmc2208_enn_shift": 0, "tmc2208_ms1_mask": 0, "tmc2208_ms1_shift": 0, "tmc2208_ms2_mask": 0, "tmc2208_ms2_shift": 0, "tmc2208_diag_mask": 0, "tmc2208_diag_shift": 0, "tmc2208_pdn_uart_mask": 0, "tmc2208_pdn_uart_shift": 0, "tmc2208_step_mask": 0, "tmc2208_step_shift": 0, "tmc2208_sel_a_mask": 0, "tmc2208_sel_a_shift": 0, "tmc2208_dir_mask": 0, "tmc2208_dir_shift": 0, "tmc2208_version_mask": 0, "tmc2208_version_shift": 0, "tmc2208_fclktrim_mask": 0, "tmc2208_fclktrim_shift": 0, "tmc2208_ottrim_mask": 0, "tmc2208_ottrim_shift": 0, "tmc2208_ihold_mask": 0, "tmc2208_ihold_shift": 0, "tmc2208_irun_mask": 0, "tmc2208_irun_shift": 0, "tmc2208_iholddelay_mask": 0, "tmc2208_iholddelay_shift": 0, "tmc2208_tpowerdown_mask": 0, "tmc2208_tpowerdown_shift": 0, "tmc2208_tstep_mask": 0, "tmc2208_tstep_shift": 0, "tmc2208_tpwmthrs_mask": 0, "tmc2208_tpwmthrs_shift": 0, "tmc2208_vactual_mask": 0, "tmc2208_vactual_shift": 0, "tmc2208_mscnt_mask": 0, "tmc2208_mscnt_shift": 0, "tmc2208_cur_a_mask": 0, "tmc2208_cur_a_shift": 0, "tmc2208_cur_b_mask": 0, "tmc2208_cur_b_shift": 0, "tmc2208_toff_mask": 0, "tmc2208_toff_shift": 0, "tmc2208_hstrt_mask": 0, "tmc2208_hstrt_shift": 0, "tmc2208_hend_mask": 0, "tmc2208_hend_shift": 0, "tmc2208_tbl_mask": 0, "tmc2208_tbl_shift": 0, "tmc2208_vsense_mask": 0, "tmc2208_vsense_shift": 0, "tmc2208_mres_mask": 0, "tmc2208_mres_shift": 0, "tmc2208_intpol_mask": 0, "tmc2208_intpol_shift": 0, "tmc2208_dedge_mask": 0, "tmc2208_dedge_shift": 0, "tmc2208_diss2g_mask": 0, "tmc2208_diss2g_shift": 0, "tmc2208_diss2vs_mask": 0, "tmc2208_diss2vs_shift": 0, "tmc2208_otpw_mask": 0, "tmc2208_otpw_shift": 0, "tmc2208_ot_mask": 0, "tmc2208_ot_shift": 0, "tmc2208_s2ga_mask": 0, "tmc2208_s2ga_shift": 0, "tmc2208_s2gb_mask": 0, "tmc2208_s2gb_shift": 0, "tmc2208_s2vsa_mask": 0, "tmc2208_s2vsa_shift": 0, "tmc2208_s2vsb_mask": 0, "tmc2208_s2vsb_shift": 0, "tmc2208_ola_mask": 0, "tmc2208_ola_shift": 0, "tmc2208_olb_mask": 0, "tmc2208_olb_shift": 0, "tmc2208_t120_mask": 0, "tmc2208_t120_shift": 0, "tmc2208_t143_mask": 0, "tmc2208_t143_shift": 0, "tmc2208_t150_mask": 0, "tmc2208_t150_shift": 0, "tmc2208_t157_mask": 0, "tmc2208_t157_shift": 0, "tmc2208_cs_actual_mask": 0, "tmc2208_cs_actual_shift": 0, "tmc2208_stealth_mask": 0, "tmc2208_stealth_shift": 0, "tmc2208_stst_mask": 0, "tmc2208_stst_shift": 0, "tmc2208_pwm_ofs_mask": 0, "tmc2208_pwm_ofs_shift": 0, "tmc2208_pwm_grad_mask": 0, "tmc2208_pwm_grad_shift": 0, "tmc2208_pwm_freq_mask": 0, "tmc2208_pwm_freq_shift": 0, "tmc2208_pwm_autoscale_mask": 0, "tmc2208_pwm_autoscale_shift": 0, "tmc2208_pwm_autograd_mask": 0, "tmc2208_pwm_autograd_shift": 0, "tmc2208_freewheel_mask": 0, "tmc2208_freewheel_shift": 0, "tmc2208_pwm_reg_mask": 0, "tmc2208_pwm_reg_shift": 0, "tmc2208_pwm_lim_mask": 0, "tmc2208_pwm_lim_shift": 0, "tmc2208_pwm_scale_sum_mask": 0, "tmc2208_pwm_scale_sum_shift": 0, "tmc2208_pwm_scale_auto_mask": 0, "tmc2208_pwm_scale_auto_shift": 0, "tmc2208_pwm_ofs_auto_mask": 0, "tmc2208_pwm_ofs_auto_shift": 0, "tmc2208_pwm_grad_auto_mask": 0, "tmc2208_pwm_grad_auto_shift": 0, "tmc2208_gconf": 0, "tmc2208_gstat": 0, "tmc2208_ifcnt": 0, "tmc2208_slaveconf": 0, "tmc2208_otp_prog": 0, "tmc2208_otp_read": 0, "tmc2208_ioin": 0, "tmc2208_factory_conf": 0, "tmc2208_ihold_irun": 0, "tmc2208_tpowerdown": 0, "tmc2208_tstep": 0, "tmc2208_tpwmthr": 0, "tmc2208_vactual": 0, "tmc2208_mscnt": 0, "tmc2208_mscuract": 0, "tmc2208_chopconf": 0, "tmc2208_drvstatu": 0, "tmc2208_pwmconf": 0, "tmc2208_pwmscale": 0, "tmc2208_pwm_auto": 0, "tmc2209_readwritearrai": 0, "tmc2209_crc8": 0, "tmc2209_writeint": 0, "tmc2209_readint": 0, "tmc2209_init": 0, "tmc2209_config": 0, "tmc2209_periodicjob": 0, "tmc2209_setregisterresetst": 0, "tmc2209_setcallback": 0, "tmc2209_callback": 0, "tmc2209_reset": 0, "tmc2209_restor": 0, "tmc2209_get_slav": 0, "tmc2209_set_slav": 0, "tmc2209_regist": 0, "tmc2209_constant": 0, "tmc2209_field": 0, "tmc2209_field_read": 0, "tmc2209_field_upd": 0, "tmc2209_defaultregisteraccess": 0, "tmc2209_defaultregisterresetst": 0, "tmc2209_motor": 0, "tmc2209_write_bit": 0, "tmc2209_address_mask": 0, "tmc2209_max_veloc": 0, "tmc2209_max_acceler": 0, "tmc2209_i_scale_analog_mask": 0, "tmc2209_i_scale_analog_shift": 0, "tmc2209_internal_rsense_mask": 0, "tmc2209_internal_rsense_shift": 0, "tmc2209_en_spreadcycle_mask": 0, "tmc2209_en_spreadcycle_shift": 0, "tmc2209_shaft_mask": 0, "tmc2209_shaft_shift": 0, "tmc2209_index_otpw_mask": 0, "tmc2209_index_otpw_shift": 0, "tmc2209_index_step_mask": 0, "tmc2209_index_step_shift": 0, "tmc2209_pdn_disable_mask": 0, "tmc2209_pdn_disable_shift": 0, "tmc2209_mstep_reg_select_mask": 0, "tmc2209_mstep_reg_select_shift": 0, "tmc2209_multistep_filt_mask": 0, "tmc2209_multistep_filt_shift": 0, "tmc2209_test_mode_mask": 0, "tmc2209_test_mode_shift": 0, "tmc2209_reset_mask": 0, "tmc2209_reset_shift": 0, "tmc2209_drv_err_mask": 0, "tmc2209_drv_err_shift": 0, "tmc2209_uv_cp_mask": 0, "tmc2209_uv_cp_shift": 0, "tmc2209_ifcnt_mask": 0, "tmc2209_ifcnt_shift": 0, "tmc2209_slaveconf_mask": 0, "tmc2209_slaveconf_shift": 0, "tmc2209_otpbit_mask": 0, "tmc2209_otpbit_shift": 0, "tmc2209_otpbyte_mask": 0, "tmc2209_otpbyte_shift": 0, "tmc2209_otpmagic_mask": 0, "tmc2209_otpmagic_shift": 0, "tmc2209_otp0_byte_0_read_data_mask": 0, "tmc2209_otp0_byte_0_read_data_shift": 0, "tmc2209_otp1_byte_1_read_data_mask": 0, "tmc2209_otp1_byte_1_read_data_shift": 0, "tmc2209_otp2_byte_2_read_data_mask": 0, "tmc2209_otp2_byte_2_read_data_shift": 0, "tmc2209_enn_mask": 0, "tmc2209_enn_shift": 0, "tmc2209_ms1_mask": 0, "tmc2209_ms1_shift": 0, "tmc2209_ms2_mask": 0, "tmc2209_ms2_shift": 0, "tmc2209_diag_mask": 0, "tmc2209_diag_shift": 0, "tmc2209_pdn_uart_mask": 0, "tmc2209_pdn_uart_shift": 0, "tmc2209_step_mask": 0, "tmc2209_step_shift": 0, "tmc2209_sel_a_mask": 0, "tmc2209_sel_a_shift": 0, "tmc2209_dir_mask": 0, "tmc2209_dir_shift": 0, "tmc2209_version_mask": 0, "tmc2209_version_shift": 0, "tmc2209_fclktrim_mask": 0, "tmc2209_fclktrim_shift": 0, "tmc2209_ottrim_mask": 0, "tmc2209_ottrim_shift": 0, "tmc2209_ihold_mask": 0, "tmc2209_ihold_shift": 0, "tmc2209_irun_mask": 0, "tmc2209_irun_shift": 0, "tmc2209_iholddelay_mask": 0, "tmc2209_iholddelay_shift": 0, "tmc2209_tpowerdown_mask": 0, "tmc2209_tpowerdown_shift": 0, "tmc2209_tstep_mask": 0, "tmc2209_tstep_shift": 0, "tmc2209_tpwmthrs_mask": 0, "tmc2209_tpwmthrs_shift": 0, "tmc2209_vactual_mask": 0, "tmc2209_vactual_shift": 0, "tmc2209_semin_mask": 0, "tmc2209_semin_shift": 0, "tmc2209_seup_mask": 0, "tmc2209_seup_shift": 0, "tmc2209_semax_mask": 0, "tmc2209_semax_shift": 0, "tmc2209_sedn_mask": 0, "tmc2209_sedn_shift": 0, "tmc2209_seimin_mask": 0, "tmc2209_seimin_shift": 0, "tmc2209_mscnt_mask": 0, "tmc2209_mscnt_shift": 0, "tmc2209_cur_a_mask": 0, "tmc2209_cur_a_shift": 0, "tmc2209_cur_b_mask": 0, "tmc2209_cur_b_shift": 0, "tmc2209_toff_mask": 0, "tmc2209_toff_shift": 0, "tmc2209_hstrt_mask": 0, "tmc2209_hstrt_shift": 0, "tmc2209_hend_mask": 0, "tmc2209_hend_shift": 0, "tmc2209_tbl_mask": 0, "tmc2209_tbl_shift": 0, "tmc2209_vsense_mask": 0, "tmc2209_vsense_shift": 0, "tmc2209_mres_mask": 0, "tmc2209_mres_shift": 0, "tmc2209_intpol_mask": 0, "tmc2209_intpol_shift": 0, "tmc2209_dedge_mask": 0, "tmc2209_dedge_shift": 0, "tmc2209_diss2g_mask": 0, "tmc2209_diss2g_shift": 0, "tmc2209_diss2vs_mask": 0, "tmc2209_diss2vs_shift": 0, "tmc2209_otpw_mask": 0, "tmc2209_otpw_shift": 0, "tmc2209_ot_mask": 0, "tmc2209_ot_shift": 0, "tmc2209_s2ga_mask": 0, "tmc2209_s2ga_shift": 0, "tmc2209_s2gb_mask": 0, "tmc2209_s2gb_shift": 0, "tmc2209_s2vsa_mask": 0, "tmc2209_s2vsa_shift": 0, "tmc2209_s2vsb_mask": 0, "tmc2209_s2vsb_shift": 0, "tmc2209_ola_mask": 0, "tmc2209_ola_shift": 0, "tmc2209_olb_mask": 0, "tmc2209_olb_shift": 0, "tmc2209_t120_mask": 0, "tmc2209_t120_shift": 0, "tmc2209_t143_mask": 0, "tmc2209_t143_shift": 0, "tmc2209_t150_mask": 0, "tmc2209_t150_shift": 0, "tmc2209_t157_mask": 0, "tmc2209_t157_shift": 0, "tmc2209_cs_actual_mask": 0, "tmc2209_cs_actual_shift": 0, "tmc2209_stealth_mask": 0, "tmc2209_stealth_shift": 0, "tmc2209_stst_mask": 0, "tmc2209_stst_shift": 0, "tmc2209_pwm_ofs_mask": 0, "tmc2209_pwm_ofs_shift": 0, "tmc2209_pwm_grad_mask": 0, "tmc2209_pwm_grad_shift": 0, "tmc2209_pwm_freq_mask": 0, "tmc2209_pwm_freq_shift": 0, "tmc2209_pwm_autoscale_mask": 0, "tmc2209_pwm_autoscale_shift": 0, "tmc2209_pwm_autograd_mask": 0, "tmc2209_pwm_autograd_shift": 0, "tmc2209_freewheel_mask": 0, "tmc2209_freewheel_shift": 0, "tmc2209_pwm_reg_mask": 0, "tmc2209_pwm_reg_shift": 0, "tmc2209_pwm_lim_mask": 0, "tmc2209_pwm_lim_shift": 0, "tmc2209_pwm_scale_sum_mask": 0, "tmc2209_pwm_scale_sum_shift": 0, "tmc2209_pwm_scale_auto_mask": 0, "tmc2209_pwm_scale_auto_shift": 0, "tmc2209_pwm_ofs_auto_mask": 0, "tmc2209_pwm_ofs_auto_shift": 0, "tmc2209_pwm_grad_auto_mask": 0, "tmc2209_pwm_grad_auto_shift": 0, "tmc2209_gconf": 0, "tmc2209_gstat": 0, "tmc2209_ifcnt": 0, "tmc2209_slaveconf": 0, "tmc2209_otp_prog": 0, "tmc2209_otp_read": 0, "tmc2209_ioin": 0, "tmc2209_factory_conf": 0, "tmc2209_ihold_irun": 0, "tmc2209_tpowerdown": 0, "tmc2209_tstep": 0, "tmc2209_tpwmthr": 0, "tmc2209_tcoolthr": 0, "tmc2209_vactual": 0, "tmc2209_sgthr": 0, "tmc2209_sg_result": 0, "tmc2209_coolconf": 0, "tmc2209_mscnt": 0, "tmc2209_mscuract": 0, "tmc2209_chopconf": 0, "tmc2209_drvstatu": 0, "tmc2209_pwmconf": 0, "tmc2209_pwmscale": 0, "tmc2209_pwm_auto": 0, "tmc2224_writeregist": 0, "tmc2224_readregist": 0, "tmc2224_initconfig": 0, "tmc2224_writeconfigur": 0, "tmc2224_config": 0, "tmc2224_periodicjob": 0, "tmc2224_reset": 0, "tmc2224_restor": 0, "tmc2224_get_slav": 0, "tmc2224_set_slav": 0, "tmc2224_defaultregisteraccess": 0, "3": 0, "1": 0, "tmc2224_defaultregisterresetst": 0, "tmc2224_regist": 0, "tmc2224_motor": 0, "tmc2224_write_bit": 0, "tmc2224_address_mask": 0, "tmc2224_max_veloc": 0, "tmc2224_max_acceler": 0, "tmc2224_mask_shift": 0, "tmc2224_i_scale_analog_mask": 0, "tmc2224_i_scale_analog_shift": 0, "tmc2224_internal_rsense_mask": 0, "tmc2224_internal_rsense_shift": 0, "tmc2224_en_spreadcycle_mask": 0, "tmc2224_en_spreadcycle_shift": 0, "tmc2224_shaft_mask": 0, "tmc2224_shaft_shift": 0, "tmc2224_index_otpw_mask": 0, "tmc2224_index_otpw_shift": 0, "tmc2224_index_step_mask": 0, "tmc2224_index_step_shift": 0, "tmc2224_pdn_disable_mask": 0, "tmc2224_pdn_disable_shift": 0, "tmc2224_mstep_reg_select_mask": 0, "tmc2224_mstep_reg_select_shift": 0, "tmc2224_multistep_filt_mask": 0, "tmc2224_multistep_filt_shift": 0, "tmc2224_test_mode_mask": 0, "tmc2224_test_mode_shift": 0, "tmc2224_reset_mask": 0, "tmc2224_reset_shift": 0, "tmc2224_drv_err_mask": 0, "tmc2224_drv_err_shift": 0, "tmc2224_uv_cp_mask": 0, "tmc2224_uv_cp_shift": 0, "tmc2224_ifcnt_mask": 0, "tmc2224_ifcnt_shift": 0, "tmc2224_slaveconf_mask": 0, "tmc2224_slaveconf_shift": 0, "tmc2224_otpbit_mask": 0, "tmc2224_otpbit_shift": 0, "tmc2224_otpbyte_mask": 0, "tmc2224_otpbyte_shift": 0, "tmc2224_otpmagic_mask": 0, "tmc2224_otpmagic_shift": 0, "tmc2224_otp0_byte_0_read_data_mask": 0, "tmc2224_otp0_byte_0_read_data_shift": 0, "tmc2224_otp1_byte_1_read_data_mask": 0, "tmc2224_otp1_byte_1_read_data_shift": 0, "tmc2224_otp2_byte_2_read_data_mask": 0, "tmc2224_otp2_byte_2_read_data_shift": 0, "tmc2224_pdn_uart_mask": 0, "tmc2224_pdn_uart_shift": 0, "tmc2224_spread_mask": 0, "tmc2224_spread_shift": 0, "tmc2224_dir_mask": 0, "tmc2224_dir_shift": 0, "tmc2224_enn_mask": 0, "tmc2224_enn_shift": 0, "tmc2224_step_mask": 0, "tmc2224_step_shift": 0, "tmc2224_ms1_mask": 0, "tmc2224_ms1_shift": 0, "tmc2224_ms2_mask": 0, "tmc2224_ms2_shift": 0, "tmc2224_sel_a_mask": 0, "tmc2224_sel_a_shift": 0, "tmc2224_version_mask": 0, "tmc2224_version_shift": 0, "tmc2224_fclktrim_mask": 0, "tmc2224_fclktrim_shift": 0, "tmc2224_ottrim_mask": 0, "tmc2224_ottrim_shift": 0, "tmc2224_ihold_mask": 0, "tmc2224_ihold_shift": 0, "tmc2224_irun_mask": 0, "tmc2224_irun_shift": 0, "tmc2224_iholddelay_mask": 0, "tmc2224_iholddelay_shift": 0, "tmc2224_tpowerdown_mask": 0, "tmc2224_tpowerdown_shift": 0, "tmc2224_tstep_mask": 0, "tmc2224_tstep_shift": 0, "tmc2224_tpwmthrs_mask": 0, "tmc2224_tpwmthrs_shift": 0, "tmc2224_vactual_mask": 0, "tmc2224_vactual_shift": 0, "tmc2224_mscnt_mask": 0, "tmc2224_mscnt_shift": 0, "tmc2224_cur_a_mask": 0, "tmc2224_cur_a_shift": 0, "tmc2224_cur_b_mask": 0, "tmc2224_cur_b_shift": 0, "tmc2224_toff_mask": 0, "tmc2224_toff_shift": 0, "tmc2224_hstrt_mask": 0, "tmc2224_hstrt_shift": 0, "tmc2224_hend_mask": 0, "tmc2224_hend_shift": 0, "tmc2224_tbl_mask": 0, "tmc2224_tbl_shift": 0, "tmc2224_vsense_mask": 0, "tmc2224_vsense_shift": 0, "tmc2224_mres_mask": 0, "tmc2224_mres_shift": 0, "tmc2224_intpol_mask": 0, "tmc2224_intpol_shift": 0, "tmc2224_dedge_mask": 0, "tmc2224_dedge_shift": 0, "tmc2224_diss2g_mask": 0, "tmc2224_diss2g_shift": 0, "tmc2224_diss2vs_mask": 0, "tmc2224_diss2vs_shift": 0, "tmc2224_otpw_mask": 0, "tmc2224_otpw_shift": 0, "tmc2224_ot_mask": 0, "tmc2224_ot_shift": 0, "tmc2224_s2ga_mask": 0, "tmc2224_s2ga_shift": 0, "tmc2224_s2gb_mask": 0, "tmc2224_s2gb_shift": 0, "tmc2224_s2vsa_mask": 0, "tmc2224_s2vsa_shift": 0, "tmc2224_s2vsb_mask": 0, "tmc2224_s2vsb_shift": 0, "tmc2224_ola_mask": 0, "tmc2224_ola_shift": 0, "tmc2224_olb_mask": 0, "tmc2224_olb_shift": 0, "tmc2224_t120_mask": 0, "tmc2224_t120_shift": 0, "tmc2224_t143_mask": 0, "tmc2224_t143_shift": 0, "tmc2224_t150_mask": 0, "tmc2224_t150_shift": 0, "tmc2224_t157_mask": 0, "tmc2224_t157_shift": 0, "tmc2224_cs_actual_mask": 0, "tmc2224_cs_actual_shift": 0, "tmc2224_stealth_mask": 0, "tmc2224_stealth_shift": 0, "tmc2224_stst_mask": 0, "tmc2224_stst_shift": 0, "tmc2224_pwm_ofs_mask": 0, "tmc2224_pwm_ofs_shift": 0, "tmc2224_pwm_grad_mask": 0, "tmc2224_pwm_grad_shift": 0, "tmc2224_pwm_freq_mask": 0, "tmc2224_pwm_freq_shift": 0, "tmc2224_pwm_autoscale_mask": 0, "tmc2224_pwm_autoscale_shift": 0, "tmc2224_pwm_autograd_mask": 0, "tmc2224_pwm_autograd_shift": 0, "tmc2224_freewheel_mask": 0, "tmc2224_freewheel_shift": 0, "tmc2224_pwm_reg_mask": 0, "tmc2224_pwm_reg_shift": 0, "tmc2224_pwm_lim_mask": 0, "tmc2224_pwm_lim_shift": 0, "tmc2224_pwm_scale_sum_mask": 0, "tmc2224_pwm_scale_sum_shift": 0, "tmc2224_pwm_scale_auto_mask": 0, "tmc2224_pwm_scale_auto_shift": 0, "tmc2224_pwm_ofs_auto_mask": 0, "tmc2224_pwm_ofs_auto_shift": 0, "tmc2224_pwm_grad_auto_mask": 0, "tmc2224_pwm_grad_auto_shift": 0, "tmc2224_gconf": 0, "tmc2224_gstat": 0, "tmc2224_ifcnt": 0, "tmc2224_slaveconf": 0, "tmc2224_otp_prog": 0, "tmc2224_otp_read": 0, "tmc2224_ioin": 0, "tmc2224_factory_conf": 0, "tmc2224_ihold_irun": 0, "tmc2224_tpowerdown": 0, "tmc2224_tstep": 0, "tmc2224_tpwmthr": 0, "tmc2224_vactual": 0, "tmc2224_mscnt": 0, "tmc2224_mscuract": 0, "tmc2224_chopconf": 0, "tmc2224_drvstatu": 0, "tmc2224_pwmconf": 0, "tmc2224_pwmscale": 0, "tmc2224_pwm_auto": 0, "tmc2225_readwritearrai": 0, "tmc2225_crc8": 0, "tmc2225_writeint": 0, "tmc2225_readint": 0, "tmc2225_init": 0, "tmc2225_config": 0, "tmc2225_periodicjob": 0, "tmc2225_setregisterresetst": 0, "tmc2225_setcallback": 0, "tmc2225_callback": 0, "tmc2225_reset": 0, "tmc2225_restor": 0, "tmc2225_set_slav": 0, "tmc2225_get_slav": 0, "tmc2225_constant": 0, "tmc2225_regist": 0, "tmc2225_field": 0, "tmc2225_field_read": 0, "tmc2225_field_upd": 0, "tmc2225_defaultregisteraccess": 0, "tmc2225_defaultregisterresetst": 0, "tmc2225_motor": 0, "tmc2225_write_bit": 0, "tmc2225_address_mask": 0, "tmc2225_max_veloc": 0, "tmc2225_max_acceler": 0, "tmc2225_i_scale_analog_mask": 0, "tmc2225_i_scale_analog_shift": 0, "tmc2225_internal_rsense_mask": 0, "tmc2225_internal_rsense_shift": 0, "tmc2225_en_spreadcycle_mask": 0, "tmc2225_en_spreadcycle_shift": 0, "tmc2225_shaft_mask": 0, "tmc2225_shaft_shift": 0, "tmc2225_index_otpw_mask": 0, "tmc2225_index_otpw_shift": 0, "tmc2225_index_step_mask": 0, "tmc2225_index_step_shift": 0, "tmc2225_pdn_disable_mask": 0, "tmc2225_pdn_disable_shift": 0, "tmc2225_mstep_reg_select_mask": 0, "tmc2225_mstep_reg_select_shift": 0, "tmc2225_multistep_filt_mask": 0, "tmc2225_multistep_filt_shift": 0, "tmc2225_test_mode_mask": 0, "tmc2225_test_mode_shift": 0, "tmc2225_reset_mask": 0, "tmc2225_reset_shift": 0, "tmc2225_drv_err_mask": 0, "tmc2225_drv_err_shift": 0, "tmc2225_uv_cp_mask": 0, "tmc2225_uv_cp_shift": 0, "tmc2225_ifcnt_mask": 0, "tmc2225_ifcnt_shift": 0, "tmc2225_slaveconf_mask": 0, "tmc2225_slaveconf_shift": 0, "tmc2225_otpbit_mask": 0, "tmc2225_otpbit_shift": 0, "tmc2225_otpbyte_mask": 0, "tmc2225_otpbyte_shift": 0, "tmc2225_otpmagic_mask": 0, "tmc2225_otpmagic_shift": 0, "tmc2225_otp0_byte_0_read_data_mask": 0, "tmc2225_otp0_byte_0_read_data_shift": 0, "tmc2225_otp1_byte_1_read_data_mask": 0, "tmc2225_otp1_byte_1_read_data_shift": 0, "tmc2225_otp2_byte_2_read_data_mask": 0, "tmc2225_otp2_byte_2_read_data_shift": 0, "tmc2225_enn_mask": 0, "tmc2225_enn_shift": 0, "tmc2225_ms1_mask": 0, "tmc2225_ms1_shift": 0, "tmc2225_ms2_mask": 0, "tmc2225_ms2_shift": 0, "tmc2225_diag_mask": 0, "tmc2225_diag_shift": 0, "tmc2225_pdn_uart_mask": 0, "tmc2225_pdn_uart_shift": 0, "tmc2225_step_mask": 0, "tmc2225_step_shift": 0, "tmc2225_sel_a_mask": 0, "tmc2225_sel_a_shift": 0, "tmc2225_dir_mask": 0, "tmc2225_dir_shift": 0, "tmc2225_version_mask": 0, "tmc2225_version_shift": 0, "tmc2225_fclktrim_mask": 0, "tmc2225_fclktrim_shift": 0, "tmc2225_ottrim_mask": 0, "tmc2225_ottrim_shift": 0, "tmc2225_ihold_mask": 0, "tmc2225_ihold_shift": 0, "tmc2225_irun_mask": 0, "tmc2225_irun_shift": 0, "tmc2225_iholddelay_mask": 0, "tmc2225_iholddelay_shift": 0, "tmc2225_tpowerdown_mask": 0, "tmc2225_tpowerdown_shift": 0, "tmc2225_tstep_mask": 0, "tmc2225_tstep_shift": 0, "tmc2225_tpwmthrs_mask": 0, "tmc2225_tpwmthrs_shift": 0, "tmc2225_vactual_mask": 0, "tmc2225_vactual_shift": 0, "tmc2225_mscnt_mask": 0, "tmc2225_mscnt_shift": 0, "tmc2225_cur_a_mask": 0, "tmc2225_cur_a_shift": 0, "tmc2225_cur_b_mask": 0, "tmc2225_cur_b_shift": 0, "tmc2225_toff_mask": 0, "tmc2225_toff_shift": 0, "tmc2225_hstrt_mask": 0, "tmc2225_hstrt_shift": 0, "tmc2225_hend_mask": 0, "tmc2225_hend_shift": 0, "tmc2225_tbl_mask": 0, "tmc2225_tbl_shift": 0, "tmc2225_vsense_mask": 0, "tmc2225_vsense_shift": 0, "tmc2225_mres_mask": 0, "tmc2225_mres_shift": 0, "tmc2225_intpol_mask": 0, "tmc2225_intpol_shift": 0, "tmc2225_dedge_mask": 0, "tmc2225_dedge_shift": 0, "tmc2225_diss2g_mask": 0, "tmc2225_diss2g_shift": 0, "tmc2225_diss2vs_mask": 0, "tmc2225_diss2vs_shift": 0, "tmc2225_otpw_mask": 0, "tmc2225_otpw_shift": 0, "tmc2225_ot_mask": 0, "tmc2225_ot_shift": 0, "tmc2225_s2ga_mask": 0, "tmc2225_s2ga_shift": 0, "tmc2225_s2gb_mask": 0, "tmc2225_s2gb_shift": 0, "tmc2225_s2vsa_mask": 0, "tmc2225_s2vsa_shift": 0, "tmc2225_s2vsb_mask": 0, "tmc2225_s2vsb_shift": 0, "tmc2225_ola_mask": 0, "tmc2225_ola_shift": 0, "tmc2225_olb_mask": 0, "tmc2225_olb_shift": 0, "tmc2225_t120_mask": 0, "tmc2225_t120_shift": 0, "tmc2225_t143_mask": 0, "tmc2225_t143_shift": 0, "tmc2225_t150_mask": 0, "tmc2225_t150_shift": 0, "tmc2225_t157_mask": 0, "tmc2225_t157_shift": 0, "tmc2225_cs_actual_mask": 0, "tmc2225_cs_actual_shift": 0, "tmc2225_stealth_mask": 0, "tmc2225_stealth_shift": 0, "tmc2225_stst_mask": 0, "tmc2225_stst_shift": 0, "tmc2225_pwm_ofs_mask": 0, "tmc2225_pwm_ofs_shift": 0, "tmc2225_pwm_grad_mask": 0, "tmc2225_pwm_grad_shift": 0, "tmc2225_pwm_freq_mask": 0, "tmc2225_pwm_freq_shift": 0, "tmc2225_pwm_autoscale_mask": 0, "tmc2225_pwm_autoscale_shift": 0, "tmc2225_pwm_autograd_mask": 0, "tmc2225_pwm_autograd_shift": 0, "tmc2225_freewheel_mask": 0, "tmc2225_freewheel_shift": 0, "tmc2225_pwm_reg_mask": 0, "tmc2225_pwm_reg_shift": 0, "tmc2225_pwm_lim_mask": 0, "tmc2225_pwm_lim_shift": 0, "tmc2225_pwm_scale_sum_mask": 0, "tmc2225_pwm_scale_sum_shift": 0, "tmc2225_pwm_scale_auto_mask": 0, "tmc2225_pwm_scale_auto_shift": 0, "tmc2225_pwm_ofs_auto_mask": 0, "tmc2225_pwm_ofs_auto_shift": 0, "tmc2225_pwm_grad_auto_mask": 0, "tmc2225_pwm_grad_auto_shift": 0, "tmc2225_gconf": 0, "tmc2225_gstat": 0, "tmc2225_ifcnt": 0, "tmc2225_slaveconf": 0, "tmc2225_otp_prog": 0, "tmc2225_otp_read": 0, "tmc2225_ioin": 0, "tmc2225_factory_conf": 0, "tmc2225_ihold_irun": 0, "tmc2225_tpowerdown": 0, "tmc2225_tstep": 0, "tmc2225_tpwmthr": 0, "tmc2225_vactual": 0, "tmc2225_mscnt": 0, "tmc2225_mscuract": 0, "tmc2225_chopconf": 0, "tmc2225_drvstatu": 0, "tmc2225_pwmconf": 0, "tmc2225_pwmscale": 0, "tmc2225_pwm_auto": 0, "tmc2226_readwritearrai": 0, "tmc2226_crc8": 0, "tmc2226_writeint": 0, "tmc2226_readint": 0, "tmc2226_init": 0, "tmc2226_config": 0, "tmc2226_periodicjob": 0, "tmc2226_setregisterresetst": 0, "tmc2226_setcallback": 0, "tmc2226_callback": 0, "tmc2226_reset": 0, "tmc2226_restor": 0, "tmc2226_getslaveaddress": 0, "tmc2226_setslaveaddress": 0, "tmc2226_regist": 0, "tmc2226_constant": 0, "tmc2226_field": 0, "tmc2226_field_read": 0, "tmc2226_field_upd": 0, "tmc2226_defaultregisteraccess": 0, "0x43": 0, "tmc2226_defaultregisterresetst": 0, "tmc2226_registerconst": 0, "0x11": 0, "0x00000014": 0, "tmc2226_motor": 0, "tmc2226_write_bit": 0, "tmc2226_address_mask": 0, "tmc2226_max_veloc": 0, "tmc2226_max_acceler": 0, "tmc2226_i_scale_analog_mask": 0, "tmc2226_i_scale_analog_shift": 0, "tmc2226_internal_rsense_mask": 0, "tmc2226_internal_rsense_shift": 0, "tmc2226_en_spreadcycle_mask": 0, "tmc2226_en_spreadcycle_shift": 0, "tmc2226_shaft_mask": 0, "tmc2226_shaft_shift": 0, "tmc2226_index_otpw_mask": 0, "tmc2226_index_otpw_shift": 0, "tmc2226_index_step_mask": 0, "tmc2226_index_step_shift": 0, "tmc2226_pdn_disable_mask": 0, "tmc2226_pdn_disable_shift": 0, "tmc2226_mstep_reg_select_mask": 0, "tmc2226_mstep_reg_select_shift": 0, "tmc2226_multistep_filt_mask": 0, "tmc2226_multistep_filt_shift": 0, "tmc2226_test_mode_mask": 0, "tmc2226_test_mode_shift": 0, "tmc2226_reset_mask": 0, "tmc2226_reset_shift": 0, "tmc2226_drv_err_mask": 0, "tmc2226_drv_err_shift": 0, "tmc2226_uv_cp_mask": 0, "tmc2226_uv_cp_shift": 0, "tmc2226_ifcnt_mask": 0, "tmc2226_ifcnt_shift": 0, "tmc2226_slaveconf_mask": 0, "tmc2226_slaveconf_shift": 0, "tmc2226_otpbit_mask": 0, "tmc2226_otpbit_shift": 0, "tmc2226_otpbyte_mask": 0, "tmc2226_otpbyte_shift": 0, "tmc2226_otpmagic_mask": 0, "tmc2226_otpmagic_shift": 0, "tmc2226_otp0_byte_0_read_data_mask": 0, "tmc2226_otp0_byte_0_read_data_shift": 0, "tmc2226_otp1_byte_1_read_data_mask": 0, "tmc2226_otp1_byte_1_read_data_shift": 0, "tmc2226_otp2_byte_2_read_data_mask": 0, "tmc2226_otp2_byte_2_read_data_shift": 0, "tmc2226_enn_mask": 0, "tmc2226_enn_shift": 0, "tmc2226_ms1_mask": 0, "tmc2226_ms1_shift": 0, "tmc2226_ms2_mask": 0, "tmc2226_ms2_shift": 0, "tmc2226_diag_mask": 0, "tmc2226_diag_shift": 0, "tmc2226_pdn_uart_mask": 0, "tmc2226_pdn_uart_shift": 0, "tmc2226_step_mask": 0, "tmc2226_step_shift": 0, "tmc2226_sel_a_mask": 0, "tmc2226_sel_a_shift": 0, "tmc2226_dir_mask": 0, "tmc2226_dir_shift": 0, "tmc2226_version_mask": 0, "tmc2226_version_shift": 0, "tmc2226_fclktrim_mask": 0, "tmc2226_fclktrim_shift": 0, "tmc2226_ottrim_mask": 0, "tmc2226_ottrim_shift": 0, "tmc2226_ihold_mask": 0, "tmc2226_ihold_shift": 0, "tmc2226_irun_mask": 0, "tmc2226_irun_shift": 0, "tmc2226_iholddelay_mask": 0, "tmc2226_iholddelay_shift": 0, "tmc2226_tpowerdown_mask": 0, "tmc2226_tpowerdown_shift": 0, "tmc2226_tstep_mask": 0, "tmc2226_tstep_shift": 0, "tmc2226_tpwmthrs_mask": 0, "tmc2226_tpwmthrs_shift": 0, "tmc2226_vactual_mask": 0, "tmc2226_vactual_shift": 0, "tmc2226_semin_mask": 0, "tmc2226_semin_shift": 0, "tmc2226_seup_mask": 0, "tmc2226_seup_shift": 0, "tmc2226_semax_mask": 0, "tmc2226_semax_shift": 0, "tmc2226_sedn_mask": 0, "tmc2226_sedn_shift": 0, "tmc2226_seimin_mask": 0, "tmc2226_seimin_shift": 0, "tmc2226_mscnt_mask": 0, "tmc2226_mscnt_shift": 0, "tmc2226_cur_a_mask": 0, "tmc2226_cur_a_shift": 0, "tmc2226_cur_b_mask": 0, "tmc2226_cur_b_shift": 0, "tmc2226_toff_mask": 0, "tmc2226_toff_shift": 0, "tmc2226_hstrt_mask": 0, "tmc2226_hstrt_shift": 0, "tmc2226_hend_mask": 0, "tmc2226_hend_shift": 0, "tmc2226_tbl_mask": 0, "tmc2226_tbl_shift": 0, "tmc2226_vsense_mask": 0, "tmc2226_vsense_shift": 0, "tmc2226_mres_mask": 0, "tmc2226_mres_shift": 0, "tmc2226_intpol_mask": 0, "tmc2226_intpol_shift": 0, "tmc2226_dedge_mask": 0, "tmc2226_dedge_shift": 0, "tmc2226_diss2g_mask": 0, "tmc2226_diss2g_shift": 0, "tmc2226_diss2vs_mask": 0, "tmc2226_diss2vs_shift": 0, "tmc2226_otpw_mask": 0, "tmc2226_otpw_shift": 0, "tmc2226_ot_mask": 0, "tmc2226_ot_shift": 0, "tmc2226_s2ga_mask": 0, "tmc2226_s2ga_shift": 0, "tmc2226_s2gb_mask": 0, "tmc2226_s2gb_shift": 0, "tmc2226_s2vsa_mask": 0, "tmc2226_s2vsa_shift": 0, "tmc2226_s2vsb_mask": 0, "tmc2226_s2vsb_shift": 0, "tmc2226_ola_mask": 0, "tmc2226_ola_shift": 0, "tmc2226_olb_mask": 0, "tmc2226_olb_shift": 0, "tmc2226_t120_mask": 0, "tmc2226_t120_shift": 0, "tmc2226_t143_mask": 0, "tmc2226_t143_shift": 0, "tmc2226_t150_mask": 0, "tmc2226_t150_shift": 0, "tmc2226_t157_mask": 0, "tmc2226_t157_shift": 0, "tmc2226_cs_actual_mask": 0, "tmc2226_cs_actual_shift": 0, "tmc2226_stealth_mask": 0, "tmc2226_stealth_shift": 0, "tmc2226_stst_mask": 0, "tmc2226_stst_shift": 0, "tmc2226_pwm_ofs_mask": 0, "tmc2226_pwm_ofs_shift": 0, "tmc2226_pwm_grad_mask": 0, "tmc2226_pwm_grad_shift": 0, "tmc2226_pwm_freq_mask": 0, "tmc2226_pwm_freq_shift": 0, "tmc2226_pwm_autoscale_mask": 0, "tmc2226_pwm_autoscale_shift": 0, "tmc2226_pwm_autograd_mask": 0, "tmc2226_pwm_autograd_shift": 0, "tmc2226_freewheel_mask": 0, "tmc2226_freewheel_shift": 0, "tmc2226_pwm_reg_mask": 0, "tmc2226_pwm_reg_shift": 0, "tmc2226_pwm_lim_mask": 0, "tmc2226_pwm_lim_shift": 0, "tmc2226_pwm_scale_sum_mask": 0, "tmc2226_pwm_scale_sum_shift": 0, "tmc2226_pwm_scale_auto_mask": 0, "tmc2226_pwm_scale_auto_shift": 0, "tmc2226_pwm_ofs_auto_mask": 0, "tmc2226_pwm_ofs_auto_shift": 0, "tmc2226_pwm_grad_auto_mask": 0, "tmc2226_pwm_grad_auto_shift": 0, "tmc2226_gconf": 0, "tmc2226_gstat": 0, "tmc2226_ifcnt": 0, "tmc2226_slaveconf": 0, "tmc2226_otp_prog": 0, "tmc2226_otp_read": 0, "tmc2226_ioin": 0, "tmc2226_factory_conf": 0, "tmc2226_ihold_irun": 0, "tmc2226_tpowerdown": 0, "tmc2226_tstep": 0, "tmc2226_tpwmthr": 0, "tmc2226_tcoolthr": 0, "tmc2226_vactual": 0, "tmc2226_sgthr": 0, "tmc2226_sg_result": 0, "tmc2226_coolconf": 0, "tmc2226_mscnt": 0, "tmc2226_mscuract": 0, "tmc2226_chopconf": 0, "tmc2226_drvstatu": 0, "tmc2226_pwmconf": 0, "tmc2226_pwmscale": 0, "tmc2226_pwm_auto": 0, "tmc2240_writeint": 0, "tmc2240_init": 0, "tmc2240_reset": 0, "tmc2240_restor": 0, "tmc2240_setregisterresetst": 0, "tmc2240_setcallback": 0, "tmc2240_callback": 0, "tmc2240_getslaveaddress": 0, "tmc2240_setslaveaddress": 0, "tmc2240_periodicjob": 0, "tmc2240_regist": 0, "tmc2240_constant": 0, "tmc2240_field": 0, "tmc2240_field_read": 0, "tmc2240_field_writ": 0, "r0a": 0, "r2b": 0, "r3a": 0, "r52": 0, "r60": 0, "r61": 0, "r62": 0, "r63": 0, "r64": 0, "r65": 0, "r66": 0, "r67": 0, "r68": 0, "r69": 0, "tmc2240_consistencycheck": 0, "tmc2240_defaultregisterresetst": 0, "tmc2240_defaultregisteraccess": 0, "tmc2240_registerconst": 0, "tmc2240_motor": 0, "tmc2240_write_bit": 0, "tmc2240_address_mask": 0, "tmc2240_max_veloc": 0, "tmc2240_max_acceler": 0, "tmc2240_mode_posit": 0, "tmc2240_mode_velpo": 0, "tmc2240_mode_velneg": 0, "tmc2240_mode_hold": 0, "tmc2240_sw_stopl_en": 0, "tmc2240_sw_stopr_en": 0, "tmc2240_sw_stopl_polar": 0, "tmc2240_sw_stopr_polar": 0, "tmc2240_sw_swap_lr": 0, "tmc2240_sw_latch_l_act": 0, "tmc2240_sw_latch_l_inact": 0, "tmc2240_sw_latch_r_act": 0, "tmc2240_sw_latch_r_inact": 0, "tmc2240_sw_latch_enc": 0, "tmc2240_sw_sg_stop": 0, "tmc2240_sw_softstop": 0, "tmc2240_rs_stopl": 0, "tmc2240_rs_stopr": 0, "tmc2240_rs_latchl": 0, "tmc2240_rs_latchr": 0, "tmc2240_rs_ev_stopl": 0, "tmc2240_rs_ev_stopr": 0, "tmc2240_rs_ev_stop_sg": 0, "tmc2240_rs_ev_posreach": 0, "tmc2240_rs_velreach": 0, "tmc2240_rs_posreach": 0, "tmc2240_rs_vzero": 0, "tmc2240_rs_zerowait": 0, "tmc2240_rs_secondmov": 0, "tmc2240_rs_sg": 0, "tmc2240_em_decim": 0, "tmc2240_em_latch_xact": 0, "tmc2240_em_clr_xenc": 0, "tmc2240_em_neg_edg": 0, "tmc2240_em_pos_edg": 0, "tmc2240_em_clr_onc": 0, "tmc2240_em_clr_cont": 0, "tmc2240_em_ignore_ab": 0, "tmc2240_em_pol_n": 0, "tmc2240_em_pol_b": 0, "tmc2240_em_pol_a": 0, "tmc2240_spi_status_reset_flag_mask": 0, "tmc2240_spi_status_reset_flag_shift": 0, "tmc2240_spi_status_driver_error_mask": 0, "tmc2240_spi_status_driver_error_shift": 0, "tmc2240_spi_status_sg2_mask": 0, "tmc2240_spi_status_sg2_shift": 0, "tmc2240_spi_status_standstill_mask": 0, "tmc2240_spi_status_standstill_shift": 0, "tmc2240_spi_status_velocity_reached_mask": 0, "tmc2240_spi_status_velocity_reached_shift": 0, "tmc2240_spi_status_position_reached_mask": 0, "tmc2240_spi_status_position_reached_shift": 0, "tmc2240_spi_status_status_stop_l_mask": 0, "tmc2240_spi_status_status_stop_l_shift": 0, "tmc2240_spi_status_status_stop_r_mask": 0, "tmc2240_spi_status_status_stop_r_shift": 0, "tmc2240_fast_standstill_mask": 0, "tmc2240_fast_standstill_shift": 0, "tmc2240_en_pwm_mode_mask": 0, "tmc2240_en_pwm_mode_shift": 0, "tmc2240_multistep_filt_mask": 0, "tmc2240_multistep_filt_shift": 0, "tmc2240_shaft_mask": 0, "tmc2240_shaft_shift": 0, "tmc2240_diag0_error_mask": 0, "tmc2240_diag0_error_shift": 0, "tmc2240_diag0_otpw_mask": 0, "tmc2240_diag0_otpw_shift": 0, "tmc2240_diag0_stall_mask": 0, "tmc2240_diag0_stall_shift": 0, "tmc2240_diag1_stall_mask": 0, "tmc2240_diag1_stall_shift": 0, "tmc2240_diag1_index_mask": 0, "tmc2240_diag1_index_shift": 0, "tmc2240_diag1_onstate_mask": 0, "tmc2240_diag1_onstate_shift": 0, "tmc2240_diag0_pushpull_mask": 0, "tmc2240_diag0_pushpull_shift": 0, "tmc2240_diag1_pushpull_mask": 0, "tmc2240_diag1_pushpull_shift": 0, "tmc2240_small_hysteresis_mask": 0, "tmc2240_small_hysteresis_shift": 0, "tmc2240_stop_enable_mask": 0, "tmc2240_stop_enable_shift": 0, "tmc2240_direct_mode_mask": 0, "tmc2240_direct_mode_shift": 0, "tmc2240_reset_mask": 0, "tmc2240_reset_shift": 0, "tmc2240_drv_err_mask": 0, "tmc2240_drv_err_shift": 0, "tmc2240_uv_cp_mask": 0, "tmc2240_uv_cp_shift": 0, "tmc2240_register_reset_mask": 0, "tmc2240_register_reset_shift": 0, "tmc2240_vm_uvlo_mask": 0, "tmc2240_vm_uvlo_shift": 0, "tmc2240_ifcnt_mask": 0, "tmc2240_ifcnt_shift": 0, "tmc2240_slaveaddr_mask": 0, "tmc2240_slaveaddr_shift": 0, "tmc2240_senddelay_mask": 0, "tmc2240_senddelay_shift": 0, "tmc2240_refl_step_mask": 0, "tmc2240_refl_step_shift": 0, "tmc2240_refr_dir_mask": 0, "tmc2240_refr_dir_shift": 0, "tmc2240_encb_cfg4_mask": 0, "tmc2240_encb_cfg4_shift": 0, "tmc2240_enca_cfg5_mask": 0, "tmc2240_enca_cfg5_shift": 0, "tmc2240_drv_enn_mask": 0, "tmc2240_drv_enn_shift": 0, "tmc2240_encn_cfg6_mask": 0, "tmc2240_encn_cfg6_shift": 0, "tmc2240_uart_en_mask": 0, "tmc2240_uart_en_shift": 0, "tmc2240_comp_a_mask": 0, "tmc2240_comp_a_shift": 0, "tmc2240_comp_b_mask": 0, "tmc2240_comp_b_shift": 0, "tmc2240_comp_a1_a2_mask": 0, "tmc2240_comp_a1_a2_shift": 0, "tmc2240_comp_b1_b2_mask": 0, "tmc2240_comp_b1_b2_shift": 0, "tmc2240_output_mask": 0, "tmc2240_output_shift": 0, "tmc2240_ext_res_det_mask": 0, "tmc2240_ext_res_det_shift": 0, "tmc2240_ext_clk_mask": 0, "tmc2240_ext_clk_shift": 0, "tmc2240_adc_err_mask": 0, "tmc2240_adc_err_shift": 0, "tmc2240_silicon_rv_mask": 0, "tmc2240_silicon_rv_shift": 0, "tmc2240_version_mask": 0, "tmc2240_version_shift": 0, "tmc2240_current_range_mask": 0, "tmc2240_current_range_shift": 0, "tmc2240_slope_control_mask": 0, "tmc2240_slope_control_shift": 0, "tmc2240_globalscaler_mask": 0, "tmc2240_globalscaler_shift": 0, "tmc2240_ihold_mask": 0, "tmc2240_ihold_shift": 0, "tmc2240_irun_mask": 0, "tmc2240_irun_shift": 0, "tmc2240_iholddelay_mask": 0, "tmc2240_iholddelay_shift": 0, "tmc2240_irundelay_mask": 0, "tmc2240_irundelay_shift": 0, "tmc2240_tpowerdown_mask": 0, "tmc2240_tpowerdown_shift": 0, "tmc2240_tstep_mask": 0, "tmc2240_tstep_shift": 0, "tmc2240_tpwmthrs_mask": 0, "tmc2240_tpwmthrs_shift": 0, "tmc2240_tcoolthrs_mask": 0, "tmc2240_tcoolthrs_shift": 0, "tmc2240_thigh_mask": 0, "tmc2240_thigh_shift": 0, "tmc2240_direct_coil_a_mask": 0, "tmc2240_direct_coil_a_shift": 0, "tmc2240_direct_coil_b_mask": 0, "tmc2240_direct_coil_b_shift": 0, "tmc2240_pol_a_mask": 0, "tmc2240_pol_a_shift": 0, "tmc2240_pol_b_mask": 0, "tmc2240_pol_b_shift": 0, "tmc2240_pol_n_mask": 0, "tmc2240_pol_n_shift": 0, "tmc2240_ignore_ab_mask": 0, "tmc2240_ignore_ab_shift": 0, "tmc2240_clr_cont_mask": 0, "tmc2240_clr_cont_shift": 0, "tmc2240_clr_once_mask": 0, "tmc2240_clr_once_shift": 0, "tmc2240_pos_neg_edge_mask": 0, "tmc2240_pos_neg_edge_shift": 0, "tmc2240_clr_enc_x_mask": 0, "tmc2240_clr_enc_x_shift": 0, "tmc2240_latch_x_act_mask": 0, "tmc2240_latch_x_act_shift": 0, "tmc2240_enc_sel_decimal_mask": 0, "tmc2240_enc_sel_decimal_shift": 0, "tmc2240_x_enc_mask": 0, "tmc2240_x_enc_shift": 0, "tmc2240_enc_const_mask": 0, "tmc2240_enc_const_shift": 0, "tmc2240_n_event_mask": 0, "tmc2240_n_event_shift": 0, "tmc2240_deviation_warn_mask": 0, "tmc2240_deviation_warn_shift": 0, "tmc2240_enc_latch_mask": 0, "tmc2240_enc_latch_shift": 0, "tmc2240_adc_vsupply_mask": 0, "tmc2240_adc_vsupply_shift": 0, "tmc2240_adc_ain_mask": 0, "tmc2240_adc_ain_shift": 0, "tmc2240_adc_temp_mask": 0, "tmc2240_adc_temp_shift": 0, "tmc2240_overvoltage_vth_mask": 0, "tmc2240_overvoltage_vth_shift": 0, "tmc2240_overtempprewarning_vth_mask": 0, "tmc2240_overtempprewarning_vth_shift": 0, "tmc2240_mslut_0_mask": 0, "tmc2240_mslut_0_shift": 0, "tmc2240_mslut_1_mask": 0, "tmc2240_mslut_1_shift": 0, "tmc2240_mslut_2_mask": 0, "tmc2240_mslut_2_shift": 0, "tmc2240_mslut_3_mask": 0, "tmc2240_mslut_3_shift": 0, "tmc2240_mslut_4_mask": 0, "tmc2240_mslut_4_shift": 0, "tmc2240_mslut_5_mask": 0, "tmc2240_mslut_5_shift": 0, "tmc2240_mslut_6_mask": 0, "tmc2240_mslut_6_shift": 0, "tmc2240_mslut_7_mask": 0, "tmc2240_mslut_7_shift": 0, "tmc2240_w0_mask": 0, "tmc2240_w0_shift": 0, "tmc2240_w1_mask": 0, "tmc2240_w1_shift": 0, "tmc2240_w2_mask": 0, "tmc2240_w2_shift": 0, "tmc2240_w3_mask": 0, "tmc2240_w3_shift": 0, "tmc2240_x1_mask": 0, "tmc2240_x1_shift": 0, "tmc2240_x2_mask": 0, "tmc2240_x2_shift": 0, "tmc2240_x3_mask": 0, "tmc2240_x3_shift": 0, "tmc2240_start_sin_mask": 0, "tmc2240_start_sin_shift": 0, "tmc2240_start_sin90_mask": 0, "tmc2240_start_sin90_shift": 0, "tmc2240_offset_sin90_mask": 0, "tmc2240_offset_sin90_shift": 0, "tmc2240_mscnt_mask": 0, "tmc2240_mscnt_shift": 0, "tmc2240_cur_b_mask": 0, "tmc2240_cur_b_shift": 0, "tmc2240_cur_a_mask": 0, "tmc2240_cur_a_shift": 0, "tmc2240_toff_mask": 0, "tmc2240_toff_shift": 0, "tmc2240_hstrt_tfd210_mask": 0, "tmc2240_hstrt_tfd210_shift": 0, "tmc2240_hend_offset_mask": 0, "tmc2240_hend_offset_shift": 0, "tmc2240_fd3_mask": 0, "tmc2240_fd3_shift": 0, "tmc2240_disfdcc_mask": 0, "tmc2240_disfdcc_shift": 0, "tmc2240_chm_mask": 0, "tmc2240_chm_shift": 0, "tmc2240_tbl_mask": 0, "tmc2240_tbl_shift": 0, "tmc2240_vhighfs_mask": 0, "tmc2240_vhighfs_shift": 0, "tmc2240_vhighchm_mask": 0, "tmc2240_vhighchm_shift": 0, "tmc2240_tpfd_mask": 0, "tmc2240_tpfd_shift": 0, "tmc2240_mres_mask": 0, "tmc2240_mres_shift": 0, "tmc2240_intpol_mask": 0, "tmc2240_intpol_shift": 0, "tmc2240_dedge_mask": 0, "tmc2240_dedge_shift": 0, "tmc2240_diss2g_mask": 0, "tmc2240_diss2g_shift": 0, "tmc2240_diss2vs_mask": 0, "tmc2240_diss2vs_shift": 0, "tmc2240_semin_mask": 0, "tmc2240_semin_shift": 0, "tmc2240_seup_mask": 0, "tmc2240_seup_shift": 0, "tmc2240_semax_mask": 0, "tmc2240_semax_shift": 0, "tmc2240_sedn_mask": 0, "tmc2240_sedn_shift": 0, "tmc2240_seimin_mask": 0, "tmc2240_seimin_shift": 0, "tmc2240_sgt_mask": 0, "tmc2240_sgt_shift": 0, "tmc2240_sfilt_mask": 0, "tmc2240_sfilt_shift": 0, "tmc2240_dc_time_mask": 0, "tmc2240_dc_time_shift": 0, "tmc2240_dc_sg_mask": 0, "tmc2240_dc_sg_shift": 0, "tmc2240_sg_result_mask": 0, "tmc2240_sg_result_shift": 0, "tmc2240_s2vsa_mask": 0, "tmc2240_s2vsa_shift": 0, "tmc2240_s2vsb_mask": 0, "tmc2240_s2vsb_shift": 0, "tmc2240_stealth_mask": 0, "tmc2240_stealth_shift": 0, "tmc2240_fsactive_mask": 0, "tmc2240_fsactive_shift": 0, "tmc2240_cs_actual_mask": 0, "tmc2240_cs_actual_shift": 0, "tmc2240_stallguard_mask": 0, "tmc2240_stallguard_shift": 0, "tmc2240_ot_mask": 0, "tmc2240_ot_shift": 0, "tmc2240_otpw_mask": 0, "tmc2240_otpw_shift": 0, "tmc2240_s2ga_mask": 0, "tmc2240_s2ga_shift": 0, "tmc2240_s2gb_mask": 0, "tmc2240_s2gb_shift": 0, "tmc2240_ola_mask": 0, "tmc2240_ola_shift": 0, "tmc2240_olb_mask": 0, "tmc2240_olb_shift": 0, "tmc2240_stst_mask": 0, "tmc2240_stst_shift": 0, "tmc2240_pwm_ofs_mask": 0, "tmc2240_pwm_ofs_shift": 0, "tmc2240_pwm_grad_mask": 0, "tmc2240_pwm_grad_shift": 0, "tmc2240_pwm_freq_mask": 0, "tmc2240_pwm_freq_shift": 0, "tmc2240_pwm_autoscale_mask": 0, "tmc2240_pwm_autoscale_shift": 0, "tmc2240_pwm_autograd_mask": 0, "tmc2240_pwm_autograd_shift": 0, "tmc2240_freewheel_mask": 0, "tmc2240_freewheel_shift": 0, "tmc2240_pwm_meas_sd_enable_mask": 0, "tmc2240_pwm_meas_sd_enable_shift": 0, "tmc2240_pwm_dis_reg_stst_mask": 0, "tmc2240_pwm_dis_reg_stst_shift": 0, "tmc2240_pwm_reg_mask": 0, "tmc2240_pwm_reg_shift": 0, "tmc2240_pwm_lim_mask": 0, "tmc2240_pwm_lim_shift": 0, "tmc2240_pwm_scale_sum_mask": 0, "tmc2240_pwm_scale_sum_shift": 0, "tmc2240_pwm_scale_auto_mask": 0, "tmc2240_pwm_scale_auto_shift": 0, "tmc2240_pwm_ofs_auto_mask": 0, "tmc2240_pwm_ofs_auto_shift": 0, "tmc2240_pwm_grad_auto_mask": 0, "tmc2240_pwm_grad_auto_shift": 0, "tmc2240_sg4_thrs_mask": 0, "tmc2240_sg4_thrs_shift": 0, "tmc2240_sg4_filt_en_mask": 0, "tmc2240_sg4_filt_en_shift": 0, "tmc2240_sg_angle_offset_mask": 0, "tmc2240_sg_angle_offset_shift": 0, "tmc2240_sg4_result_mask": 0, "tmc2240_sg4_result_shift": 0, "tmc2240_sg4_ind_0_mask": 0, "tmc2240_sg4_ind_0_shift": 0, "tmc2240_sg4_ind_1_mask": 0, "tmc2240_sg4_ind_1_shift": 0, "tmc2240_sg4_ind_2_mask": 0, "tmc2240_sg4_ind_2_shift": 0, "tmc2240_sg4_ind_3_mask": 0, "tmc2240_sg4_ind_3_shift": 0, "tmc2240_gconf": 0, "tmc2240_gstat": 0, "tmc2240_ifcnt": 0, "tmc2240_slaveconf": 0, "tmc2240_ioin": 0, "tmc2240_drv_conf": 0, "tmc2240_global_scal": 0, "tmc2240_ihold_irun": 0, "tmc2240_tpowerdown": 0, "tmc2240_tstep": 0, "tmc2240_tpwmthr": 0, "tmc2240_tcoolthr": 0, "tmc2240_thigh": 0, "tmc2240_direct_mod": 0, "tmc2240_encmod": 0, "tmc2240_xenc": 0, "tmc2240_enc_const": 0, "tmc2240_enc_statu": 0, "tmc2240_enc_latch": 0, "tmc2240_adc_vsupply_ain": 0, "tmc2240_adc_temp": 0, "tmc2240_otw_ov_vth": 0, "tmc2240_mslut0": 0, "tmc2240_mslut1": 0, "tmc2240_mslut2": 0, "tmc2240_mslut3": 0, "tmc2240_mslut4": 0, "tmc2240_mslut5": 0, "tmc2240_mslut6": 0, "tmc2240_mslut7": 0, "tmc2240_mslutsel": 0, "tmc2240_mslutstart": 0, "tmc2240_mscnt": 0, "tmc2240_mscuract": 0, "tmc2240_chopconf": 0, "tmc2240_coolconf": 0, "tmc2240_dcctrl": 0, "tmc2240_drvstatu": 0, "tmc2240_pwmconf": 0, "tmc2240_pwmscale": 0, "tmc2240_pwm_auto": 0, "tmc2240_sg4_thr": 0, "tmc2240_sg4_result": 0, "tmc2240_sg4_ind": 0, "tmc2300_readwritearrai": 0, "tmc2300_crc8": 0, "tmc2300_writeint": 0, "tmc2300_readint": 0, "tmc2300_init": 0, "tmc2300_config": 0, "fillshadowregist": 0, "tmc2300_setregisterresetst": 0, "tmc2300_setcallback": 0, "tmc2300_callback": 0, "tmc2300_periodicjob": 0, "tmc2300_reset": 0, "tmc2300_restor": 0, "tmc2300_getslaveaddress": 0, "tmc2300_setslaveaddress": 0, "tmc2300_getstandbi": 0, "tmc2300_setstandbi": 0, "standbyst": 0, "tmc2300_constant": 0, "tmc2300_regist": 0, "tmc2300_field": 0, "tmc2300_field_read": 0, "tmc2300_field_writ": 0, "tmc2300_defaultregisteraccess": 0, "tmc2300_defaultregisterresetst": 0, "tmc2300_registerconst": 0, "0x00000040": 0, "0x10": 0, "0x00011f08": 0, "0x6c": 0, "0x13008001": 0, "0xc40d1024": 0, "tmc2300_motor": 0, "tmc2300_write_bit": 0, "tmc2300_address_mask": 0, "tmc2300_max_veloc": 0, "tmc2300_max_acceler": 0, "tmc2300_pwm_direct_mask": 0, "tmc2300_pwm_direct_shift": 0, "tmc2300_extcap_mask": 0, "tmc2300_extcap_shift": 0, "tmc2300_en_spreadcycle_mask": 0, "tmc2300_en_spreadcycle_shift": 0, "tmc2300_shaft_mask": 0, "tmc2300_shaft_shift": 0, "tmc2300_diag_index_mask": 0, "tmc2300_diag_index_shift": 0, "tmc2300_diag_step_mask": 0, "tmc2300_diag_step_shift": 0, "tmc2300_pdn_disable_mask": 0, "tmc2300_pdn_disable_shift": 0, "tmc2300_mstep_reg_select_mask": 0, "tmc2300_mstep_reg_select_shift": 0, "tmc2300_multistep_filt_mask": 0, "tmc2300_multistep_filt_shift": 0, "tmc2300_test_mode_mask": 0, "tmc2300_test_mode_shift": 0, "tmc2300_reset_mask": 0, "tmc2300_reset_shift": 0, "tmc2300_drv_err_mask": 0, "tmc2300_drv_err_shift": 0, "tmc2300_u3v5_mask": 0, "tmc2300_u3v5_shift": 0, "tmc2300_ifcnt_mask": 0, "tmc2300_ifcnt_shift": 0, "tmc2300_slaveconf_mask": 0, "tmc2300_slaveconf_shift": 0, "tmc2300_en_mask": 0, "tmc2300_en_shift": 0, "tmc2300_nstdby_mask": 0, "tmc2300_nstdby_shift": 0, "tmc2300_ms1_mask": 0, "tmc2300_ms1_shift": 0, "tmc2300_ms2_mask": 0, "tmc2300_ms2_shift": 0, "tmc2300_diag_mask": 0, "tmc2300_diag_shift": 0, "tmc2300_stepperclk_input_mask": 0, "tmc2300_stepperclk_input_shift": 0, "tmc2300_pdn_uart_mask": 0, "tmc2300_pdn_uart_shift": 0, "tmc2300_mode_input_mask": 0, "tmc2300_mode_input_shift": 0, "tmc2300_step_mask": 0, "tmc2300_step_shift": 0, "tmc2300_dir_mask": 0, "tmc2300_dir_shift": 0, "tmc2300_comp_a1a2_mask": 0, "tmc2300_comp_a1a2_shift": 0, "tmc2300_comp_b1b2_mask": 0, "tmc2300_comp_b1b2_shift": 0, "tmc2300_version_mask": 0, "tmc2300_version_shift": 0, "tmc2300_ihold_mask": 0, "tmc2300_ihold_shift": 0, "tmc2300_irun_mask": 0, "tmc2300_irun_shift": 0, "tmc2300_iholddelay_mask": 0, "tmc2300_iholddelay_shift": 0, "tmc2300_tpowerdown_mask": 0, "tmc2300_tpowerdown_shift": 0, "tmc2300_tstep_mask": 0, "tmc2300_tstep_shift": 0, "tmc2300_tcoolthrs_mask": 0, "tmc2300_tcoolthrs_shift": 0, "tmc2300_vactual_mask": 0, "tmc2300_vactual_shift": 0, "tmc2300_sgthrs_mask": 0, "tmc2300_sgthrs_shift": 0, "tmc2300_sg_value_mask": 0, "tmc2300_sg_value_shift": 0, "tmc2300_semin_mask": 0, "tmc2300_semin_shift": 0, "tmc2300_seup_mask": 0, "tmc2300_seup_shift": 0, "tmc2300_semax_mask": 0, "tmc2300_semax_shift": 0, "tmc2300_sedn_mask": 0, "tmc2300_sedn_shift": 0, "tmc2300_seimin_mask": 0, "tmc2300_seimin_shift": 0, "tmc2300_mscnt_mask": 0, "tmc2300_mscnt_shift": 0, "tmc2300_cur_a_mask": 0, "tmc2300_cur_a_shift": 0, "tmc2300_cur_b_mask": 0, "tmc2300_cur_b_shift": 0, "tmc2300_enabledrv_mask": 0, "tmc2300_enabledrv_shift": 0, "tmc2300_tbl_mask": 0, "tmc2300_tbl_shift": 0, "tmc2300_mres_mask": 0, "tmc2300_mres_shift": 0, "tmc2300_intpol_mask": 0, "tmc2300_intpol_shift": 0, "tmc2300_dedge_mask": 0, "tmc2300_dedge_shift": 0, "tmc2300_diss2g_mask": 0, "tmc2300_diss2g_shift": 0, "tmc2300_diss2vs_mask": 0, "tmc2300_diss2vs_shift": 0, "tmc2300_otpw_mask": 0, "tmc2300_otpw_shift": 0, "tmc2300_ot_mask": 0, "tmc2300_ot_shift": 0, "tmc2300_s2ga_mask": 0, "tmc2300_s2ga_shift": 0, "tmc2300_s2gb_mask": 0, "tmc2300_s2gb_shift": 0, "tmc2300_s2vsa_mask": 0, "tmc2300_s2vsa_shift": 0, "tmc2300_s2vsb_mask": 0, "tmc2300_s2vsb_shift": 0, "tmc2300_ola_mask": 0, "tmc2300_ola_shift": 0, "tmc2300_olb_mask": 0, "tmc2300_olb_shift": 0, "tmc2300_t120_mask": 0, "tmc2300_t120_shift": 0, "tmc2300_t143_mask": 0, "tmc2300_t143_shift": 0, "tmc2300_t150_mask": 0, "tmc2300_t150_shift": 0, "tmc2300_t157_mask": 0, "tmc2300_t157_shift": 0, "tmc2300_cs_actual_mask": 0, "tmc2300_cs_actual_shift": 0, "tmc2300_stst_mask": 0, "tmc2300_stst_shift": 0, "tmc2300_pwm_ofs_mask": 0, "tmc2300_pwm_ofs_shift": 0, "tmc2300_pwm_grad_mask": 0, "tmc2300_pwm_grad_shift": 0, "tmc2300_pwm_freq_mask": 0, "tmc2300_pwm_freq_shift": 0, "tmc2300_pwm_autoscale_mask": 0, "tmc2300_pwm_autoscale_shift": 0, "tmc2300_pwm_autograd_mask": 0, "tmc2300_pwm_autograd_shift": 0, "tmc2300_freewheel_mask": 0, "tmc2300_freewheel_shift": 0, "tmc2300_pwm_reg_mask": 0, "tmc2300_pwm_reg_shift": 0, "tmc2300_pwm_lim_mask": 0, "tmc2300_pwm_lim_shift": 0, "tmc2300_pwm_scale_sum_mask": 0, "tmc2300_pwm_scale_sum_shift": 0, "tmc2300_pwm_scale_auto_mask": 0, "tmc2300_pwm_scale_auto_shift": 0, "tmc2300_pwm_ofs_auto_mask": 0, "tmc2300_pwm_ofs_auto_shift": 0, "tmc2300_pwm_grad_auto_mask": 0, "tmc2300_pwm_grad_auto_shift": 0, "tmc2300_gconf": 0, "tmc2300_gstat": 0, "tmc2300_ifcnt": 0, "tmc2300_slaveconf": 0, "tmc2300_ioin": 0, "tmc2300_ihold_irun": 0, "tmc2300_tpowerdown": 0, "tmc2300_tstep": 0, "tmc2300_tcoolthr": 0, "tmc2300_vactual": 0, "tmc2300_xdirect": 0, "tmc2300_sgthr": 0, "tmc2300_sg_valu": 0, "tmc2300_coolconf": 0, "tmc2300_mscnt": 0, "tmc2300_chopconf": 0, "tmc2300_drvstatu": 0, "tmc2300_pwmconf": 0, "tmc2300_pwmscale": 0, "tmc2300_pwm_auto": 0, "tmc2590_readwritearrai": 0, "continoussync": 0, "readwrit": 0, "readimmedi": 0, "rdsel": 0, "standstillcurrentlimit": 0, "tmc2590_writeint": 0, "tmc2590_readint": 0, "tmc2590_init": 0, "tmc2590_config": 0, "tmc2590_periodicjob": 0, "tmc2590_reset": 0, "tmc2590_restor": 0, "tmc2590_constant": 0, "tmc2590_field": 0, "tmc2590_macro": 0, "tmc2590_regist": 0, "tmc2590_field_read": 0, "tmc2590_field_writ": 0, "tmc2590_defaultregisteraccess": 0, "tmc2590_defaultregisterresetst": 0, "0x10000000": 0, "0x00091935": 0, "0x000a0000": 0, "0x000d0505": 0, "0x000ef040": 0, "tmc2590_motor": 0, "tmc2590_write_bit": 0, "tmc2590_address_mask": 0, "tmc2590_address_shift": 0, "tmc2590_max_veloc": 0, "tmc2590_max_acceler": 0, "tmc2590_response0": 0, "tmc2590_response1": 0, "tmc2590_response2": 0, "tmc2590_response_latest": 0, "tmc2590_drvctrl_sdoff_mask": 0, "tmc2590_drvctrl_mask": 0, "tmc2590_chopconf_mask": 0, "tmc2590_smarten_mask": 0, "tmc2590_sgcsconf_mask": 0, "tmc2590_drvconf_mask": 0, "tmc2590_mstep_mask": 0, "tmc2590_mstep_shift": 0, "tmc2590_status_mask": 0, "tmc2590_status_shift": 0, "tmc2590_stst_mask": 0, "tmc2590_stst_shift": 0, "tmc2590_olb_mask": 0, "tmc2590_olb_shift": 0, "tmc2590_ola_mask": 0, "tmc2590_ola_shift": 0, "tmc2590_s2gb_mask": 0, "tmc2590_s2gb_shift": 0, "tmc2590_s2ga_mask": 0, "tmc2590_s2ga_shift": 0, "tmc2590_otpw_mask": 0, "tmc2590_otpw_shift": 0, "tmc2590_ot_mask": 0, "tmc2590_ot_shift": 0, "tmc2590_sg_mask": 0, "tmc2590_sg_shift": 0, "tmc2590_sg2_mask": 0, "tmc2590_sg2_shift": 0, "tmc2590_sgu_mask": 0, "tmc2590_sgu_shift": 0, "tmc2590_se_mask": 0, "tmc2590_se_shift": 0, "tmc2590_register_address_bits_mask": 0, "tmc2590_register_address_bits_shift": 0, "tmc2590_intpol_mask": 0, "tmc2590_intpol_shift": 0, "tmc2590_dedge_mask": 0, "tmc2590_dedge_shift": 0, "tmc2590_mres_mask": 0, "tmc2590_mres_shift": 0, "tmc2590_pha_mask": 0, "tmc2590_pha_shift": 0, "tmc2590_ca_mask": 0, "tmc2590_ca_shift": 0, "tmc2590_phb_mask": 0, "tmc2590_phb_shift": 0, "tmc2590_cb_mask": 0, "tmc2590_cb_shift": 0, "tmc2590_tbl_mask": 0, "tmc2590_tbl_shift": 0, "tmc2590_chm_mask": 0, "tmc2590_chm_shift": 0, "tmc2590_rndtf_mask": 0, "tmc2590_rndtf_shift": 0, "tmc2590_hdec_mask": 0, "tmc2590_hdec_shift": 0, "tmc2590_hend_mask": 0, "tmc2590_hend_shift": 0, "tmc2590_hstrt_mask": 0, "tmc2590_hstrt_shift": 0, "tmc2590_hdec1_mask": 0, "tmc2590_hdec1_shift": 0, "tmc2590_hdec0_mask": 0, "tmc2590_hdec0_shift": 0, "tmc2590_toff_mask": 0, "tmc2590_toff_shift": 0, "tmc2590_seimin_mask": 0, "tmc2590_seimin_shift": 0, "tmc2590_sedn_mask": 0, "tmc2590_sedn_shift": 0, "tmc2590_seup_mask": 0, "tmc2590_seup_shift": 0, "tmc2590_semax_mask": 0, "tmc2590_semax_shift": 0, "tmc2590_semin_mask": 0, "tmc2590_semin_shift": 0, "tmc2590_sfilt_mask": 0, "tmc2590_sfilt_shift": 0, "tmc2590_sgt_mask": 0, "tmc2590_sgt_shift": 0, "tmc2590_cs_mask": 0, "tmc2590_cs_shift": 0, "tmc2590_tst_mask": 0, "tmc2590_tst_shift": 0, "tmc2590_slph_mask": 0, "tmc2590_slph_shift": 0, "tmc2590_slpl_mask": 0, "tmc2590_slpl_shift": 0, "tmc2590_diss2g_mask": 0, "tmc2590_diss2g_shift": 0, "tmc2590_ts2g_mask": 0, "tmc2590_ts2g_shift": 0, "tmc2590_sdoff_mask": 0, "tmc2590_sdoff_shift": 0, "tmc2590_vsense_mask": 0, "tmc2590_vsense_shift": 0, "tmc2590_rdsel_mask": 0, "tmc2590_rdsel_shift": 0, "tmc2590_valu": 0, "tmc2590_get_address": 0, "tmc2590_set_cb": 0, "tmc2590_set_phb": 0, "tmc2590_set_ca": 0, "tmc2590_set_pha": 0, "tmc2590_set_mr": 0, "tmc2590_set_dedg": 0, "tmc2590_set_interpol": 0, "tmc2590_set_toff": 0, "tmc2590_set_hstrt": 0, "tmc2590_set_hend": 0, "tmc2590_set_hdec": 0, "tmc2590_set_rndtf": 0, "tmc2590_set_chm": 0, "tmc2590_set_tbl": 0, "tmc2590_set_semin": 0, "tmc2590_set_seup": 0, "tmc2590_set_semax": 0, "tmc2590_set_sedn": 0, "tmc2590_set_seimin": 0, "tmc2590_set_c": 0, "tmc2590_set_sgt": 0, "tmc2590_set_sfilt": 0, "tmc2590_set_rdsel": 0, "tmc2590_set_vsens": 0, "tmc2590_set_sdoff": 0, "tmc2590_set_ts2g": 0, "tmc2590_set_diss2g": 0, "tmc2590_set_slpl": 0, "tmc2590_set_slph": 0, "tmc2590_set_tst": 0, "tmc2590_get_cb": 0, "tmc2590_get_phb": 0, "tmc2590_get_ca": 0, "tmc2590_get_pha": 0, "tmc2590_get_mr": 0, "tmc2590_get_dedg": 0, "tmc2590_get_interpol": 0, "tmc2590_get_toff": 0, "tmc2590_get_hstrt": 0, "tmc2590_get_hend": 0, "tmc2590_get_hdec": 0, "tmc2590_get_rndtf": 0, "tmc2590_get_chm": 0, "tmc2590_get_tbl": 0, "tmc2590_get_semin": 0, "tmc2590_get_seup": 0, "tmc2590_get_semax": 0, "tmc2590_get_sedn": 0, "tmc2590_get_seimin": 0, "tmc2590_get_c": 0, "tmc2590_get_sgt": 0, "tmc2590_get_sfilt": 0, "tmc2590_get_rdsel": 0, "tmc2590_get_vsens": 0, "tmc2590_get_sdoff": 0, "tmc2590_get_ts2g": 0, "tmc2590_get_diss2g": 0, "tmc2590_get_slpl": 0, "tmc2590_get_slph": 0, "tmc2590_get_tst": 0, "tmc2590_get_mstep": 0, "tmc2590_get_sg": 0, "tmc2590_get_sgu": 0, "tmc2590_get_s": 0, "tmc2590_get_stst": 0, "tmc2590_get_olb": 0, "tmc2590_get_ola": 0, "tmc2590_get_s2gb": 0, "tmc2590_get_s2ga": 0, "tmc2590_get_otpw": 0, "tmc2590_get_ot": 0, "tmc2590_get_sgf": 0, "tmc2590_drvctrl": 0, "tmc2590_chopconf": 0, "tmc2590_smarten": 0, "tmc2590_sgcsconf": 0, "tmc2590_drvconf": 0, "tmc262": 0, "devtype_tmc428": 0, "treadbackdatagram": 0, "rb_chopper": 0, "rb_driver": 0, "rb_smart_energi": 0, "rb_stall_guard": 0, "rb_step_dir": 0, "tmc5130_spi_readwrit": 0, "lasttransf": 0, "readwrite262": 0, "readint": 0, "writeint": 0, "writestepdirconfig": 0, "writechopperconfig": 0, "writesmartenergycontrol": 0, "writestallguardconfig": 0, "writedriverconfig": 0, "tmc262_initmotordriv": 0, "tmc262_setstepdirmstepr": 0, "microstepresolut": 0, "tmc262_setstepdirinterpol": 0, "interpol": 0, "tmc262_setstepdirdoubleedg": 0, "doubleedg": 0, "tmc262_getstepdirmstepr": 0, "tmc262_getstepdirinterpol": 0, "tmc262_getstepdirdoubleedg": 0, "tmc262_setchopperblanktim": 0, "tmc262_setchoppermod": 0, "mode": 0, "tmc262_setchopperrandomtoff": 0, "tmc262_setchopperhysteresisdecai": 0, "tmc262_setchopperhysteresisend": 0, "tmc262_setchopperhysteresisstart": 0, "tmc262_setchoppertoff": 0, "tmc262_getchopperblanktim": 0, "tmc262_getchoppermod": 0, "tmc262_getchopperrandomtoff": 0, "tmc262_getchopperhysteresisdecai": 0, "tmc262_getchopperhysteresisend": 0, "tmc262_getchopperhysteresisstart": 0, "tmc262_getchoppertoff": 0, "tmc262_setsmartenergyimin": 0, "tmc262_setsmartenergydownstep": 0, "tmc262_setsmartenergystalllevelmax": 0, "stalllevelmax": 0, "tmc262_setsmartenergyupstep": 0, "tmc262_setsmartenergystalllevelmin": 0, "stalllevelmin": 0, "tmc262_getsmartenergyimin": 0, "tmc262_getsmartenergydownstep": 0, "tmc262_getsmartenergystalllevelmax": 0, "tmc262_getsmartenergyupstep": 0, "tmc262_getsmartenergystalllevelmin": 0, "tmc262_setstallguardfilt": 0, "enabl": 0, "tmc262_setstallguardthreshold": 0, "threshold": 0, "tmc262_setstallguardcurrentscal": 0, "tmc262_getstallguardfilt": 0, "tmc262_getstallguardthreshold": 0, "tmc262_getstallguardcurrentscal": 0, "tmc262_setdriverslopehighsid": 0, "tmc262_setdriverslopelowsid": 0, "tmc262_setdriverdisableprotect": 0, "disableprotect": 0, "tmc262_setdriverprotectiontim": 0, "tmc262_setdriverstepdirectionoff": 0, "sdoff": 0, "tmc262_setdrivervsensescal": 0, "scale": 0, "tmc262_setdriverreadselect": 0, "readselect": 0, "tmc262_getdriverslopehighsid": 0, "tmc262_getdriverslopelowsid": 0, "tmc262_getdriverdisableprotect": 0, "tmc262_getdriverprotectiontim": 0, "tmc262_getdriverstepdirectionoff": 0, "tmc262_getdrivervsensescal": 0, "tmc262_getdriverreadselect": 0, "tmc262_readstat": 0, "phase": 0, "mstep": 0, "stallguard": 0, "smartenergi": 0, "flag": 0, "tmc262_disabl": 0, "tmc262_enabl": 0, "tmc262_getspidata": 0, "stepdirconfig": 0, "chopperconfig": 0, "smartenergycontrol": 0, "stallguardconfig": 0, "driverconfig": 0, "readbackdatagram": 0, "spireadint": 0, "spiwriteint": 0, "spistepdirconf": 0, "spichopperconf": 0, "spismartconf": 0, "spisgconf": 0, "spidriverconf": 0, "tmc262_regist": 0, "tmc262_rb_mstep": 0, "tmc262_rb_stall_guard": 0, "tmc262_rb_smart_energi": 0, "tmc262_rb_encod": 0, "tmc262_flag_stst": 0, "tmc262_flag_olb": 0, "tmc262_flag_ola": 0, "tmc262_flag_s2gb": 0, "tmc262_flag_s2ga": 0, "tmc262_flag_otpw": 0, "tmc262_flag_ot": 0, "tmc262_flag_sg": 0, "sign": 0, "tmc262_drvctrl": 0, "tmc262_chopconf": 0, "tmc262_smarten": 0, "tmc262_sgcsconf": 0, "tmc262_drvconf": 0, "tmc262_drvctrl_sdoff_mask": 0, "tmc262_drvctrl_mask": 0, "tmc262_chopconf_mask": 0, "tmc262_smarten_mask": 0, "tmc262_sgcsconf_mask": 0, "tmc262_drvconf_mask": 0, "tmc262_get_address": 0, "tmc262_write": 0, "tmc262_set_cb": 0, "tmc262_set_phb": 0, "tmc262_set_ca": 0, "tmc262_set_pha": 0, "tmc262_set_mr": 0, "tmc262_set_dedg": 0, "tmc262_set_interpol": 0, "tmc262_set_toff": 0, "tmc262_set_hstrt": 0, "tmc262_set_hend": 0, "tmc262_set_hdec": 0, "tmc262_set_rndtf": 0, "tmc262_set_chm": 0, "tmc262_set_tbl": 0, "tmc262_set_semin": 0, "tmc262_set_seup": 0, "tmc262_set_semax": 0, "tmc262_set_sedn": 0, "tmc262_set_seimin": 0, "tmc262_set_c": 0, "tmc262_set_sgt": 0, "tmc262_set_sfilt": 0, "tmc262_set_rdsel": 0, "tmc262_set_vsens": 0, "tmc262_set_sdoff": 0, "tmc262_set_ts2g": 0, "tmc262_set_diss2g": 0, "tmc262_set_slpl": 0, "tmc262_set_slph": 0, "tmc262_set_tst": 0, "tmc262_get_cb": 0, "tmc262_get_phb": 0, "tmc262_get_ca": 0, "tmc262_get_pha": 0, "tmc262_get_mr": 0, "tmc262_get_dedg": 0, "tmc262_get_interpol": 0, "tmc262_get_toff": 0, "tmc262_get_hstrt": 0, "tmc262_get_hend": 0, "tmc262_get_hdec": 0, "tmc262_get_rndtf": 0, "tmc262_get_chm": 0, "tmc262_get_tbl": 0, "tmc262_get_semin": 0, "tmc262_get_seup": 0, "tmc262_get_semax": 0, "tmc262_get_sedn": 0, "tmc262_get_seimin": 0, "tmc262_get_c": 0, "tmc262_get_sgt": 0, "tmc262_get_sfilt": 0, "tmc262_get_rdsel": 0, "tmc262_get_vsens": 0, "tmc262_get_sdoff": 0, "tmc262_get_ts2g": 0, "tmc262_get_diss2g": 0, "tmc262_get_slpl": 0, "tmc262_get_slph": 0, "tmc262_get_tst": 0, "tmc262_response0": 0, "tmc262_response1": 0, "tmc262_response2": 0, "tmc262_response_latest": 0, "tmc262_get_mstep": 0, "tmc262_get_sg": 0, "tmc262_get_sgu": 0, "tmc262_get_s": 0, "tmc262_get_stst": 0, "tmc262_get_olb": 0, "tmc262_get_ola": 0, "tmc262_get_s2gb": 0, "tmc262_get_s2ga": 0, "tmc262_get_otpw": 0, "tmc262_get_ot": 0, "tmc262_get_sgf": 0, "tmc2660_writeint": 0, "tmc2660_readint": 0, "tmc2660_readwrit": 0, "tmc2660_config": 0, "tmc2660_initconfig": 0, "tmc2660_writeconfigur": 0, "tmc2660_periodicjob": 0, "tmc2660_reset": 0, "tmc2660_restor": 0, "tmc2660_defaultregisteraccess": 0, "tmc2660_defaultregisterresetst": 0, "tmc2660_regist": 0, "tmc2660_constant": 0, "tmc2660_field": 0, "tmc2660_field_read": 0, "tmc2660_field_writ": 0, "tmc2660_field_upd": 0, "tmc2660_motor": 0, "tmc2660_write_bit": 0, "tmc2660_address_mask": 0, "tmc2660_address_shift": 0, "tmc2660_value_mask": 0, "tmc2660_value_shift": 0, "tmc2660_max_veloc": 0, "tmc2660_max_acceler": 0, "tmc2660_response0": 0, "tmc2660_response1": 0, "tmc2660_response2": 0, "tmc2660_response_latest": 0, "tmc2660_mstep_mask": 0, "tmc2660_mstep_shift": 0, "tmc2660_status_mask": 0, "tmc2660_status_shift": 0, "tmc2660_stst_mask": 0, "tmc2660_stst_shift": 0, "tmc2660_olb_mask": 0, "tmc2660_olb_shift": 0, "tmc2660_ola_mask": 0, "tmc2660_ola_shift": 0, "tmc2660_s2gb_mask": 0, "tmc2660_s2gb_shift": 0, "tmc2660_s2ga_mask": 0, "tmc2660_s2ga_shift": 0, "tmc2660_otpw_mask": 0, "tmc2660_otpw_shift": 0, "tmc2660_ot_mask": 0, "tmc2660_ot_shift": 0, "tmc2660_sg_mask": 0, "tmc2660_sg_shift": 0, "tmc2660_sg2_mask": 0, "tmc2660_sg2_shift": 0, "tmc2660_sgu_mask": 0, "tmc2660_sgu_shift": 0, "tmc2660_se_mask": 0, "tmc2660_se_shift": 0, "tmc2660_register_address_bits_mask": 0, "tmc2660_register_address_bits_shift": 0, "tmc2660_intpol_mask": 0, "tmc2660_intpol_shift": 0, "tmc2660_dedge_mask": 0, "tmc2660_dedge_shift": 0, "tmc2660_mres_mask": 0, "tmc2660_mres_shift": 0, "tmc2660_pha_mask": 0, "tmc2660_pha_shift": 0, "tmc2660_ca_mask": 0, "tmc2660_ca_shift": 0, "tmc2660_phb_mask": 0, "tmc2660_phb_shift": 0, "tmc2660_cb_mask": 0, "tmc2660_cb_shift": 0, "tmc2660_tbl_mask": 0, "tmc2660_tbl_shift": 0, "tmc2660_chm_mask": 0, "tmc2660_chm_shift": 0, "tmc2660_rndtf_mask": 0, "tmc2660_rndtf_shift": 0, "tmc2660_hdec_mask": 0, "tmc2660_hdec_shift": 0, "tmc2660_hend_mask": 0, "tmc2660_hend_shift": 0, "tmc2660_hstrt_mask": 0, "tmc2660_hstrt_shift": 0, "tmc2660_hdec1_mask": 0, "tmc2660_hdec1_shift": 0, "tmc2660_hdec0_mask": 0, "tmc2660_hdec0_shift": 0, "tmc2660_toff_mask": 0, "tmc2660_toff_shift": 0, "tmc2660_seimin_mask": 0, "tmc2660_seimin_shift": 0, "tmc2660_sedn_mask": 0, "tmc2660_sedn_shift": 0, "tmc2660_seup_mask": 0, "tmc2660_seup_shift": 0, "tmc2660_semax_mask": 0, "tmc2660_semax_shift": 0, "tmc2660_semin_mask": 0, "tmc2660_semin_shift": 0, "tmc2660_sfilt_mask": 0, "tmc2660_sfilt_shift": 0, "tmc2660_sgt_mask": 0, "tmc2660_sgt_shift": 0, "tmc2660_cs_mask": 0, "tmc2660_cs_shift": 0, "tmc2660_tst_mask": 0, "tmc2660_tst_shift": 0, "tmc2660_slph_mask": 0, "tmc2660_slph_shift": 0, "tmc2660_slpl_mask": 0, "tmc2660_slpl_shift": 0, "tmc2660_diss2g_mask": 0, "tmc2660_diss2g_shift": 0, "tmc2660_ts2g_mask": 0, "tmc2660_ts2g_shift": 0, "tmc2660_sdoff_mask": 0, "tmc2660_sdoff_shift": 0, "tmc2660_vsense_mask": 0, "tmc2660_vsense_shift": 0, "tmc2660_rdsel_mask": 0, "tmc2660_rdsel_shift": 0, "tmc2660_macro": 0, "tmc2660_is_writ": 0, "datagram": 0, "tmc2660_address": 0, "tmc2660_valu": 0, "tmc2660_drvctrl": 0, "tmc2660_chopconf": 0, "tmc2660_smarten": 0, "tmc2660_sgcsconf": 0, "tmc2660_drvconf": 0, "tmc2660_drvctrl_sdoff_mask": 0, "tmc2660_drvctrl_mask": 0, "tmc2660_chopconf_mask": 0, "tmc2660_smarten_mask": 0, "tmc2660_sgcsconf_mask": 0, "tmc2660_drvconf_mask": 0, "tmc2660_get_address": 0, "tmc2660_datagram": 0, "addr": 0, "tmc2660_set_cb": 0, "tmc2660_set_phb": 0, "tmc2660_set_ca": 0, "tmc2660_set_pha": 0, "tmc2660_set_mr": 0, "tmc2660_set_dedg": 0, "tmc2660_set_interpol": 0, "tmc2660_set_toff": 0, "tmc2660_set_hstrt": 0, "tmc2660_set_hend": 0, "tmc2660_set_hdec": 0, "tmc2660_set_rndtf": 0, "tmc2660_set_chm": 0, "tmc2660_set_tbl": 0, "tmc2660_set_semin": 0, "tmc2660_set_seup": 0, "tmc2660_set_semax": 0, "tmc2660_set_sedn": 0, "tmc2660_set_seimin": 0, "tmc2660_set_c": 0, "tmc2660_set_sgt": 0, "tmc2660_set_sfilt": 0, "tmc2660_set_rdsel": 0, "tmc2660_set_vsens": 0, "tmc2660_set_sdoff": 0, "tmc2660_set_ts2g": 0, "tmc2660_set_diss2g": 0, "tmc2660_set_slpl": 0, "tmc2660_set_slph": 0, "tmc2660_set_tst": 0, "tmc2660_get_cb": 0, "tmc2660_get_phb": 0, "tmc2660_get_ca": 0, "tmc2660_get_pha": 0, "tmc2660_get_mr": 0, "tmc2660_get_dedg": 0, "tmc2660_get_interpol": 0, "tmc2660_get_toff": 0, "tmc2660_get_hstrt": 0, "tmc2660_get_hend": 0, "tmc2660_get_hdec": 0, "tmc2660_get_rndtf": 0, "tmc2660_get_chm": 0, "tmc2660_get_tbl": 0, "tmc2660_get_semin": 0, "tmc2660_get_seup": 0, "tmc2660_get_semax": 0, "tmc2660_get_sedn": 0, "tmc2660_get_seimin": 0, "tmc2660_get_c": 0, "tmc2660_get_sgt": 0, "tmc2660_get_sfilt": 0, "tmc2660_get_rdsel": 0, "tmc2660_get_vsens": 0, "tmc2660_get_sdoff": 0, "tmc2660_get_ts2g": 0, "tmc2660_get_diss2g": 0, "tmc2660_get_slpl": 0, "tmc2660_get_slph": 0, "tmc2660_get_tst": 0, "tmc2660_get_mstep": 0, "tmc2660_get_sg": 0, "tmc2660_get_sgu": 0, "tmc2660_get_s": 0, "tmc2660_get_stst": 0, "tmc2660_get_olb": 0, "tmc2660_get_ola": 0, "tmc2660_get_s2gb": 0, "tmc2660_get_s2ga": 0, "tmc2660_get_otpw": 0, "tmc2660_get_ot": 0, "tmc2660_get_sgf": 0, "tmc389_regist": 0, "tmc389_drvctrl": 0, "tmc389_chopconf": 0, "tmc389_smarten": 0, "tmc389_sgcsconf": 0, "tmc389_drvconf": 0, "tmc389_drvctrl_sdoff_mask": 0, "tmc389_drvctrl_mask": 0, "tmc389_chopconf_mask": 0, "tmc389_smarten_mask": 0, "tmc389_sgcsconf_mask": 0, "tmc389_drvconf_mask": 0, "tmc389_get_address": 0, "tmc389_write": 0, "tmc389_set_cv": 0, "tmc389_set_phv": 0, "tmc389_set_cu": 0, "tmc389_set_phu": 0, "tmc389_set_mr": 0, "tmc389_set_dedg": 0, "tmc389_set_interpol": 0, "tmc389_set_toff": 0, "tmc389_set_hyst": 0, "tmc389_set_nosd": 0, "tmc389_set_cdir": 0, "tmc389_set_csync": 0, "tmc389_set_rndtf": 0, "tmc389_set_tbl": 0, "tmc389_set_semin": 0, "tmc389_set_seup": 0, "tmc389_set_semax": 0, "tmc389_set_sedn": 0, "tmc389_set_seimin": 0, "tmc389_set_c": 0, "tmc389_set_sgt": 0, "tmc389_set_sspd": 0, "tmc389_set_sfilt": 0, "tmc389_set_rdsel": 0, "tmc389_set_vsens": 0, "tmc389_set_sdoff": 0, "tmc389_set_ts2g": 0, "tmc389_set_diss2g": 0, "tmc389_set_slpl": 0, "tmc389_set_slph": 0, "tmc389_set_tst": 0, "tmc389_get_cv": 0, "tmc389_get_phv": 0, "tmc389_get_cu": 0, "tmc389_get_phu": 0, "tmc389_get_mr": 0, "tmc389_get_dedg": 0, "tmc389_get_interpol": 0, "tmc389_get_toff": 0, "tmc389_get_hyst": 0, "tmc389_get_nosd": 0, "tmc389_get_cdir": 0, "tmc389_get_csync": 0, "tmc389_get_rndtf": 0, "tmc389_get_tbl": 0, "tmc389_get_semin": 0, "tmc389_get_seup": 0, "tmc389_get_semax": 0, "tmc389_get_sedn": 0, "tmc389_get_seimin": 0, "tmc389_get_c": 0, "tmc389_get_sgt": 0, "tmc389_get_sspd": 0, "tmc389_get_sfilt": 0, "tmc389_get_rdsel": 0, "tmc389_get_vsens": 0, "tmc389_get_sdoff": 0, "tmc389_get_ts2g": 0, "tmc389_get_diss2g": 0, "tmc389_get_slpl": 0, "tmc389_get_slph": 0, "tmc389_get_tst": 0, "tmc389_response0": 0, "tmc389_response1": 0, "tmc389_response2": 0, "tmc389_response_latest": 0, "tmc389_get_mstep": 0, "tmc389_get_sg": 0, "tmc389_get_sgu": 0, "tmc389_get_s": 0, "tmc389_get_stst": 0, "tmc389_get_ol": 0, "tmc389_get_s2g": 0, "tmc389_get_otpw": 0, "tmc389_get_ot": 0, "tmc4210": 0, "readwrite4210": 0, "spi": 0, "commun": 0, "low": 0, "level": 0, "all": 0, "It": 0, "send": 0, "telegramm": 0, "receiv": 0, "answer": 0, "from": 0, "four": 0, "arrai": 0, "hold": 0, "tmc428": 0, "write4210byt": 0, "access": 0, "an": 0, "three": 0, "regist": 0, "see": 0, "also": 0, "written": 0, "write4210datagram": 0, "highbyt": 0, "midbyt": 0, "lowbyt": 0, "msb": 0, "mid": 0, "lsb": 0, "write4210zero": 0, "zero": 0, "can": 0, "us": 0, "e": 0, "g": 0, "stop": 0, "quickli": 0, "write4210short": 0, "write4210int": 0, "24": 0, "read4210statu": 0, "just": 0, "singl": 0, "which": 0, "make": 0, "littl": 0, "faster": 0, "read4210byt": 0, "put": 0, "result": 0, "pointer": 0, "read4210singlebyt": 0, "desir": 0, "tm4210": 0, "read4210short": 0, "12": 0, "extend": 0, "read4210int": 0, "set4210rampmod": 0, "set4210switchmod": 0, "switchmod": 0, "end": 0, "switch": 0, "chang": 0, "some": 0, "twiddl": 0, "setamax": 0, "amax": 0, "maximum": 0, "calcul": 0, "pmul": 0, "pdiv": 0, "accord": 0, "other": 0, "pleas": 0, "sheet": 0, "more": 0, "info": 0, "about": 0, "2047": 0, "hardstop": 0, "immedi": 0, "hard": 0, "v_targt": 0, "v_actual": 0, "without": 0, "decelar": 0, "ramp": 0, "init4210": 0, "initi": 0, "necessari": 0, "oper": 0, "step": 0, "tmc4210_regist": 0, "tmc4210_idx_xtarget": 0, "tmc4210_idx_xactu": 0, "tmc4210_idx_vmin": 0, "tmc4210_idx_vmax": 0, "tmc4210_idx_vtarget": 0, "tmc4210_idx_vactu": 0, "tmc4210_idx_amax": 0, "tmc4210_idx_aactu": 0, "tmc4210_idx_agtat_aleat": 0, "tmc4210_idx_pmul_pdiv": 0, "tmc4210_idx_refconf_rm": 0, "tmc4210_idx_imask_iflag": 0, "tmc4210_idx_pulsediv_rampdiv": 0, "tmc4210_idx_dx_reftoler": 0, "tmc4210_idx_xlatch": 0, "tmc4210_idx_ustep_count_4210": 0, "tmc4210_idx_low_word": 0, "tmc4210_idx_high_word": 0, "tmc4210_idx_cover_pos_len": 0, "tmc4210_idx_cover_data": 0, "tmc4210_idx_if_config_4210": 0, "tmc4210_idx_pos_comp_4210": 0, "tmc4210_idx_pos_comp_int_4210": 0, "tmc4210_idx_type_version_4210": 0, "tmc4210_idx_ref_switch": 0, "tmc4210_idx_smgp": 0, "tmc4210_read": 0, "tmc4210_rm_ramp": 0, "tmc4210_rm_soft": 0, "tmc4210_rm_veloc": 0, "tmc4210_rm_hold": 0, "tmc4210_no_ref": 0, "tmc4210_soft_ref": 0, "tmc4210_no_limit": 0, "tmc4210_hard_limit": 0, "tmc4210_soft_limit": 0, "tmc4210_refsw_left": 0, "tmc4210_refsw_right": 0, "tmc4210_pos_reach": 0, "tmc4210_status_cdgw": 0, "tmc4210_status_int": 0, "tmc4210_iflag_pos_reach": 0, "tmc4210_iflag_ref_wrong": 0, "tmc4210_iflag_ref_miss": 0, "tmc4210_iflag_stop": 0, "tmc4210_iflag_stop_left_low": 0, "tmc4210_iflag_stop_right_low": 0, "tmc4210_iflag_stop_left_high": 0, "tmc4210_iflag_stop_right_high": 0, "tmc4210_ifconf_inv_ref": 0, "tmc4210_ifconf_sdo_int": 0, "tmc4210_ifconf_step_half": 0, "tmc4210_ifconf_inv_step": 0, "tmc4210_ifconf_inv_dir": 0, "tmc4210_ifconf_en_sd": 0, "tmc4210_ifconf_pos_comp_0": 0, "tmc4210_ifconf_pos_comp_1": 0, "tmc4210_ifconf_pos_comp_2": 0, "tmc4210_ifconf_pos_comp_off": 0, "tmc4210_ifconf_en_refr": 0, "tmc424": 0, "readwrite424": 0, "write424byt": 0, "hibyt": 0, "lobyt": 0, "middl": 0, "writteb": 0, "setencoderprescal": 0, "prescal": 0, "specialfunctionbit": 0, "encod": 0, "pre": 0, "scaler": 0, "special": 0, "encood": 0, "readencod": 0, "counter": 0, "its": 0, "positon": 0, "writeencod": 0, "given": 0, "readencodernullchannel": 0, "check": 0, "input": 0, "encoer": 0, "init424": 0, "basic": 0, "The": 0, "ar": 0, "exampl": 0, "clear": 0, "tmc424_regist": 0, "which423": 0, "which424": 0, "tmc424_enc_conf_1": 0, "tmc424_enc_conf_2": 0, "tmc424_enc_conf_3": 0, "tmc424_enc_conf_al": 0, "tmc424_enc_data_1": 0, "tmc424_enc_data_2": 0, "tmc424_enc_data_3": 0, "tmc424_step_pulse_delai": 0, "tmc424_int_ctrl": 0, "tmc424_write": 0, "tmc424_pol_acthi": 0, "tmc424_hold_on_n": 0, "tmc424_clear_on_n": 0, "tmc424_trig_alwai": 0, "tmc424_add_ccw": 0, "tmc424_freez": 0, "tmc424_int_on_n": 0, "tmc424_clr_flag": 0, "tmc429": 0, "readwrite429": 0, "40": 0, "tmc457": 0, "five": 0, "write429byt": 0, "write429datagram": 0, "write429zero": 0, "write429short": 0, "write429int": 0, "read429statu": 0, "read429byt": 0, "read429singlebyt": 0, "tm429": 0, "read429int12": 0, "read429int24": 0, "set429rampmod": 0, "axi": 0, "number": 0, "rm_ramp": 0, "rm_soft": 0, "rm_veloc": 0, "rm_hold": 0, "set429switchmod": 0, "init429": 0, "tmc429_regist": 0, "readwritespi": 0, "p_spi_devicehandl": 0, "endtransact": 0, "write429u16": 0, "write429u24": 0, "tmc429_motor0": 0, "tmc429_motor1": 0, "tmc429_motor2": 0, "tmc429_motor": 0, "tmc429_idx_xtarget": 0, "tmc429_idx_xactu": 0, "tmc429_idx_vmin": 0, "tmc429_idx_vmax": 0, "tmc429_idx_vtarget": 0, "tmc429_idx_vactu": 0, "tmc429_idx_amax": 0, "tmc429_idx_aactu": 0, "tmc429_idx_agtat_aleat": 0, "tmc429_idx_pmul_pdiv": 0, "tmc429_idx_refconf_rm": 0, "tmc429_idx_imask_iflag": 0, "tmc429_idx_pulsediv_rampdiv": 0, "tmc429_idx_dx_reftoler": 0, "tmc429_idx_xlatch": 0, "tmc429_idx_ustep_count_429": 0, "tmc429_idx_low_word": 0, "tmc429_idx_high_word": 0, "tmc429_idx_cover_pos_len": 0, "tmc429_idx_cover_data": 0, "tmc429_idx_if_config_429": 0, "tmc429_idx_pos_comp_429": 0, "tmc429_idx_pos_comp_int_429": 0, "tmc429_idx_type_version_429": 0, "tmc429_idx_ref_switch": 0, "tmc429_idx_smgp": 0, "tmc429_read": 0, "tmc429_rm_ramp": 0, "tmc429_rm_soft": 0, "tmc429_rm_veloc": 0, "tmc429_rm_hold": 0, "tmc429_no_ref": 0, "tmc429_soft_ref": 0, "tmc429_no_limit": 0, "tmc429_hard_limit": 0, "tmc429_soft_limit": 0, "tmc429_refsw_left": 0, "tmc429_refsw_right": 0, "tmc429_m0_pos_reach": 0, "tmc429_m1_pos_reach": 0, "tmc429_m2_pos_reach": 0, "tmc429_status_cdgw": 0, "tmc429_status_int": 0, "tmc429_iflag_pos_reach": 0, "tmc429_iflag_ref_wrong": 0, "tmc429_iflag_ref_miss": 0, "tmc429_iflag_stop": 0, "tmc429_iflag_stop_left_low": 0, "tmc429_iflag_stop_right_low": 0, "tmc429_iflag_stop_left_high": 0, "tmc429_iflag_stop_right_high": 0, "tmc429_ifconf_inv_ref": 0, "tmc429_ifconf_sdo_int": 0, "tmc429_ifconf_step_half": 0, "tmc429_ifconf_inv_step": 0, "tmc429_ifconf_inv_dir": 0, "tmc429_ifconf_en_sd": 0, "tmc429_ifconf_pos_comp_0": 0, "tmc429_ifconf_pos_comp_1": 0, "tmc429_ifconf_pos_comp_2": 0, "tmc429_ifconf_pos_comp_off": 0, "tmc429_ifconf_en_refr": 0, "tmc4330_readwritearrai": 0, "tmc4330_writedatagram": 0, "tmc4330_writeint": 0, "tmc4330_readint": 0, "tmc4330_init": 0, "tmc4330_reset": 0, "tmc4330_restor": 0, "tmc4330_setregisterresetst": 0, "tmc4330_setcallback": 0, "tmc4330_callback": 0, "tmc4330_writeconfigur": 0, "tmc4330_periodicjob": 0, "tmc4330_rotat": 0, "tmc4330_right": 0, "tmc4330_left": 0, "tmc4330_stop": 0, "tmc4330_moveto": 0, "posit": 0, "velocitymax": 0, "tmc4330_movebi": 0, "tmc4330_discardvelocitydecim": 0, "tmc4330_movetonextfullstep": 0, "tmc4330_calibrateclosedloop": 0, "worker0master1": 0, "tmc4330_regist": 0, "tmc4330_constant": 0, "tmc4330_field": 0, "tmc4330_field_read": 0, "tmc4330_field_upd": 0, "r20": 0, "tmc4330_readwritecov": 0, "tmc4330_defaultregisterresetst": 0, "tmc4330_defaultregisteraccess": 0, "0x13": 0, "tmc4330_motor": 0, "tmc4330_write_bit": 0, "tmc4330_address_mask": 0, "tmc4330_max_veloc": 0, "tmc4330_max_acceler": 0, "tmc4330_ramp_hold": 0, "tmc4330_ramp_trapez": 0, "tmc4330_ramp_sshap": 0, "tmc4330_ramp_posit": 0, "tmc4330_use_astart_and_vstart_mask": 0, "tmc4330_use_astart_and_vstart_shift": 0, "tmc4330_direct_acc_val_en_mask": 0, "tmc4330_direct_acc_val_en_shift": 0, "tmc4330_direct_bow_val_en_mask": 0, "tmc4330_direct_bow_val_en_shift": 0, "tmc4330_step_inactive_pol_mask": 0, "tmc4330_step_inactive_pol_shift": 0, "tmc4330_toggle_step_mask": 0, "tmc4330_toggle_step_shift": 0, "tmc4330_pol_dir_out_mask": 0, "tmc4330_pol_dir_out_shift": 0, "tmc4330_sdin_mode_mask": 0, "tmc4330_sdin_mode_shift": 0, "tmc4330_pol_dir_in_mask": 0, "tmc4330_pol_dir_in_shift": 0, "tmc4330_sd_indirect_control_mask": 0, "tmc4330_sd_indirect_control_shift": 0, "tmc4330_serial_enc_in_mode_mask": 0, "tmc4330_serial_enc_in_mode_shift": 0, "tmc4330_diff_enc_in_disable_mask": 0, "tmc4330_diff_enc_in_disable_shift": 0, "tmc4330_intr_pol_mask": 0, "tmc4330_intr_pol_shift": 0, "tmc4330_invert_pol_target_reached_mask": 0, "tmc4330_invert_pol_target_reached_shift": 0, "tmc4330_pwm_out_en_mask": 0, "tmc4330_pwm_out_en_shift": 0, "tmc4330_automatic_direct_sdin_switch_off_mask": 0, "tmc4330_automatic_direct_sdin_switch_off_shift": 0, "tmc4330_circular_cnt_as_xlatch_mask": 0, "tmc4330_circular_cnt_as_xlatch_shift": 0, "tmc4330_reverse_motor_dir_mask": 0, "tmc4330_reverse_motor_dir_shift": 0, "tmc4330_intr_tr_pu_pd_en_mask": 0, "tmc4330_intr_tr_pu_pd_en_shift": 0, "tmc4330_intr_as_wired_and_mask": 0, "tmc4330_intr_as_wired_and_shift": 0, "tmc4330_tr_as_wired_and_mask": 0, "tmc4330_tr_as_wired_and_shift": 0, "tmc4330_stop_left_en_mask": 0, "tmc4330_stop_left_en_shift": 0, "tmc4330_stop_right_en_mask": 0, "tmc4330_stop_right_en_shift": 0, "tmc4330_pol_stop_left_mask": 0, "tmc4330_pol_stop_left_shift": 0, "tmc4330_pol_stop_right_mask": 0, "tmc4330_pol_stop_right_shift": 0, "tmc4330_invert_stop_direction_mask": 0, "tmc4330_invert_stop_direction_shift": 0, "tmc4330_soft_stop_en_mask": 0, "tmc4330_soft_stop_en_shift": 0, "tmc4330_virtual_left_limit_en_mask": 0, "tmc4330_virtual_left_limit_en_shift": 0, "tmc4330_virtual_right_limit_en_mask": 0, "tmc4330_virtual_right_limit_en_shift": 0, "tmc4330_virt_stop_mode_mask": 0, "tmc4330_virt_stop_mode_shift": 0, "tmc4330_latch_x_on_inactive_l_mask": 0, "tmc4330_latch_x_on_inactive_l_shift": 0, "tmc4330_latch_x_on_active_l_mask": 0, "tmc4330_latch_x_on_active_l_shift": 0, "tmc4330_latch_x_on_inactive_r_mask": 0, "tmc4330_latch_x_on_inactive_r_shift": 0, "tmc4330_latch_x_on_active_r_mask": 0, "tmc4330_latch_x_on_active_r_shift": 0, "tmc4330_stop_left_is_home_mask": 0, "tmc4330_stop_left_is_home_shift": 0, "tmc4330_home_event_mask": 0, "tmc4330_home_event_shift": 0, "tmc4330_start_home_tracking_mask": 0, "tmc4330_start_home_tracking_shift": 0, "tmc4330_clr_pos_at_target_mask": 0, "tmc4330_clr_pos_at_target_shift": 0, "tmc4330_circular_movement_en_mask": 0, "tmc4330_circular_movement_en_shift": 0, "tmc4330_pos_comp_output_mask": 0, "tmc4330_pos_comp_output_shift": 0, "tmc4330_pos_comp_source_mask": 0, "tmc4330_pos_comp_source_shift": 0, "tmc4330_modified_pos_copare_mask": 0, "tmc4330_modified_pos_copare_shift": 0, "tmc4330_circular_enc_en_mask": 0, "tmc4330_circular_enc_en_shift": 0, "tmc4330_start_en0_mask": 0, "tmc4330_start_en0_shift": 0, "tmc4330_start_en1_mask": 0, "tmc4330_start_en1_shift": 0, "tmc4330_start_en2_mask": 0, "tmc4330_start_en2_shift": 0, "tmc4330_start_en3_mask": 0, "tmc4330_start_en3_shift": 0, "tmc4330_start_en4_mask": 0, "tmc4330_start_en4_shift": 0, "tmc4330_trigger_events0_mask": 0, "tmc4330_trigger_events0_shift": 0, "tmc4330_trigger_events1_mask": 0, "tmc4330_trigger_events1_shift": 0, "tmc4330_trigger_events2_mask": 0, "tmc4330_trigger_events2_shift": 0, "tmc4330_trigger_events3_mask": 0, "tmc4330_trigger_events3_shift": 0, "tmc4330_pol_start_signal_mask": 0, "tmc4330_pol_start_signal_shift": 0, "tmc4330_immediate_start_in_mask": 0, "tmc4330_immediate_start_in_shift": 0, "tmc4330_busy_state_en_mask": 0, "tmc4330_busy_state_en_shift": 0, "tmc4330_pipeline_en0_mask": 0, "tmc4330_pipeline_en0_shift": 0, "tmc4330_pipeline_en1_mask": 0, "tmc4330_pipeline_en1_shift": 0, "tmc4330_pipeline_en2_mask": 0, "tmc4330_pipeline_en2_shift": 0, "tmc4330_pipeline_en3_mask": 0, "tmc4330_pipeline_en3_shift": 0, "tmc4330_shadow_option_mask": 0, "tmc4330_shadow_option_shift": 0, "tmc4330_cyclic_shadow_regs_mask": 0, "tmc4330_cyclic_shadow_regs_shift": 0, "tmc4330_shadow_miss_cnt_mask": 0, "tmc4330_shadow_miss_cnt_shift": 0, "tmc4330_xpipe_rewrite_reg0_mask": 0, "tmc4330_xpipe_rewrite_reg0_shift": 0, "tmc4330_xpipe_rewrite_reg1_mask": 0, "tmc4330_xpipe_rewrite_reg1_shift": 0, "tmc4330_xpipe_rewrite_reg2_mask": 0, "tmc4330_xpipe_rewrite_reg2_shift": 0, "tmc4330_xpipe_rewrite_reg3_mask": 0, "tmc4330_xpipe_rewrite_reg3_shift": 0, "tmc4330_xpipe_rewrite_reg4_mask": 0, "tmc4330_xpipe_rewrite_reg4_shift": 0, "tmc4330_xpipe_rewrite_reg5_mask": 0, "tmc4330_xpipe_rewrite_reg5_shift": 0, "tmc4330_xpipe_rewrite_reg6_mask": 0, "tmc4330_xpipe_rewrite_reg6_shift": 0, "tmc4330_xpipe_rewrite_reg7_mask": 0, "tmc4330_xpipe_rewrite_reg7_shift": 0, "tmc4330_sr_enc_in_mask": 0, "tmc4330_sr_enc_in_shift": 0, "tmc4330_filt_l_enc_in_mask": 0, "tmc4330_filt_l_enc_in_shift": 0, "tmc4330_sr_ref_mask": 0, "tmc4330_sr_ref_shift": 0, "tmc4330_filt_l_ref_mask": 0, "tmc4330_filt_l_ref_shift": 0, "tmc4330_sr_s_mask": 0, "tmc4330_sr_s_shift": 0, "tmc4330_filt_l_s_mask": 0, "tmc4330_filt_l_s_shift": 0, "tmc4330_sr_sd_in_mask": 0, "tmc4330_sr_sd_in_shift": 0, "tmc4330_filt_l_sd_in_mask": 0, "tmc4330_filt_l_sd_in_shift": 0, "tmc4330_sd_filt_on_mask": 0, "tmc4330_sd_filt_on_shift": 0, "tmc4330_stdby_en_mask": 0, "tmc4330_stdby_en_shift": 0, "tmc4330_pwm_scale_en_mask": 0, "tmc4330_pwm_scale_en_shift": 0, "tmc4330_pwm_ampl_mask": 0, "tmc4330_pwm_ampl_shift": 0, "tmc4330_enc_sel_decimal_mask": 0, "tmc4330_enc_sel_decimal_shift": 0, "tmc4330_clear_on_n_mask": 0, "tmc4330_clear_on_n_shift": 0, "tmc4330_clr_latch_cont_on_n_mask": 0, "tmc4330_clr_latch_cont_on_n_shift": 0, "tmc4330_clr_latch_once_on_n_mask": 0, "tmc4330_clr_latch_once_on_n_shift": 0, "tmc4330_pol_n_mask": 0, "tmc4330_pol_n_shift": 0, "tmc4330_n_chan_sensitivity_mask": 0, "tmc4330_n_chan_sensitivity_shift": 0, "tmc4330_pol_a_for_n_mask": 0, "tmc4330_pol_a_for_n_shift": 0, "tmc4330_pol_b_for_n_mask": 0, "tmc4330_pol_b_for_n_shift": 0, "tmc4330_ignore_ab_mask": 0, "tmc4330_ignore_ab_shift": 0, "tmc4330_latch_enc_on_n_mask": 0, "tmc4330_latch_enc_on_n_shift": 0, "tmc4330_latch_x_on_n_mask": 0, "tmc4330_latch_x_on_n_shift": 0, "tmc4330_multi_turn_in_en_mask": 0, "tmc4330_multi_turn_in_en_shift": 0, "tmc4330_multi_turn_in_signed_mask": 0, "tmc4330_multi_turn_in_signed_shift": 0, "tmc4330_use_usteps_instead_of_xrange_mask": 0, "tmc4330_use_usteps_instead_of_xrange_shift": 0, "tmc4330_calc_multi_turn_behav_mask": 0, "tmc4330_calc_multi_turn_behav_shift": 0, "tmc4330_ssi_multi_cycle_data_mask": 0, "tmc4330_ssi_multi_cycle_data_shift": 0, "tmc4330_ssi_gray_code_en_mask": 0, "tmc4330_ssi_gray_code_en_shift": 0, "tmc4330_left_aligned_data_mask": 0, "tmc4330_left_aligned_data_shift": 0, "tmc4330_spi_data_on_cs_mask": 0, "tmc4330_spi_data_on_cs_shift": 0, "tmc4330_spi_low_before_cs_mask": 0, "tmc4330_spi_low_before_cs_shift": 0, "tmc4330_regulation_modus_mask": 0, "tmc4330_regulation_modus_shift": 0, "tmc4330_cl_calibration_en_mask": 0, "tmc4330_cl_calibration_en_shift": 0, "tmc4330_cl_emf_en_mask": 0, "tmc4330_cl_emf_en_shift": 0, "tmc4330_cl_clr_xact_mask": 0, "tmc4330_cl_clr_xact_shift": 0, "tmc4330_cl_vlimit_en_mask": 0, "tmc4330_cl_vlimit_en_shift": 0, "tmc4330_cl_velocity_mode_en_mask": 0, "tmc4330_cl_velocity_mode_en_shift": 0, "tmc4330_invert_enc_dir_mask": 0, "tmc4330_invert_enc_dir_shift": 0, "tmc4330_no_enc_vel_preproc_mask": 0, "tmc4330_no_enc_vel_preproc_shift": 0, "tmc4330_serial_enc_variation_limit_mask": 0, "tmc4330_serial_enc_variation_limit_shift": 0, "tmc4330_single_turn_res_mask": 0, "tmc4330_single_turn_res_shift": 0, "tmc4330_multi_turn_res_mask": 0, "tmc4330_multi_turn_res_shift": 0, "tmc4330_status_bit_cnt_mask": 0, "tmc4330_status_bit_cnt_shift": 0, "tmc4330_serial_addr_bits_mask": 0, "tmc4330_serial_addr_bits_shift": 0, "tmc4330_serial_data_bits_mask": 0, "tmc4330_serial_data_bits_shift": 0, "tmc4330_mstep_per_fs_mask": 0, "tmc4330_mstep_per_fs_shift": 0, "tmc4330_fs_per_rev_mask": 0, "tmc4330_fs_per_rev_shift": 0, "tmc4330_target_reached_mask": 0, "tmc4330_target_reached_shift": 0, "tmc4330_pos_comp_reached_mask": 0, "tmc4330_pos_comp_reached_shift": 0, "tmc4330_vel_reached_mask": 0, "tmc4330_vel_reached_shift": 0, "tmc4330_vel_state_00_mask": 0, "tmc4330_vel_state_00_shift": 0, "tmc4330_vel_state_01_mask": 0, "tmc4330_vel_state_01_shift": 0, "tmc4330_vel_state_10_mask": 0, "tmc4330_vel_state_10_shift": 0, "tmc4330_ramp_state_00_mask": 0, "tmc4330_ramp_state_00_shift": 0, "tmc4330_ramp_state_01_mask": 0, "tmc4330_ramp_state_01_shift": 0, "tmc4330_ramp_state_10_mask": 0, "tmc4330_ramp_state_10_shift": 0, "tmc4330_max_phase_trap_mask": 0, "tmc4330_max_phase_trap_shift": 0, "tmc4330_stopl_event_mask": 0, "tmc4330_stopl_event_shift": 0, "tmc4330_stopr_event_mask": 0, "tmc4330_stopr_event_shift": 0, "tmc4330_vstopl_active_mask": 0, "tmc4330_vstopl_active_shift": 0, "tmc4330_home_error_mask": 0, "tmc4330_home_error_shift": 0, "tmc4330_xlatch_done_mask": 0, "tmc4330_xlatch_done_shift": 0, "tmc4330_fs_active_mask": 0, "tmc4330_fs_active_shift": 0, "tmc4330_enc_fail_mask": 0, "tmc4330_enc_fail_shift": 0, "tmc4330_n_active_mask": 0, "tmc4330_n_active_shift": 0, "tmc4330_enc_done_mask": 0, "tmc4330_enc_done_shift": 0, "tmc4330_ser_enc_data_fail_mask": 0, "tmc4330_ser_enc_data_fail_shift": 0, "tmc4330_ser_data_done_mask": 0, "tmc4330_ser_data_done_shift": 0, "tmc4330_serial_enc_flags_mask": 0, "tmc4330_serial_enc_flags_shift": 0, "tmc4330_enc_vel0_mask": 0, "tmc4330_enc_vel0_shift": 0, "tmc4330_cl_max_mask": 0, "tmc4330_cl_max_shift": 0, "tmc4330_cl_fit_mask": 0, "tmc4330_cl_fit_shift": 0, "tmc4330_rst_ev_mask": 0, "tmc4330_rst_ev_shift": 0, "tmc4330_target_reached_f_mask": 0, "tmc4330_target_reached_f_shift": 0, "tmc4330_pos_comp_reached_f_mask": 0, "tmc4330_pos_comp_reached_f_shift": 0, "tmc4330_vel_reached_f_mask": 0, "tmc4330_vel_reached_f_shift": 0, "tmc4330_vel_state_f_mask": 0, "tmc4330_vel_state_f_shift": 0, "tmc4330_ramp_state_f_mask": 0, "tmc4330_ramp_state_f_shift": 0, "tmc4330_stopl_active_f_mask": 0, "tmc4330_stopl_active_f_shift": 0, "tmc4330_stopr_active_f_mask": 0, "tmc4330_stopr_active_f_shift": 0, "tmc4330_vstopl_active_f_mask": 0, "tmc4330_vstopl_active_f_shift": 0, "tmc4330_vstopr_active_f_mask": 0, "tmc4330_vstopr_active_f_shift": 0, "tmc4330_home_error_f_mask": 0, "tmc4330_home_error_f_shift": 0, "tmc4330_enc_fail_f_mask": 0, "tmc4330_enc_fail_f_shift": 0, "tmc4330_n_active_f_mask": 0, "tmc4330_n_active_f_shift": 0, "tmc4330_enc_latch_f_mask": 0, "tmc4330_enc_latch_f_shift": 0, "tmc4330_multi_cycle_fail_f__ser_enc_var_f_mask": 0, "tmc4330_multi_cycle_fail_f__ser_enc_var_f_shift": 0, "tmc4330_serial_enc_flag_0_mask": 0, "tmc4330_serial_enc_flag_0_shift": 0, "tmc4330_serial_enc_flag_1_mask": 0, "tmc4330_serial_enc_flag_1_shift": 0, "tmc4330_serial_enc_flag_2_mask": 0, "tmc4330_serial_enc_flag_2_shift": 0, "tmc4330_serial_enc_flag_3_mask": 0, "tmc4330_serial_enc_flag_3_shift": 0, "tmc4330_stp_length_add_mask": 0, "tmc4330_stp_length_add_shift": 0, "tmc4330_dir_setup_time_mask": 0, "tmc4330_dir_setup_time_shift": 0, "tmc4330_start_out_add_mask": 0, "tmc4330_start_out_add_shift": 0, "tmc4330_gear_ratio_mask": 0, "tmc4330_gear_ratio_shift": 0, "tmc4330_start_delay_mask": 0, "tmc4330_start_delay_shift": 0, "tmc4330_clk_gating_delay_mask": 0, "tmc4330_clk_gating_delay_shift": 0, "tmc4330_stdby_delay_mask": 0, "tmc4330_stdby_delay_shift": 0, "tmc4330_pwm_vmax_mask": 0, "tmc4330_pwm_vmax_shift": 0, "tmc4330_cl_beta_mask": 0, "tmc4330_cl_beta_shift": 0, "tmc4330_cl_gamma_mask": 0, "tmc4330_cl_gamma_shift": 0, "tmc4330_home_safety_margin_mask": 0, "tmc4330_home_safety_margin_shift": 0, "tmc4330_pwm_freq_mask": 0, "tmc4330_pwm_freq_shift": 0, "tmc4330_operation_mode_mask": 0, "tmc4330_operation_mode_shift": 0, "tmc4330_ramp_profile_mask": 0, "tmc4330_ramp_profile_shift": 0, "tmc4330_xactual_mask": 0, "tmc4330_xactual_shift": 0, "tmc4330_vactual_mask": 0, "tmc4330_vactual_shift": 0, "tmc4330_aactual_mask": 0, "tmc4330_aactual_shift": 0, "tmc4330_vmax_mask": 0, "tmc4330_vmax_shift": 0, "tmc4330_vstart_mask": 0, "tmc4330_vstart_shift": 0, "tmc4330_vstop_mask": 0, "tmc4330_vstop_shift": 0, "tmc4330_vbreak_mask": 0, "tmc4330_vbreak_shift": 0, "tmc4330_frequency_mode_mask": 0, "tmc4330_frequency_mode_shift": 0, "tmc4330_direct_mode_mask": 0, "tmc4330_direct_mode_shift": 0, "tmc4330_sign_aact_mask": 0, "tmc4330_sign_aact_shift": 0, "tmc4330_clk_freq_mask": 0, "tmc4330_clk_freq_shift": 0, "tmc4330_pos_comp_mask": 0, "tmc4330_pos_comp_shift": 0, "tmc4330_virt_stop_left_mask": 0, "tmc4330_virt_stop_left_shift": 0, "tmc4330_virt_stop_right_mask": 0, "tmc4330_virt_stop_right_shift": 0, "tmc4330_x_home_mask": 0, "tmc4330_x_home_shift": 0, "tmc4330_x_latch_mask": 0, "tmc4330_x_latch_shift": 0, "tmc4330_rev_cnt_mask": 0, "tmc4330_rev_cnt_shift": 0, "tmc4330_x_range_mask": 0, "tmc4330_x_range_shift": 0, "tmc4330_xtarget_mask": 0, "tmc4330_xtarget_shift": 0, "tmc4330_x_pipe0_mask": 0, "tmc4330_x_pipe0_shift": 0, "tmc4330_x_pipe1_mask": 0, "tmc4330_x_pipe1_shift": 0, "tmc4330_x_pipe2_mask": 0, "tmc4330_x_pipe2_shift": 0, "tmc4330_x_pipe3_mask": 0, "tmc4330_x_pipe3_shift": 0, "tmc4330_x_pipe4_mask": 0, "tmc4330_x_pipe4_shift": 0, "tmc4330_x_pipe5_mask": 0, "tmc4330_x_pipe5_shift": 0, "tmc4330_x_pipe6_mask": 0, "tmc4330_x_pipe6_shift": 0, "tmc4330_x_pipe7_mask": 0, "tmc4330_x_pipe7_shift": 0, "tmc4330_sh_reg0_vmax_mask": 0, "tmc4330_sh_reg0_vmax_shift": 0, "tmc4330_sh_reg1_amax_mask": 0, "tmc4330_sh_reg1_amax_shift": 0, "tmc4330_sh_reg2_dmax_mask": 0, "tmc4330_sh_reg2_dmax_shift": 0, "tmc4330_sh_reg3_astart_mask": 0, "tmc4330_sh_reg3_astart_shift": 0, "tmc4330_sh_reg3_bow1_mask": 0, "tmc4330_sh_reg3_bow1_shift": 0, "tmc4330_sh_reg4_dfinal_mask": 0, "tmc4330_sh_reg4_dfinal_shift": 0, "tmc4330_sh_reg4_bow2_mask": 0, "tmc4330_sh_reg4_bow2_shift": 0, "tmc4330_sh_reg5_vbreak_mask": 0, "tmc4330_sh_reg5_vbreak_shift": 0, "tmc4330_sh_reg5_bow3_mask": 0, "tmc4330_sh_reg5_bow3_shift": 0, "tmc4330_sh_reg6_vstart_mask": 0, "tmc4330_sh_reg6_vstart_shift": 0, "tmc4330_sh_reg6_bow4_mask": 0, "tmc4330_sh_reg6_bow4_shift": 0, "tmc4330_sh_reg6_vstop_mask": 0, "tmc4330_sh_reg6_vstop_shift": 0, "tmc4330_sh_reg7_vstop_mask": 0, "tmc4330_sh_reg7_vstop_shift": 0, "tmc4330_sh_reg7_vmax_mask": 0, "tmc4330_sh_reg7_vmax_shift": 0, "tmc4330_sh_reg8_bow1_mask": 0, "tmc4330_sh_reg8_bow1_shift": 0, "tmc4330_sh_reg8_amax_mask": 0, "tmc4330_sh_reg8_amax_shift": 0, "tmc4330_sh_reg9_bow2_mask": 0, "tmc4330_sh_reg9_bow2_shift": 0, "tmc4330_sh_reg9_dmax_mask": 0, "tmc4330_sh_reg9_dmax_shift": 0, "tmc4330_sh_reg10_bow3_mask": 0, "tmc4330_sh_reg10_bow3_shift": 0, "tmc4330_sh_reg10_bow1_mask": 0, "tmc4330_sh_reg10_bow1_shift": 0, "tmc4330_sh_reg10_astart_mask": 0, "tmc4330_sh_reg10_astart_shift": 0, "tmc4330_sh_reg11_bow4_mask": 0, "tmc4330_sh_reg11_bow4_shift": 0, "tmc4330_sh_reg11_bow2_mask": 0, "tmc4330_sh_reg11_bow2_shift": 0, "tmc4330_sh_reg11_dfinal_mask": 0, "tmc4330_sh_reg11_dfinal_shift": 0, "tmc4330_sh_reg12_bow3_mask": 0, "tmc4330_sh_reg12_bow3_shift": 0, "tmc4330_sh_reg12_vbreak_mask": 0, "tmc4330_sh_reg12_vbreak_shift": 0, "tmc4330_sh_reg13_bow4_mask": 0, "tmc4330_sh_reg13_bow4_shift": 0, "tmc4330_sh_reg13_vstart_mask": 0, "tmc4330_sh_reg13_vstart_shift": 0, "tmc4330_sh_reg13_vstop_mask": 0, "tmc4330_sh_reg13_vstop_shift": 0, "tmc4330_clk_gating_reg_mask": 0, "tmc4330_clk_gating_reg_shift": 0, "tmc4330_reset_reg_mask": 0, "tmc4330_reset_reg_shift": 0, "tmc4330_enc_pos_mask": 0, "tmc4330_enc_pos_shift": 0, "tmc4330_enc_latch_mask": 0, "tmc4330_enc_latch_shift": 0, "tmc4330_enc_reset_val_mask": 0, "tmc4330_enc_reset_val_shift": 0, "tmc4330_enc_pos_dev_mask": 0, "tmc4330_enc_pos_dev_shift": 0, "tmc4330_cl_tr_tolerance_mask": 0, "tmc4330_cl_tr_tolerance_shift": 0, "tmc4330_enc_pos_dev_tol_mask": 0, "tmc4330_enc_pos_dev_tol_shift": 0, "tmc4330_enc_const_mask": 0, "tmc4330_enc_const_shift": 0, "tmc4330_enc_in_res_mask": 0, "tmc4330_enc_in_res_shift": 0, "tmc4330_manual_enc_const_mask": 0, "tmc4330_manual_enc_const_shift": 0, "tmc4330_enc_out_res_mask": 0, "tmc4330_enc_out_res_shift": 0, "tmc4330_ser_clk_in_high_mask": 0, "tmc4330_ser_clk_in_high_shift": 0, "tmc4330_ser_clk_in_low_mask": 0, "tmc4330_ser_clk_in_low_shift": 0, "tmc4330_ssi_in_clk_delay_mask": 0, "tmc4330_ssi_in_clk_delay_shift": 0, "tmc4330_ssi_in_wtime_mask": 0, "tmc4330_ssi_in_wtime_shift": 0, "tmc4330_ser_ptime_mask": 0, "tmc4330_ser_ptime_shift": 0, "tmc4330_cl_offset_mask": 0, "tmc4330_cl_offset_shift": 0, "tmc4330_pid_vel_mask": 0, "tmc4330_pid_vel_shift": 0, "tmc4330_cl_vmax_calc_p_mask": 0, "tmc4330_cl_vmax_calc_p_shift": 0, "tmc4330_pid_p_mask": 0, "tmc4330_pid_p_shift": 0, "tmc4330_pid_isum_rd_mask": 0, "tmc4330_pid_isum_rd_shift": 0, "tmc4330_cl_vmax_calc_i_mask": 0, "tmc4330_cl_vmax_calc_i_shift": 0, "tmc4330_pid_i_mask": 0, "tmc4330_pid_i_shift": 0, "tmc4330_cl_delta_p_mask": 0, "tmc4330_cl_delta_p_shift": 0, "tmc4330_pid_d_mask": 0, "tmc4330_pid_d_shift": 0, "tmc4330_pid_e_mask": 0, "tmc4330_pid_e_shift": 0, "tmc4330_pid_i_clip_mask": 0, "tmc4330_pid_i_clip_shift": 0, "tmc4330_pid_d_clkdiv_mask": 0, "tmc4330_pid_d_clkdiv_shift": 0, "tmc4330_pid_dv_clip_mask": 0, "tmc4330_pid_dv_clip_shift": 0, "tmc4330_cl_tolerance_mask": 0, "tmc4330_cl_tolerance_shift": 0, "tmc4330_pid_tolerance_mask": 0, "tmc4330_pid_tolerance_shift": 0, "tmc4330_cl_vmin_emf_mask": 0, "tmc4330_cl_vmin_emf_shift": 0, "tmc4330_cl_vadd_emf_mask": 0, "tmc4330_cl_vadd_emf_shift": 0, "tmc4330_enc_vel_zero_mask": 0, "tmc4330_enc_vel_zero_shift": 0, "tmc4330_enc_vmean_wait_mask": 0, "tmc4330_enc_vmean_wait_shift": 0, "tmc4330_enc_vmean_filter_mask": 0, "tmc4330_enc_vmean_filter_shift": 0, "tmc4330_enc_vmean_int_mask": 0, "tmc4330_enc_vmean_int_shift": 0, "tmc4330_ser_enc_variation_mask": 0, "tmc4330_ser_enc_variation_shift": 0, "tmc4330_cl_cycle_mask": 0, "tmc4330_cl_cycle_shift": 0, "tmc4330_v_enc_mask": 0, "tmc4330_v_enc_shift": 0, "tmc4330_v_enc_mean_mask": 0, "tmc4330_v_enc_mean_shift": 0, "tmc4330_addr_to_enc_mask": 0, "tmc4330_addr_to_enc_shift": 0, "tmc4330_data_to_enc_mask": 0, "tmc4330_data_to_enc_shift": 0, "tmc4330_addr_from_enc_mask": 0, "tmc4330_addr_from_enc_shift": 0, "tmc4330_data_from_enc_mask": 0, "tmc4330_data_from_enc_shift": 0, "tmc4330_mslut_0_mask": 0, "tmc4330_mslut_0_shift": 0, "tmc4330_mslut_1_mask": 0, "tmc4330_mslut_1_shift": 0, "tmc4330_mslut_2_mask": 0, "tmc4330_mslut_2_shift": 0, "tmc4330_mslut_3_mask": 0, "tmc4330_mslut_3_shift": 0, "tmc4330_mslut_4_mask": 0, "tmc4330_mslut_4_shift": 0, "tmc4330_mslut_5_mask": 0, "tmc4330_mslut_5_shift": 0, "tmc4330_mslut_6_mask": 0, "tmc4330_mslut_6_shift": 0, "tmc4330_mslut_7_mask": 0, "tmc4330_mslut_7_shift": 0, "tmc4330_mslutsel_mask": 0, "tmc4330_mslutsel_shift": 0, "tmc4330_mscnt_mask": 0, "tmc4330_mscnt_shift": 0, "tmc4330_currenta_mask": 0, "tmc4330_currenta_shift": 0, "tmc4330_currentb_mask": 0, "tmc4330_currentb_shift": 0, "tmc4330_currenta_spi_mask": 0, "tmc4330_currenta_spi_shift": 0, "tmc4330_currentb_spi_mask": 0, "tmc4330_currentb_spi_shift": 0, "tmc4330_tzerowait_mask": 0, "tmc4330_tzerowait_shift": 0, "tmc4330_circular_dec_mask": 0, "tmc4330_circular_dec_shift": 0, "tmc4330_enc_comp_xoffset_mask": 0, "tmc4330_enc_comp_xoffset_shift": 0, "tmc4330_enc_comp_yoffset_mask": 0, "tmc4330_enc_comp_yoffset_shift": 0, "tmc4330_start_sin_mask": 0, "tmc4330_start_sin_shift": 0, "tmc4330_start_sin90_120_mask": 0, "tmc4330_start_sin90_120_shift": 0, "tmc4330_version_no_mask": 0, "tmc4330_version_no_shift": 0, "tmc4330_general_conf": 0, "tmc4330_reference_conf": 0, "tmc4330_start_conf": 0, "tmc4330_input_filt_conf": 0, "tmc4330_scale_valu": 0, "tmc4330_enc_in_conf": 0, "tmc4330_enc_in_data": 0, "tmc4330_step_conf": 0, "tmc4330_spi_status_select": 0, "tmc4330_event_clear_conf": 0, "tmc4330_intr_conf": 0, "tmc4330_event": 0, "tmc4330_statu": 0, "tmc4330_stp_length_add": 0, "tmc4330_dir_setup_tim": 0, "tmc4330_start_out_add": 0, "tmc4330_gear_ratio": 0, "tmc4330_start_delai": 0, "tmc4330_clk_gating_delai": 0, "tmc4330_stdby_delai": 0, "tmc4330_pwm_vmax": 0, "tmc4330_cl_beta": 0, "tmc4330_cl_gamma": 0, "tmc4330_home_safety_margin": 0, "tmc4330_pwm_freq": 0, "tmc4330_rampmod": 0, "tmc4330_xactual": 0, "tmc4330_vactual": 0, "tmc4330_aactual": 0, "tmc4330_vmax": 0, "tmc4330_vstart": 0, "tmc4330_vstop": 0, "tmc4330_vbreak": 0, "tmc4330_amax": 0, "tmc4330_dmax": 0, "tmc4330_astart": 0, "tmc4330_sign_aact": 0, "tmc4330_dfinal": 0, "tmc4330_dstop": 0, "tmc4330_bow1": 0, "tmc4330_bow2": 0, "tmc4330_bow3": 0, "tmc4330_bow4": 0, "tmc4330_clk_freq": 0, "tmc4330_pos_comp": 0, "tmc4330_virt_stop_left": 0, "tmc4330_virt_stop_right": 0, "tmc4330_x_home": 0, "tmc4330_x_latch_rd": 0, "tmc4330_rev_cnt_rd": 0, "tmc4330_x_range_wr": 0, "tmc4330_x_target": 0, "tmc4330_x_pipe0": 0, "tmc4330_x_pipe1": 0, "tmc4330_x_pipe2": 0, "tmc4330_x_pipe3": 0, "tmc4330_x_pipe4": 0, "tmc4330_x_pipe5": 0, "tmc4330_x_pipe6": 0, "tmc4330_x_pipe7": 0, "tmc4330_sh_reg0": 0, "tmc4330_sh_reg1": 0, "tmc4330_sh_reg2": 0, "tmc4330_sh_reg3": 0, "tmc4330_sh_reg4": 0, "tmc4330_sh_reg5": 0, "tmc4330_sh_reg6": 0, "tmc4330_sh_reg7": 0, "tmc4330_sh_reg8": 0, "tmc4330_sh_reg9": 0, "tmc4330_sh_reg10": 0, "tmc4330_sh_reg11": 0, "tmc4330_sh_reg12": 0, "tmc4330_sh_reg13": 0, "tmc4330_clk_gating_reg": 0, "tmc4330_reset_reg": 0, "tmc4330_enc_po": 0, "tmc4330_enc_latch_rd": 0, "tmc4330_enc_reset_val_wr": 0, "tmc4330_enc_pos_dev_rd": 0, "tmc4330_cl_tr_tolerance_wr": 0, "tmc4330_enc_pos_dev_tol_wr": 0, "tmc4330_enc_in_res_wr": 0, "tmc4330_enc_const_rd": 0, "tmc4330_manual_enc_const0": 0, "tmc4330_enc_out_r": 0, "tmc4330_ser_clk_in_high_wr": 0, "tmc4330_ser_clk_in_low_wr": 0, "tmc4330_ssi_in_clk_delay_wr": 0, "tmc4330_ssi_in_wtime_wr": 0, "tmc4330_ser_ptime_wr": 0, "tmc4330_cl_offset": 0, "tmc4330_pid_p_wr": 0, "tmc4330_cl_vmax_calc_p_wr": 0, "tmc4330_pid_vel_rd": 0, "tmc4330_pid_i_wr": 0, "tmc4330_cl_vmax_calc_i_wr": 0, "tmc4330_pid_isum_rd": 0, "tmc4330_pid_d_wr": 0, "tmc4330_cl_delta_p_wr": 0, "tmc4330_pid_i_clip_wr": 0, "tmc4330_pid_d_clkdiv_wr": 0, "tmc4330_pid_e_rd": 0, "tmc4330_pid_dv_clip_wr": 0, "tmc4330_pid_tolerance_wr": 0, "tmc4330_cl_tolerance_wr": 0, "tmc4330_fs_vel_wr": 0, "tmc4330_cl_vmin_emf_wr": 0, "tmc4330_cl_vadd_emf": 0, "tmc4330_enc_vel_zero_wr": 0, "tmc4330_enc_vmean_wait_wr": 0, "tmc4330_enc_vmean_filter_wr": 0, "tmc4330_enc_vmean_int_wr": 0, "tmc4361_ser_enc_variation_wr": 0, "tmc4361_cl_cycle_wr": 0, "tmc4330_synchro_set": 0, "tmc4330_v_enc_rd": 0, "tmc4330_v_enc_mean_rd": 0, "tmc4330_addr_to_enc": 0, "tmc4330_data_to_enc": 0, "tmc4330_addr_from_enc": 0, "tmc4330_data_from_enc": 0, "tmc4330_mslut_0_wr": 0, "tmc4330_mslut_1_wr": 0, "tmc4330_mslut_2_wr": 0, "tmc4330_mslut_3_wr": 0, "tmc4330_mslut_4_wr": 0, "tmc4330_mslut_5_wr": 0, "tmc4330_mslut_6_wr": 0, "tmc4330_mslut_7_wr": 0, "tmc4330_mslutsel_wr": 0, "tmc4330_mscnt_rd": 0, "tmc4330_ustepa_rd": 0, "tmc4330_ustepb_rd": 0, "tmc4330_ustepa_scale_rd": 0, "tmc4330_ustepb_scale_rd": 0, "tmc4330_tzerowait_wr": 0, "tmc4330_circular_dec_wr": 0, "tmc4330_enc_comp_xoffset": 0, "tmc4330_enc_comp_yoffset": 0, "tmc4330_enc_comp_ampl": 0, "tmc4330_start_sin_wr": 0, "tmc4330_start_sin90_wr": 0, "tmc4330_version_no_rd": 0, "tmc43xx": 0, "tmc4331_readwritearrai": 0, "tmc4331_writedatagram": 0, "tmc4331_writeint": 0, "tmc4331_readint": 0, "tmc4331_readwritecov": 0, "tmc4331_init": 0, "tmc4331_reset": 0, "tmc4331_restor": 0, "tmc4331_setregisterresetst": 0, "tmc4331_setcallback": 0, "tmc4331_callback": 0, "tmc4331_writeconfigur": 0, "tmc4331_periodicjob": 0, "tmc4331_rotat": 0, "tmc4331_right": 0, "tmc4331_left": 0, "tmc4331_stop": 0, "tmc4331_moveto": 0, "tmc4331_movebi": 0, "tmc4331_discardvelocitydecim": 0, "tmc4331_regist": 0, "tmc4331_constant": 0, "tmc4331_field": 0, "tmc4331_field_read": 0, "tmc4331_field_writ": 0, "tmc4331_calibrateclosedloop": 0, "tmc4331_defaultregisterresetst": 0, "tmc4331_defaultregisteraccess": 0, "0x53": 0, "tmc4331_motor": 0, "tmc4331_write_bit": 0, "tmc4331_address_mask": 0, "tmc4331_max_veloc": 0, "tmc4331_max_acceler": 0, "tmc4331_cover_don": 0, "tmc4331_ramp_hold": 0, "tmc4331_ramp_trapez": 0, "tmc4331_ramp_sshap": 0, "tmc4331_ramp_posit": 0, "tmc4331_write": 0, "tmc4331_gconf_use_avstart": 0, "tmc4331_gconf_direct_acc_en": 0, "tmc4331_gconf_direct_bow_en": 0, "tmc4331_gconf_step_inact_pol": 0, "tmc4331_gconf_toggle_step": 0, "tmc4331_gconf_pol_dir_out": 0, "tmc4331_gconf_int_sd": 0, "tmc4331_gconf_ext_sd_high": 0, "tmc4331_gconf_ext_sd_low": 0, "tmc4331_gconf_ext_sd_toggl": 0, "tmc4331_gconf_dir_in_pol": 0, "tmc4331_gconf_sd_indirect": 0, "tmc4331_gconf_enc_inc": 0, "tmc4331_gconf_enc_ssi": 0, "tmc4331_gconf_enc_biss": 0, "tmc4331_gconf_enc_spi": 0, "tmc4331_gconf_enc_diff_di": 0, "tmc4331_gconf_stdby_clock_low": 0, "tmc4331_gconf_stdby_clock_high": 0, "tmc4331_gconf_stdby_chopsync": 0, "tmc4331_gconf_stdby_clock_int": 0, "tmc4331_gconf_intr_pol": 0, "tmc4331_gconf_target_reached_pol": 0, "tmc4331_gconf_clk_gating_en": 0, "tmc4331_gconf_clk_gating_stdby_en": 0, "tmc4331_gconf_fs_en": 0, "tmc4331_gconf_fs_sdout": 0, "tmc4331_gconf_dcstep_off": 0, "tmc4331_gconf_dcstep_auto": 0, "tmc4331_gconf_dcstep_tmc21xx": 0, "tmc4331_gconf_dcstep_tmc26x": 0, "tmc4331_gconf_pwm_out_en": 0, "tmc4331_gconf_ser_enc_out_en": 0, "tmc4331_gconf_ser_enc_out_diff": 0, "tmc4331_gconf_auto_direct_sd_off": 0, "tmc4331_gconf_circ_cnt_xlatch": 0, "tmc4331_gconf_rev_dir": 0, "tmc4331_gconf_intr_tr_pu_pd_en": 0, "tmc4331_gconf_intr_wired_and": 0, "tmc4331_gconf_tr_wired_and": 0, "tmc4331_spiout_off": 0, "tmc4331_spiout_tmc23x": 0, "tmc4331_spiout_tmc24x": 0, "tmc4331_spiout_tmc26x_389": 0, "tmc4331_spiout_tmc26x_389_sd": 0, "tmc4331_spiout_tmc21xx_sd": 0, "tmc4331_spiout_tmc21xx": 0, "tmc4331_spiout_scal": 0, "tmc4331_spiout_sinlut": 0, "tmc4331_spiout_dacaddr": 0, "tmc4331_spiout_dac": 0, "tmc4331_spiout_dac_inv": 0, "tmc4331_spiout_dac_map": 0, "tmc4331_spiout_cover_onli": 0, "tmc4331_spiout_md_off": 0, "tmc4331_spiout_md_fal": 0, "tmc4331_spiout_md_no_standbi": 0, "tmc4331_spiout_md_alwai": 0, "tmc4331_spiout_stdby_on_stal": 0, "tmc4331_spiout_stall_flag": 0, "tmc4331_stall_load_limit": 0, "tmc4331_spiout_phase_shift": 0, "tmc4331_spiout_three_phase_en": 0, "tmc4331_spiout_scale_val_tr_en": 0, "tmc4331_spiout_disable_pol": 0, "tmc4331_spiout_enable_shadow_datagram": 0, "tmc4331_spiout_poll_block_multi": 0, "tmc4331_spiout_cover_done_not_for_curr": 0, "tmc4331_enc_in_conf": 0, "tmc4331_enc_in_mode_ol": 0, "tmc4331_enc_in_mode_cl": 0, "tmc4331_enc_in_mode_pid_0": 0, "tmc4331_enc_in_mod": 0, "tmc4331_enc_in_cl_calibration_en": 0, "tmc4331_enc_in_cl_emf_en": 0, "tmc4331_enc_in_cl_vlimit_en": 0, "tmc4331_enc_in_cl_velocity_en": 0, "tmc4331_enc_in_ser_var_limit": 0, "tmc4331_curconf_hold_en": 0, "tmc4331_curconf_drive_en": 0, "tmc4331_curconf_boost_acc_en": 0, "tmc4331_curconf_boost_dec_en": 0, "tmc4331_curconf_boost_start_en": 0, "tmc4331_curconf_sec_drive_en": 0, "tmc4331_curconf_freewheeling_en": 0, "tmc4331_curconf_cl_scale_en": 0, "tmc4331_curconf_pwm_scale_ref": 0, "tmc4331_curconf_pwm_ampl": 0, "tmc4331_ev_target_reach": 0, "tmc4331_ev_poscomp_reach": 0, "tmc4331_ev_velocity_reach": 0, "tmc4331_ev_vzero": 0, "tmc4331_ev_vposit": 0, "tmc4331_ev_vneg": 0, "tmc4331_ev_azero": 0, "tmc4331_ev_aposit": 0, "tmc4331_ev_aneg": 0, "tmc4331_ev_max_phase_trap": 0, "tmc4331_ev_frozen": 0, "tmc4331_ev_stop_left": 0, "tmc4331_ev_stop_right": 0, "tmc4331_ev_virt_stop_left": 0, "tmc4331_ev_virt_stop_right": 0, "tmc4331_ev_home_error": 0, "tmc4331_ev_xlatch_don": 0, "tmc4331_ev_fs_act": 0, "tmc4331_ev_enc_fail": 0, "tmc4331_ev_n_act": 0, "tmc4331_ev_enc_don": 0, "tmc4331_ev_ser_enc_data_fail": 0, "tmc4331_ev_crc_fail": 0, "tmc4331_ev_ser_data_don": 0, "tmc4331_ev_biss_flag": 0, "tmc4331_ev_cover_don": 0, "tmc4331_ev_enc_vzero": 0, "tmc4331_ev_cl_max": 0, "tmc4331_ev_cl_fit": 0, "tmc4331_ev_stop_on_stal": 0, "tmc4331_ev_motor": 0, "tmc4331_ev_rst": 0, "tmc4331_st_target_reach": 0, "tmc4331_st_poscomp_reach": 0, "tmc4331_st_vel_reach": 0, "tmc4331_st_vel_po": 0, "tmc4331_st_vel_neg": 0, "tmc4331_st_ramp_acc": 0, "tmc4331_st_ramp_dec": 0, "tmc4331_st_stop_left_act": 0, "tmc4331_st_stop_right_act": 0, "tmc4331_st_virt_stop_left_act": 0, "tmc4331_st_virt_stop_right_act": 0, "tmc4331_st_home_error": 0, "tmc4331_st_enc_fail": 0, "tmc4331_rampmode_vel_hold": 0, "tmc4331_rampmode_vel_trapez": 0, "tmc4331_rampmode_vel_sshap": 0, "tmc4331_rampmode_pos_hold": 0, "tmc4331_rampmode_pos_trapez": 0, "tmc4331_rampmode_pos_sshap": 0, "tmc4331_refconf_stop_left_en": 0, "tmc4331_refconf_stop_right_en": 0, "tmc4331_refconf_pol_stop_left": 0, "tmc4331_refconf_pol_stop_right": 0, "tmc4331_refconf_inv_stop_dir": 0, "tmc4331_refconf_soft_stop_en": 0, "tmc4331_refconf_virt_left_lim_en": 0, "tmc4331_refconf_virt_right_lim_en": 0, "tmc4331_refconf_virt_stop_hard": 0, "tmc4331_refconf_virt_stop_linear": 0, "tmc4331_refconf_circular": 0, "tmc4331_refconf_stop_on_stal": 0, "tmc4331_refconf_drv_after_stal": 0, "tmc4331_refconf_circular_enc_en": 0, "tmc4331_use_astart_and_vstart_mask": 0, "tmc4331_use_astart_and_vstart_shift": 0, "tmc4331_direct_acc_val_en_mask": 0, "tmc4331_direct_acc_val_en_shift": 0, "tmc4331_direct_bow_val_en_mask": 0, "tmc4331_direct_bow_val_en_shift": 0, "tmc4331_step_inactive_pol_mask": 0, "tmc4331_step_inactive_pol_shift": 0, "tmc4331_toggle_step_mask": 0, "tmc4331_toggle_step_shift": 0, "tmc4331_pol_dir_out_mask": 0, "tmc4331_pol_dir_out_shift": 0, "tmc4331_sdin_mode_mask": 0, "tmc4331_sdin_mode_shift": 0, "tmc4331_pol_dir_in_mask": 0, "tmc4331_pol_dir_in_shift": 0, "tmc4331_sd_indirect_control_mask": 0, "tmc4331_sd_indirect_control_shift": 0, "tmc4331_stdby_clk_pin_assignment_mask": 0, "tmc4331_stdby_clk_pin_assignment_shift": 0, "tmc4331_intr_pol_mask": 0, "tmc4331_intr_pol_shift": 0, "tmc4331_invert_pol_target_reached_mask": 0, "tmc4331_invert_pol_target_reached_shift": 0, "tmc4331_fs_en_mask": 0, "tmc4331_fs_en_shift": 0, "tmc4331_fs_sdout_mask": 0, "tmc4331_fs_sdout_shift": 0, "tmc4331_dcstep_mode_mask": 0, "tmc4331_dcstep_mode_shift": 0, "tmc4331_pwm_out_en_mask": 0, "tmc4331_pwm_out_en_shift": 0, "tmc4331_automatic_direct_sdin_switch_off_mask": 0, "tmc4331_automatic_direct_sdin_switch_off_shift": 0, "tmc4331_circular_cnt_as_xlatch_mask": 0, "tmc4331_circular_cnt_as_xlatch_shift": 0, "tmc4331_reverse_motor_dir_mask": 0, "tmc4331_reverse_motor_dir_shift": 0, "tmc4331_intr_tr_pu_pd_en_mask": 0, "tmc4331_intr_tr_pu_pd_en_shift": 0, "tmc4331_intr_as_wired_and_mask": 0, "tmc4331_intr_as_wired_and_shift": 0, "tmc4331_tr_as_wired_and_mask": 0, "tmc4331_tr_as_wired_and_shift": 0, "tmc4331_stop_left_en_mask": 0, "tmc4331_stop_left_en_shift": 0, "tmc4331_stop_right_en_mask": 0, "tmc4331_stop_right_en_shift": 0, "tmc4331_pol_stop_left_mask": 0, "tmc4331_pol_stop_left_shift": 0, "tmc4331_pol_stop_right_mask": 0, "tmc4331_pol_stop_right_shift": 0, "tmc4331_invert_stop_direction_mask": 0, "tmc4331_invert_stop_direction_shift": 0, "tmc4331_soft_stop_en_mask": 0, "tmc4331_soft_stop_en_shift": 0, "tmc4331_virtual_left_limit_en_mask": 0, "tmc4331_virtual_left_limit_en_shift": 0, "tmc4331_virtual_right_limit_en_mask": 0, "tmc4331_virtual_right_limit_en_shift": 0, "tmc4331_virt_stop_mode_mask": 0, "tmc4331_virt_stop_mode_shift": 0, "tmc4331_latch_x_on_inactive_l_mask": 0, "tmc4331_latch_x_on_inactive_l_shift": 0, "tmc4331_latch_x_on_active_l_mask": 0, "tmc4331_latch_x_on_active_l_shift": 0, "tmc4331_latch_x_on_inactive_r_mask": 0, "tmc4331_latch_x_on_inactive_r_shift": 0, "tmc4331_latch_x_on_active_r_mask": 0, "tmc4331_latch_x_on_active_r_shift": 0, "tmc4331_stop_left_is_home_mask": 0, "tmc4331_stop_left_is_home_shift": 0, "tmc4331_home_event_mask": 0, "tmc4331_home_event_shift": 0, "tmc4331_start_home_tracking_mask": 0, "tmc4331_start_home_tracking_shift": 0, "tmc4331_clr_pos_at_target_mask": 0, "tmc4331_clr_pos_at_target_shift": 0, "tmc4331_circular_movement_en_mask": 0, "tmc4331_circular_movement_en_shift": 0, "tmc4331_pos_comp_output_mask": 0, "tmc4331_pos_comp_output_shift": 0, "tmc4331_stop_on_stall_mask": 0, "tmc4331_stop_on_stall_shift": 0, "tmc4331_drv_after_stall_mask": 0, "tmc4331_drv_after_stall_shift": 0, "tmc4331_modified_pos_copare_mask": 0, "tmc4331_modified_pos_copare_shift": 0, "tmc4331_automatic_cover_mask": 0, "tmc4331_automatic_cover_shift": 0, "tmc4331_circular_enc_en_mask": 0, "tmc4331_circular_enc_en_shift": 0, "tmc4331_start_en0_mask": 0, "tmc4331_start_en0_shift": 0, "tmc4331_start_en1_mask": 0, "tmc4331_start_en1_shift": 0, "tmc4331_start_en2_mask": 0, "tmc4331_start_en2_shift": 0, "tmc4331_start_en3_mask": 0, "tmc4331_start_en3_shift": 0, "tmc4331_start_en4_mask": 0, "tmc4331_start_en4_shift": 0, "tmc4331_trigger_events0_mask": 0, "tmc4331_trigger_events0_shift": 0, "tmc4331_trigger_events1_mask": 0, "tmc4331_trigger_events1_shift": 0, "tmc4331_trigger_events2_mask": 0, "tmc4331_trigger_events2_shift": 0, "tmc4331_trigger_events3_mask": 0, "tmc4331_trigger_events3_shift": 0, "tmc4331_pol_start_signal_mask": 0, "tmc4331_pol_start_signal_shift": 0, "tmc4331_immediate_start_in_mask": 0, "tmc4331_immediate_start_in_shift": 0, "tmc4331_busy_state_en_mask": 0, "tmc4331_busy_state_en_shift": 0, "tmc4331_pipeline_en0_mask": 0, "tmc4331_pipeline_en0_shift": 0, "tmc4331_pipeline_en1_mask": 0, "tmc4331_pipeline_en1_shift": 0, "tmc4331_pipeline_en2_mask": 0, "tmc4331_pipeline_en2_shift": 0, "tmc4331_pipeline_en3_mask": 0, "tmc4331_pipeline_en3_shift": 0, "tmc4331_shadow_option_mask": 0, "tmc4331_shadow_option_shift": 0, "tmc4331_cyclic_shadow_regs_mask": 0, "tmc4331_cyclic_shadow_regs_shift": 0, "tmc4331_shadow_miss_cnt_mask": 0, "tmc4331_shadow_miss_cnt_shift": 0, "tmc4331_xpipe_rewrite_reg0_mask": 0, "tmc4331_xpipe_rewrite_reg0_shift": 0, "tmc4331_xpipe_rewrite_reg1_mask": 0, "tmc4331_xpipe_rewrite_reg1_shift": 0, "tmc4331_xpipe_rewrite_reg2_mask": 0, "tmc4331_xpipe_rewrite_reg2_shift": 0, "tmc4331_xpipe_rewrite_reg3_mask": 0, "tmc4331_xpipe_rewrite_reg3_shift": 0, "tmc4331_xpipe_rewrite_reg4_mask": 0, "tmc4331_xpipe_rewrite_reg4_shift": 0, "tmc4331_xpipe_rewrite_reg5_mask": 0, "tmc4331_xpipe_rewrite_reg5_shift": 0, "tmc4331_xpipe_rewrite_reg6_mask": 0, "tmc4331_xpipe_rewrite_reg6_shift": 0, "tmc4331_xpipe_rewrite_reg7_mask": 0, "tmc4331_xpipe_rewrite_reg7_shift": 0, "tmc4331_sr_sd_in_mask": 0, "tmc4331_sr_sd_in_shift": 0, "tmc4331_filt_l_sd_in_mask": 0, "tmc4331_filt_l_sd_in_shift": 0, "tmc4331_sr_ref_mask": 0, "tmc4331_sr_ref_shift": 0, "tmc4331_filt_l_ref_mask": 0, "tmc4331_filt_l_ref_shift": 0, "tmc4331_sr_s_mask": 0, "tmc4331_sr_s_shift": 0, "tmc4331_filt_l_s_mask": 0, "tmc4331_filt_l_s_shift": 0, "tmc4331_spi_output_format_mask": 0, "tmc4331_spi_output_format_shift": 0, "tmc4331_mixed_decay_mask": 0, "tmc4331_mixed_decay_shift": 0, "tmc4331_auto_double_chopsync_mask": 0, "tmc4331_auto_double_chopsync_shift": 0, "tmc4331_stdby_on_stall_for_24x_mask": 0, "tmc4331_stdby_on_stall_for_24x_shift": 0, "tmc4331_stall_flag_instead_of_uv_en_mask": 0, "tmc4331_stall_flag_instead_of_uv_en_shift": 0, "tmc4331_stall_load_limit_mask": 0, "tmc4331_stall_load_limit_shift": 0, "tmc4331_pwm_phase_shft_en_mask": 0, "tmc4331_pwm_phase_shft_en_shift": 0, "tmc4331_three_phase_stepper_en_mask": 0, "tmc4331_three_phase_stepper_en_shift": 0, "tmc4331_autorepeat_cover_en_mask": 0, "tmc4331_autorepeat_cover_en_shift": 0, "tmc4331_cover_done_only_for_cover_mask": 0, "tmc4331_cover_done_only_for_cover_shift": 0, "tmc4331_scale_vale_transfer_en_mask": 0, "tmc4331_scale_vale_transfer_en_shift": 0, "tmc4331_disable_polling_mask": 0, "tmc4331_disable_polling_shift": 0, "tmc4331_poll_block_exp_mask": 0, "tmc4331_poll_block_exp_shift": 0, "tmc4331_sck_low_before_csn_mask": 0, "tmc4331_sck_low_before_csn_shift": 0, "tmc4331_new_out_bit_at_rise_mask": 0, "tmc4331_new_out_bit_at_rise_shift": 0, "tmc4331_dac_cmd_length_mask": 0, "tmc4331_dac_cmd_length_shift": 0, "tmc4331_cover_data_length_mask": 0, "tmc4331_cover_data_length_shift": 0, "tmc4331_spi_out_low_time_mask": 0, "tmc4331_spi_out_low_time_shift": 0, "tmc4331_spi_out_high_time_mask": 0, "tmc4331_spi_out_high_time_shift": 0, "tmc4331_hold_current_scale_en_mask": 0, "tmc4331_hold_current_scale_en_shift": 0, "tmc4331_drive_current_scale_en_mask": 0, "tmc4331_drive_current_scale_en_shift": 0, "tmc4331_boost_current_on_acc_en_mask": 0, "tmc4331_boost_current_on_acc_en_shift": 0, "tmc4331_boost_current_on_dec_en_mask": 0, "tmc4331_boost_current_on_dec_en_shift": 0, "tmc4331_boost_current_after_start_en_mask": 0, "tmc4331_boost_current_after_start_en_shift": 0, "tmc4331_sec_drive_current_scale_en_mask": 0, "tmc4331_sec_drive_current_scale_en_shift": 0, "tmc4331_freewheeling_en_mask": 0, "tmc4331_freewheeling_en_shift": 0, "tmc4331_pwm_scale_en_mask": 0, "tmc4331_pwm_scale_en_shift": 0, "tmc4331_pwm_ampl_mask": 0, "tmc4331_pwm_ampl_shift": 0, "tmc4331_boost_scale_val_mask": 0, "tmc4331_boost_scale_val_shift": 0, "tmc4331_drv1_scale_val_mask": 0, "tmc4331_drv1_scale_val_shift": 0, "tmc4331_drv2_scale_val_mask": 0, "tmc4331_drv2_scale_val_shift": 0, "tmc4331_hold_scale_val_mask": 0, "tmc4331_hold_scale_val_shift": 0, "tmc4331_mstep_per_fs_mask": 0, "tmc4331_mstep_per_fs_shift": 0, "tmc4331_fs_per_rev_mask": 0, "tmc4331_fs_per_rev_shift": 0, "tmc4331_sg_mask": 0, "tmc4331_sg_shift": 0, "tmc4331_ot_mask": 0, "tmc4331_ot_shift": 0, "tmc4331_otpw_mask": 0, "tmc4331_otpw_shift": 0, "tmc4331_s2ga_mask": 0, "tmc4331_s2ga_shift": 0, "tmc4331_s2gb_mask": 0, "tmc4331_s2gb_shift": 0, "tmc4331_ola_mask": 0, "tmc4331_ola_shift": 0, "tmc4331_olb_mask": 0, "tmc4331_olb_shift": 0, "tmc4331_stst_mask": 0, "tmc4331_stst_shift": 0, "tmc4331_uv_sf_mask": 0, "tmc4331_uv_sf_shift": 0, "tmc4331_oca_mask": 0, "tmc4331_oca_shift": 0, "tmc4331_ocb_mask": 0, "tmc4331_ocb_shift": 0, "tmc4331_ochs_mask": 0, "tmc4331_ochs_shift": 0, "tmc4331_target_reached_mask": 0, "tmc4331_target_reached_shift": 0, "tmc4331_pos_comp_reached_mask": 0, "tmc4331_pos_comp_reached_shift": 0, "tmc4331_vel_reached_mask": 0, "tmc4331_vel_reached_shift": 0, "tmc4331_vel_state_00_mask": 0, "tmc4331_vel_state_00_shift": 0, "tmc4331_vel_state_01_mask": 0, "tmc4331_vel_state_01_shift": 0, "tmc4331_vel_state_10_mask": 0, "tmc4331_vel_state_10_shift": 0, "tmc4331_ramp_state_00_mask": 0, "tmc4331_ramp_state_00_shift": 0, "tmc4331_ramp_state_01_mask": 0, "tmc4331_ramp_state_01_shift": 0, "tmc4331_ramp_state_10_mask": 0, "tmc4331_ramp_state_10_shift": 0, "tmc4331_max_phase_trap_mask": 0, "tmc4331_max_phase_trap_shift": 0, "tmc4331_stopl_event_mask": 0, "tmc4331_stopl_event_shift": 0, "tmc4331_stopr_event_mask": 0, "tmc4331_stopr_event_shift": 0, "tmc4331_vstopl_active_mask": 0, "tmc4331_vstopl_active_shift": 0, "tmc4331_home_error_mask": 0, "tmc4331_home_error_shift": 0, "tmc4331_xlatch_done_mask": 0, "tmc4331_xlatch_done_shift": 0, "tmc4331_fs_active_mask": 0, "tmc4331_fs_active_shift": 0, "tmc4331_cover_done_mask": 0, "tmc4331_cover_done_shift": 0, "tmc4331_motor_ev_mask": 0, "tmc4331_motor_ev_shift": 0, "tmc4331_rst_ev_mask": 0, "tmc4331_rst_ev_shift": 0, "tmc4331_target_reached_f_mask": 0, "tmc4331_target_reached_f_shift": 0, "tmc4331_pos_comp_reached_f_mask": 0, "tmc4331_pos_comp_reached_f_shift": 0, "tmc4331_vel_reached_f_mask": 0, "tmc4331_vel_reached_f_shift": 0, "tmc4331_vel_state_f_mask": 0, "tmc4331_vel_state_f_shift": 0, "tmc4331_ramp_state_f_mask": 0, "tmc4331_ramp_state_f_shift": 0, "tmc4331_stopl_active_f_mask": 0, "tmc4331_stopl_active_f_shift": 0, "tmc4331_stopr_active_f_mask": 0, "tmc4331_stopr_active_f_shift": 0, "tmc4331_vstopl_active_f_mask": 0, "tmc4331_vstopl_active_f_shift": 0, "tmc4331_vstopr_active_f_mask": 0, "tmc4331_vstopr_active_f_shift": 0, "tmc4331_active_stall_f_mask": 0, "tmc4331_active_stall_f_shift": 0, "tmc4331_home_error_f_mask": 0, "tmc4331_home_error_f_shift": 0, "tmc4331_fs_active_f_mask": 0, "tmc4331_fs_active_f_shift": 0, "tmc4331_stp_length_add_mask": 0, "tmc4331_stp_length_add_shift": 0, "tmc4331_dir_setup_time_mask": 0, "tmc4331_dir_setup_time_shift": 0, "tmc4331_start_out_add_mask": 0, "tmc4331_start_out_add_shift": 0, "tmc4331_gear_ratio_mask": 0, "tmc4331_gear_ratio_shift": 0, "tmc4331_start_delay_mask": 0, "tmc4331_start_delay_shift": 0, "tmc4331_clk_gating_delay_mask": 0, "tmc4331_clk_gating_delay_shift": 0, "tmc4331_stdby_delay_mask": 0, "tmc4331_stdby_delay_shift": 0, "tmc4331_freewheel_delay_mask": 0, "tmc4331_freewheel_delay_shift": 0, "tmc4331_vdrv_scale_limit_mask": 0, "tmc4331_vdrv_scale_limit_shift": 0, "tmc4331_pwm_vmax_mask": 0, "tmc4331_pwm_vmax_shift": 0, "tmc4331_up_scale_delay_mask": 0, "tmc4331_up_scale_delay_shift": 0, "tmc4331_hold_scale_delay_mask": 0, "tmc4331_hold_scale_delay_shift": 0, "tmc4331_drv_scale_delay_mask": 0, "tmc4331_drv_scale_delay_shift": 0, "tmc4331_boost_time_mask": 0, "tmc4331_boost_time_shift": 0, "tmc4331_spi_switch_vel_mask": 0, "tmc4331_spi_switch_vel_shift": 0, "tmc4331_dac_addr_a_mask": 0, "tmc4331_dac_addr_a_shift": 0, "tmc4331_dac_addr_b_mask": 0, "tmc4331_dac_addr_b_shift": 0, "tmc4331_home_safety_margin_mask": 0, "tmc4331_home_safety_margin_shift": 0, "tmc4331_pwm_freq_mask": 0, "tmc4331_pwm_freq_shift": 0, "tmc4331_chopsync_div_mask": 0, "tmc4331_chopsync_div_shift": 0, "tmc4331_operation_mode_mask": 0, "tmc4331_operation_mode_shift": 0, "tmc4331_ramp_profile_mask": 0, "tmc4331_ramp_profile_shift": 0, "tmc4331_xactual_mask": 0, "tmc4331_xactual_shift": 0, "tmc4331_vactual_mask": 0, "tmc4331_vactual_shift": 0, "tmc4331_aactual_mask": 0, "tmc4331_aactual_shift": 0, "tmc4331_vmax_mask": 0, "tmc4331_vmax_shift": 0, "tmc4331_vstart_mask": 0, "tmc4331_vstart_shift": 0, "tmc4331_vstop_mask": 0, "tmc4331_vstop_shift": 0, "tmc4331_vbreak_mask": 0, "tmc4331_vbreak_shift": 0, "tmc4331_frequency_mode_mask": 0, "tmc4331_frequency_mode_shift": 0, "tmc4331_direct_mode_mask": 0, "tmc4331_direct_mode_shift": 0, "tmc4331_sign_aact_mask": 0, "tmc4331_sign_aact_shift": 0, "tmc4331_clk_freq_mask": 0, "tmc4331_clk_freq_shift": 0, "tmc4331_pos_comp_mask": 0, "tmc4331_pos_comp_shift": 0, "tmc4331_virt_stop_left_mask": 0, "tmc4331_virt_stop_left_shift": 0, "tmc4331_virt_stop_right_mask": 0, "tmc4331_virt_stop_right_shift": 0, "tmc4331_x_home_mask": 0, "tmc4331_x_home_shift": 0, "tmc4331_x_latch_mask": 0, "tmc4331_x_latch_shift": 0, "tmc4331_rev_cnt_mask": 0, "tmc4331_rev_cnt_shift": 0, "tmc4331_x_range_mask": 0, "tmc4331_x_range_shift": 0, "tmc4331_xtarget_mask": 0, "tmc4331_xtarget_shift": 0, "tmc4331_x_pipe0_mask": 0, "tmc4331_x_pipe0_shift": 0, "tmc4331_x_pipe1_mask": 0, "tmc4331_x_pipe1_shift": 0, "tmc4331_x_pipe2_mask": 0, "tmc4331_x_pipe2_shift": 0, "tmc4331_x_pipe3_mask": 0, "tmc4331_x_pipe3_shift": 0, "tmc4331_x_pipe4_mask": 0, "tmc4331_x_pipe4_shift": 0, "tmc4331_x_pipe5_mask": 0, "tmc4331_x_pipe5_shift": 0, "tmc4331_x_pipe6_mask": 0, "tmc4331_x_pipe6_shift": 0, "tmc4331_x_pipe7_mask": 0, "tmc4331_x_pipe7_shift": 0, "tmc4331_sh_reg0_vmax_mask": 0, "tmc4331_sh_reg0_vmax_shift": 0, "tmc4331_sh_reg1_amax_mask": 0, "tmc4331_sh_reg1_amax_shift": 0, "tmc4331_sh_reg2_dmax_mask": 0, "tmc4331_sh_reg2_dmax_shift": 0, "tmc4331_sh_reg3_astart_mask": 0, "tmc4331_sh_reg3_astart_shift": 0, "tmc4331_sh_reg3_bow1_mask": 0, "tmc4331_sh_reg3_bow1_shift": 0, "tmc4331_sh_reg4_dfinal_mask": 0, "tmc4331_sh_reg4_dfinal_shift": 0, "tmc4331_sh_reg4_bow2_mask": 0, "tmc4331_sh_reg4_bow2_shift": 0, "tmc4331_sh_reg5_vbreak_mask": 0, "tmc4331_sh_reg5_vbreak_shift": 0, "tmc4331_sh_reg5_bow3_mask": 0, "tmc4331_sh_reg5_bow3_shift": 0, "tmc4331_sh_reg6_vstart_mask": 0, "tmc4331_sh_reg6_vstart_shift": 0, "tmc4331_sh_reg6_bow4_mask": 0, "tmc4331_sh_reg6_bow4_shift": 0, "tmc4331_sh_reg6_vstop_mask": 0, "tmc4331_sh_reg6_vstop_shift": 0, "tmc4331_sh_reg7_vstop_mask": 0, "tmc4331_sh_reg7_vstop_shift": 0, "tmc4331_sh_reg7_vmax_mask": 0, "tmc4331_sh_reg7_vmax_shift": 0, "tmc4331_sh_reg8_bow1_mask": 0, "tmc4331_sh_reg8_bow1_shift": 0, "tmc4331_sh_reg8_amax_mask": 0, "tmc4331_sh_reg8_amax_shift": 0, "tmc4331_sh_reg9_bow2_mask": 0, "tmc4331_sh_reg9_bow2_shift": 0, "tmc4331_sh_reg9_dmax_mask": 0, "tmc4331_sh_reg9_dmax_shift": 0, "tmc4331_sh_reg10_bow3_mask": 0, "tmc4331_sh_reg10_bow3_shift": 0, "tmc4331_sh_reg10_bow1_mask": 0, "tmc4331_sh_reg10_bow1_shift": 0, "tmc4331_sh_reg10_astart_mask": 0, "tmc4331_sh_reg10_astart_shift": 0, "tmc4331_sh_reg11_bow4_mask": 0, "tmc4331_sh_reg11_bow4_shift": 0, "tmc4331_sh_reg11_bow2_mask": 0, "tmc4331_sh_reg11_bow2_shift": 0, "tmc4331_sh_reg11_dfinal_mask": 0, "tmc4331_sh_reg11_dfinal_shift": 0, "tmc4331_sh_reg12_bow3_mask": 0, "tmc4331_sh_reg12_bow3_shift": 0, "tmc4331_sh_reg12_vbreak_mask": 0, "tmc4331_sh_reg12_vbreak_shift": 0, "tmc4331_sh_reg13_bow4_mask": 0, "tmc4331_sh_reg13_bow4_shift": 0, "tmc4331_sh_reg13_vstart_mask": 0, "tmc4331_sh_reg13_vstart_shift": 0, "tmc4331_sh_reg13_vstop_mask": 0, "tmc4331_sh_reg13_vstop_shift": 0, "tmc4331_clk_gating_reg_mask": 0, "tmc4331_clk_gating_reg_shift": 0, "tmc4331_reset_reg_mask": 0, "tmc4331_reset_reg_shift": 0, "tmc4331_fs_vel_mask": 0, "tmc4331_fs_vel_shift": 0, "tmc4331_dc_vel_mask": 0, "tmc4331_dc_vel_shift": 0, "tmc4331_dc_time_mask": 0, "tmc4331_dc_time_shift": 0, "tmc4331_dc_sg_mask": 0, "tmc4331_dc_sg_shift": 0, "tmc4331_dc_blktime_mask": 0, "tmc4331_dc_blktime_shift": 0, "tmc4331_dc_lsptm_mask": 0, "tmc4331_dc_lsptm_shift": 0, "tmc4331_vstall_limit_mask": 0, "tmc4331_vstall_limit_shift": 0, "tmc4331_polling_status_mask": 0, "tmc4331_polling_status_shift": 0, "tmc4331_cover_low_mask": 0, "tmc4331_cover_low_shift": 0, "tmc4331_polling_reg_gstat_mask": 0, "tmc4331_polling_reg_gstat_shift": 0, "tmc4331_polling_reg_pwm_scale_mask": 0, "tmc4331_polling_reg_pwm_scale_shift": 0, "tmc4331_polling_reg_lost_steps_mask": 0, "tmc4331_polling_reg_lost_steps_shift": 0, "tmc4331_cover_high_mask": 0, "tmc4331_cover_high_shift": 0, "tmc4331_cover_drv_low_mask": 0, "tmc4331_cover_drv_low_shift": 0, "tmc4331_cover_drv_high_mask": 0, "tmc4331_cover_drv_high_shift": 0, "tmc4331_mslut_0_mask": 0, "tmc4331_mslut_0_shift": 0, "tmc4331_mslut_1_mask": 0, "tmc4331_mslut_1_shift": 0, "tmc4331_mslut_2_mask": 0, "tmc4331_mslut_2_shift": 0, "tmc4331_mslut_3_mask": 0, "tmc4331_mslut_3_shift": 0, "tmc4331_mslut_4_mask": 0, "tmc4331_mslut_4_shift": 0, "tmc4331_mslut_5_mask": 0, "tmc4331_mslut_5_shift": 0, "tmc4331_mslut_6_mask": 0, "tmc4331_mslut_6_shift": 0, "tmc4331_mslut_7_mask": 0, "tmc4331_mslut_7_shift": 0, "tmc4331_mslutsel_mask": 0, "tmc4331_mslutsel_shift": 0, "tmc4331_mscnt_mask": 0, "tmc4331_mscnt_shift": 0, "tmc4331_msoffset_mask": 0, "tmc4331_msoffset_shift": 0, "tmc4331_currenta_mask": 0, "tmc4331_currenta_shift": 0, "tmc4331_currentb_mask": 0, "tmc4331_currentb_shift": 0, "tmc4331_currenta_spi_mask": 0, "tmc4331_currenta_spi_shift": 0, "tmc4331_currentb_spi_mask": 0, "tmc4331_currentb_spi_shift": 0, "tmc4331_tzerowait_mask": 0, "tmc4331_tzerowait_shift": 0, "tmc4331_scale_param_mask": 0, "tmc4331_scale_param_shift": 0, "tmc4331_circular_dec_mask": 0, "tmc4331_circular_dec_shift": 0, "tmc4331_start_sin_mask": 0, "tmc4331_start_sin_shift": 0, "tmc4331_start_sin90_120_mask": 0, "tmc4331_start_sin90_120_shift": 0, "tmc4331_dac_offset_mask": 0, "tmc4331_dac_offset_shift": 0, "tmc4331_version_no_mask": 0, "tmc4331_version_no_shift": 0, "tmc4331_general_conf": 0, "tmc4331_reference_conf": 0, "tmc4331_start_conf": 0, "tmc4331_input_filt_conf": 0, "tmc4331_spiout_conf": 0, "tmc4331_current_conf": 0, "tmc4331_scale_valu": 0, "tmc4331_step_conf": 0, "tmc4331_spi_status_select": 0, "tmc4331_event_clear_conf": 0, "tmc4331_intr_conf": 0, "tmc4331_event": 0, "tmc4331_statu": 0, "tmc4331_stp_length_add": 0, "tmc4331_dir_setup_tim": 0, "tmc4331_start_out_add": 0, "tmc4331_gear_ratio": 0, "tmc4331_start_delai": 0, "tmc4331_clk_gating_delai": 0, "tmc4331_stdby_delai": 0, "tmc4331_freewheel_delai": 0, "tmc4331_vdrv_scale_limit": 0, "tmc4331_pwm_vmax": 0, "tmc4331_up_scale_delai": 0, "tmc4331_hold_scale_delai": 0, "tmc4331_drv_scale_delai": 0, "tmc4331_boost_tim": 0, "tmc4331_dac_addr_a": 0, "tmc4331_dac_addr_b": 0, "tmc4331_spi_switch_vel": 0, "tmc4331_home_safety_margin": 0, "tmc4331_pwm_freq": 0, "tmc4331_chopsync_div": 0, "tmc4331_rampmod": 0, "tmc4331_xactual": 0, "tmc4331_vactual": 0, "tmc4331_aactual": 0, "tmc4331_vmax": 0, "tmc4331_vstart": 0, "tmc4331_vstop": 0, "tmc4331_vbreak": 0, "tmc4331_amax": 0, "tmc4331_dmax": 0, "tmc4331_astart": 0, "tmc4331_sign_aact": 0, "tmc4331_dfinal": 0, "tmc4331_dstop": 0, "tmc4331_bow1": 0, "tmc4331_bow2": 0, "tmc4331_bow3": 0, "tmc4331_bow4": 0, "tmc4331_clk_freq": 0, "tmc4331_pos_comp": 0, "tmc4331_virt_stop_left": 0, "tmc4331_virt_stop_right": 0, "tmc4331_x_home": 0, "tmc4331_x_latch_rd": 0, "tmc4331_rev_cnt_rd": 0, "tmc4331_x_range_wr": 0, "tmc4331_x_target": 0, "tmc4331_x_pipe0": 0, "tmc4331_x_pipe1": 0, "tmc4331_x_pipe2": 0, "tmc4331_x_pipe3": 0, "tmc4331_x_pipe4": 0, "tmc4331_x_pipe5": 0, "tmc4331_x_pipe6": 0, "tmc4331_x_pipe7": 0, "tmc4331_sh_reg0": 0, "tmc4331_sh_reg1": 0, "tmc4331_sh_reg2": 0, "tmc4331_sh_reg3": 0, "tmc4331_sh_reg4": 0, "tmc4331_sh_reg5": 0, "tmc4331_sh_reg6": 0, "tmc4331_sh_reg7": 0, "tmc4331_sh_reg8": 0, "tmc4331_sh_reg9": 0, "tmc4331_sh_reg10": 0, "tmc4331_sh_reg11": 0, "tmc4331_sh_reg12": 0, "tmc4331_sh_reg13": 0, "tmc4331_clk_gating_reg": 0, "tmc4331_reset_reg": 0, "tmc4331_fs_vel_wr": 0, "tmc4331_dc_vel_wr": 0, "tmc4331_dc_time_wr": 0, "tmc4331_dc_sg_wr": 0, "tmc4331_dc_blktime_wr": 0, "tmc4331_dc_lsptm_wr": 0, "tmc4331_synchro_set": 0, "tmc4331_vstall_limit_wr": 0, "tmc4331_cover_low_wr": 0, "tmc4331_polling_status_rd": 0, "tmc4331_cover_high_wr": 0, "tmc4331_polling_reg_wr": 0, "tmc4331_cover_drv_low_rd": 0, "tmc4331_cover_drv_high_rd": 0, "tmc4331_mslut_0_wr": 0, "tmc4331_mslut_1_wr": 0, "tmc4331_mslut_2_wr": 0, "tmc4331_mslut_3_wr": 0, "tmc4331_mslut_4_wr": 0, "tmc4331_mslut_5_wr": 0, "tmc4331_mslut_6_wr": 0, "tmc4331_mslut_7_wr": 0, "tmc4331_mslutsel_wr": 0, "tmc4331_mscnt_rd": 0, "tmc4331_msoffset_wr": 0, "tmc4331_currenta_rd": 0, "tmc4331_currentb_rd": 0, "tmc4331_currenta_spi_rd": 0, "tmc4331_currentb_spi_rd": 0, "tmc4331_tzerowait_wr": 0, "tmc4331_scale_param_rd": 0, "tmc4331_circular_dec_wr": 0, "tmc4331_start_sin_wr": 0, "tmc4331_start_sin90_120_wr": 0, "tmc4331_dac_offset_wr": 0, "tmc4331_version_no_rd": 0, "tmc4331_scaleval_boost": 0, "tmc4331_scaleval_drv1": 0, "tmc4331_scaleval_drv2": 0, "tmc4331_scaleval_hold": 0, "tmc4361a_readwritearrai": 0, "tmc4361a_writedatagram": 0, "tmc4361a_writeint": 0, "tmc4361a_readint": 0, "tmc4361a_readwritecov": 0, "tmc4361a_init": 0, "tmc4361a_fillshadowregist": 0, "tmc4361a_reset": 0, "tmc4361a_restor": 0, "tmc4361a_setregisterresetst": 0, "tmc4361a_setcallback": 0, "tmc4361a_callback": 0, "tmc4361a_writeconfigur": 0, "tmc4361a_periodicjob": 0, "tmc4361a_rot": 0, "tmc4361a_right": 0, "tmc4361a_left": 0, "tmc4361a_stop": 0, "tmc4361a_moveto": 0, "tmc4361a_movebi": 0, "tmc4361a_discardvelocitydecim": 0, "tmc4361a_movetonextfullstep": 0, "tmc4361a_calibrateclosedloop": 0, "tmc4361a_regist": 0, "tmc4361a_const": 0, "tmc4361a_field": 0, "tmc4361a_field_read": 0, "tmc4361a_field_writ": 0, "tmc4361a_defaultregisterresetst": 0, "tmc4361a_defaultregisteraccess": 0, "tmc4361a_registerconst": 0, "0xffffffff": 0, "0x56": 0, "0x00a000a0": 0, "0x57": 0, "0x00f00000": 0, "0x58": 0, "0x00000190": 0, "0x00ffffff": 0, "0x71": 0, "0x72": 0, "0x73": 0, "0x74": 0, "0x75": 0, "0x76": 0, "0x77": 0, "0x78": 0, "0x7e": 0, "tmc4361a_motor": 0, "tmc4361a_write_bit": 0, "tmc4361a_address_mask": 0, "tmc4361a_max_veloc": 0, "tmc4361a_max_acceler": 0, "tmc4361a_cover_don": 0, "tmc4361a_ramp_hold": 0, "tmc4361a_ramp_trapez": 0, "tmc4361a_ramp_sshap": 0, "tmc4361a_ramp_posit": 0, "tmc4361a_use_astart_and_vstart_mask": 0, "tmc4361a_use_astart_and_vstart_shift": 0, "tmc4361a_direct_acc_val_en_mask": 0, "tmc4361a_direct_acc_val_en_shift": 0, "tmc4361a_direct_bow_val_en_mask": 0, "tmc4361a_direct_bow_val_en_shift": 0, "tmc4361a_step_inactive_pol_mask": 0, "tmc4361a_step_inactive_pol_shift": 0, "tmc4361a_toggle_step_mask": 0, "tmc4361a_toggle_step_shift": 0, "tmc4361a_pol_dir_out_mask": 0, "tmc4361a_pol_dir_out_shift": 0, "tmc4361a_sdin_mode_mask": 0, "tmc4361a_sdin_mode_shift": 0, "tmc4361a_pol_dir_in_mask": 0, "tmc4361a_pol_dir_in_shift": 0, "tmc4361a_sd_indirect_control_mask": 0, "tmc4361a_sd_indirect_control_shift": 0, "tmc4361a_serial_enc_in_mode_mask": 0, "tmc4361a_serial_enc_in_mode_shift": 0, "tmc4361a_diff_enc_in_disable_mask": 0, "tmc4361a_diff_enc_in_disable_shift": 0, "tmc4361a_stdby_clk_pin_assignment_mask": 0, "tmc4361a_stdby_clk_pin_assignment_shift": 0, "tmc4361a_intr_pol_mask": 0, "tmc4361a_intr_pol_shift": 0, "tmc4361a_invert_pol_target_reached_mask": 0, "tmc4361a_invert_pol_target_reached_shift": 0, "tmc4361a_fs_en_mask": 0, "tmc4361a_fs_en_shift": 0, "tmc4361a_fs_sdout_mask": 0, "tmc4361a_fs_sdout_shift": 0, "tmc4361a_dcstep_mode_mask": 0, "tmc4361a_dcstep_mode_shift": 0, "tmc4361a_pwm_out_en_mask": 0, "tmc4361a_pwm_out_en_shift": 0, "tmc4361a_serial_enc_out_enable_mask": 0, "tmc4361a_serial_enc_out_enable_shift": 0, "tmc4361a_serial_enc_out_diff_disable_mask": 0, "tmc4361a_serial_enc_out_diff_disable_shift": 0, "tmc4361a_automatic_direct_sdin_switch_off_mask": 0, "tmc4361a_automatic_direct_sdin_switch_off_shift": 0, "tmc4361a_circular_cnt_as_xlatch_mask": 0, "tmc4361a_circular_cnt_as_xlatch_shift": 0, "tmc4361a_reverse_motor_dir_mask": 0, "tmc4361a_reverse_motor_dir_shift": 0, "tmc4361a_intr_tr_pu_pd_en_mask": 0, "tmc4361a_intr_tr_pu_pd_en_shift": 0, "tmc4361a_intr_as_wired_and_mask": 0, "tmc4361a_intr_as_wired_and_shift": 0, "tmc4361a_tr_as_wired_and_mask": 0, "tmc4361a_tr_as_wired_and_shift": 0, "tmc4361a_stop_left_en_mask": 0, "tmc4361a_stop_left_en_shift": 0, "tmc4361a_stop_right_en_mask": 0, "tmc4361a_stop_right_en_shift": 0, "tmc4361a_pol_stop_left_mask": 0, "tmc4361a_pol_stop_left_shift": 0, "tmc4361a_pol_stop_right_mask": 0, "tmc4361a_pol_stop_right_shift": 0, "tmc4361a_invert_stop_direction_mask": 0, "tmc4361a_invert_stop_direction_shift": 0, "tmc4361a_soft_stop_en_mask": 0, "tmc4361a_soft_stop_en_shift": 0, "tmc4361a_virtual_left_limit_en_mask": 0, "tmc4361a_virtual_left_limit_en_shift": 0, "tmc4361a_virtual_right_limit_en_mask": 0, "tmc4361a_virtual_right_limit_en_shift": 0, "tmc4361a_virt_stop_mode_mask": 0, "tmc4361a_virt_stop_mode_shift": 0, "tmc4361a_latch_x_on_inactive_l_mask": 0, "tmc4361a_latch_x_on_inactive_l_shift": 0, "tmc4361a_latch_x_on_active_l_mask": 0, "tmc4361a_latch_x_on_active_l_shift": 0, "tmc4361a_latch_x_on_inactive_r_mask": 0, "tmc4361a_latch_x_on_inactive_r_shift": 0, "tmc4361a_latch_x_on_active_r_mask": 0, "tmc4361a_latch_x_on_active_r_shift": 0, "tmc4361a_stop_left_is_home_mask": 0, "tmc4361a_stop_left_is_home_shift": 0, "tmc4361a_home_event_mask": 0, "tmc4361a_home_event_shift": 0, "tmc4361a_start_home_tracking_mask": 0, "tmc4361a_start_home_tracking_shift": 0, "tmc4361a_clr_pos_at_target_mask": 0, "tmc4361a_clr_pos_at_target_shift": 0, "tmc4361a_circular_movement_en_mask": 0, "tmc4361a_circular_movement_en_shift": 0, "tmc4361a_pos_comp_output_mask": 0, "tmc4361a_pos_comp_output_shift": 0, "tmc4361a_pos_comp_source_mask": 0, "tmc4361a_pos_comp_source_shift": 0, "tmc4361a_stop_on_stall_mask": 0, "tmc4361a_stop_on_stall_shift": 0, "tmc4361a_drv_after_stall_mask": 0, "tmc4361a_drv_after_stall_shift": 0, "tmc4361a_modified_pos_copare_mask": 0, "tmc4361a_modified_pos_copare_shift": 0, "tmc4361a_automatic_cover_mask": 0, "tmc4361a_automatic_cover_shift": 0, "tmc4361a_circular_enc_en_mask": 0, "tmc4361a_circular_enc_en_shift": 0, "tmc4361a_start_en0_mask": 0, "tmc4361a_start_en0_shift": 0, "tmc4361a_start_en1_mask": 0, "tmc4361a_start_en1_shift": 0, "tmc4361a_start_en2_mask": 0, "tmc4361a_start_en2_shift": 0, "tmc4361a_start_en3_mask": 0, "tmc4361a_start_en3_shift": 0, "tmc4361a_start_en4_mask": 0, "tmc4361a_start_en4_shift": 0, "tmc4361a_trigger_events0_mask": 0, "tmc4361a_trigger_events0_shift": 0, "tmc4361a_trigger_events1_mask": 0, "tmc4361a_trigger_events1_shift": 0, "tmc4361a_trigger_events2_mask": 0, "tmc4361a_trigger_events2_shift": 0, "tmc4361a_trigger_events3_mask": 0, "tmc4361a_trigger_events3_shift": 0, "tmc4361a_pol_start_signal_mask": 0, "tmc4361a_pol_start_signal_shift": 0, "tmc4361a_immediate_start_in_mask": 0, "tmc4361a_immediate_start_in_shift": 0, "tmc4361a_busy_state_en_mask": 0, "tmc4361a_busy_state_en_shift": 0, "tmc4361a_pipeline_en0_mask": 0, "tmc4361a_pipeline_en0_shift": 0, "tmc4361a_pipeline_en1_mask": 0, "tmc4361a_pipeline_en1_shift": 0, "tmc4361a_pipeline_en2_mask": 0, "tmc4361a_pipeline_en2_shift": 0, "tmc4361a_pipeline_en3_mask": 0, "tmc4361a_pipeline_en3_shift": 0, "tmc4361a_shadow_option_mask": 0, "tmc4361a_shadow_option_shift": 0, "tmc4361a_cyclic_shadow_regs_mask": 0, "tmc4361a_cyclic_shadow_regs_shift": 0, "tmc4361a_shadow_miss_cnt_mask": 0, "tmc4361a_shadow_miss_cnt_shift": 0, "tmc4361a_xpipe_rewrite_reg0_mask": 0, "tmc4361a_xpipe_rewrite_reg0_shift": 0, "tmc4361a_xpipe_rewrite_reg1_mask": 0, "tmc4361a_xpipe_rewrite_reg1_shift": 0, "tmc4361a_xpipe_rewrite_reg2_mask": 0, "tmc4361a_xpipe_rewrite_reg2_shift": 0, "tmc4361a_xpipe_rewrite_reg3_mask": 0, "tmc4361a_xpipe_rewrite_reg3_shift": 0, "tmc4361a_xpipe_rewrite_reg4_mask": 0, "tmc4361a_xpipe_rewrite_reg4_shift": 0, "tmc4361a_xpipe_rewrite_reg5_mask": 0, "tmc4361a_xpipe_rewrite_reg5_shift": 0, "tmc4361a_xpipe_rewrite_reg6_mask": 0, "tmc4361a_xpipe_rewrite_reg6_shift": 0, "tmc4361a_xpipe_rewrite_reg7_mask": 0, "tmc4361a_xpipe_rewrite_reg7_shift": 0, "tmc4361a_sr_enc_in_mask": 0, "tmc4361a_sr_enc_in_shift": 0, "tmc4361a_filt_l_enc_in_mask": 0, "tmc4361a_filt_l_enc_in_shift": 0, "tmc4361a_sd_filt0_mask": 0, "tmc4361a_sd_filt0_shift": 0, "tmc4361a_sr_ref_mask": 0, "tmc4361a_sr_ref_shift": 0, "tmc4361a_filt_l_ref_mask": 0, "tmc4361a_filt_l_ref_shift": 0, "tmc4361a_sd_filt1_mask": 0, "tmc4361a_sd_filt1_shift": 0, "tmc4361a_sr_s_mask": 0, "tmc4361a_sr_s_shift": 0, "tmc4361a_filt_l_s_mask": 0, "tmc4361a_filt_l_s_shift": 0, "tmc4361a_sd_filt2_mask": 0, "tmc4361a_sd_filt2_shift": 0, "tmc4361a_sr_enc_out_mask": 0, "tmc4361a_sr_enc_out_shift": 0, "tmc4361a_filt_l_enc_out_mask": 0, "tmc4361a_filt_l_enc_out_shift": 0, "tmc4361a_sd_filt3_mask": 0, "tmc4361a_sd_filt3_shift": 0, "tmc4361a_spi_output_format_mask": 0, "tmc4361a_spi_output_format_shift": 0, "tmc4361a_ssi_out_mtime_mask": 0, "tmc4361a_ssi_out_mtime_shift": 0, "tmc4361a_mixed_decay_mask": 0, "tmc4361a_mixed_decay_shift": 0, "tmc4361a_auto_double_chopsync_mask": 0, "tmc4361a_auto_double_chopsync_shift": 0, "tmc4361a_stdby_on_stall_for_24x_mask": 0, "tmc4361a_stdby_on_stall_for_24x_shift": 0, "tmc4361a_stall_flag_instead_of_uv_en_mask": 0, "tmc4361a_stall_flag_instead_of_uv_en_shift": 0, "tmc4361a_stall_load_limit_mask": 0, "tmc4361a_stall_load_limit_shift": 0, "tmc4361a_pwm_phase_shft_en_mask": 0, "tmc4361a_pwm_phase_shft_en_shift": 0, "tmc4361a_three_phase_stepper_en_mask": 0, "tmc4361a_three_phase_stepper_en_shift": 0, "tmc4361a_autorepeat_cover_en_mask": 0, "tmc4361a_autorepeat_cover_en_shift": 0, "tmc4361a_cover_done_only_for_cover_mask": 0, "tmc4361a_cover_done_only_for_cover_shift": 0, "tmc4361a_scale_vale_transfer_en_mask": 0, "tmc4361a_scale_vale_transfer_en_shift": 0, "tmc4361a_disable_polling_mask": 0, "tmc4361a_disable_polling_shift": 0, "tmc4361a_poll_block_exp_mask": 0, "tmc4361a_poll_block_exp_shift": 0, "tmc4361a_sck_low_before_csn_mask": 0, "tmc4361a_sck_low_before_csn_shift": 0, "tmc4361a_new_out_bit_at_rise_mask": 0, "tmc4361a_new_out_bit_at_rise_shift": 0, "tmc4361a_dac_cmd_length_mask": 0, "tmc4361a_dac_cmd_length_shift": 0, "tmc4361a_cover_data_length_mask": 0, "tmc4361a_cover_data_length_shift": 0, "tmc4361a_spi_out_low_time_mask": 0, "tmc4361a_spi_out_low_time_shift": 0, "tmc4361a_spi_out_high_time_mask": 0, "tmc4361a_spi_out_high_time_shift": 0, "tmc4361a_hold_current_scale_en_mask": 0, "tmc4361a_hold_current_scale_en_shift": 0, "tmc4361a_drive_current_scale_en_mask": 0, "tmc4361a_drive_current_scale_en_shift": 0, "tmc4361a_boost_current_on_acc_en_mask": 0, "tmc4361a_boost_current_on_acc_en_shift": 0, "tmc4361a_boost_current_on_dec_en_mask": 0, "tmc4361a_boost_current_on_dec_en_shift": 0, "tmc4361a_boost_current_after_start_en_mask": 0, "tmc4361a_boost_current_after_start_en_shift": 0, "tmc4361a_sec_drive_current_scale_en_mask": 0, "tmc4361a_sec_drive_current_scale_en_shift": 0, "tmc4361a_freewheeling_en_mask": 0, "tmc4361a_freewheeling_en_shift": 0, "tmc4361a_closed_loop_scale_en_mask": 0, "tmc4361a_closed_loop_scale_en_shift": 0, "tmc4361a_pwm_scale_en_mask": 0, "tmc4361a_pwm_scale_en_shift": 0, "tmc4361a_pwm_ampl_mask": 0, "tmc4361a_pwm_ampl_shift": 0, "tmc4361a_boost_scale_val_mask": 0, "tmc4361a_boost_scale_val_shift": 0, "tmc4361a_drv1_scale_val_mask": 0, "tmc4361a_drv1_scale_val_shift": 0, "tmc4361a_hold_scale_val_mask": 0, "tmc4361a_hold_scale_val_shift": 0, "tmc4361a_cl_imin_mask": 0, "tmc4361a_cl_imin_shift": 0, "tmc4361a_cl_imax_mask": 0, "tmc4361a_cl_imax_shift": 0, "tmc4361a_cl_start_up_mask": 0, "tmc4361a_cl_start_up_shift": 0, "tmc4361a_cl_start_dn_mask": 0, "tmc4361a_cl_start_dn_shift": 0, "tmc4361a_enc_sel_decimal_mask": 0, "tmc4361a_enc_sel_decimal_shift": 0, "tmc4361a_clear_on_n_mask": 0, "tmc4361a_clear_on_n_shift": 0, "tmc4361a_clr_latch_cont_on_n_mask": 0, "tmc4361a_clr_latch_cont_on_n_shift": 0, "tmc4361a_clr_latch_once_on_n_mask": 0, "tmc4361a_clr_latch_once_on_n_shift": 0, "tmc4361a_pol_n_mask": 0, "tmc4361a_pol_n_shift": 0, "tmc4361a_n_chan_sensitivity_mask": 0, "tmc4361a_n_chan_sensitivity_shift": 0, "tmc4361a_pol_a_for_n_mask": 0, "tmc4361a_pol_a_for_n_shift": 0, "tmc4361a_pol_b_for_n_mask": 0, "tmc4361a_pol_b_for_n_shift": 0, "tmc4361a_ignore_ab_mask": 0, "tmc4361a_ignore_ab_shift": 0, "tmc4361a_latch_enc_on_n_mask": 0, "tmc4361a_latch_enc_on_n_shift": 0, "tmc4361a_latch_x_on_n_mask": 0, "tmc4361a_latch_x_on_n_shift": 0, "tmc4361a_multi_turn_in_en_mask": 0, "tmc4361a_multi_turn_in_en_shift": 0, "tmc4361a_multi_turn_in_signed_mask": 0, "tmc4361a_multi_turn_in_signed_shift": 0, "tmc4361a_multi_turn_out_en_mask": 0, "tmc4361a_multi_turn_out_en_shift": 0, "tmc4361a_use_usteps_instead_of_xrange_mask": 0, "tmc4361a_use_usteps_instead_of_xrange_shift": 0, "tmc4361a_calc_multi_turn_behav_mask": 0, "tmc4361a_calc_multi_turn_behav_shift": 0, "tmc4361a_ssi_multi_cycle_data_mask": 0, "tmc4361a_ssi_multi_cycle_data_shift": 0, "tmc4361a_ssi_gray_code_en_mask": 0, "tmc4361a_ssi_gray_code_en_shift": 0, "tmc4361a_left_aligned_data_mask": 0, "tmc4361a_left_aligned_data_shift": 0, "tmc4361a_spi_data_on_cs_mask": 0, "tmc4361a_spi_data_on_cs_shift": 0, "tmc4361a_spi_low_before_cs_mask": 0, "tmc4361a_spi_low_before_cs_shift": 0, "tmc4361a_regulation_modus_mask": 0, "tmc4361a_regulation_modus_shift": 0, "tmc4361a_cl_calibration_en_mask": 0, "tmc4361a_cl_calibration_en_shift": 0, "tmc4361a_cl_emf_en_mask": 0, "tmc4361a_cl_emf_en_shift": 0, "tmc4361a_cl_clr_xact_mask": 0, "tmc4361a_cl_clr_xact_shift": 0, "tmc4361a_cl_vlimit_en_mask": 0, "tmc4361a_cl_vlimit_en_shift": 0, "tmc4361a_cl_velocity_mode_en_mask": 0, "tmc4361a_cl_velocity_mode_en_shift": 0, "tmc4361a_invert_enc_dir_mask": 0, "tmc4361a_invert_enc_dir_shift": 0, "tmc4361a_enc_out_gray_mask": 0, "tmc4361a_enc_out_gray_shift": 0, "tmc4361a_no_enc_vel_preproc_mask": 0, "tmc4361a_no_enc_vel_preproc_shift": 0, "tmc4361a_serial_enc_variation_limit_mask": 0, "tmc4361a_serial_enc_variation_limit_shift": 0, "tmc4361a_single_turn_res_mask": 0, "tmc4361a_single_turn_res_shift": 0, "tmc4361a_multi_turn_res_mask": 0, "tmc4361a_multi_turn_res_shift": 0, "tmc4361a_status_bit_cnt_mask": 0, "tmc4361a_status_bit_cnt_shift": 0, "tmc4361a_serial_addr_bits_mask": 0, "tmc4361a_serial_addr_bits_shift": 0, "tmc4361a_serial_data_bits_mask": 0, "tmc4361a_serial_data_bits_shift": 0, "tmc4361a_single_turn_res_out_mask": 0, "tmc4361a_single_turn_res_out_shift": 0, "tmc4361a_multi_turn_res_out_mask": 0, "tmc4361a_multi_turn_res_out_shift": 0, "tmc4361a_mstep_per_fs_mask": 0, "tmc4361a_mstep_per_fs_shift": 0, "tmc4361a_fs_per_rev_mask": 0, "tmc4361a_fs_per_rev_shift": 0, "tmc4361a_sg_mask": 0, "tmc4361a_sg_shift": 0, "tmc4361a_ot_mask": 0, "tmc4361a_ot_shift": 0, "tmc4361a_otpw_mask": 0, "tmc4361a_otpw_shift": 0, "tmc4361a_s2ga_mask": 0, "tmc4361a_s2ga_shift": 0, "tmc4361a_s2gb_mask": 0, "tmc4361a_s2gb_shift": 0, "tmc4361a_ola_mask": 0, "tmc4361a_ola_shift": 0, "tmc4361a_olb_mask": 0, "tmc4361a_olb_shift": 0, "tmc4361a_stst_mask": 0, "tmc4361a_stst_shift": 0, "tmc4361a_uv_sf_mask": 0, "tmc4361a_uv_sf_shift": 0, "tmc4361a_oca_mask": 0, "tmc4361a_oca_shift": 0, "tmc4361a_ocb_mask": 0, "tmc4361a_ocb_shift": 0, "tmc4361a_ochs_mask": 0, "tmc4361a_ochs_shift": 0, "tmc4361a_target_reached_mask": 0, "tmc4361a_target_reached_shift": 0, "tmc4361a_pos_comp_reached_mask": 0, "tmc4361a_pos_comp_reached_shift": 0, "tmc4361a_vel_reached_mask": 0, "tmc4361a_vel_reached_shift": 0, "tmc4361a_vel_state_00_mask": 0, "tmc4361a_vel_state_00_shift": 0, "tmc4361a_vel_state_01_mask": 0, "tmc4361a_vel_state_01_shift": 0, "tmc4361a_vel_state_10_mask": 0, "tmc4361a_vel_state_10_shift": 0, "tmc4361a_ramp_state_00_mask": 0, "tmc4361a_ramp_state_00_shift": 0, "tmc4361a_ramp_state_01_mask": 0, "tmc4361a_ramp_state_01_shift": 0, "tmc4361a_ramp_state_10_mask": 0, "tmc4361a_ramp_state_10_shift": 0, "tmc4361a_max_phase_trap_mask": 0, "tmc4361a_max_phase_trap_shift": 0, "tmc4361a_frozen_mask": 0, "tmc4361a_frozen_shift": 0, "tmc4361a_stopl_event_mask": 0, "tmc4361a_stopl_event_shift": 0, "tmc4361a_stopr_event_mask": 0, "tmc4361a_stopr_event_shift": 0, "tmc4361a_vstopl_active_mask": 0, "tmc4361a_vstopl_active_shift": 0, "tmc4361a_home_error_mask": 0, "tmc4361a_home_error_shift": 0, "tmc4361a_xlatch_done_mask": 0, "tmc4361a_xlatch_done_shift": 0, "tmc4361a_fs_active_mask": 0, "tmc4361a_fs_active_shift": 0, "tmc4361a_enc_fail_mask": 0, "tmc4361a_enc_fail_shift": 0, "tmc4361a_n_active_mask": 0, "tmc4361a_n_active_shift": 0, "tmc4361a_enc_done_mask": 0, "tmc4361a_enc_done_shift": 0, "tmc4361a_ser_enc_data_fail_mask": 0, "tmc4361a_ser_enc_data_fail_shift": 0, "tmc4361a_ser_data_done_mask": 0, "tmc4361a_ser_data_done_shift": 0, "tmc4361a_serial_enc_flags_mask": 0, "tmc4361a_serial_enc_flags_shift": 0, "tmc4361a_cover_done_mask": 0, "tmc4361a_cover_done_shift": 0, "tmc4361a_enc_vel0_mask": 0, "tmc4361a_enc_vel0_shift": 0, "tmc4361a_cl_max_mask": 0, "tmc4361a_cl_max_shift": 0, "tmc4361a_cl_fit_mask": 0, "tmc4361a_cl_fit_shift": 0, "tmc4361a_motor_ev_mask": 0, "tmc4361a_motor_ev_shift": 0, "tmc4361a_rst_ev_mask": 0, "tmc4361a_rst_ev_shift": 0, "tmc4361a_target_reached_f_mask": 0, "tmc4361a_target_reached_f_shift": 0, "tmc4361a_pos_comp_reached_f_mask": 0, "tmc4361a_pos_comp_reached_f_shift": 0, "tmc4361a_vel_reached_f_mask": 0, "tmc4361a_vel_reached_f_shift": 0, "tmc4361a_vel_state_f_mask": 0, "tmc4361a_vel_state_f_shift": 0, "tmc4361a_ramp_state_f_mask": 0, "tmc4361a_ramp_state_f_shift": 0, "tmc4361a_stopl_active_f_mask": 0, "tmc4361a_stopl_active_f_shift": 0, "tmc4361a_stopr_active_f_mask": 0, "tmc4361a_stopr_active_f_shift": 0, "tmc4361a_vstopl_active_f_mask": 0, "tmc4361a_vstopl_active_f_shift": 0, "tmc4361a_vstopr_active_f_mask": 0, "tmc4361a_vstopr_active_f_shift": 0, "tmc4361a_active_stall_f_mask": 0, "tmc4361a_active_stall_f_shift": 0, "tmc4361a_home_error_f_mask": 0, "tmc4361a_home_error_f_shift": 0, "tmc4361a_fs_active_f_mask": 0, "tmc4361a_fs_active_f_shift": 0, "tmc4361a_enc_fail_f_mask": 0, "tmc4361a_enc_fail_f_shift": 0, "tmc4361a_n_active_f_mask": 0, "tmc4361a_n_active_f_shift": 0, "tmc4361a_enc_latch_f_mask": 0, "tmc4361a_enc_latch_f_shift": 0, "tmc4361a_multi_cycle_fail_f__ser_enc_var_f_mask": 0, "tmc4361a_multi_cycle_fail_f__ser_enc_var_f_shift": 0, "tmc4361a_serial_enc_flag_0_mask": 0, "tmc4361a_serial_enc_flag_0_shift": 0, "tmc4361a_serial_enc_flag_1_mask": 0, "tmc4361a_serial_enc_flag_1_shift": 0, "tmc4361a_serial_enc_flag_2_mask": 0, "tmc4361a_serial_enc_flag_2_shift": 0, "tmc4361a_serial_enc_flag_3_mask": 0, "tmc4361a_serial_enc_flag_3_shift": 0, "tmc4361a_stp_length_add_mask": 0, "tmc4361a_stp_length_add_shift": 0, "tmc4361a_dir_setup_time_mask": 0, "tmc4361a_dir_setup_time_shift": 0, "tmc4361a_start_out_add_mask": 0, "tmc4361a_start_out_add_shift": 0, "tmc4361a_gear_ratio_mask": 0, "tmc4361a_gear_ratio_shift": 0, "tmc4361a_start_delay_mask": 0, "tmc4361a_start_delay_shift": 0, "tmc4361a_clk_gating_delay_mask": 0, "tmc4361a_clk_gating_delay_shift": 0, "tmc4361a_stdby_delay_mask": 0, "tmc4361a_stdby_delay_shift": 0, "tmc4361a_freewheel_delay_mask": 0, "tmc4361a_freewheel_delay_shift": 0, "tmc4361a_vdrv_scale_limit_mask": 0, "tmc4361a_vdrv_scale_limit_shift": 0, "tmc4361a_pwm_vmax_mask": 0, "tmc4361a_pwm_vmax_shift": 0, "tmc4361a_up_scale_delay_mask": 0, "tmc4361a_up_scale_delay_shift": 0, "tmc4361a_cl_upscale_delay_mask": 0, "tmc4361a_cl_upscale_delay_shift": 0, "tmc4361a_hold_scale_delay_mask": 0, "tmc4361a_hold_scale_delay_shift": 0, "tmc4361a_cl_dnscale_delay_mask": 0, "tmc4361a_cl_dnscale_delay_shift": 0, "tmc4361a_drv_scale_delay_mask": 0, "tmc4361a_drv_scale_delay_shift": 0, "tmc4361a_boost_time_mask": 0, "tmc4361a_boost_time_shift": 0, "tmc4361a_cl_beta_mask": 0, "tmc4361a_cl_beta_shift": 0, "tmc4361a_cl_gamma_mask": 0, "tmc4361a_cl_gamma_shift": 0, "tmc4361a_spi_switch_vel_mask": 0, "tmc4361a_spi_switch_vel_shift": 0, "tmc4361a_dac_addr_a_mask": 0, "tmc4361a_dac_addr_a_shift": 0, "tmc4361a_dac_addr_b_mask": 0, "tmc4361a_dac_addr_b_shift": 0, "tmc4361a_home_safety_margin_mask": 0, "tmc4361a_home_safety_margin_shift": 0, "tmc4361a_pwm_freq_mask": 0, "tmc4361a_pwm_freq_shift": 0, "tmc4361a_chopsync_div_mask": 0, "tmc4361a_chopsync_div_shift": 0, "tmc4361a_operation_mode_mask": 0, "tmc4361a_operation_mode_shift": 0, "tmc4361a_ramp_profile_mask": 0, "tmc4361a_ramp_profile_shift": 0, "tmc4361a_xactual_mask": 0, "tmc4361a_xactual_shift": 0, "tmc4361a_vactual_mask": 0, "tmc4361a_vactual_shift": 0, "tmc4361a_aactual_mask": 0, "tmc4361a_aactual_shift": 0, "tmc4361a_vmax_mask": 0, "tmc4361a_vmax_shift": 0, "tmc4361a_vstart_mask": 0, "tmc4361a_vstart_shift": 0, "tmc4361a_vstop_mask": 0, "tmc4361a_vstop_shift": 0, "tmc4361a_vbreak_mask": 0, "tmc4361a_vbreak_shift": 0, "tmc4361a_frequency_mode_mask": 0, "tmc4361a_frequency_mode_shift": 0, "tmc4361a_direct_mode_mask": 0, "tmc4361a_direct_mode_shift": 0, "tmc4361a_sign_aact_mask": 0, "tmc4361a_sign_aact_shift": 0, "tmc4361a_clk_freq_mask": 0, "tmc4361a_clk_freq_shift": 0, "tmc4361a_pos_comp_mask": 0, "tmc4361a_pos_comp_shift": 0, "tmc4361a_virt_stop_left_mask": 0, "tmc4361a_virt_stop_left_shift": 0, "tmc4361a_virt_stop_right_mask": 0, "tmc4361a_virt_stop_right_shift": 0, "tmc4361a_x_home_mask": 0, "tmc4361a_x_home_shift": 0, "tmc4361a_x_latch_mask": 0, "tmc4361a_x_latch_shift": 0, "tmc4361a_x_range_mask": 0, "tmc4361a_x_range_shift": 0, "tmc4361a_xtarget_mask": 0, "tmc4361a_xtarget_shift": 0, "tmc4361a_x_pipe0_mask": 0, "tmc4361a_x_pipe0_shift": 0, "tmc4361a_x_pipe1_mask": 0, "tmc4361a_x_pipe1_shift": 0, "tmc4361a_x_pipe2_mask": 0, "tmc4361a_x_pipe2_shift": 0, "tmc4361a_x_pipe3_mask": 0, "tmc4361a_x_pipe3_shift": 0, "tmc4361a_x_pipe4_mask": 0, "tmc4361a_x_pipe4_shift": 0, "tmc4361a_x_pipe5_mask": 0, "tmc4361a_x_pipe5_shift": 0, "tmc4361a_x_pipe6_mask": 0, "tmc4361a_x_pipe6_shift": 0, "tmc4361a_x_pipe7_mask": 0, "tmc4361a_x_pipe7_shift": 0, "tmc4361a_sh_reg0_vmax_mask": 0, "tmc4361a_sh_reg0_vmax_shift": 0, "tmc4361a_sh_reg1_amax_mask": 0, "tmc4361a_sh_reg1_amax_shift": 0, "tmc4361a_sh_reg2_dmax_mask": 0, "tmc4361a_sh_reg2_dmax_shift": 0, "tmc4361a_sh_reg3_astart_mask": 0, "tmc4361a_sh_reg3_astart_shift": 0, "tmc4361a_sh_reg3_bow1_mask": 0, "tmc4361a_sh_reg3_bow1_shift": 0, "tmc4361a_sh_reg4_dfinal_mask": 0, "tmc4361a_sh_reg4_dfinal_shift": 0, "tmc4361a_sh_reg4_bow2_mask": 0, "tmc4361a_sh_reg4_bow2_shift": 0, "tmc4361a_sh_reg5_vbreak_mask": 0, "tmc4361a_sh_reg5_vbreak_shift": 0, "tmc4361a_sh_reg5_bow3_mask": 0, "tmc4361a_sh_reg5_bow3_shift": 0, "tmc4361a_sh_reg6_vstart_mask": 0, "tmc4361a_sh_reg6_vstart_shift": 0, "tmc4361a_sh_reg6_bow4_mask": 0, "tmc4361a_sh_reg6_bow4_shift": 0, "tmc4361a_sh_reg6_vstop_mask": 0, "tmc4361a_sh_reg6_vstop_shift": 0, "tmc4361a_sh_reg7_vstop_mask": 0, "tmc4361a_sh_reg7_vstop_shift": 0, "tmc4361a_sh_reg7_vmax_mask": 0, "tmc4361a_sh_reg7_vmax_shift": 0, "tmc4361a_sh_reg8_bow1_mask": 0, "tmc4361a_sh_reg8_bow1_shift": 0, "tmc4361a_sh_reg8_amax_mask": 0, "tmc4361a_sh_reg8_amax_shift": 0, "tmc4361a_sh_reg9_bow2_mask": 0, "tmc4361a_sh_reg9_bow2_shift": 0, "tmc4361a_sh_reg9_dmax_mask": 0, "tmc4361a_sh_reg9_dmax_shift": 0, "tmc4361a_sh_reg10_bow3_mask": 0, "tmc4361a_sh_reg10_bow3_shift": 0, "tmc4361a_sh_reg10_bow1_mask": 0, "tmc4361a_sh_reg10_bow1_shift": 0, "tmc4361a_sh_reg10_astart_mask": 0, "tmc4361a_sh_reg10_astart_shift": 0, "tmc4361a_sh_reg11_bow4_mask": 0, "tmc4361a_sh_reg11_bow4_shift": 0, "tmc4361a_sh_reg11_bow2_mask": 0, "tmc4361a_sh_reg11_bow2_shift": 0, "tmc4361a_sh_reg11_dfinal_mask": 0, "tmc4361a_sh_reg11_dfinal_shift": 0, "tmc4361a_sh_reg12_bow3_mask": 0, "tmc4361a_sh_reg12_bow3_shift": 0, "tmc4361a_sh_reg12_vbreak_mask": 0, "tmc4361a_sh_reg12_vbreak_shift": 0, "tmc4361a_sh_reg13_bow4_mask": 0, "tmc4361a_sh_reg13_bow4_shift": 0, "tmc4361a_sh_reg13_vstart_mask": 0, "tmc4361a_sh_reg13_vstart_shift": 0, "tmc4361a_sh_reg13_vstop_mask": 0, "tmc4361a_sh_reg13_vstop_shift": 0, "tmc4361a_dfreeze_mask": 0, "tmc4361a_dfreeze_shift": 0, "tmc4361a_ifreeze_mask": 0, "tmc4361a_ifreeze_shift": 0, "tmc4361a_clk_gating_reg_mask": 0, "tmc4361a_clk_gating_reg_shift": 0, "tmc4361a_reset_reg_mask": 0, "tmc4361a_reset_reg_shift": 0, "tmc4361a_enc_pos_mask": 0, "tmc4361a_enc_pos_shift": 0, "tmc4361a_enc_latch_mask": 0, "tmc4361a_enc_latch_shift": 0, "tmc4361a_enc_reset_val_mask": 0, "tmc4361a_enc_reset_val_shift": 0, "tmc4361a_enc_pos_dev_mask": 0, "tmc4361a_enc_pos_dev_shift": 0, "tmc4361a_cl_tr_tolerance_mask": 0, "tmc4361a_cl_tr_tolerance_shift": 0, "tmc4361a_enc_pos_dev_tol_mask": 0, "tmc4361a_enc_pos_dev_tol_shift": 0, "tmc4361a_enc_const_mask": 0, "tmc4361a_enc_const_shift": 0, "tmc4361a_enc_in_res_mask": 0, "tmc4361a_enc_in_res_shift": 0, "tmc4361a_manual_enc_const_mask": 0, "tmc4361a_manual_enc_const_shift": 0, "tmc4361a_enc_out_res_mask": 0, "tmc4361a_enc_out_res_shift": 0, "tmc4361a_ser_clk_in_high_mask": 0, "tmc4361a_ser_clk_in_high_shift": 0, "tmc4361a_ser_clk_in_low_mask": 0, "tmc4361a_ser_clk_in_low_shift": 0, "tmc4361a_ssi_in_clk_delay_mask": 0, "tmc4361a_ssi_in_clk_delay_shift": 0, "tmc4361a_ssi_in_wtime_mask": 0, "tmc4361a_ssi_in_wtime_shift": 0, "tmc4361a_ser_ptime_mask": 0, "tmc4361a_ser_ptime_shift": 0, "tmc4361a_cl_offset_mask": 0, "tmc4361a_cl_offset_shift": 0, "tmc4361a_pid_vel_mask": 0, "tmc4361a_pid_vel_shift": 0, "tmc4361a_cl_vmax_calc_p_mask": 0, "tmc4361a_cl_vmax_calc_p_shift": 0, "tmc4361a_pid_p_mask": 0, "tmc4361a_pid_p_shift": 0, "tmc4361a_pid_isum_rd_mask": 0, "tmc4361a_pid_isum_rd_shift": 0, "tmc4361a_cl_vmax_calc_i_mask": 0, "tmc4361a_cl_vmax_calc_i_shift": 0, "tmc4361a_pid_i_mask": 0, "tmc4361a_pid_i_shift": 0, "tmc4361a_cl_delta_p_mask": 0, "tmc4361a_cl_delta_p_shift": 0, "tmc4361a_pid_d_mask": 0, "tmc4361a_pid_d_shift": 0, "tmc4361a_pid_e_mask": 0, "tmc4361a_pid_e_shift": 0, "tmc4361a_pid_i_clip_mask": 0, "tmc4361a_pid_i_clip_shift": 0, "tmc4361a_pid_d_clkdiv_mask": 0, "tmc4361a_pid_d_clkdiv_shift": 0, "tmc4361a_pid_dv_clip_mask": 0, "tmc4361a_pid_dv_clip_shift": 0, "tmc4361a_cl_tolerance_mask": 0, "tmc4361a_cl_tolerance_shift": 0, "tmc4361a_pid_tolerance_mask": 0, "tmc4361a_pid_tolerance_shift": 0, "tmc4361a_fs_vel_mask": 0, "tmc4361a_fs_vel_shift": 0, "tmc4361a_dc_vel_mask": 0, "tmc4361a_dc_vel_shift": 0, "tmc4361a_cl_vmin_emf_mask": 0, "tmc4361a_cl_vmin_emf_shift": 0, "tmc4361a_dc_time_mask": 0, "tmc4361a_dc_time_shift": 0, "tmc4361a_dc_sg_mask": 0, "tmc4361a_dc_sg_shift": 0, "tmc4361a_dc_blktime_mask": 0, "tmc4361a_dc_blktime_shift": 0, "tmc4361a_cl_vadd_emf_mask": 0, "tmc4361a_cl_vadd_emf_shift": 0, "tmc4361a_dc_lsptm_mask": 0, "tmc4361a_dc_lsptm_shift": 0, "tmc4361a_enc_vel_zero_mask": 0, "tmc4361a_enc_vel_zero_shift": 0, "tmc4361a_enc_vmean_wait_mask": 0, "tmc4361a_enc_vmean_wait_shift": 0, "tmc4361a_enc_vmean_filter_mask": 0, "tmc4361a_enc_vmean_filter_shift": 0, "tmc4361a_enc_vmean_int_mask": 0, "tmc4361a_enc_vmean_int_shift": 0, "tmc4361a_ser_enc_variation_mask": 0, "tmc4361a_ser_enc_variation_shift": 0, "tmc4361a_cl_cycle_mask": 0, "tmc4361a_cl_cycle_shift": 0, "tmc4361a_v_enc_mask": 0, "tmc4361a_v_enc_shift": 0, "tmc4361a_v_enc_mean_mask": 0, "tmc4361a_v_enc_mean_shift": 0, "tmc4361a_vstall_limit_mask": 0, "tmc4361a_vstall_limit_shift": 0, "tmc4361a_addr_to_enc_mask": 0, "tmc4361a_addr_to_enc_shift": 0, "tmc4361a_data_to_enc_mask": 0, "tmc4361a_data_to_enc_shift": 0, "tmc4361a_addr_from_enc_mask": 0, "tmc4361a_addr_from_enc_shift": 0, "tmc4361a_data_from_enc_mask": 0, "tmc4361a_data_from_enc_shift": 0, "tmc4361a_polling_status_mask": 0, "tmc4361a_polling_status_shift": 0, "tmc4361a_cover_low_mask": 0, "tmc4361a_cover_low_shift": 0, "tmc4361a_polling_reg_gstat_mask": 0, "tmc4361a_polling_reg_gstat_shift": 0, "tmc4361a_polling_reg_pwm_scale_mask": 0, "tmc4361a_polling_reg_pwm_scale_shift": 0, "tmc4361a_polling_reg_lost_steps_mask": 0, "tmc4361a_polling_reg_lost_steps_shift": 0, "tmc4361a_cover_high_mask": 0, "tmc4361a_cover_high_shift": 0, "tmc4361a_cover_drv_low_mask": 0, "tmc4361a_cover_drv_low_shift": 0, "tmc4361a_cover_drv_high_mask": 0, "tmc4361a_cover_drv_high_shift": 0, "tmc4361a_mslut_0_mask": 0, "tmc4361a_mslut_0_shift": 0, "tmc4361a_mslut_1_mask": 0, "tmc4361a_mslut_1_shift": 0, "tmc4361a_mslut_2_mask": 0, "tmc4361a_mslut_2_shift": 0, "tmc4361a_mslut_3_mask": 0, "tmc4361a_mslut_3_shift": 0, "tmc4361a_mslut_4_mask": 0, "tmc4361a_mslut_4_shift": 0, "tmc4361a_mslut_5_mask": 0, "tmc4361a_mslut_5_shift": 0, "tmc4361a_mslut_6_mask": 0, "tmc4361a_mslut_6_shift": 0, "tmc4361a_mslut_7_mask": 0, "tmc4361a_mslut_7_shift": 0, "tmc4361a_mslutsel_mask": 0, "tmc4361a_mslutsel_shift": 0, "tmc4361a_mscnt_mask": 0, "tmc4361a_mscnt_shift": 0, "tmc4361a_msoffset_mask": 0, "tmc4361a_msoffset_shift": 0, "tmc4361a_currenta_mask": 0, "tmc4361a_currenta_shift": 0, "tmc4361a_currentb_mask": 0, "tmc4361a_currentb_shift": 0, "tmc4361a_currenta_spi_mask": 0, "tmc4361a_currenta_spi_shift": 0, "tmc4361a_currentb_spi_mask": 0, "tmc4361a_currentb_spi_shift": 0, "tmc4361a_tzerowait_mask": 0, "tmc4361a_tzerowait_shift": 0, "tmc4361a_scale_param_mask": 0, "tmc4361a_scale_param_shift": 0, "tmc4361a_circular_dec_mask": 0, "tmc4361a_circular_dec_shift": 0, "tmc4361a_enc_comp_xoffset_mask": 0, "tmc4361a_enc_comp_xoffset_shift": 0, "tmc4361a_enc_comp_yoffset_mask": 0, "tmc4361a_enc_comp_yoffset_shift": 0, "tmc4361a_start_sin_mask": 0, "tmc4361a_start_sin_shift": 0, "tmc4361a_start_sin90_120_mask": 0, "tmc4361a_start_sin90_120_shift": 0, "tmc4361a_dac_offset_mask": 0, "tmc4361a_dac_offset_shift": 0, "tmc4361a_version_no_mask": 0, "tmc4361a_version_no_shift": 0, "tmc4361a_general_conf": 0, "tmc4361a_reference_conf": 0, "tmc4361a_start_conf": 0, "tmc4361a_input_filt_conf": 0, "tmc4361a_spiout_conf": 0, "tmc4361a_current_conf": 0, "tmc4361a_scale_valu": 0, "tmc4361a_enc_in_conf": 0, "tmc4361a_enc_in_data": 0, "tmc4361a_enc_out_data": 0, "tmc4361a_step_conf": 0, "tmc4361a_spi_status_select": 0, "tmc4361a_event_clear_conf": 0, "tmc4361a_intr_conf": 0, "tmc4361a_ev": 0, "tmc4361a_statu": 0, "tmc4361a_stp_length_add": 0, "tmc4361a_dir_setup_tim": 0, "tmc4361a_start_out_add": 0, "tmc4361a_gear_ratio": 0, "tmc4361a_start_delai": 0, "tmc4361a_clk_gating_delai": 0, "tmc4361a_stdby_delai": 0, "tmc4361a_freewheel_delai": 0, "tmc4361a_vdrv_scale_limit": 0, "tmc4361a_pwm_vmax": 0, "tmc4361a_up_scale_delai": 0, "tmc4361a_cl_upscale_delai": 0, "tmc4361a_hold_scale_delai": 0, "tmc4361a_cl_downscale_delai": 0, "tmc4361a_drv_scale_delai": 0, "tmc4361a_boost_tim": 0, "tmc4361a_cl_beta": 0, "tmc4361a_cl_gamma": 0, "tmc4361a_dac_addr_a": 0, "tmc4361a_dac_addr_b": 0, "tmc4361a_spi_switch_vel": 0, "tmc4361a_home_safety_margin": 0, "tmc4361a_pwm_freq": 0, "tmc4361a_chopsync_div": 0, "tmc4361a_rampmod": 0, "tmc4361a_xactu": 0, "tmc4361a_vactu": 0, "tmc4361a_aactu": 0, "tmc4361a_vmax": 0, "tmc4361a_vstart": 0, "tmc4361a_vstop": 0, "tmc4361a_vbreak": 0, "tmc4361a_amax": 0, "tmc4361a_dmax": 0, "tmc4361a_astart": 0, "tmc4361a_sign_aact": 0, "tmc4361a_dfin": 0, "tmc4361a_dstop": 0, "tmc4361a_bow1": 0, "tmc4361a_bow2": 0, "tmc4361a_bow3": 0, "tmc4361a_bow4": 0, "tmc4361a_clk_freq": 0, "tmc4361a_pos_comp": 0, "tmc4361a_virt_stop_left": 0, "tmc4361a_virt_stop_right": 0, "tmc4361a_x_hom": 0, "tmc4361a_x_latch_rd": 0, "tmc4361a_rev_cnt_rd": 0, "tmc4361a_x_range_wr": 0, "tmc4361a_x_target": 0, "tmc4361a_x_pipe0": 0, "tmc4361a_x_pipe1": 0, "tmc4361a_x_pipe2": 0, "tmc4361a_x_pipe3": 0, "tmc4361a_x_pipe4": 0, "tmc4361a_x_pipe5": 0, "tmc4361a_x_pipe6": 0, "tmc4361a_x_pipe7": 0, "tmc4361a_sh_reg0": 0, "tmc4361a_sh_reg1": 0, "tmc4361a_sh_reg2": 0, "tmc4361a_sh_reg3": 0, "tmc4361a_sh_reg4": 0, "tmc4361a_sh_reg5": 0, "tmc4361a_sh_reg6": 0, "tmc4361a_sh_reg7": 0, "tmc4361a_sh_reg8": 0, "tmc4361a_sh_reg9": 0, "tmc4361a_sh_reg10": 0, "tmc4361a_sh_reg11": 0, "tmc4361a_sh_reg12": 0, "tmc4361a_sh_reg13": 0, "tmc4361a_dfreez": 0, "tmc4361a_ifreez": 0, "tmc4361a_clk_gating_reg": 0, "tmc4361a_reset_reg": 0, "tmc4361a_enc_po": 0, "tmc4361a_enc_latch_rd": 0, "tmc4361a_enc_reset_val_wr": 0, "tmc4361a_enc_pos_dev_rd": 0, "tmc4361a_cl_tr_tolerance_wr": 0, "tmc4361a_enc_pos_dev_tol_wr": 0, "tmc4361a_enc_in_res_wr": 0, "tmc4361a_enc_const_rd": 0, "tmc4361a_manual_enc_const0": 0, "tmc4361a_enc_out_r": 0, "tmc4361a_ser_clk_in_high_wr": 0, "tmc4361a_ser_clk_in_low_wr": 0, "tmc4361a_ssi_in_clk_delay_wr": 0, "tmc4361a_ssi_in_wtime_wr": 0, "tmc4361a_ser_ptime_wr": 0, "tmc4361a_cl_offset": 0, "tmc4361a_pid_p_wr": 0, "tmc4361a_cl_vmax_calc_p_wr": 0, "tmc4361a_pid_vel_rd": 0, "tmc4361a_pid_i_wr": 0, "tmc4361a_cl_vmax_calc_i_wr": 0, "tmc4361a_pid_isum_rd": 0, "tmc4361a_pid_d_wr": 0, "tmc4361a_cl_delta_p_wr": 0, "tmc4361a_pid_i_clip_wr": 0, "tmc4361a_pid_d_clkdiv_wr": 0, "tmc4361a_pid_e_rd": 0, "tmc4361a_pid_dv_clip_wr": 0, "tmc4361a_pid_tolerance_wr": 0, "tmc4361a_cl_tolerance_wr": 0, "tmc4361a_fs_vel_wr": 0, "tmc4361a_dc_vel_wr": 0, "tmc4361a_cl_vmin_emf_wr": 0, "tmc4361a_dc_time_wr": 0, "tmc4361a_dc_sg_wr": 0, "tmc4361a_dc_blktime_wr": 0, "tmc4361a_cl_vadd_emf": 0, "tmc4361a_dc_lsptm_wr": 0, "tmc4361a_enc_vel_zero_wr": 0, "tmc4361a_enc_vmean_wait_wr": 0, "tmc4361a_enc_vmean_filter_wr": 0, "tmc4361a_enc_vmean_int_wr": 0, "tmc4361a_ser_enc_variation_wr": 0, "tmc4361a_cl_cycle_wr": 0, "tmc4361a_synchro_set": 0, "tmc4361a_v_enc_rd": 0, "tmc4361a_v_enc_mean_rd": 0, "tmc4361a_vstall_limit_wr": 0, "tmc4361a_addr_to_enc": 0, "tmc4361a_data_to_enc": 0, "tmc4361a_addr_from_enc": 0, "tmc4361a_data_from_enc": 0, "tmc4361a_cover_low_wr": 0, "tmc4361a_polling_status_rd": 0, "tmc4361a_cover_high_wr": 0, "tmc4361a_polling_reg_wr": 0, "tmc4361a_cover_drv_low_rd": 0, "tmc4361a_cover_drv_high_rd": 0, "tmc4361a_mslut_0_wr": 0, "tmc4361a_mslut_1_wr": 0, "tmc4361a_mslut_2_wr": 0, "tmc4361a_mslut_3_wr": 0, "tmc4361a_mslut_4_wr": 0, "tmc4361a_mslut_5_wr": 0, "tmc4361a_mslut_6_wr": 0, "tmc4361a_mslut_7_wr": 0, "tmc4361a_mslutsel_wr": 0, "tmc4361a_mscnt_rd": 0, "tmc4361a_msoffset_wr": 0, "tmc4361a_currenta_rd": 0, "tmc4361a_currentb_rd": 0, "tmc4361a_currenta_spi_rd": 0, "tmc4361a_currentb_spi_rd": 0, "tmc4361a_tzerowait_wr": 0, "tmc4361a_scale_param_rd": 0, "tmc4361a_circular_dec_wr": 0, "tmc4361a_enc_comp_xoffset": 0, "tmc4361a_enc_comp_yoffset": 0, "tmc4361a_enc_comp_ampl": 0, "tmc4361a_start_sin_wr": 0, "tmc4361a_start_sin90_120_wr": 0, "tmc4361a_dac_offset_wr": 0, "tmc4361a_version_no_rd": 0, "tmc4331a_regist": 0, "tmc4331a_general_conf": 0, "tmc4331a_reference_conf": 0, "tmc4331a_start_conf": 0, "tmc4331a_input_filt_conf": 0, "tmc4331a_spiout_conf": 0, "tmc4331a_current_conf": 0, "tmc4331a_scale_valu": 0, "tmc4331a_step_conf": 0, "tmc4331a_spi_status_select": 0, "tmc4331a_event_clear_conf": 0, "tmc4331a_intr_conf": 0, "tmc4331a_ev": 0, "tmc4331a_statu": 0, "tmc4331a_stp_length_add": 0, "tmc4331a_dir_setup_tim": 0, "tmc4331a_start_out_add": 0, "tmc4331a_gear_ratio": 0, "tmc4331a_start_delai": 0, "tmc4331a_clk_gating_delai": 0, "tmc4331a_stdby_delai": 0, "tmc4331a_freewheel_delai": 0, "tmc4331a_vdrv_scale_limit": 0, "tmc4331a_pwm_vmax": 0, "tmc4331a_up_scale_delai": 0, "tmc4331a_hold_scale_delai": 0, "tmc4331a_drv_scale_delai": 0, "tmc4331a_boost_tim": 0, "tmc4331a_dac_addr_a": 0, "tmc4331a_dac_addr_b": 0, "tmc4331a_spi_switch_vel": 0, "tmc4331a_home_safety_margin": 0, "tmc4331a_pwm_freq": 0, "tmc4331a_chopsync_div": 0, "tmc4331a_rampmod": 0, "tmc4331a_xactu": 0, "tmc4331a_vactu": 0, "tmc4331a_aactu": 0, "tmc4331a_vmax": 0, "tmc4331a_vstart": 0, "tmc4331a_vstop": 0, "tmc4331a_vbreak": 0, "tmc4331a_amax": 0, "tmc4331a_dmax": 0, "tmc4331a_astart": 0, "tmc4331a_sign_aact": 0, "tmc4331a_dfin": 0, "tmc4331a_dstop": 0, "tmc4331a_bow1": 0, "tmc4331a_bow2": 0, "tmc4331a_bow3": 0, "tmc4331a_bow4": 0, "tmc4331a_clk_freq": 0, "tmc4331a_pos_comp": 0, "tmc4331a_virt_stop_left": 0, "tmc4331a_virt_stop_right": 0, "tmc4331a_x_hom": 0, "tmc4331a_x_latch_rd": 0, "tmc4331a_rev_cnt_rd": 0, "tmc4331a_x_range_wr": 0, "tmc4331a_x_target": 0, "tmc4331a_x_pipe0": 0, "tmc4331a_x_pipe1": 0, "tmc4331a_x_pipe2": 0, "tmc4331a_x_pipe3": 0, "tmc4331a_x_pipe4": 0, "tmc4331a_x_pipe5": 0, "tmc4331a_x_pipe6": 0, "tmc4331a_x_pipe7": 0, "tmc4331a_sh_reg0": 0, "tmc4331a_sh_reg1": 0, "tmc4331a_sh_reg2": 0, "tmc4331a_sh_reg3": 0, "tmc4331a_sh_reg4": 0, "tmc4331a_sh_reg5": 0, "tmc4331a_sh_reg6": 0, "tmc4331a_sh_reg7": 0, "tmc4331a_sh_reg8": 0, "tmc4331a_sh_reg9": 0, "tmc4331a_sh_reg10": 0, "tmc4331a_sh_reg11": 0, "tmc4331a_sh_reg12": 0, "tmc4331a_sh_reg13": 0, "tmc4331a_clk_gating_reg": 0, "tmc4331a_reset_reg": 0, "tmc4331a_fs_vel_wr": 0, "tmc4331a_dc_vel_wr": 0, "tmc4331a_dc_time_wr": 0, "tmc4331a_dc_sg_wr": 0, "tmc4331a_dc_blktime_wr": 0, "tmc4331a_dc_lsptm_wr": 0, "tmc4331a_synchro_set": 0, "tmc4331a_vstall_limit_wr": 0, "tmc4331a_cover_low_wr": 0, "tmc4331a_polling_status_rd": 0, "tmc4331a_cover_high_wr": 0, "tmc4331a_polling_reg_wr": 0, "tmc4331a_cover_drv_low_rd": 0, "tmc4331a_cover_drv_high_rd": 0, "tmc4331a_mslut_0_wr": 0, "tmc4331a_mslut_1_wr": 0, "tmc4331a_mslut_2_wr": 0, "tmc4331a_mslut_3_wr": 0, "tmc4331a_mslut_4_wr": 0, "tmc4331a_mslut_5_wr": 0, "tmc4331a_mslut_6_wr": 0, "tmc4331a_mslut_7_wr": 0, "tmc4331a_mslutsel_wr": 0, "tmc4331a_mscnt_rd": 0, "tmc4331a_msoffset_wr": 0, "tmc4331a_currenta_rd": 0, "tmc4331a_currentb_rd": 0, "tmc4331a_currenta_spi_rd": 0, "tmc4331a_currentb_spi_rd": 0, "tmc4331a_tzerowait_wr": 0, "tmc4331a_scale_param_rd": 0, "tmc4331a_circular_dec_wr": 0, "tmc4331a_start_sin_wr": 0, "tmc4331a_start_sin90_120_wr": 0, "tmc4331a_dac_offset_wr": 0, "tmc4331a_version_no_rd": 0, "tmc4331a_cover_don": 0, "tmc4331a_ramp_hold": 0, "tmc4331a_ramp_trapez": 0, "tmc4331a_ramp_sshap": 0, "tmc4331a_ramp_posit": 0, "tmc4361_regist": 0, "tmc4361_general_conf": 0, "tmc4361_reference_conf": 0, "tmc4361_start_conf": 0, "tmc4361_input_filt_conf": 0, "tmc4361_spiout_conf": 0, "tmc4361_current_conf": 0, "tmc4361_scale_valu": 0, "tmc4361_enc_in_conf": 0, "tmc4361_enc_in_data": 0, "tmc4361_enc_out_data": 0, "tmc4361_step_conf": 0, "tmc4361_spi_status_select": 0, "tmc4361_event_clear_conf": 0, "tmc4361_intr_conf": 0, "tmc4361_event": 0, "tmc4361_statu": 0, "tmc4361_stp_length_add": 0, "tmc4361_dir_setup_tim": 0, "tmc4361_start_out_add": 0, "tmc4361_gear_ratio": 0, "tmc4361_start_delai": 0, "tmc4361_clk_gating_delai": 0, "tmc4361_stdby_delai": 0, "tmc4361_freewheel_delai": 0, "tmc4361_vdrv_scale_limit": 0, "tmc4361_pwm_vmax": 0, "tmc4361_up_scale_delai": 0, "tmc4361_cl_upscale_delai": 0, "tmc4361_hold_scale_delai": 0, "tmc4361_cl_downscale_delai": 0, "tmc4361_drv_scale_delai": 0, "tmc4361_boost_tim": 0, "tmc4361_cl_beta": 0, "tmc4361_cl_gamma": 0, "tmc4361_dac_addr_a": 0, "tmc4361_dac_addr_b": 0, "tmc4361_spi_switch_vel": 0, "tmc4361_home_safety_margin": 0, "tmc4361_pwm_freq": 0, "tmc4361_chopsync_div": 0, "tmc4361_rampmod": 0, "tmc4361_xactual": 0, "tmc4361_vactual": 0, "tmc4361_aactual": 0, "tmc4361_vmax": 0, "tmc4361_vstart": 0, "tmc4361_vstop": 0, "tmc4361_vbreak": 0, "tmc4361_amax": 0, "tmc4361_dmax": 0, "tmc4361_astart": 0, "tmc4361_sign_aact": 0, "tmc4361_dfinal": 0, "tmc4361_dstop": 0, "tmc4361_bow1": 0, "tmc4361_bow2": 0, "tmc4361_bow3": 0, "tmc4361_bow4": 0, "tmc4361_clk_freq": 0, "tmc4361_pos_comp": 0, "tmc4361_virt_stop_left": 0, "tmc4361_virt_stop_right": 0, "tmc4361_x_home": 0, "tmc4361_x_latch_rd": 0, "tmc4361_rev_cnt_rd": 0, "tmc4361_x_range_wr": 0, "tmc4361_x_target": 0, "tmc4361_x_pipe0": 0, "tmc4361_x_pipe1": 0, "tmc4361_x_pipe2": 0, "tmc4361_x_pipe3": 0, "tmc4361_x_pipe4": 0, "tmc4361_x_pipe5": 0, "tmc4361_x_pipe6": 0, "tmc4361_x_pipe7": 0, "tmc4361_sh_reg0": 0, "tmc4361_sh_reg1": 0, "tmc4361_sh_reg2": 0, "tmc4361_sh_reg3": 0, "tmc4361_sh_reg4": 0, "tmc4361_sh_reg5": 0, "tmc4361_sh_reg6": 0, "tmc4361_sh_reg7": 0, "tmc4361_sh_reg8": 0, "tmc4361_sh_reg9": 0, "tmc4361_sh_reg10": 0, "tmc4361_sh_reg11": 0, "tmc4361_sh_reg12": 0, "tmc4361_sh_reg13": 0, "tmc4361_dfreez": 0, "tmc4361_ifreez": 0, "tmc4361_clk_gating_reg": 0, "tmc4361_enc_po": 0, "tmc4361_enc_latch_rd": 0, "tmc4361_enc_reset_val_wr": 0, "tmc4361_enc_pos_dev_rd": 0, "tmc4361_cl_tr_tolerance_wr": 0, "tmc4361_enc_pos_dev_tol_wr": 0, "tmc4361_enc_in_res_wr": 0, "tmc4361_enc_const_rd": 0, "tmc4361_manual_enc_const0": 0, "tmc4361_enc_out_r": 0, "tmc4361_ser_clk_in_high_wr": 0, "tmc4361_ser_clk_in_low_wr": 0, "tmc4361_ssi_in_clk_delay_wr": 0, "tmc4361_ssi_in_wtime_wr": 0, "tmc4361_ser_ptime_wr": 0, "tmc4361_cl_offset": 0, "tmc4361_pid_p_wr": 0, "tmc4361_cl_vmax_calc_p_wr": 0, "tmc4361_pid_vel_rd": 0, "tmc4361_pid_i_wr": 0, "tmc4361_cl_vmax_calc_i_wr": 0, "tmc4361_pid_isum_rd": 0, "tmc4361_pid_d_wr": 0, "tmc4361_cl_delta_p_wr": 0, "tmc4361_pid_i_clip_wr": 0, "tmc4361_pid_d_clkdiv_wr": 0, "tmc4361_pid_e_rd": 0, "tmc4361_pid_dv_clip_wr": 0, "tmc4361_pid_tolerance_wr": 0, "tmc4361_cl_tolerance_wr": 0, "tmc4361_fs_vel_wr": 0, "tmc4361_dc_vel_wr": 0, "tmc4361_cl_vmin_emf_wr": 0, "tmc4361_dc_time_wr": 0, "tmc4361_dc_sg_wr": 0, "tmc4361_dc_blktime_wr": 0, "tmc4361_cl_vadd_emf": 0, "tmc4361_dc_lsptm_wr": 0, "tmc4361_enc_vel_zero_wr": 0, "tmc4361_enc_vmean_wait_wr": 0, "tmc4361_enc_vmean_filter_wr": 0, "tmc4361_enc_vmean_int_wr": 0, "tmc4361_synchro_set": 0, "tmc4361_v_enc_rd": 0, "tmc4361_v_enc_mean_rd": 0, "tmc4361_vstall_limit_wr": 0, "tmc4361_addr_to_enc": 0, "tmc4361_data_to_enc": 0, "tmc4361_addr_from_enc": 0, "tmc4361_data_from_enc": 0, "tmc4361_cover_low_wr": 0, "tmc4361_cover_high_wr": 0, "tmc4361_cover_drv_low_rd": 0, "tmc4361_cover_drv_high_rd": 0, "tmc4361_mslut_0_wr": 0, "tmc4361_mslut_1_wr": 0, "tmc4361_mslut_2_wr": 0, "tmc4361_mslut_3_wr": 0, "tmc4361_mslut_4_wr": 0, "tmc4361_mslut_5_wr": 0, "tmc4361_mslut_6_wr": 0, "tmc4361_mslut_7_wr": 0, "tmc4361_mslutsel_wr": 0, "tmc4361_mscnt_rd": 0, "tmc4361_msoffset_wr": 0, "tmc4361_currenta_rd": 0, "tmc4361_currentb_rd": 0, "tmc4361_currenta_spi_rd": 0, "tmc4361_currentb_spi_rd": 0, "tmc4361_tzerowait_wr": 0, "tmc4361_scale_param_rd": 0, "tmc4361_circular_dec_wr": 0, "tmc4361_enc_comp_xoffset": 0, "tmc4361_enc_comp_yoffset": 0, "tmc4361_enc_comp_ampl": 0, "tmc4361_start_sin_wr": 0, "tmc4361_start_sin90_120_wr": 0, "tmc4361_dac_offset_wr": 0, "tmc4361_version_no_rd": 0, "tmc4361_cover_don": 0, "tmc4361_ramp_hold": 0, "tmc4361_ramp_trapez": 0, "tmc4361_ramp_sshap": 0, "tmc4361_ramp_posit": 0, "drvtype_tmc5130": 0, "tmc43xx_spi_readint": 0, "tmc43xx_spi_writeint": 0, "tmc43xx_writebyt": 0, "tmc43xx_writeint": 0, "tmc43xx_readint": 0, "tmc43xx_setbit": 0, "bitmask": 0, "tmc43xx_clearbit": 0, "tmc43xx_writebit": 0, "start": 0, "size": 0, "tmc43xx_peekev": 0, "tmc43xx_readandclearev": 0, "eventmask": 0, "tmc43xx_hardstop": 0, "tmc43xx_init": 0, "numberofmotor": 0, "tmc43xx_gethomeinput": 0, "tmc43xx_movetonextfullstep": 0, "tmc43xx_vmaxmodifi": 0, "motorconfig": 0, "8": 0, "closedloopconfig": 0, "300000": 0, "600000": 0, "100": 0, "1000": 0, "10000": 0, "20": 0, "10": 0, "1073741823": 0, "65536": 0, "7": 0, "500": 0, "tmc43xx_write": 0, "tmc43xx_gconf_use_avstart": 0, "tmc43xx_gconf_direct_acc_en": 0, "tmc43xx_gconf_direct_bow_en": 0, "tmc43xx_gconf_step_inact_pol": 0, "tmc43xx_gconf_toggle_step": 0, "tmc43xx_gconf_pol_dir_out": 0, "tmc43xx_gconf_int_sd": 0, "tmc43xx_gconf_ext_sd_high": 0, "tmc43xx_gconf_ext_sd_low": 0, "tmc43xx_gconf_ext_sd_toggl": 0, "tmc43xx_gconf_dir_in_pol": 0, "tmc43xx_gconf_sd_indirect": 0, "tmc43xx_gconf_enc_inc": 0, "tmc43xx_gconf_enc_ssi": 0, "tmc43xx_gconf_enc_biss": 0, "tmc43xx_gconf_enc_spi": 0, "tmc43xx_gconf_enc_diff_di": 0, "tmc43xx_gconf_stdby_clock_low": 0, "tmc43xx_gconf_stdby_clock_high": 0, "tmc43xx_gconf_stdby_chopsync": 0, "tmc43xx_gconf_stdby_clock_int": 0, "tmc43xx_gconf_intr_pol": 0, "tmc43xx_gconf_target_reached_pol": 0, "tmc43xx_gconf_clk_gating_en": 0, "tmc43xx_gconf_clk_gating_stdby_en": 0, "tmc43xx_gconf_fs_en": 0, "tmc43xx_gconf_fs_sdout": 0, "tmc43xx_gconf_dcstep_off": 0, "tmc43xx_gconf_dcstep_auto": 0, "tmc43xx_gconf_dcstep_tmc21xx": 0, "tmc43xx_gconf_dcstep_tmc26x": 0, "tmc43xx_gconf_pwm_out_en": 0, "tmc43xx_gconf_ser_enc_out_en": 0, "tmc43xx_gconf_ser_enc_out_diff": 0, "tmc43xx_gconf_auto_direct_sd_off": 0, "tmc43xx_gconf_circ_cnt_xlatch": 0, "tmc43xx_gconf_rev_dir": 0, "tmc43xx_gconf_intr_tr_pu_pd_en": 0, "tmc43xx_gconf_intr_wired_and": 0, "tmc43xx_gconf_tr_wired_and": 0, "tmc43xx_spiout_off": 0, "tmc43xx_spiout_tmc23x": 0, "tmc43xx_spiout_tmc24x": 0, "tmc43xx_spiout_tmc26x_389": 0, "tmc43xx_spiout_tmc26x_389_sd": 0, "tmc43xx_spiout_tmc21xx_sd": 0, "tmc43xx_spiout_tmc21xx": 0, "tmc43xx_spiout_scal": 0, "tmc43xx_spiout_sinlut": 0, "tmc43xx_spiout_dacaddr": 0, "tmc43xx_spiout_dac": 0, "tmc43xx_spiout_dac_inv": 0, "tmc43xx_spiout_dac_map": 0, "tmc43xx_spiout_cover_onli": 0, "tmc43xx_spiout_md_off": 0, "tmc43xx_spiout_md_fal": 0, "tmc43xx_spiout_md_no_standbi": 0, "tmc43xx_spiout_md_alwai": 0, "tmc43xx_spiout_stdby_on_stal": 0, "tmc43xx_spiout_stall_flag": 0, "tmc43xx_stall_load_limit": 0, "tmc43xx_spiout_phase_shift": 0, "tmc43xx_spiout_three_phase_en": 0, "tmc43xx_spiout_scale_val_tr_en": 0, "tmc43xx_spiout_disable_pol": 0, "tmc43xx_spiout_enable_shadow_datagram": 0, "tmc43xx_spiout_poll_block_multi": 0, "tmc43xx_spiout_cover_done_not_for_curr": 0, "tmc43xx_enc_in_mode_ol": 0, "tmc43xx_enc_in_mode_cl": 0, "tmc43xx_enc_in_mode_pid_0": 0, "tmc43xx_enc_in_mod": 0, "tmc43xx_enc_in_cl_calibration_en": 0, "tmc43xx_enc_in_cl_emf_en": 0, "tmc43xx_enc_in_cl_vlimit_en": 0, "tmc43xx_enc_in_cl_velocity_en": 0, "tmc43xx_enc_in_ser_var_limit": 0, "tmc43xx_curconf_hold_en": 0, "tmc43xx_curconf_drive_en": 0, "tmc43xx_curconf_boost_acc_en": 0, "tmc43xx_curconf_boost_dec_en": 0, "tmc43xx_curconf_boost_start_en": 0, "tmc43xx_curconf_sec_drive_en": 0, "tmc43xx_curconf_freewheeling_en": 0, "tmc43xx_curconf_cl_scale_en": 0, "tmc43xx_curconf_pwm_scale_ref": 0, "tmc43xx_curconf_pwm_ampl": 0, "tmc43xx_scaleval_boost": 0, "tmc43xx_scaleval_drv1": 0, "tmc43xx_scaleval_drv2": 0, "tmc43xx_scaleval_hold": 0, "tmc43xx_ev_target_reach": 0, "tmc43xx_ev_poscomp_reach": 0, "tmc43xx_ev_velocity_reach": 0, "tmc43xx_ev_vzero": 0, "tmc43xx_ev_vposit": 0, "tmc43xx_ev_vneg": 0, "tmc43xx_ev_azero": 0, "tmc43xx_ev_aposit": 0, "tmc43xx_ev_aneg": 0, "tmc43xx_ev_max_phase_trap": 0, "tmc43xx_ev_frozen": 0, "tmc43xx_ev_stop_left": 0, "tmc43xx_ev_stop_right": 0, "tmc43xx_ev_virt_stop_left": 0, "tmc43xx_ev_virt_stop_right": 0, "tmc43xx_ev_home_error": 0, "tmc43xx_ev_xlatch_don": 0, "tmc43xx_ev_fs_act": 0, "tmc43xx_ev_enc_fail": 0, "tmc43xx_ev_n_act": 0, "tmc43xx_ev_enc_don": 0, "tmc43xx_ev_ser_enc_data_fail": 0, "tmc43xx_ev_crc_fail": 0, "tmc43xx_ev_ser_data_don": 0, "tmc43xx_ev_biss_flag": 0, "tmc43xx_ev_cover_don": 0, "tmc43xx_ev_enc_vzero": 0, "tmc43xx_ev_cl_max": 0, "tmc43xx_ev_cl_fit": 0, "tmc43xx_ev_stop_on_stal": 0, "tmc43xx_ev_motor": 0, "tmc43xx_ev_rst": 0, "tmc43xx_st_target_reach": 0, "tmc43xx_st_poscomp_reach": 0, "tmc43xx_st_vel_reach": 0, "tmc43xx_st_vel_po": 0, "tmc43xx_st_vel_neg": 0, "tmc43xx_st_ramp_acc": 0, "tmc43xx_st_ramp_dec": 0, "tmc43xx_st_stop_left_act": 0, "tmc43xx_st_stop_right_act": 0, "tmc43xx_st_virt_stop_left_act": 0, "tmc43xx_st_virt_stop_right_act": 0, "tmc43xx_st_home_error": 0, "tmc43xx_st_enc_fail": 0, "tmc43xx_rampmode_vel_hold": 0, "tmc43xx_rampmode_vel_trapez": 0, "tmc43xx_rampmode_vel_sshap": 0, "tmc43xx_rampmode_pos_hold": 0, "tmc43xx_rampmode_pos_trapez": 0, "tmc43xx_rampmode_pos_sshap": 0, "tmc43xx_refconf_stop_left_en": 0, "tmc43xx_refconf_stop_right_en": 0, "tmc43xx_refconf_pol_stop_left": 0, "tmc43xx_refconf_pol_stop_right": 0, "tmc43xx_refconf_inv_stop_dir": 0, "tmc43xx_refconf_soft_stop_en": 0, "tmc43xx_refconf_virt_left_lim_en": 0, "tmc43xx_refconf_virt_right_lim_en": 0, "tmc43xx_refconf_virt_stop_hard": 0, "tmc43xx_refconf_virt_stop_linear": 0, "tmc43xx_refconf_circular": 0, "tmc43xx_refconf_stop_on_stal": 0, "tmc43xx_refconf_drv_after_stal": 0, "tmc43xx_refconf_circular_enc_en": 0, "mirror": 0, "readwrite457": 0, "write457zero": 0, "softwar": 0, "copi": 0, "write457int": 0, "integ": 0, "write457wavet": 0, "ramaddress": 0, "wavet": 0, "ram": 0, "locat": 0, "read457int": 0, "If": 0, "onli": 0, "content": 0, "taken": 0, "read457wavet": 0, "set457rampmod": 0, "To": 0, "tmc457_rm_xxx": 0, "init457wavet": 0, "resolut": 0, "microstep": 0, "depend": 0, "optim": 0, "cross": 0, "11": 0, "2048": 0, "1024": 0, "mostli": 0, "init457": 0, "intial": 0, "intsint": 0, "4096": 0, "tmc457registerread": 0, "tmc457softwarecopi": 0, "tmc457_regist": 0, "tmc457_mode": 0, "tmc457_xactual": 0, "tmc457_vactual": 0, "tmc457_vmax": 0, "tmc457_vtarget": 0, "tmc457_amax": 0, "tmc457_dmax": 0, "tmc457_dstop": 0, "tmc457_bowmax": 0, "tmc457_xtarget": 0, "tmc457_xcompar": 0, "tmc457_statu": 0, "tmc457_aactual": 0, "tmc457_sdscale": 0, "tmc457_amax_dmax": 0, "tmc457_enc_const": 0, "tmc457_enc_x": 0, "tmc457_enc_clrmod": 0, "tmc457_enc_statu": 0, "tmc457_enc_latch": 0, "tmc457_xlatch": 0, "tmc457_enc_warndist": 0, "tmc457_venc_us_const": 0, "tmc457_venc_us_po": 0, "tmc457_venc_us_sel": 0, "tmc457_pid_p": 0, "tmc457_pid_i": 0, "tmc457_pid_d": 0, "tmc457_pid_iclip": 0, "tmc457_pid_isum": 0, "tmc457_pid_dclkdiv": 0, "tmc457_pid_dv_cpu": 0, "tmc457_pid_dv_clip": 0, "tmc457_pid_": 0, "tmc457_pid_vactu": 0, "tmc457_pid_toler": 0, "tmc457_pulse_max": 0, "tmc457_pulse_xstep_div": 0, "tmc457_step_dir_mod": 0, "tmc457_microstep_po": 0, "tmc457_stdby_delai": 0, "tmc457_pulse_length": 0, "tmc457_switch_mod": 0, "tmc457_switch_statu": 0, "tmc457_poslim_left": 0, "tmc457_poslim_right": 0, "tmc457_seq_mod": 0, "tmc457_seq_dac_scal": 0, "tmc457_seq_stall_threshold": 0, "tmc457_seq_driver_statu": 0, "tmc457_chop_clk_div": 0, "tmc457_version": 0, "tmc457_int_mask": 0, "tmc457_int_flag": 0, "tmc457_wavetab": 0, "tmc457_write": 0, "tmc457_rm_posit": 0, "tmc457_rm_reserv": 0, "tmc457_rm_veloc": 0, "tmc457_rm_hold": 0, "tmc457_rm_shaft": 0, "tmc457_rm_pid": 0, "tmc457_rm_pid_bas": 0, "tmc457_st_x_reach": 0, "tmc457_st_v_reach": 0, "tmc457_st_v_zero": 0, "tmc457_st_enc_warn": 0, "tmc457_irq_target": 0, "tmc457_irq_devi": 0, "tmc457_irq_encn": 0, "tmc457_irq_stop": 0, "tmc457_irq_drvstatu": 0, "tmc457_irq_refl": 0, "tmc457_irq_refr": 0, "tmc457_irq_xcomp": 0, "tmc457_drv_error": 0, "tmc457_drv_otpw": 0, "tmc457_drv_stall": 0, "tmc4671": 0, "state_nothing_to_do": 0, "state_start_init": 0, "state_wait_init_tim": 0, "state_estimate_offset": 0, "tmc4671_readwritebyt": 0, "tmc4671_readint": 0, "tmc4671_writeint": 0, "tmc4671_readregister16bitvalu": 0, "tmc4671_writeregister16bitvalu": 0, "tmc4671_switchtomotionmod": 0, "tmc4671_settargettorque_raw": 0, "targettorqu": 0, "tmc4671_gettargettorque_raw": 0, "tmc4671_getactualtorque_raw": 0, "tmc4671_getactualramptorque_raw": 0, "tmc4671_settargettorque_ma": 0, "torquemeasurementfactor": 0, "tmc4671_gettargettorque_ma": 0, "tmc4671_getactualtorque_ma": 0, "tmc4671_gettargettorquefluxsum_ma": 0, "tmc4671_getactualtorquefluxsum_ma": 0, "tmc4671_getactualramptorque_ma": 0, "tmc4671_settargetflux_raw": 0, "targetflux": 0, "tmc4671_gettargetflux_raw": 0, "tmc4671_getactualflux_raw": 0, "tmc4671_settargetflux_ma": 0, "tmc4671_gettargetflux_ma": 0, "tmc4671_getactualflux_ma": 0, "tmc4671_settorquefluxlimit_ma": 0, "tmc4671_gettorquefluxlimit_ma": 0, "tmc4671_settargetveloc": 0, "tmc4671_gettargetveloc": 0, "tmc4671_getactualveloc": 0, "tmc4671_getactualrampveloc": 0, "tmc4671_setabsoluttargetposit": 0, "tmc4671_setrelativetargetposit": 0, "relativeposit": 0, "tmc4671_gettargetposit": 0, "tmc4671_setactualposit": 0, "actualposit": 0, "tmc4671_getactualposit": 0, "tmc4671_getactualrampposit": 0, "tmc4671_doencoderinitializationmode0": 0, "initst": 0, "initwaittim": 0, "actualinitwaittim": 0, "startvoltag": 0, "last_phi_e_select": 0, "last_uq_ud_ext": 0, "last_phi_e_ext": 0, "tmc4671_gets16circlediffer": 0, "tmc4671_doencoderinitializationmode2": 0, "hall_phi_e_old": 0, "hall_phi_e_new": 0, "hall_actual_coarse_offset": 0, "tmc4671_checkencderiniti": 0, "actualsystick": 0, "initmod": 0, "tmc4671_periodicjob": 0, "tmc4671_startencoderiniti": 0, "tmc4671_updatephiselectionandiniti": 0, "actualphieselect": 0, "desiredphieselect": 0, "tmc4671_disablepwm": 0, "tmc4671_getmotortyp": 0, "tmc4671_setmotortyp": 0, "motortyp": 0, "tmc4671_getpolepair": 0, "tmc4671_setpolepair": 0, "polepair": 0, "tmc4671_getadci0offset": 0, "tmc4671_setadci0offset": 0, "tmc4671_getadci1offset": 0, "tmc4671_setadci1offset": 0, "tmc4671_settorquefluxpi": 0, "pparamet": 0, "iparamet": 0, "tmc4671_setvelocitypi": 0, "tmc4671_setpositionpi": 0, "tmc4671_readfieldwithdepend": 0, "reg": 0, "dependsreg": 0, "dependsvalu": 0, "tmc4671_regist": 0, "tmc4671_constant": 0, "tmc4671_field": 0, "bit_0_to_15": 0, "bit_16_to_31": 0, "tmc4671_field_read": 0, "tmc4671_field_upd": 0, "tmc4671_motor": 0, "tmc4671_status_flags_ref_mask": 0, "tmc4671_status_flags_ref_shift": 0, "tmc4671_si_type_mask": 0, "tmc4671_si_type_shift": 0, "tmc4671_si_version_mask": 0, "tmc4671_si_version_shift": 0, "tmc4671_si_date_mask": 0, "tmc4671_si_date_shift": 0, "tmc4671_si_time_mask": 0, "tmc4671_si_time_shift": 0, "tmc4671_si_variant_mask": 0, "tmc4671_si_variant_shift": 0, "tmc4671_si_build_mask": 0, "tmc4671_si_build_shift": 0, "tmc4671_chip_info_address_mask": 0, "tmc4671_chip_info_address_shift": 0, "tmc4671_adc_i0_raw_mask": 0, "tmc4671_adc_i0_raw_shift": 0, "tmc4671_adc_i1_raw_mask": 0, "tmc4671_adc_i1_raw_shift": 0, "tmc4671_adc_vm_raw_mask": 0, "tmc4671_adc_vm_raw_shift": 0, "tmc4671_adc_agpi_a_raw_mask": 0, "tmc4671_adc_agpi_a_raw_shift": 0, "tmc4671_adc_agpi_b_raw_mask": 0, "tmc4671_adc_agpi_b_raw_shift": 0, "tmc4671_adc_aenc_ux_raw_mask": 0, "tmc4671_adc_aenc_ux_raw_shift": 0, "tmc4671_adc_aenc_vn_raw_mask": 0, "tmc4671_adc_aenc_vn_raw_shift": 0, "tmc4671_adc_aenc_wy_raw_mask": 0, "tmc4671_adc_aenc_wy_raw_shift": 0, "tmc4671_adc_raw_addr_mask": 0, "tmc4671_adc_raw_addr_shift": 0, "tmc4671_cfg_dsmodulator_a_mask": 0, "tmc4671_cfg_dsmodulator_a_shift": 0, "tmc4671_mclk_polarity_a_mask": 0, "tmc4671_mclk_polarity_a_shift": 0, "tmc4671_mdat_polarity_a_mask": 0, "tmc4671_mdat_polarity_a_shift": 0, "tmc4671_sel_nclk_mclk_i_a_mask": 0, "tmc4671_sel_nclk_mclk_i_a_shift": 0, "tmc4671_blanking_a_mask": 0, "tmc4671_blanking_a_shift": 0, "tmc4671_cfg_dsmodulator_b_mask": 0, "tmc4671_cfg_dsmodulator_b_shift": 0, "tmc4671_mclk_polarity_b_mask": 0, "tmc4671_mclk_polarity_b_shift": 0, "tmc4671_mdat_polarity_b_mask": 0, "tmc4671_mdat_polarity_b_shift": 0, "tmc4671_sel_nclk_mclk_i_b_mask": 0, "tmc4671_sel_nclk_mclk_i_b_shift": 0, "tmc4671_blanking_b_mask": 0, "tmc4671_blanking_b_shift": 0, "tmc4671_dsadc_mclk_a_mask": 0, "tmc4671_dsadc_mclk_a_shift": 0, "tmc4671_dsadc_mclk_b_mask": 0, "tmc4671_dsadc_mclk_b_shift": 0, "tmc4671_dsadc_mdec_a_mask": 0, "tmc4671_dsadc_mdec_a_shift": 0, "tmc4671_dsadc_mdec_b_mask": 0, "tmc4671_dsadc_mdec_b_shift": 0, "tmc4671_adc_i1_offset_mask": 0, "tmc4671_adc_i1_offset_shift": 0, "tmc4671_adc_i1_scale_mask": 0, "tmc4671_adc_i1_scale_shift": 0, "tmc4671_adc_i0_offset_mask": 0, "tmc4671_adc_i0_offset_shift": 0, "tmc4671_adc_i0_scale_mask": 0, "tmc4671_adc_i0_scale_shift": 0, "tmc4671_adc_i0_select_mask": 0, "tmc4671_adc_i0_select_shift": 0, "tmc4671_adc_i1_select_mask": 0, "tmc4671_adc_i1_select_shift": 0, "tmc4671_adc_i_ux_select_mask": 0, "tmc4671_adc_i_ux_select_shift": 0, "tmc4671_adc_i_v_select_mask": 0, "tmc4671_adc_i_v_select_shift": 0, "tmc4671_adc_i_wy_select_mask": 0, "tmc4671_adc_i_wy_select_shift": 0, "tmc4671_adc_i0_ext_mask": 0, "tmc4671_adc_i0_ext_shift": 0, "tmc4671_adc_i1_ext_mask": 0, "tmc4671_adc_i1_ext_shift": 0, "tmc4671_adc_i0_mask": 0, "tmc4671_adc_i0_shift": 0, "tmc4671_adc_i1_mask": 0, "tmc4671_adc_i1_shift": 0, "tmc4671_adc_vw_mask": 0, "tmc4671_adc_vw_shift": 0, "tmc4671_adc_agpi_a_mask": 0, "tmc4671_adc_agpi_a_shift": 0, "tmc4671_adc_agpi_b_mask": 0, "tmc4671_adc_agpi_b_shift": 0, "tmc4671_adc_aenc_ux_mask": 0, "tmc4671_adc_aenc_ux_shift": 0, "tmc4671_adc_aenc_vn_mask": 0, "tmc4671_adc_aenc_vn_shift": 0, "tmc4671_adc_aenc_wy_mask": 0, "tmc4671_adc_aenc_wy_shift": 0, "tmc4671_aenc_0_offset_mask": 0, "tmc4671_aenc_0_offset_shift": 0, "tmc4671_aenc_0_scale_mask": 0, "tmc4671_aenc_0_scale_shift": 0, "tmc4671_aenc_1_offset_mask": 0, "tmc4671_aenc_1_offset_shift": 0, "tmc4671_aenc_1_scale_mask": 0, "tmc4671_aenc_1_scale_shift": 0, "tmc4671_aenc_2_offset_mask": 0, "tmc4671_aenc_2_offset_shift": 0, "tmc4671_aenc_2_scale_mask": 0, "tmc4671_aenc_2_scale_shift": 0, "tmc4671_aenc_0_select_mask": 0, "tmc4671_aenc_0_select_shift": 0, "tmc4671_aenc_1_select_mask": 0, "tmc4671_aenc_1_select_shift": 0, "tmc4671_aenc_2_select_mask": 0, "tmc4671_aenc_2_select_shift": 0, "tmc4671_adc_iux_mask": 0, "tmc4671_adc_iux_shift": 0, "tmc4671_adc_iwy_mask": 0, "tmc4671_adc_iwy_shift": 0, "tmc4671_adc_iv_mask": 0, "tmc4671_adc_iv_shift": 0, "tmc4671_aenc_ux_mask": 0, "tmc4671_aenc_ux_shift": 0, "tmc4671_aenc_wy_mask": 0, "tmc4671_aenc_wy_shift": 0, "tmc4671_aenc_vn_mask": 0, "tmc4671_aenc_vn_shift": 0, "tmc4671_pwm_polarities_0_mask": 0, "tmc4671_pwm_polarities_0_shift": 0, "tmc4671_pwm_polarities_1_mask": 0, "tmc4671_pwm_polarities_1_shift": 0, "tmc4671_pwm_polarities_2_mask": 0, "tmc4671_pwm_polarities_2_shift": 0, "tmc4671_pwm_polarities_3_mask": 0, "tmc4671_pwm_polarities_3_shift": 0, "tmc4671_pwm_polarities_4_mask": 0, "tmc4671_pwm_polarities_4_shift": 0, "tmc4671_pwm_polarities_5_mask": 0, "tmc4671_pwm_polarities_5_shift": 0, "tmc4671_pwm_polarities_6_mask": 0, "tmc4671_pwm_polarities_6_shift": 0, "tmc4671_pwm_polarities_7_mask": 0, "tmc4671_pwm_polarities_7_shift": 0, "tmc4671_pwm_maxcnt_mask": 0, "tmc4671_pwm_maxcnt_shift": 0, "tmc4671_pwm_bbm_l_mask": 0, "tmc4671_pwm_bbm_l_shift": 0, "tmc4671_pwm_bbm_h_mask": 0, "tmc4671_pwm_bbm_h_shift": 0, "tmc4671_pwm_chop_mask": 0, "tmc4671_pwm_chop_shift": 0, "tmc4671_pwm_sv_mask": 0, "tmc4671_pwm_sv_shift": 0, "tmc4671_n_pole_pairs_mask": 0, "tmc4671_n_pole_pairs_shift": 0, "tmc4671_motor_type_mask": 0, "tmc4671_motor_type_shift": 0, "tmc4671_phi_e_ext_mask": 0, "tmc4671_phi_e_ext_shift": 0, "tmc4671_phi_m_ext_mask": 0, "tmc4671_phi_m_ext_shift": 0, "tmc4671_position_ext_mask": 0, "tmc4671_position_ext_shift": 0, "tmc4671_openloop_phi_direction_mask": 0, "tmc4671_openloop_phi_direction_shift": 0, "tmc4671_openloop_acceleration_mask": 0, "tmc4671_openloop_acceleration_shift": 0, "tmc4671_openloop_velocity_target_mask": 0, "tmc4671_openloop_velocity_target_shift": 0, "tmc4671_openloop_velocity_actual_mask": 0, "tmc4671_openloop_velocity_actual_shift": 0, "tmc4671_openloop_phi_mask": 0, "tmc4671_openloop_phi_shift": 0, "tmc4671_ud_ext_mask": 0, "tmc4671_ud_ext_shift": 0, "tmc4671_uq_ext_mask": 0, "tmc4671_uq_ext_shift": 0, "tmc4671_apol_mask": 0, "tmc4671_apol_shift": 0, "tmc4671_bpol_mask": 0, "tmc4671_bpol_shift": 0, "tmc4671_npol_mask": 0, "tmc4671_npol_shift": 0, "tmc4671_use_abn_as_n_mask": 0, "tmc4671_use_abn_as_n_shift": 0, "tmc4671_cln_mask": 0, "tmc4671_cln_shift": 0, "tmc4671_abn_direction_mask": 0, "tmc4671_abn_direction_shift": 0, "tmc4671_abn_decoder_ppr_mask": 0, "tmc4671_abn_decoder_ppr_shift": 0, "tmc4671_abn_decoder_count_mask": 0, "tmc4671_abn_decoder_count_shift": 0, "tmc4671_abn_decoder_count_n_mask": 0, "tmc4671_abn_decoder_count_n_shift": 0, "tmc4671_abn_decoder_phi_m_offset_mask": 0, "tmc4671_abn_decoder_phi_m_offset_shift": 0, "tmc4671_abn_decoder_phi_e_offset_mask": 0, "tmc4671_abn_decoder_phi_e_offset_shift": 0, "tmc4671_abn_decoder_phi_m_mask": 0, "tmc4671_abn_decoder_phi_m_shift": 0, "tmc4671_abn_decoder_phi_e_mask": 0, "tmc4671_abn_decoder_phi_e_shift": 0, "tmc4671_abn_2_direction_mask": 0, "tmc4671_abn_2_direction_shift": 0, "tmc4671_abn_2_decoder_ppr_mask": 0, "tmc4671_abn_2_decoder_ppr_shift": 0, "tmc4671_abn_2_decoder_count_mask": 0, "tmc4671_abn_2_decoder_count_shift": 0, "tmc4671_abn_2_decoder_count_n_mask": 0, "tmc4671_abn_2_decoder_count_n_shift": 0, "tmc4671_abn_2_decoder_phi_m_offset_mask": 0, "tmc4671_abn_2_decoder_phi_m_offset_shift": 0, "tmc4671_abn_2_decoder_phi_m_mask": 0, "tmc4671_abn_2_decoder_phi_m_shift": 0, "tmc4671_hall_mode_mask": 0, "tmc4671_hall_mode_shift": 0, "tmc4671_hall_polarity_mask": 0, "tmc4671_hall_polarity_shift": 0, "tmc4671_hall_interpolation_mask": 0, "tmc4671_hall_interpolation_shift": 0, "tmc4671_hall_direction_mask": 0, "tmc4671_hall_direction_shift": 0, "tmc4671_hall_blank_mask": 0, "tmc4671_hall_blank_shift": 0, "tmc4671_hall_position_000_mask": 0, "tmc4671_hall_position_000_shift": 0, "tmc4671_hall_position_060_mask": 0, "tmc4671_hall_position_060_shift": 0, "tmc4671_hall_position_120_mask": 0, "tmc4671_hall_position_120_shift": 0, "tmc4671_hall_position_180_mask": 0, "tmc4671_hall_position_180_shift": 0, "tmc4671_hall_position_240_mask": 0, "tmc4671_hall_position_240_shift": 0, "tmc4671_hall_position_300_mask": 0, "tmc4671_hall_position_300_shift": 0, "tmc4671_hall_phi_m_offset_mask": 0, "tmc4671_hall_phi_m_offset_shift": 0, "tmc4671_hall_phi_e_offset_mask": 0, "tmc4671_hall_phi_e_offset_shift": 0, "tmc4671_hall_dphi_max_mask": 0, "tmc4671_hall_dphi_max_shift": 0, "tmc4671_hall_phi_e_mask": 0, "tmc4671_hall_phi_e_shift": 0, "tmc4671_hall_phi_e_interpolated_mask": 0, "tmc4671_hall_phi_e_interpolated_shift": 0, "tmc4671_hall_phi_m_mask": 0, "tmc4671_hall_phi_m_shift": 0, "tmc4671_aenc_decoder_mode_0_mask": 0, "tmc4671_aenc_decoder_mode_0_shift": 0, "tmc4671_aenc_decoder_mode_12_mask": 0, "tmc4671_aenc_decoder_mode_12_shift": 0, "tmc4671_aenc_decoder_n_threshold_mask": 0, "tmc4671_aenc_decoder_n_threshold_shift": 0, "tmc4671_aenc_decoder_n_mask_mask": 0, "tmc4671_aenc_decoder_n_field": 0, "tmc4671_aenc_decoder_phi_a_raw_mask": 0, "tmc4671_aenc_decoder_phi_a_raw_shift": 0, "tmc4671_aenc_decoder_phi_a_offset_mask": 0, "tmc4671_aenc_decoder_phi_a_offset_shift": 0, "tmc4671_aenc_decoder_phi_a_mask": 0, "tmc4671_aenc_decoder_phi_a_shift": 0, "tmc4671_aenc_decoder_ppr_mask": 0, "tmc4671_aenc_decoder_ppr_shift": 0, "tmc4671_aenc_decoder_count_mask": 0, "tmc4671_aenc_decoder_count_shift": 0, "tmc4671_aenc_decoder_count_n_mask": 0, "tmc4671_aenc_decoder_count_n_shift": 0, "tmc4671_aenc_decoder_phi_m_offset_mask": 0, "tmc4671_aenc_decoder_phi_m_offset_shift": 0, "tmc4671_aenc_decoder_phi_e_offset_mask": 0, "tmc4671_aenc_decoder_phi_e_offset_shift": 0, "tmc4671_aenc_decoder_phi_m_mask": 0, "tmc4671_aenc_decoder_phi_m_shift": 0, "tmc4671_aenc_decoder_phi_e_mask": 0, "tmc4671_aenc_decoder_phi_e_shift": 0, "tmc4671_aenc_decoder_position_mask": 0, "tmc4671_aenc_decoder_position_shift": 0, "tmc4671_biquad_x_a_1_mask": 0, "tmc4671_biquad_x_a_1_shift": 0, "tmc4671_biquad_x_a_2_mask": 0, "tmc4671_biquad_x_a_2_shift": 0, "tmc4671_biquad_x_b_0_mask": 0, "tmc4671_biquad_x_b_0_shift": 0, "tmc4671_biquad_x_b_1_mask": 0, "tmc4671_biquad_x_b_1_shift": 0, "tmc4671_biquad_x_b_2_mask": 0, "tmc4671_biquad_x_b_2_shift": 0, "tmc4671_biquad_x_enable_mask": 0, "tmc4671_biquad_x_enable_shift": 0, "tmc4671_biquad_v_a_1_mask": 0, "tmc4671_biquad_v_a_1_shift": 0, "tmc4671_biquad_v_a_2_mask": 0, "tmc4671_biquad_v_a_2_shift": 0, "tmc4671_biquad_v_b_0_mask": 0, "tmc4671_biquad_v_b_0_shift": 0, "tmc4671_biquad_v_b_1_mask": 0, "tmc4671_biquad_v_b_1_shift": 0, "tmc4671_biquad_v_b_2_mask": 0, "tmc4671_biquad_v_b_2_shift": 0, "tmc4671_biquad_v_enable_mask": 0, "tmc4671_biquad_v_enable_shift": 0, "tmc4671_biquad_t_a_1_mask": 0, "tmc4671_biquad_t_a_1_shift": 0, "tmc4671_biquad_t_a_2_mask": 0, "tmc4671_biquad_t_a_2_shift": 0, "tmc4671_biquad_t_b_0_mask": 0, "tmc4671_biquad_t_b_0_shift": 0, "tmc4671_biquad_t_b_1_mask": 0, "tmc4671_biquad_t_b_1_shift": 0, "tmc4671_biquad_t_b_2_mask": 0, "tmc4671_biquad_t_b_2_shift": 0, "tmc4671_biquad_t_enable_mask": 0, "tmc4671_biquad_t_enable_shift": 0, "tmc4671_biquad_f_a_1_mask": 0, "tmc4671_biquad_f_a_1_shift": 0, "tmc4671_biquad_f_a_2_mask": 0, "tmc4671_biquad_f_a_2_shift": 0, "tmc4671_biquad_f_b_0_mask": 0, "tmc4671_biquad_f_b_0_shift": 0, "tmc4671_biquad_f_b_1_mask": 0, "tmc4671_biquad_f_b_1_shift": 0, "tmc4671_biquad_f_b_2_mask": 0, "tmc4671_biquad_f_b_2_shift": 0, "tmc4671_biquad_f_enable_mask": 0, "tmc4671_biquad_f_enable_shift": 0, "tmc4671_prbs_amplitude_mask": 0, "tmc4671_prbs_amplitude_shift": 0, "tmc4671_prbs_down_sampling_ratio_mask": 0, "tmc4671_prbs_down_sampling_ratio_shift": 0, "tmc4671_feed_forward_velocity_gain_mask": 0, "tmc4671_feed_forward_velocity_gain_shift": 0, "tmc4671_feed_forward_velicity_filter_constant_mask": 0, "tmc4671_feed_forward_velicity_filter_constant_shift": 0, "tmc4671_feed_forward_torque_gain_mask": 0, "tmc4671_feed_forward_torque_gain_shift": 0, "tmc4671_feed_forward_torgue_filter_constant_mask": 0, "tmc4671_feed_forward_torgue_filter_constant_shift": 0, "tmc4671_velocity_meter_pptm_min_pos_dev_mask": 0, "tmc4671_velocity_meter_pptm_min_pos_dev_shift": 0, "tmc4671_ref_switch_config_mask": 0, "tmc4671_ref_switch_config_shift": 0, "tmc4671_encoder_init_hall_enable_mask": 0, "tmc4671_encoder_init_hall_enable_shift": 0, "tmc4671_config_addr_mask": 0, "tmc4671_config_addr_shift": 0, "tmc4671_velocity_selection_mask": 0, "tmc4671_velocity_selection_shift": 0, "tmc4671_velocity_meter_selection_mask": 0, "tmc4671_velocity_meter_selection_shift": 0, "tmc4671_position_selection_mask": 0, "tmc4671_position_selection_shift": 0, "tmc4671_phi_e_selection_mask": 0, "tmc4671_phi_e_selection_shift": 0, "tmc4671_phi_e_mask": 0, "tmc4671_phi_e_shift": 0, "tmc4671_pid_flux_i_mask": 0, "tmc4671_pid_flux_i_shift": 0, "tmc4671_pid_flux_p_mask": 0, "tmc4671_pid_flux_p_shift": 0, "tmc4671_pid_torque_i_mask": 0, "tmc4671_pid_torque_i_shift": 0, "tmc4671_pid_torque_p_mask": 0, "tmc4671_pid_torque_p_shift": 0, "tmc4671_pid_velocity_i_mask": 0, "tmc4671_pid_velocity_i_shift": 0, "tmc4671_pid_velocity_p_mask": 0, "tmc4671_pid_velocity_p_shift": 0, "tmc4671_pid_position_i_mask": 0, "tmc4671_pid_position_i_shift": 0, "tmc4671_pid_position_p_mask": 0, "tmc4671_pid_position_p_shift": 0, "tmc4671_pid_torque_flux_target_ddt_limits_mask": 0, "tmc4671_pid_torque_flux_target_ddt_limits_shift": 0, "tmc4671_pidout_uq_ud_limits_mask": 0, "tmc4671_pidout_uq_ud_limits_shift": 0, "tmc4671_pid_torque_flux_limits_mask": 0, "tmc4671_pid_torque_flux_limits_shift": 0, "tmc4671_pid_acceleration_limit_mask": 0, "tmc4671_pid_acceleration_limit_shift": 0, "tmc4671_pid_velocity_limit_mask": 0, "tmc4671_pid_velocity_limit_shift": 0, "tmc4671_pid_position_limit_low_mask": 0, "tmc4671_pid_position_limit_low_shift": 0, "tmc4671_pid_position_limit_high_mask": 0, "tmc4671_pid_position_limit_high_shift": 0, "tmc4671_mode_motion_mask": 0, "tmc4671_mode_motion_shift": 0, "tmc4671_mode_ramp_mask": 0, "tmc4671_mode_ramp_shift": 0, "tmc4671_mode_ff_mask": 0, "tmc4671_mode_ff_shift": 0, "tmc4671_mode_pid_smpl_mask": 0, "tmc4671_mode_pid_smpl_shift": 0, "tmc4671_mode_pid_type_mask": 0, "tmc4671_mode_pid_type_shift": 0, "tmc4671_pid_flux_target_mask": 0, "tmc4671_pid_flux_target_shift": 0, "tmc4671_pid_torque_target_mask": 0, "tmc4671_pid_torque_target_shift": 0, "tmc4671_pid_flux_offset_mask": 0, "tmc4671_pid_flux_offset_shift": 0, "tmc4671_pid_torque_offset_mask": 0, "tmc4671_pid_torque_offset_shift": 0, "tmc4671_pid_velocity_target_mask": 0, "tmc4671_pid_velocity_target_shift": 0, "tmc4671_pid_velocity_offset_mask": 0, "tmc4671_pid_velocity_offset_shift": 0, "tmc4671_pid_position_target_mask": 0, "tmc4671_pid_position_target_shift": 0, "tmc4671_pid_flux_actual_mask": 0, "tmc4671_pid_flux_actual_shift": 0, "tmc4671_pid_torque_actual_mask": 0, "tmc4671_pid_torque_actual_shift": 0, "tmc4671_pid_velocity_actual_mask": 0, "tmc4671_pid_velocity_actual_shift": 0, "tmc4671_pid_position_actual_mask": 0, "tmc4671_pid_position_actual_shift": 0, "tmc4671_pid_torque_error_mask": 0, "tmc4671_pid_torque_error_shift": 0, "tmc4671_pid_flux_error_mask": 0, "tmc4671_pid_flux_error_shift": 0, "tmc4671_pid_velocity_error_mask": 0, "tmc4671_pid_velocity_error_shift": 0, "tmc4671_pid_position_error_mask": 0, "tmc4671_pid_position_error_shift": 0, "tmc4671_pid_torque_error_sum_mask": 0, "tmc4671_pid_torque_error_sum_shift": 0, "tmc4671_pid_flux_error_sum_mask": 0, "tmc4671_pid_flux_error_sum_shift": 0, "tmc4671_pid_velocity_error_sum_mask": 0, "tmc4671_pid_velocity_error_sum_shift": 0, "tmc4671_pid_position_error_sum_mask": 0, "tmc4671_pid_position_error_sum_shift": 0, "tmc4671_pid_error_addr_mask": 0, "tmc4671_pid_error_addr_shift": 0, "tmc4671_pidin_target_torque_mask": 0, "tmc4671_pidin_target_torque_shift": 0, "tmc4671_pidin_target_flux_mask": 0, "tmc4671_pidin_target_flux_shift": 0, "tmc4671_pidin_target_velocity_mask": 0, "tmc4671_pidin_target_velocity_shift": 0, "tmc4671_pidin_target_position_mask": 0, "tmc4671_pidin_target_position_shift": 0, "tmc4671_pidout_target_torque_mask": 0, "tmc4671_pidout_target_torque_shift": 0, "tmc4671_pidout_target_flux_mask": 0, "tmc4671_pidout_target_flux_shift": 0, "tmc4671_pidout_target_velocity_mask": 0, "tmc4671_pidout_target_velocity_shift": 0, "tmc4671_pidout_target_position_mask": 0, "tmc4671_pidout_target_position_shift": 0, "tmc4671_foc_iux_mask": 0, "tmc4671_foc_iux_shift": 0, "tmc4671_foc_iwy_mask": 0, "tmc4671_foc_iwy_shift": 0, "tmc4671_foc_iv_mask": 0, "tmc4671_foc_iv_shift": 0, "tmc4671_foc_ia_mask": 0, "tmc4671_foc_ia_shift": 0, "tmc4671_foc_ib_mask": 0, "tmc4671_foc_ib_shift": 0, "tmc4671_foc_id_mask": 0, "tmc4671_foc_id_shift": 0, "tmc4671_foc_iq_mask": 0, "tmc4671_foc_iq_shift": 0, "tmc4671_foc_ud_mask": 0, "tmc4671_foc_ud_shift": 0, "tmc4671_foc_uq_mask": 0, "tmc4671_foc_uq_shift": 0, "tmc4671_foc_ud_limited_mask": 0, "tmc4671_foc_ud_limited_shift": 0, "tmc4671_foc_uq_limited_mask": 0, "tmc4671_foc_uq_limited_shift": 0, "tmc4671_foc_ua_mask": 0, "tmc4671_foc_ua_shift": 0, "tmc4671_foc_ub_mask": 0, "tmc4671_foc_ub_shift": 0, "tmc4671_foc_uux_mask": 0, "tmc4671_foc_uux_shift": 0, "tmc4671_foc_uwy_mask": 0, "tmc4671_foc_uwy_shift": 0, "tmc4671_foc_uv_mask": 0, "tmc4671_foc_uv_shift": 0, "tmc4671_pwm_ux_mask": 0, "tmc4671_pwm_ux_shift": 0, "tmc4671_pwm_wy_mask": 0, "tmc4671_pwm_wy_shift": 0, "tmc4671_pwm_v_mask": 0, "tmc4671_pwm_v_shift": 0, "tmc4671_adc_i_0_mask": 0, "tmc4671_adc_i_0_shift": 0, "tmc4671_adc_i_1_mask": 0, "tmc4671_adc_i_1_shift": 0, "tmc4671_pid_flux_actual_div256_mask": 0, "tmc4671_pid_flux_actual_div256_shift": 0, "tmc4671_pid_torque_actual_div256_mask": 0, "tmc4671_pid_torque_actual_div256_shift": 0, "tmc4671_pid_flux_target_div256_mask": 0, "tmc4671_pid_flux_target_div256_shift": 0, "tmc4671_pid_torque_target_div256_mask": 0, "tmc4671_pid_torque_target_div256_shift": 0, "tmc4671_pid_velocity_actual_div256_mask": 0, "tmc4671_pid_velocity_actual_div256_shift": 0, "tmc4671_pid_velocity_target_div256_mask": 0, "tmc4671_pid_velocity_target_div256_shift": 0, "tmc4671_pid_velocity_actual_lsb_mask": 0, "tmc4671_pid_velocity_actual_lsb_shift": 0, "tmc4671_pid_velocity_target_lsb_mask": 0, "tmc4671_pid_velocity_target_lsb_shift": 0, "tmc4671_pid_position_actual_div256_mask": 0, "tmc4671_pid_position_actual_div256_shift": 0, "tmc4671_pid_position_target_div256_mask": 0, "tmc4671_pid_position_target_div256_shift": 0, "tmc4671_pid_position_actual_lsb_mask": 0, "tmc4671_pid_position_actual_lsb_shift": 0, "tmc4671_pid_position_target_lsb_mask": 0, "tmc4671_pid_position_target_lsb_shift": 0, "tmc4671_ff_velocity_mask": 0, "tmc4671_ff_velocity_shift": 0, "tmc4671_ff_torque_mask": 0, "tmc4671_ff_torque_shift": 0, "tmc4671_actual_velocity_pptm_mask": 0, "tmc4671_actual_velocity_pptm_shift": 0, "tmc4671_ref_switch_status_mask": 0, "tmc4671_ref_switch_status_shift": 0, "tmc4671_home_position_mask": 0, "tmc4671_home_position_shift": 0, "tmc4671_left_position_mask": 0, "tmc4671_left_position_shift": 0, "tmc4671_right_position_mask": 0, "tmc4671_right_position_shift": 0, "tmc4671_enc_init_hall_status_mask": 0, "tmc4671_enc_init_hall_status_shift": 0, "tmc4671_enc_init_hall_phi_e_abn_offset_mask": 0, "tmc4671_enc_init_hall_phi_e_abn_offset_shift": 0, "tmc4671_enc_init_hall_phi_e_aenc_offset_mask": 0, "tmc4671_enc_init_hall_phi_e_aenc_offset_shift": 0, "tmc4671_enc_init_hall_phi_a_aenc_offset_mask": 0, "tmc4671_enc_init_hall_phi_a_aenc_offset_shift": 0, "tmc4671_enc_init_mini_move_status_mask": 0, "tmc4671_enc_init_mini_move_status_shift": 0, "tmc4671_enc_init_mini_move_u_d_mask": 0, "tmc4671_enc_init_mini_move_u_d_shift": 0, "tmc4671_enc_init_mini_move_phi_e_offset_mask": 0, "tmc4671_enc_init_mini_move_phi_e_offset_shift": 0, "tmc4671_enc_init_mini_move_phi_e_mask": 0, "tmc4671_enc_init_mini_move_phi_e_shift": 0, "tmc4671_debug_value_0_mask": 0, "tmc4671_debug_value_0_shift": 0, "tmc4671_debug_value_1_mask": 0, "tmc4671_debug_value_1_shift": 0, "tmc4671_debug_value_2_mask": 0, "tmc4671_debug_value_2_shift": 0, "tmc4671_debug_value_3_mask": 0, "tmc4671_debug_value_3_shift": 0, "tmc4671_debug_value_4_mask": 0, "tmc4671_debug_value_4_shift": 0, "tmc4671_debug_value_5_mask": 0, "tmc4671_debug_value_5_shift": 0, "tmc4671_debug_value_6_mask": 0, "tmc4671_debug_value_6_shift": 0, "tmc4671_debug_value_7_mask": 0, "tmc4671_debug_value_7_shift": 0, "tmc4671_debug_value_8_mask": 0, "tmc4671_debug_value_8_shift": 0, "tmc4671_debug_value_9_mask": 0, "tmc4671_debug_value_9_shift": 0, "tmc4671_debug_value_10_mask": 0, "tmc4671_debug_value_10_shift": 0, "tmc4671_debug_value_11_mask": 0, "tmc4671_debug_value_11_shift": 0, "tmc4671_debug_value_12_mask": 0, "tmc4671_debug_value_12_shift": 0, "tmc4671_debug_value_13_mask": 0, "tmc4671_debug_value_13_shift": 0, "tmc4671_debug_value_14_mask": 0, "tmc4671_debug_value_14_shift": 0, "tmc4671_debug_value_15_mask": 0, "tmc4671_debug_value_15_shift": 0, "tmc4671_debug_value_16_mask": 0, "tmc4671_debug_value_16_shift": 0, "tmc4671_debug_value_17_mask": 0, "tmc4671_debug_value_17_shift": 0, "tmc4671_debug_value_18_mask": 0, "tmc4671_debug_value_18_shift": 0, "tmc4671_debug_value_19_mask": 0, "tmc4671_debug_value_19_shift": 0, "tmc4671_config_reg_0_mask": 0, "tmc4671_config_reg_0_shift": 0, "tmc4671_config_reg_1_mask": 0, "tmc4671_config_reg_1_shift": 0, "tmc4671_ctrl_param_0_mask": 0, "tmc4671_ctrl_param_0_shift": 0, "tmc4671_ctrl_param_1_mask": 0, "tmc4671_ctrl_param_1_shift": 0, "tmc4671_ctrl_param_2_mask": 0, "tmc4671_ctrl_param_2_shift": 0, "tmc4671_ctrl_param_3_mask": 0, "tmc4671_ctrl_param_3_shift": 0, "tmc4671_status_reg_0_mask": 0, "tmc4671_status_reg_0_shift": 0, "tmc4671_status_reg_1_mask": 0, "tmc4671_status_reg_1_shift": 0, "tmc4671_status_param_0_mask": 0, "tmc4671_status_param_0_shift": 0, "tmc4671_status_param_1_mask": 0, "tmc4671_status_param_1_shift": 0, "tmc4671_status_param_2_mask": 0, "tmc4671_status_param_2_shift": 0, "tmc4671_status_param_3_mask": 0, "tmc4671_status_param_3_shift": 0, "tmc4671_interim_addr_mask": 0, "tmc4671_interim_addr_shift": 0, "tmc4671_watchdog_cfg_mask": 0, "tmc4671_watchdog_cfg_shift": 0, "tmc4671_adc_vm_limit_low_mask": 0, "tmc4671_adc_vm_limit_low_shift": 0, "tmc4671_adc_vm_limit_high_mask": 0, "tmc4671_adc_vm_limit_high_shift": 0, "tmc4671_a_of_abn_raw_mask": 0, "tmc4671_a_of_abn_raw_shift": 0, "tmc4671_b_of_abn_raw_mask": 0, "tmc4671_b_of_abn_raw_shift": 0, "tmc4671_n_of_abn_raw_mask": 0, "tmc4671_n_of_abn_raw_shift": 0, "tmc4671_a_of_abn_2_raw_mask": 0, "tmc4671_a_of_abn_2_raw_shift": 0, "tmc4671_b_of_abn_2_raw_mask": 0, "tmc4671_b_of_abn_2_raw_shift": 0, "tmc4671_n_of_abn_2_raw_mask": 0, "tmc4671_n_of_abn_2_raw_shift": 0, "tmc4671_hall_ux_of_hall_raw_mask": 0, "tmc4671_hall_ux_of_hall_raw_shift": 0, "tmc4671_hall_v_of_hall_raw_mask": 0, "tmc4671_hall_v_of_hall_raw_shift": 0, "tmc4671_hall_wy_of_hall_raw_mask": 0, "tmc4671_hall_wy_of_hall_raw_shift": 0, "tmc4671_ref_sw_r_raw_mask": 0, "tmc4671_ref_sw_r_raw_shift": 0, "tmc4671_ref_sw_h_raw_mask": 0, "tmc4671_ref_sw_h_raw_shift": 0, "tmc4671_ref_sw_l_raw_mask": 0, "tmc4671_ref_sw_l_raw_shift": 0, "tmc4671_enable_in_raw_mask": 0, "tmc4671_enable_in_raw_shift": 0, "tmc4671_stp_of_dirstp_raw_mask": 0, "tmc4671_stp_of_dirstp_raw_shift": 0, "tmc4671_dir_of_dirstp_raw_mask": 0, "tmc4671_dir_of_dirstp_raw_shift": 0, "tmc4671_pwm_in_raw_mask": 0, "tmc4671_pwm_in_raw_shift": 0, "tmc4671_hall_ux_filt_mask": 0, "tmc4671_hall_ux_filt_shift": 0, "tmc4671_hall_v_filt_mask": 0, "tmc4671_hall_v_filt_shift": 0, "tmc4671_hall_wy_filt_mask": 0, "tmc4671_hall_wy_filt_shift": 0, "tmc4671_pwm_idle_l_raw_mask": 0, "tmc4671_pwm_idle_l_raw_shift": 0, "tmc4671_pwm_idle_h_raw_mask": 0, "tmc4671_pwm_idle_h_raw_shift": 0, "tmc4671_outputs_raw_0_mask": 0, "tmc4671_outputs_raw_0_shift": 0, "tmc4671_outputs_raw_1_mask": 0, "tmc4671_outputs_raw_1_shift": 0, "tmc4671_outputs_raw_2_mask": 0, "tmc4671_outputs_raw_2_shift": 0, "tmc4671_outputs_raw_3_mask": 0, "tmc4671_outputs_raw_3_shift": 0, "tmc4671_outputs_raw_4_mask": 0, "tmc4671_outputs_raw_4_shift": 0, "tmc4671_outputs_raw_5_mask": 0, "tmc4671__outputs_raw_5_shift": 0, "tmc4671_outputs_raw_6_mask": 0, "tmc4671_outputs_raw_6_shift": 0, "tmc4671_outputs_raw_7_mask": 0, "tmc4671_outputs_raw_7_shift": 0, "tmc4671_step_width_mask": 0, "tmc4671_step_width_shift": 0, "tmc4671_uart_bps_mask": 0, "tmc4671_uart_bps_shift": 0, "tmc4671_addr_a_mask": 0, "tmc4671_addr_a_shift": 0, "tmc4671_addr_b_mask": 0, "tmc4671_addr_b_shift": 0, "tmc4671_addr_c_mask": 0, "tmc4671_addr_c_shift": 0, "tmc4671_addr_d_mask": 0, "tmc4671_addr_d_shift": 0, "tmc4671_gpio_dsadci_config_mask": 0, "tmc4671_gpio_dsadci_config_shift": 0, "tmc4671_status_flags_0_mask": 0, "tmc4671_status_flags_0_shift": 0, "tmc4671_status_flags_1_mask": 0, "tmc4671_status_flags_1_shift": 0, "tmc4671_status_flags_2_mask": 0, "tmc4671_status_flags_2_shift": 0, "tmc4671_status_flags_3_mask": 0, "tmc4671_status_flags_3_shift": 0, "tmc4671_status_flags_4_mask": 0, "tmc4671_status_flags_4_shift": 0, "tmc4671_status_flags_5_mask": 0, "tmc4671_status_flags_5_shift": 0, "tmc4671_status_flags_6_mask": 0, "tmc4671_status_flags_6_shift": 0, "tmc4671_status_flags_7_mask": 0, "tmc4671_status_flags_7_shift": 0, "tmc4671_status_flags_8_mask": 0, "tmc4671_status_flags_8_shift": 0, "tmc4671_status_flags_9_mask": 0, "tmc4671_status_flags_9_shift": 0, "tmc4671_status_flags_10_mask": 0, "tmc4671_status_flags_10_shift": 0, "tmc4671_status_flags_11_mask": 0, "tmc4671_status_flags_11_shift": 0, "tmc4671_status_flags_12_mask": 0, "tmc4671_status_flags_12_shift": 0, "tmc4671_status_flags_13_mask": 0, "tmc4671_status_flags_13_shift": 0, "tmc4671_status_flags_14_mask": 0, "tmc4671_status_flags_14_shift": 0, "tmc4671_status_flags_15_mask": 0, "tmc4671_status_flags_15_shift": 0, "tmc4671_status_flags_16_mask": 0, "tmc4671_status_flags_16_shift": 0, "tmc4671_status_flags_17_mask": 0, "tmc4671_status_flags_17_shift": 0, "tmc4671_status_flags_18_mask": 0, "tmc4671_status_flags_18_shift": 0, "tmc4671_status_flags_19_mask": 0, "tmc4671_status_flags_19_shift": 0, "tmc4671_status_flags_20_mask": 0, "tmc4671_status_flags_20_shift": 0, "tmc4671_status_flags_21_mask": 0, "tmc4671_status_flags_21_shift": 0, "tmc4671_status_flags_22_mask": 0, "tmc4671_status_flags_22_shift": 0, "tmc4671_status_flags_23_mask": 0, "tmc4671_status_flags_23_shift": 0, "tmc4671_status_flags_24_mask": 0, "tmc4671_status_flags_24_shift": 0, "tmc4671_status_flags_25_mask": 0, "tmc4671_status_flags_25_shift": 0, "tmc4671_status_flags_26_mask": 0, "tmc4671_status_flags_26_shift": 0, "tmc4671_status_flags_27_mask": 0, "tmc4671_status_flags_27_shift": 0, "tmc4671_status_flags_28_mask": 0, "tmc4671_status_flags_28_shift": 0, "tmc4671_status_flags_29_mask": 0, "tmc4671_status_flags_29_shift": 0, "tmc4671_status_flags_30_mask": 0, "tmc4671_status_flags_30_shift": 0, "tmc4671_status_flags_31_mask": 0, "tmc4671_status_flags_31_shift": 0, "tmc4671_warning_mask_mask": 0, "tmc4671_warning_field": 0, "tmc4671_chipinfo_data": 0, "tmc4671_chipinfo_addr": 0, "tmc4671_adc_raw_data": 0, "tmc4671_adc_raw_addr": 0, "tmc4671_dsadc_mcfg_b_mcfg_a": 0, "tmc4671_dsadc_mclk_a": 0, "tmc4671_dsadc_mclk_b": 0, "tmc4671_dsadc_mdec_b_mdec_a": 0, "tmc4671_adc_i1_scale_offset": 0, "tmc4671_adc_i0_scale_offset": 0, "tmc4671_adc_i_select": 0, "tmc4671_adc_i1_i0_ext": 0, "tmc4671_ds_analog_input_stage_cfg": 0, "tmc4671_aenc_0_scale_offset": 0, "tmc4671_aenc_1_scale_offset": 0, "tmc4671_aenc_2_scale_offset": 0, "tmc4671_aenc_select": 0, "tmc4671_adc_iwy_iux": 0, "tmc4671_adc_iv": 0, "tmc4671_aenc_wy_ux": 0, "tmc4671_aenc_vn": 0, "tmc4671_pwm_polar": 0, "tmc4671_pwm_maxcnt": 0, "tmc4671_pwm_bbm_h_bbm_l": 0, "tmc4671_pwm_sv_chop": 0, "tmc4671_motor_type_n_pole_pair": 0, "tmc4671_phi_e_ext": 0, "tmc4671_phi_m_ext": 0, "tmc4671_position_ext": 0, "tmc4671_openloop_mod": 0, "tmc4671_openloop_acceler": 0, "tmc4671_openloop_velocity_target": 0, "tmc4671_openloop_velocity_actu": 0, "tmc4671_openloop_phi": 0, "tmc4671_uq_ud_ext": 0, "tmc4671_abn_decoder_mod": 0, "tmc4671_abn_decoder_ppr": 0, "tmc4671_abn_decoder_count": 0, "tmc4671_abn_decoder_count_n": 0, "tmc4671_abn_decoder_phi_e_phi_m_offset": 0, "tmc4671_abn_decoder_phi_e_phi_m": 0, "tmc4671_abn_2_decoder_mod": 0, "tmc4671_abn_2_decoder_ppr": 0, "tmc4671_abn_2_decoder_count": 0, "tmc4671_abn_2_decoder_count_n": 0, "tmc4671_abn_2_decoder_phi_m_offset": 0, "tmc4671_abn_2_decoder_phi_m": 0, "tmc4671_hall_mod": 0, "tmc4671_hall_position_060_000": 0, "tmc4671_hall_position_180_120": 0, "tmc4671_hall_position_300_240": 0, "tmc4671_hall_phi_e_phi_m_offset": 0, "tmc4671_hall_dphi_max": 0, "tmc4671_hall_phi_e_interpolated_phi_": 0, "tmc4671_hall_phi_m": 0, "tmc4671_aenc_decoder_mod": 0, "tmc4671_aenc_decoder_n_mask_n_threshold": 0, "tmc4671_aenc_decoder_phi_a_raw": 0, "tmc4671_aenc_decoder_phi_a_offset": 0, "tmc4671_aenc_decoder_phi_a": 0, "tmc4671_aenc_decoder_ppr": 0, "tmc4671_aenc_decoder_count": 0, "tmc4671_aenc_decoder_count_n": 0, "tmc4671_aenc_decoder_phi_e_phi_m_offset": 0, "tmc4671_aenc_decoder_phi_e_phi_m": 0, "tmc4671_aenc_decoder_posit": 0, "tmc4671_config_data": 0, "tmc4671_config_addr": 0, "tmc4671_velocity_select": 0, "tmc4671_position_select": 0, "tmc4671_phi_e_select": 0, "tmc4671_phi_e": 0, "tmc4671_pid_flux_p_flux_i": 0, "tmc4671_pid_torque_p_torque_i": 0, "tmc4671_pid_velocity_p_velocity_i": 0, "tmc4671_pid_position_p_position_i": 0, "tmc4671_pid_torque_flux_target_ddt_limit": 0, "tmc4671_pidout_uq_ud_limit": 0, "tmc4671_pid_torque_flux_limit": 0, "tmc4671_pid_acceleration_limit": 0, "tmc4671_pid_velocity_limit": 0, "tmc4671_pid_position_limit_low": 0, "tmc4671_pid_position_limit_high": 0, "tmc4671_mode_ramp_mode_mot": 0, "tmc4671_pid_torque_flux_target": 0, "tmc4671_pid_torque_flux_offset": 0, "tmc4671_pid_velocity_target": 0, "tmc4671_pid_velocity_offset": 0, "tmc4671_pid_position_target": 0, "tmc4671_pid_torque_flux_actu": 0, "tmc4671_pid_velocity_actu": 0, "tmc4671_pid_position_actu": 0, "tmc4671_pid_error_data": 0, "tmc4671_pid_error_addr": 0, "tmc4671_interim_data": 0, "tmc4671_interim_addr": 0, "tmc4671_watchdog_cfg": 0, "tmc4671_adc_vm_limit": 0, "tmc4671_inputs_raw": 0, "tmc4671_outputs_raw": 0, "tmc4671_step_width": 0, "tmc4671_uart_bp": 0, "tmc4671_uart_addr": 0, "tmc4671_gpio_dsadci_config": 0, "tmc4671_status_flag": 0, "tmc4671_status_mask": 0, "tmc4671_no_motor": 0, "tmc4671_single_phase_dc": 0, "tmc4671_two_phase_stepp": 0, "tmc4671_three_phase_bldc": 0, "tmc4671_motion_mode_stop": 0, "tmc4671_motion_mode_torqu": 0, "tmc4671_motion_mode_veloc": 0, "tmc4671_motion_mode_posit": 0, "tmc4671_motion_mode_prbs_flux": 0, "tmc4671_motion_mode_prbs_torqu": 0, "tmc4671_motion_mode_prbs_veloc": 0, "tmc4671_motion_mode_prbs_posit": 0, "tmc4671_motion_mode_uq_ud_ext": 0, "tmc4671_phi_e_extern": 0, "tmc4671_phi_e_open_loop": 0, "tmc4671_phi_e_abn": 0, "tmc4671_phi_e_hal": 0, "tmc4671_phi_e_aenc": 0, "tmc4671_phi_a_aenc": 0, "tmc4671_velocity_phi_e_select": 0, "tmc4671_velocity_phi_e_ext": 0, "tmc4671_velocity_phi_e_openloop": 0, "tmc4671_velocity_phi_e_abn": 0, "tmc4671_velocity_phi_e_h": 0, "tmc4671_velocity_phi_e_aenc": 0, "tmc4671_velocity_phi_a_aenc": 0, "tmc4671_velocity_phi_m_abn": 0, "tmc4671_velocity_phi_m_abn_2": 0, "tmc4671_velocity_phi_m_aenc": 0, "tmc4671_velocity_phi_m_h": 0, "tmc4671_position_phi_e_select": 0, "tmc4671_position_phi_e_ext": 0, "tmc4671_position_phi_e_openloop": 0, "tmc4671_position_phi_e_abn": 0, "tmc4671_position_phi_e_h": 0, "tmc4671_position_phi_e_aenc": 0, "tmc4671_position_phi_a_aenc": 0, "tmc4671_position_phi_m_abn": 0, "tmc4671_position_phi_m_abn_2": 0, "tmc4671_position_phi_m_aenc": 0, "tmc4671_position_phi_m_h": 0, "tmc4671_variant": 0, "chipinfo_addr_si_typ": 0, "chipinfo_addr_si_vers": 0, "chipinfo_addr_si_data": 0, "chipinfo_addr_si_tim": 0, "chipinfo_addr_si_vari": 0, "chipinfo_addr_si_build": 0, "adc_raw_addr_adc_i1_raw_adc_i0_raw": 0, "adc_raw_addr_adc_agpi_a_raw_adc_vm_raw": 0, "adc_raw_addr_adc_aenc_ux_raw_adc_agpi_b_raw": 0, "adc_raw_addr_adc_aenc_wy_raw_adc_aenc_vn_raw": 0, "config_addr_biquad_x_a_1": 0, "config_addr_biquad_x_a_2": 0, "config_addr_biquad_x_b_0": 0, "config_addr_biquad_x_b_1": 0, "config_addr_biquad_x_b_2": 0, "config_addr_biquad_x_en": 0, "config_addr_biquad_v_a_1": 0, "config_addr_biquad_v_a_2": 0, "config_addr_biquad_v_b_0": 0, "config_addr_biquad_v_b_1": 0, "config_addr_biquad_v_b_2": 0, "config_addr_biquad_v_en": 0, "config_addr_biquad_t_a_1": 0, "config_addr_biquad_t_a_2": 0, "config_addr_biquad_t_b_0": 0, "config_addr_biquad_t_b_1": 0, "config_addr_biquad_t_b_2": 0, "config_addr_biquad_t_en": 0, "config_addr_biquad_f_a_1": 0, "config_addr_biquad_f_a_2": 0, "config_addr_biquad_f_b_0": 0, "config_addr_biquad_f_b_1": 0, "config_addr_biquad_f_b_2": 0, "config_addr_biquad_f_en": 0, "config_addr_prbs_amplitud": 0, "config_addr_prbs_down_sampling_ratio": 0, "config_addr_feed_forward_velocity_gain": 0, "config_addr_feed_forward_velicity_filter_const": 0, "config_addr_feed_forward_torque_gain": 0, "config_addr_feed_forward_torgue_filter_const": 0, "config_addr_velocity_meter_pptm_min_pos_dev": 0, "config_addr_ref_switch_config": 0, "config_addr_encoder_init_hall_en": 0, "config_addr_single_pin_if_status_cfg": 0, "config_addr_single_pin_if_scale_offset": 0, "pid_error_addr_pid_torque_error": 0, "pid_error_addr_pid_flux_error": 0, "pid_error_addr_pid_velocity_error": 0, "pid_error_addr_pid_position_error": 0, "pid_error_addr_pid_torque_error_sum": 0, "pid_error_addr_pid_flux_error_sum": 0, "pid_error_addr_pid_velocity_error_sum": 0, "pid_error_addr_pid_position_error_sum": 0, "interim_addr_pidin_target_torqu": 0, "interim_addr_pidin_target_flux": 0, "interim_addr_pidin_target_veloc": 0, "interim_addr_pidin_target_posit": 0, "interim_addr_pidout_target_torqu": 0, "interim_addr_pidout_target_flux": 0, "interim_addr_pidout_target_veloc": 0, "interim_addr_pidout_target_posit": 0, "interim_addr_foc_iwy_iux": 0, "interim_addr_foc_iv": 0, "interim_addr_foc_ib_ia": 0, "interim_addr_foc_iq_id": 0, "interim_addr_foc_uq_ud": 0, "interim_addr_foc_uq_ud_limit": 0, "interim_addr_foc_ub_ua": 0, "interim_addr_foc_uwy_uux": 0, "interim_addr_foc_uv": 0, "interim_addr_pwm_wy_ux": 0, "interim_addr_pwm_uv": 0, "interim_addr_adc_i1_i0": 0, "interim_addr_pid_torque_target_flux_target_torque_actual_flux_actual_div256": 0, "interim_addr_pid_torque_target_torque_actu": 0, "interim_addr_pid_flux_target_flux_actu": 0, "interim_addr_pid_velocity_target_velocity_actual_div256": 0, "interim_addr_pid_velocity_target_velocity_actu": 0, "interim_addr_pid_position_target_position_actual_div256": 0, "interim_addr_pid_position_target_position_actu": 0, "interim_addr_ff_veloc": 0, "interim_addr_ff_torqu": 0, "interim_addr_actual_velocity_pptm": 0, "interim_addr_ref_switch_statu": 0, "interim_addr_home_posit": 0, "interim_addr_left_posit": 0, "interim_addr_right_posit": 0, "interim_addr_enc_init_hall_statu": 0, "interim_addr_enc_init_hall_phi_e_abn_offset": 0, "interim_addr_enc_init_hall_phi_e_aenc_offset": 0, "interim_addr_enc_init_hall_phi_a_aenc_offset": 0, "interim_addr_enc_init_mini_move_u_d_statu": 0, "interim_addr_enc_init_mini_move_phi_e_phi_e_offset": 0, "interim_addr_single_pin_if_pwm_duty_cycle_torque_target": 0, "interim_addr_single_pin_if_velocity_target": 0, "interim_addr_single_pin_if_position_target": 0, "interim_addr_debug_value_1_0": 0, "interim_addr_debug_value_3_2": 0, "interim_addr_debug_value_5_4": 0, "interim_addr_debug_value_7_6": 0, "interim_addr_debug_value_9_8": 0, "interim_addr_debug_value_11_10": 0, "interim_addr_debug_value_13_12": 0, "interim_addr_debug_value_15_14": 0, "interim_addr_debug_value_16": 0, "interim_addr_debug_value_17": 0, "interim_addr_debug_value_18": 0, "interim_addr_debug_value_19": 0, "interim_addr_config_reg_0": 0, "interim_addr_config_reg_1": 0, "interim_addr_ctrl_param_10": 0, "interim_addr_ctrl_param_32": 0, "interim_addr_status_reg_0": 0, "interim_addr_status_reg_1": 0, "interim_addr_status_param_10": 0, "interim_addr_status_param_32": 0, "r30": 0, "r32": 0, "tmc5031_writedatagram": 0, "tmc5031_writeint": 0, "tmc5031_readint": 0, "tmc5031_initconfig": 0, "tmc5031_writeconfigur": 0, "tmc5031_config": 0, "tmc5031_periodicjob": 0, "tmc5031_reset": 0, "tmc5031_restor": 0, "tmc5031_defaultregisteraccess": 0, "tmc5031_defaultregisterresetst": 0, "tmc5031_regist": 0, "tmc5031_constant": 0, "tmc5031_field": 0, "tmc5031_field_read": 0, "tmc5031_field_writ": 0, "tmc5031_field_upd": 0, "tmc5031_motor": 0, "tmc5031_write_bit": 0, "tmc5031_address_mask": 0, "tmc5031_max_veloc": 0, "tmc5031_max_acceler": 0, "tmc5031_mode_posit": 0, "tmc5031_mode_velpo": 0, "tmc5031_mode_velneg": 0, "tmc5031_mode_hold": 0, "tmc5031_poscmp_enable_mask": 0, "tmc5031_poscmp_enable_shift": 0, "tmc5031_test_mode_mask": 0, "tmc5031_test_mode_shift": 0, "tmc5031_shaft1_mask": 0, "tmc5031_shaft1_shift": 0, "tmc5031_shaft2_mask": 0, "tmc5031_shaft2_shift": 0, "tmc5031_lock_gconf_mask": 0, "tmc5031_lock_gconf_shift": 0, "tmc5031_reset_mask": 0, "tmc5031_reset_shift": 0, "tmc5031_drv_err1_mask": 0, "tmc5031_drv_err1_shift": 0, "tmc5031_uv_cp_mask": 0, "tmc5031_uv_cp_shift": 0, "tmc5031_test_sel_mask": 0, "tmc5031_test_sel_shift": 0, "tmc5031_drv_enn_mask": 0, "tmc5031_drv_enn_shift": 0, "tmc5031_version_mask": 0, "tmc5031_version_shift": 0, "tmc5031_x_compare_mask": 0, "tmc5031_x_compare_shift": 0, "tmc5031_rampmode_mask": 0, "tmc5031_rampmode_shift": 0, "tmc5031_xactual_mask": 0, "tmc5031_xactual_shift": 0, "tmc5031_vactual_mask": 0, "tmc5031_vactual_shift": 0, "tmc5031_vstart_mask": 0, "tmc5031_vstart_shift": 0, "tmc5031_a1_mask": 0, "tmc5031_a1_shift": 0, "tmc5031_v1__mask": 0, "tmc5031_v1__shift": 0, "tmc5031_amax_mask": 0, "tmc5031_amax_shift": 0, "tmc5031_vmax_mask": 0, "tmc5031_vmax_shift": 0, "tmc5031_dmax_mask": 0, "tmc5031_dmax_shift": 0, "tmc5031_d1_mask": 0, "tmc5031_d1_shift": 0, "tmc5031_vstop_mask": 0, "tmc5031_vstop_shift": 0, "tmc5031_tzerowait_mask": 0, "tmc5031_tzerowait_shift": 0, "tmc5031_xtarget_mask": 0, "tmc5031_xtarget_shift": 0, "tmc5031_ihold_mask": 0, "tmc5031_ihold_shift": 0, "tmc5031_irun_mask": 0, "tmc5031_irun_shift": 0, "tmc5031_iholddelay_mask": 0, "tmc5031_iholddelay_shift": 0, "tmc5031_vcoolthrs_mask": 0, "tmc5031_vcoolthrs_shift": 0, "tmc5031_vhigh_mask": 0, "tmc5031_vhigh_shift": 0, "tmc5031_stop_l_enable_mask": 0, "tmc5031_stop_l_enable_shift": 0, "tmc5031_stop_r_enable_mask": 0, "tmc5031_stop_r_enable_shift": 0, "tmc5031_pol_stop_l_mask": 0, "tmc5031_pol_stop_l_shift": 0, "tmc5031_pol_stop_r_mask": 0, "tmc5031_pol_stop_r_shift": 0, "tmc5031_swap_lr_mask": 0, "tmc5031_swap_lr_shift": 0, "tmc5031_latch_l_active_mask": 0, "tmc5031_latch_l_active_shift": 0, "tmc5031_latch_l_inactive_mask": 0, "tmc5031_latch_l_inactive_shift": 0, "tmc5031_latch_r_active_mask": 0, "tmc5031_latch_r_active_shift": 0, "tmc5031_latch_r_inactive_mask": 0, "tmc5031_latch_r_inactive_shift": 0, "tmc5031_sg_stop_mask": 0, "tmc5031_sg_stop_shift": 0, "tmc5031_en_softstop_mask": 0, "tmc5031_en_softstop_shift": 0, "tmc5031_status_stop_l_mask": 0, "tmc5031_status_stop_l_shift": 0, "tmc5031_status_stop_r_mask": 0, "tmc5031_status_stop_r_shift": 0, "tmc5031_status_latch_l_mask": 0, "tmc5031_status_latch_l_shift": 0, "tmc5031_status_latch_r_mask": 0, "tmc5031_status_latch_r_shift": 0, "tmc5031_event_stop_l_mask": 0, "tmc5031_event_stop_l_shift": 0, "tmc5031_event_stop_r_mask": 0, "tmc5031_event_stop_r_shift": 0, "tmc5031_event_stop_sg_mask": 0, "tmc5031_event_stop_sg_shift": 0, "tmc5031_event_pos_reached_mask": 0, "tmc5031_event_pos_reached_shift": 0, "tmc5031_velocity_reached_mask": 0, "tmc5031_velocity_reached_shift": 0, "tmc5031_position_reached_mask": 0, "tmc5031_position_reached_shift": 0, "tmc5031_vzero_mask": 0, "tmc5031_vzero_shift": 0, "tmc5031_t_zerowait_active_mask": 0, "tmc5031_t_zerowait_active_shift": 0, "tmc5031_second_move_mask": 0, "tmc5031_second_move_shift": 0, "tmc5031_status_sg_mask": 0, "tmc5031_status_sg_shift": 0, "tmc5031_xlatch_mask": 0, "tmc5031_xlatch_shift": 0, "tmc5031_ofs0_mask": 0, "tmc5031_ofs0_shift": 0, "tmc5031_ofs1_mask": 0, "tmc5031_ofs1_shift": 0, "tmc5031_ofs2_mask": 0, "tmc5031_ofs2_shift": 0, "tmc5031_ofs3_mask": 0, "tmc5031_ofs3_shift": 0, "tmc5031_ofs4_mask": 0, "tmc5031_ofs4_shift": 0, "tmc5031_ofs5_mask": 0, "tmc5031_ofs5_shift": 0, "tmc5031_ofs6_mask": 0, "tmc5031_ofs6_shift": 0, "tmc5031_ofs7_mask": 0, "tmc5031_ofs7_shift": 0, "tmc5031_ofs8_mask": 0, "tmc5031_ofs8_shift": 0, "tmc5031_ofs9_mask": 0, "tmc5031_ofs9_shift": 0, "tmc5031_ofs10_mask": 0, "tmc5031_ofs10_shift": 0, "tmc5031_ofs11_mask": 0, "tmc5031_ofs11_shift": 0, "tmc5031_ofs12_mask": 0, "tmc5031_ofs12_shift": 0, "tmc5031_ofs13_mask": 0, "tmc5031_ofs13_shift": 0, "tmc5031_ofs14_mask": 0, "tmc5031_ofs14_shift": 0, "tmc5031_ofs15_mask": 0, "tmc5031_ofs15_shift": 0, "tmc5031_ofs16_mask": 0, "tmc5031_ofs16_shift": 0, "tmc5031_ofs17_mask": 0, "tmc5031_ofs17_shift": 0, "tmc5031_ofs18_mask": 0, "tmc5031_ofs18_shift": 0, "tmc5031_ofs19_mask": 0, "tmc5031_ofs19_shift": 0, "tmc5031_ofs20_mask": 0, "tmc5031_ofs20_shift": 0, "tmc5031_ofs21_mask": 0, "tmc5031_ofs21_shift": 0, "tmc5031_ofs22_mask": 0, "tmc5031_ofs22_shift": 0, "tmc5031_ofs23_mask": 0, "tmc5031_ofs23_shift": 0, "tmc5031_ofs24_mask": 0, "tmc5031_ofs24_shift": 0, "tmc5031_ofs25_mask": 0, "tmc5031_ofs25_shift": 0, "tmc5031_ofs26_mask": 0, "tmc5031_ofs26_shift": 0, "tmc5031_ofs27_mask": 0, "tmc5031_ofs27_shift": 0, "tmc5031_ofs28_mask": 0, "tmc5031_ofs28_shift": 0, "tmc5031_ofs29_mask": 0, "tmc5031_ofs29_shift": 0, "tmc5031_ofs30_mask": 0, "tmc5031_ofs30_shift": 0, "tmc5031_ofs31_mask": 0, "tmc5031_ofs31_shift": 0, "tmc5031_ofs32_mask": 0, "tmc5031_ofs32_shift": 0, "tmc5031_ofs33_mask": 0, "tmc5031_ofs33_shift": 0, "tmc5031_ofs34_mask": 0, "tmc5031_ofs34_shift": 0, "tmc5031_ofs35_mask": 0, "tmc5031_ofs35_shift": 0, "tmc5031_ofs36_mask": 0, "tmc5031_ofs36_shift": 0, "tmc5031_ofs37_mask": 0, "tmc5031_ofs37_shift": 0, "tmc5031_ofs38_mask": 0, "tmc5031_ofs38_shift": 0, "tmc5031_ofs39_mask": 0, "tmc5031_ofs39_shift": 0, "tmc5031_ofs40_mask": 0, "tmc5031_ofs40_shift": 0, "tmc5031_ofs41_mask": 0, "tmc5031_ofs41_shift": 0, "tmc5031_ofs42_mask": 0, "tmc5031_ofs42_shift": 0, "tmc5031_ofs43_mask": 0, "tmc5031_ofs43_shift": 0, "tmc5031_ofs44_mask": 0, "tmc5031_ofs44_shift": 0, "tmc5031_ofs45_mask": 0, "tmc5031_ofs45_shift": 0, "tmc5031_ofs46_mask": 0, "tmc5031_ofs46_shift": 0, "tmc5031_ofs47_mask": 0, "tmc5031_ofs47_shift": 0, "tmc5031_ofs48_mask": 0, "tmc5031_ofs48_shift": 0, "tmc5031_ofs49_mask": 0, "tmc5031_ofs49_shift": 0, "tmc5031_ofs50_mask": 0, "tmc5031_ofs50_shift": 0, "tmc5031_ofs51_mask": 0, "tmc5031_ofs51_shift": 0, "tmc5031_ofs52_mask": 0, "tmc5031_ofs52_shift": 0, "tmc5031_ofs53_mask": 0, "tmc5031_ofs53_shift": 0, "tmc5031_ofs54_mask": 0, "tmc5031_ofs54_shift": 0, "tmc5031_ofs55_mask": 0, "tmc5031_ofs55_shift": 0, "tmc5031_ofs56_mask": 0, "tmc5031_ofs56_shift": 0, "tmc5031_ofs57_mask": 0, "tmc5031_ofs57_shift": 0, "tmc5031_ofs58_mask": 0, "tmc5031_ofs58_shift": 0, "tmc5031_ofs59_mask": 0, "tmc5031_ofs59_shift": 0, "tmc5031_ofs60_mask": 0, "tmc5031_ofs60_shift": 0, "tmc5031_ofs61_mask": 0, "tmc5031_ofs61_shift": 0, "tmc5031_ofs62_mask": 0, "tmc5031_ofs62_shift": 0, "tmc5031_ofs63_mask": 0, "tmc5031_ofs63_shift": 0, "tmc5031_ofs64_mask": 0, "tmc5031_ofs64_shift": 0, "tmc5031_ofs65_mask": 0, "tmc5031_ofs65_shift": 0, "tmc5031_ofs66_mask": 0, "tmc5031_ofs66_shift": 0, "tmc5031_ofs67_mask": 0, "tmc5031_ofs67_shift": 0, "tmc5031_ofs68_mask": 0, "tmc5031_ofs68_shift": 0, "tmc5031_ofs69_mask": 0, "tmc5031_ofs69_shift": 0, "tmc5031_ofs70_mask": 0, "tmc5031_ofs70_shift": 0, "tmc5031_ofs71_mask": 0, "tmc5031_ofs71_shift": 0, "tmc5031_ofs72_mask": 0, "tmc5031_ofs72_shift": 0, "tmc5031_ofs73_mask": 0, "tmc5031_ofs73_shift": 0, "tmc5031_ofs74_mask": 0, "tmc5031_ofs74_shift": 0, "tmc5031_ofs75_mask": 0, "tmc5031_ofs75_shift": 0, "tmc5031_ofs76_mask": 0, "tmc5031_ofs76_shift": 0, "tmc5031_ofs77_mask": 0, "tmc5031_ofs77_shift": 0, "tmc5031_ofs78_mask": 0, "tmc5031_ofs78_shift": 0, "tmc5031_ofs79_mask": 0, "tmc5031_ofs79_shift": 0, "tmc5031_ofs80_mask": 0, "tmc5031_ofs80_shift": 0, "tmc5031_ofs81_mask": 0, "tmc5031_ofs81_shift": 0, "tmc5031_ofs82_mask": 0, "tmc5031_ofs82_shift": 0, "tmc5031_ofs83_mask": 0, "tmc5031_ofs83_shift": 0, "tmc5031_ofs84_mask": 0, "tmc5031_ofs84_shift": 0, "tmc5031_ofs85_mask": 0, "tmc5031_ofs85_shift": 0, "tmc5031_ofs86_mask": 0, "tmc5031_ofs86_shift": 0, "tmc5031_ofs87_mask": 0, "tmc5031_ofs87_shift": 0, "tmc5031_ofs88_mask": 0, "tmc5031_ofs88_shift": 0, "tmc5031_ofs89_mask": 0, "tmc5031_ofs89_shift": 0, "tmc5031_ofs90_mask": 0, "tmc5031_ofs90_shift": 0, "tmc5031_ofs91_mask": 0, "tmc5031_ofs91_shift": 0, "tmc5031_ofs92_mask": 0, "tmc5031_ofs92_shift": 0, "tmc5031_ofs93_mask": 0, "tmc5031_ofs93_shift": 0, "tmc5031_ofs94_mask": 0, "tmc5031_ofs94_shift": 0, "tmc5031_ofs95_mask": 0, "tmc5031_ofs95_shift": 0, "tmc5031_ofs96_mask": 0, "tmc5031_ofs96_shift": 0, "tmc5031_ofs97_mask": 0, "tmc5031_ofs97_shift": 0, "tmc5031_ofs98_mask": 0, "tmc5031_ofs98_shift": 0, "tmc5031_ofs99_mask": 0, "tmc5031_ofs99_shift": 0, "tmc5031_ofs100_mask": 0, "tmc5031_ofs100_shift": 0, "tmc5031_ofs101_mask": 0, "tmc5031_ofs101_shift": 0, "tmc5031_ofs102_mask": 0, "tmc5031_ofs102_shift": 0, "tmc5031_ofs103_mask": 0, "tmc5031_ofs103_shift": 0, "tmc5031_ofs104_mask": 0, "tmc5031_ofs104_shift": 0, "tmc5031_ofs105_mask": 0, "tmc5031_ofs105_shift": 0, "tmc5031_ofs106_mask": 0, "tmc5031_ofs106_shift": 0, "tmc5031_ofs107_mask": 0, "tmc5031_ofs107_shift": 0, "tmc5031_ofs108_mask": 0, "tmc5031_ofs108_shift": 0, "tmc5031_ofs109_mask": 0, "tmc5031_ofs109_shift": 0, "tmc5031_ofs110_mask": 0, "tmc5031_ofs110_shift": 0, "tmc5031_ofs111_mask": 0, "tmc5031_ofs111_shift": 0, "tmc5031_ofs112_mask": 0, "tmc5031_ofs112_shift": 0, "tmc5031_ofs113_mask": 0, "tmc5031_ofs113_shift": 0, "tmc5031_ofs114_mask": 0, "tmc5031_ofs114_shift": 0, "tmc5031_ofs115_mask": 0, "tmc5031_ofs115_shift": 0, "tmc5031_ofs116_mask": 0, "tmc5031_ofs116_shift": 0, "tmc5031_ofs117_mask": 0, "tmc5031_ofs117_shift": 0, "tmc5031_ofs118_mask": 0, "tmc5031_ofs118_shift": 0, "tmc5031_ofs119_mask": 0, "tmc5031_ofs119_shift": 0, "tmc5031_ofs120_mask": 0, "tmc5031_ofs120_shift": 0, "tmc5031_ofs121_mask": 0, "tmc5031_ofs121_shift": 0, "tmc5031_ofs122_mask": 0, "tmc5031_ofs122_shift": 0, "tmc5031_ofs123_mask": 0, "tmc5031_ofs123_shift": 0, "tmc5031_ofs124_mask": 0, "tmc5031_ofs124_shift": 0, "tmc5031_ofs125_mask": 0, "tmc5031_ofs125_shift": 0, "tmc5031_ofs126_mask": 0, "tmc5031_ofs126_shift": 0, "tmc5031_ofs127_mask": 0, "tmc5031_ofs127_shift": 0, "tmc5031_ofs128_mask": 0, "tmc5031_ofs128_shift": 0, "tmc5031_ofs129_mask": 0, "tmc5031_ofs129_shift": 0, "tmc5031_ofs130_mask": 0, "tmc5031_ofs130_shift": 0, "tmc5031_ofs131_mask": 0, "tmc5031_ofs131_shift": 0, "tmc5031_ofs132_mask": 0, "tmc5031_ofs132_shift": 0, "tmc5031_ofs133_mask": 0, "tmc5031_ofs133_shift": 0, "tmc5031_ofs134_mask": 0, "tmc5031_ofs134_shift": 0, "tmc5031_ofs135_mask": 0, "tmc5031_ofs135_shift": 0, "tmc5031_ofs136_mask": 0, "tmc5031_ofs136_shift": 0, "tmc5031_ofs137_mask": 0, "tmc5031_ofs137_shift": 0, "tmc5031_ofs138_mask": 0, "tmc5031_ofs138_shift": 0, "tmc5031_ofs139_mask": 0, "tmc5031_ofs139_shift": 0, "tmc5031_ofs140_mask": 0, "tmc5031_ofs140_shift": 0, "tmc5031_ofs141_mask": 0, "tmc5031_ofs141_shift": 0, "tmc5031_ofs142_mask": 0, "tmc5031_ofs142_shift": 0, "tmc5031_ofs143_mask": 0, "tmc5031_ofs143_shift": 0, "tmc5031_ofs144_mask": 0, "tmc5031_ofs144_shift": 0, "tmc5031_ofs145_mask": 0, "tmc5031_ofs145_shift": 0, "tmc5031_ofs146_mask": 0, "tmc5031_ofs146_shift": 0, "tmc5031_ofs147_mask": 0, "tmc5031_ofs147_shift": 0, "tmc5031_ofs148_mask": 0, "tmc5031_ofs148_shift": 0, "tmc5031_ofs149_mask": 0, "tmc5031_ofs149_shift": 0, "tmc5031_ofs150_mask": 0, "tmc5031_ofs150_shift": 0, "tmc5031_ofs151_mask": 0, "tmc5031_ofs151_shift": 0, "tmc5031_ofs152_mask": 0, "tmc5031_ofs152_shift": 0, "tmc5031_ofs153_mask": 0, "tmc5031_ofs153_shift": 0, "tmc5031_ofs154_mask": 0, "tmc5031_ofs154_shift": 0, "tmc5031_ofs155_mask": 0, "tmc5031_ofs155_shift": 0, "tmc5031_ofs156_mask": 0, "tmc5031_ofs156_shift": 0, "tmc5031_ofs157_mask": 0, "tmc5031_ofs157_shift": 0, "tmc5031_ofs158_mask": 0, "tmc5031_ofs158_shift": 0, "tmc5031_ofs159_mask": 0, "tmc5031_ofs159_shift": 0, "tmc5031_ofs160_mask": 0, "tmc5031_ofs160_shift": 0, "tmc5031_ofs161_mask": 0, "tmc5031_ofs161_shift": 0, "tmc5031_ofs162_mask": 0, "tmc5031_ofs162_shift": 0, "tmc5031_ofs163_mask": 0, "tmc5031_ofs163_shift": 0, "tmc5031_ofs164_mask": 0, "tmc5031_ofs164_shift": 0, "tmc5031_ofs165_mask": 0, "tmc5031_ofs165_shift": 0, "tmc5031_ofs166_mask": 0, "tmc5031_ofs166_shift": 0, "tmc5031_ofs167_mask": 0, "tmc5031_ofs167_shift": 0, "tmc5031_ofs168_mask": 0, "tmc5031_ofs168_shift": 0, "tmc5031_ofs169_mask": 0, "tmc5031_ofs169_shift": 0, "tmc5031_ofs170_mask": 0, "tmc5031_ofs170_shift": 0, "tmc5031_ofs171_mask": 0, "tmc5031_ofs171_shift": 0, "tmc5031_ofs172_mask": 0, "tmc5031_ofs172_shift": 0, "tmc5031_ofs173_mask": 0, "tmc5031_ofs173_shift": 0, "tmc5031_ofs174_mask": 0, "tmc5031_ofs174_shift": 0, "tmc5031_ofs175_mask": 0, "tmc5031_ofs175_shift": 0, "tmc5031_ofs176_mask": 0, "tmc5031_ofs176_shift": 0, "tmc5031_ofs177_mask": 0, "tmc5031_ofs177_shift": 0, "tmc5031_ofs178_mask": 0, "tmc5031_ofs178_shift": 0, "tmc5031_ofs179_mask": 0, "tmc5031_ofs179_shift": 0, "tmc5031_ofs180_mask": 0, "tmc5031_ofs180_shift": 0, "tmc5031_ofs181_mask": 0, "tmc5031_ofs181_shift": 0, "tmc5031_ofs182_mask": 0, "tmc5031_ofs182_shift": 0, "tmc5031_ofs183_mask": 0, "tmc5031_ofs183_shift": 0, "tmc5031_ofs184_mask": 0, "tmc5031_ofs184_shift": 0, "tmc5031_ofs185_mask": 0, "tmc5031_ofs185_shift": 0, "tmc5031_ofs186_mask": 0, "tmc5031_ofs186_shift": 0, "tmc5031_ofs187_mask": 0, "tmc5031_ofs187_shift": 0, "tmc5031_ofs188_mask": 0, "tmc5031_ofs188_shift": 0, "tmc5031_ofs189_mask": 0, "tmc5031_ofs189_shift": 0, "tmc5031_ofs190_mask": 0, "tmc5031_ofs190_shift": 0, "tmc5031_ofs191_mask": 0, "tmc5031_ofs191_shift": 0, "tmc5031_ofs192_mask": 0, "tmc5031_ofs192_shift": 0, "tmc5031_ofs193_mask": 0, "tmc5031_ofs193_shift": 0, "tmc5031_ofs194_mask": 0, "tmc5031_ofs194_shift": 0, "tmc5031_ofs195_mask": 0, "tmc5031_ofs195_shift": 0, "tmc5031_ofs196_mask": 0, "tmc5031_ofs196_shift": 0, "tmc5031_ofs197_mask": 0, "tmc5031_ofs197_shift": 0, "tmc5031_ofs198_mask": 0, "tmc5031_ofs198_shift": 0, "tmc5031_ofs199_mask": 0, "tmc5031_ofs199_shift": 0, "tmc5031_ofs200_mask": 0, "tmc5031_ofs200_shift": 0, "tmc5031_ofs201_mask": 0, "tmc5031_ofs201_shift": 0, "tmc5031_ofs202_mask": 0, "tmc5031_ofs202_shift": 0, "tmc5031_ofs203_mask": 0, "tmc5031_ofs203_shift": 0, "tmc5031_ofs204_mask": 0, "tmc5031_ofs204_shift": 0, "tmc5031_ofs205_mask": 0, "tmc5031_ofs205_shift": 0, "tmc5031_ofs206_mask": 0, "tmc5031_ofs206_shift": 0, "tmc5031_ofs207_mask": 0, "tmc5031_ofs207_shift": 0, "tmc5031_ofs208_mask": 0, "tmc5031_ofs208_shift": 0, "tmc5031_ofs209_mask": 0, "tmc5031_ofs209_shift": 0, "tmc5031_ofs210_mask": 0, "tmc5031_ofs210_shift": 0, "tmc5031_ofs211_mask": 0, "tmc5031_ofs211_shift": 0, "tmc5031_ofs212_mask": 0, "tmc5031_ofs212_shift": 0, "tmc5031_ofs213_mask": 0, "tmc5031_ofs213_shift": 0, "tmc5031_ofs214_mask": 0, "tmc5031_ofs214_shift": 0, "tmc5031_ofs215_mask": 0, "tmc5031_ofs215_shift": 0, "tmc5031_ofs216_mask": 0, "tmc5031_ofs216_shift": 0, "tmc5031_ofs217_mask": 0, "tmc5031_ofs217_shift": 0, "tmc5031_ofs218_mask": 0, "tmc5031_ofs218_shift": 0, "tmc5031_ofs219_mask": 0, "tmc5031_ofs219_shift": 0, "tmc5031_ofs220_mask": 0, "tmc5031_ofs220_shift": 0, "tmc5031_ofs221_mask": 0, "tmc5031_ofs221_shift": 0, "tmc5031_ofs222_mask": 0, "tmc5031_ofs222_shift": 0, "tmc5031_ofs223_mask": 0, "tmc5031_ofs223_shift": 0, "tmc5031_ofs224_mask": 0, "tmc5031_ofs224_shift": 0, "tmc5031_ofs225_mask": 0, "tmc5031_ofs225_shift": 0, "tmc5031_ofs226_mask": 0, "tmc5031_ofs226_shift": 0, "tmc5031_ofs227_mask": 0, "tmc5031_ofs227_shift": 0, "tmc5031_ofs228_mask": 0, "tmc5031_ofs228_shift": 0, "tmc5031_ofs229_mask": 0, "tmc5031_ofs229_shift": 0, "tmc5031_ofs230_mask": 0, "tmc5031_ofs230_shift": 0, "tmc5031_ofs231_mask": 0, "tmc5031_ofs231_shift": 0, "tmc5031_ofs232_mask": 0, "tmc5031_ofs232_shift": 0, "tmc5031_ofs233_mask": 0, "tmc5031_ofs233_shift": 0, "tmc5031_ofs234_mask": 0, "tmc5031_ofs234_shift": 0, "tmc5031_ofs235_mask": 0, "tmc5031_ofs235_shift": 0, "tmc5031_ofs236_mask": 0, "tmc5031_ofs236_shift": 0, "tmc5031_ofs237_mask": 0, "tmc5031_ofs237_shift": 0, "tmc5031_ofs238_mask": 0, "tmc5031_ofs238_shift": 0, "tmc5031_ofs239_mask": 0, "tmc5031_ofs239_shift": 0, "tmc5031_ofs240_mask": 0, "tmc5031_ofs240_shift": 0, "tmc5031_ofs241_mask": 0, "tmc5031_ofs241_shift": 0, "tmc5031_ofs242_mask": 0, "tmc5031_ofs242_shift": 0, "tmc5031_ofs243_mask": 0, "tmc5031_ofs243_shift": 0, "tmc5031_ofs244_mask": 0, "tmc5031_ofs244_shift": 0, "tmc5031_ofs245_mask": 0, "tmc5031_ofs245_shift": 0, "tmc5031_ofs246_mask": 0, "tmc5031_ofs246_shift": 0, "tmc5031_ofs247_mask": 0, "tmc5031_ofs247_shift": 0, "tmc5031_ofs248_mask": 0, "tmc5031_ofs248_shift": 0, "tmc5031_ofs249_mask": 0, "tmc5031_ofs249_shift": 0, "tmc5031_ofs250_mask": 0, "tmc5031_ofs250_shift": 0, "tmc5031_ofs251_mask": 0, "tmc5031_ofs251_shift": 0, "tmc5031_ofs252_mask": 0, "tmc5031_ofs252_shift": 0, "tmc5031_ofs253_mask": 0, "tmc5031_ofs253_shift": 0, "tmc5031_ofs254_mask": 0, "tmc5031_ofs254_shift": 0, "tmc5031_ofs255_mask": 0, "tmc5031_ofs255_shift": 0, "tmc5031_w0_mask": 0, "tmc5031_w0_shift": 0, "tmc5031_w1_mask": 0, "tmc5031_w1_shift": 0, "tmc5031_w2_mask": 0, "tmc5031_w2_shift": 0, "tmc5031_w3_mask": 0, "tmc5031_w3_shift": 0, "tmc5031_x1_mask": 0, "tmc5031_x1_shift": 0, "tmc5031_x2_mask": 0, "tmc5031_x2_shift": 0, "tmc5031_x3_mask": 0, "tmc5031_x3_shift": 0, "tmc5031_start_sin_mask": 0, "tmc5031_start_sin_shift": 0, "tmc5031_start_sin90_mask": 0, "tmc5031_start_sin90_shift": 0, "tmc5031_mscnt_mask": 0, "tmc5031_mscnt_shift": 0, "tmc5031_cur_a_mask": 0, "tmc5031_cur_a_shift": 0, "tmc5031_cur_b_mask": 0, "tmc5031_cur_b_shift": 0, "tmc5031_toff_mask": 0, "tmc5031_toff_shift": 0, "tmc5031_tfd_all_mask": 0, "tmc5031_tfd_all_shift": 0, "tmc5031_offset_mask": 0, "tmc5031_offset_shift": 0, "tmc5031_tfd_3_mask": 0, "tmc5031_tfd_3_shift": 0, "tmc5031_disfdcc_mask": 0, "tmc5031_disfdcc_shift": 0, "tmc5031_rndtf_mask": 0, "tmc5031_rndtf_shift": 0, "tmc5031_chm_mask": 0, "tmc5031_chm_shift": 0, "tmc5031_tbl_mask": 0, "tmc5031_tbl_shift": 0, "tmc5031_vsense_mask": 0, "tmc5031_vsense_shift": 0, "tmc5031_vhighfs_mask": 0, "tmc5031_vhighfs_shift": 0, "tmc5031_vhighchm_mask": 0, "tmc5031_vhighchm_shift": 0, "tmc5031_sync_mask": 0, "tmc5031_sync_shift": 0, "tmc5031_diss2g_mask": 0, "tmc5031_diss2g_shift": 0, "tmc5031_mres_mask": 0, "tmc5031_mres_shift": 0, "tmc5031_hstrt_mask": 0, "tmc5031_hstrt_shift": 0, "tmc5031_hend_mask": 0, "tmc5031_hend_shift": 0, "tmc5031_semin_mask": 0, "tmc5031_semin_shift": 0, "tmc5031_seup_mask": 0, "tmc5031_seup_shift": 0, "tmc5031_semax_mask": 0, "tmc5031_semax_shift": 0, "tmc5031_sedn_mask": 0, "tmc5031_sedn_shift": 0, "tmc5031_seimin_mask": 0, "tmc5031_seimin_shift": 0, "tmc5031_sgt_mask": 0, "tmc5031_sgt_shift": 0, "tmc5031_sfilt_mask": 0, "tmc5031_sfilt_shift": 0, "tmc5031_sg_result_mask": 0, "tmc5031_sg_result_shift": 0, "tmc5031_fsactive_mask": 0, "tmc5031_fsactive_shift": 0, "tmc5031_cs_actual_mask": 0, "tmc5031_cs_actual_shift": 0, "tmc5031_stallguard_mask": 0, "tmc5031_stallguard_shift": 0, "tmc5031_ot_mask": 0, "tmc5031_ot_shift": 0, "tmc5031_otpw_mask": 0, "tmc5031_otpw_shift": 0, "tmc5031_s2ga_mask": 0, "tmc5031_s2ga_shift": 0, "tmc5031_s2gb_mask": 0, "tmc5031_s2gb_shift": 0, "tmc5031_ola_mask": 0, "tmc5031_ola_shift": 0, "tmc5031_olb_mask": 0, "tmc5031_olb_shift": 0, "tmc5031_stst_mask": 0, "tmc5031_stst_shift": 0, "tmc5031_motor_addr": 0, "m": 0, "tmc5031_motor_addr_drv": 0, "tmc5031_motor_addr_pwm": 0, "tmc5031_gconf": 0, "tmc5031_gstat": 0, "tmc5031_ifcnt": 0, "tmc5031_slaveconf": 0, "tmc5031_inp_out": 0, "tmc5031_x_compar": 0, "tmc5031_pwmconf": 0, "tmc5031_pwm_statu": 0, "tmc5031_rampmod": 0, "tmc5031_xactual": 0, "tmc5031_vactual": 0, "tmc5031_vstart": 0, "tmc5031_a1": 0, "tmc5031_v1": 0, "tmc5031_amax": 0, "tmc5031_vmax": 0, "tmc5031_dmax": 0, "tmc5031_d1": 0, "tmc5031_vstop": 0, "tmc5031_tzerowait": 0, "tmc5031_xtarget": 0, "tmc5031_ihold_irun": 0, "tmc5031_vcoolthr": 0, "tmc5031_vhigh": 0, "tmc5031_vdcmin": 0, "tmc5031_swmode": 0, "tmc5031_rampstat": 0, "tmc5031_xlatch": 0, "tmc5031_encmod": 0, "tmc5031_xenc": 0, "tmc5031_enc_const": 0, "tmc5031_enc_statu": 0, "tmc5031_enc_latch": 0, "tmc5031_mslut0": 0, "tmc5031_mslut1": 0, "tmc5031_mslut2": 0, "tmc5031_mslut3": 0, "tmc5031_mslut4": 0, "tmc5031_mslut5": 0, "tmc5031_mslut6": 0, "tmc5031_mslut7": 0, "tmc5031_mslutsel": 0, "tmc5031_mslutstart": 0, "tmc5031_mscnt": 0, "tmc5031_mscuract": 0, "tmc5031_chopconf": 0, "tmc5031_coolconf": 0, "tmc5031_dcctrl": 0, "tmc5031_drvstatu": 0, "tmc5041_readwritearrai": 0, "tmc5041_writedatagram": 0, "tmc5041_writeint": 0, "tmc5041_readint": 0, "tmc5041_init": 0, "tmc5041_writeconfigur": 0, "tmc5041_periodicjob": 0, "tmc5041_reset": 0, "tmc5041_restor": 0, "tmc5041_regist": 0, "tmc5041_constant": 0, "tmc5041_field": 0, "tmc5041_field_read": 0, "tmc5041_field_writ": 0, "r50": 0, "r7c": 0, "tmc5041_defaultregisteraccess": 0, "tmc5041_defaultregisterresetst": 0, "tmc5041_motor": 0, "tmc5041_write_bit": 0, "tmc5041_address_mask": 0, "tmc5041_max_veloc": 0, "tmc5041_max_acceler": 0, "tmc5041_mode_posit": 0, "tmc5041_mode_velpo": 0, "tmc5041_mode_velneg": 0, "tmc5041_mode_hold": 0, "tmc5041_poscmp_enable_mask": 0, "tmc5041_poscmp_enable_shift": 0, "tmc5041_test_mode_mask": 0, "tmc5041_test_mode_shift": 0, "tmc5041_shaft1_mask": 0, "tmc5041_shaft1_shift": 0, "tmc5041_shaft2_mask": 0, "tmc5041_shaft2_shift": 0, "tmc5041_lock_gconf_mask": 0, "tmc5041_lock_gconf_shift": 0, "tmc5041_reset_mask": 0, "tmc5041_reset_shift": 0, "tmc5041_drv_err1_mask": 0, "tmc5041_drv_err1_shift": 0, "tmc5041_drv_err2_mask": 0, "tmc5041_drv_err2_shift": 0, "tmc5041_uv_cp_mask": 0, "tmc5041_uv_cp_shift": 0, "tmc5041_ifcnt_mask": 0, "tmc5041_ifcnt_shift": 0, "tmc5041_test_sel_mask": 0, "tmc5041_test_sel_shift": 0, "tmc5041_drv_enn_mask": 0, "tmc5041_drv_enn_shift": 0, "tmc5041_version_mask": 0, "tmc5041_version_shift": 0, "tmc5041_x_compare_mask": 0, "tmc5041_x_compare_shift": 0, "tmc5041_pwm_ampl_mask": 0, "tmc5041_pwm_ampl_shift": 0, "tmc5041_pwm_grad_mask": 0, "tmc5041_pwm_grad_shift": 0, "tmc5041_pwm_freq_mask": 0, "tmc5041_pwm_freq_shift": 0, "tmc5041_pwm_autoscale_mask": 0, "tmc5041_pwm_autoscale_shift": 0, "tmc5041_pwm_symmetric_mask": 0, "tmc5041_pwm_symmetric_shift": 0, "tmc5041_freewheel_mask": 0, "tmc5041_freewheel_shift": 0, "tmc5041_pwm__status_mask": 0, "tmc5041_pwm__status_shift": 0, "tmc5041_rampmode_mask": 0, "tmc5041_rampmode_shift": 0, "tmc5041_xactual_mask": 0, "tmc5041_xactual_shift": 0, "tmc5041_vactual_mask": 0, "tmc5041_vactual_shift": 0, "tmc5041_vstart_mask": 0, "tmc5041_vstart_shift": 0, "tmc5041_a1_mask": 0, "tmc5041_a1_shift": 0, "tmc5041_v1__mask": 0, "tmc5041_v1__shift": 0, "tmc5041_amax_mask": 0, "tmc5041_amax_shift": 0, "tmc5041_vmax_mask": 0, "tmc5041_vmax_shift": 0, "tmc5041_dmax_mask": 0, "tmc5041_dmax_shift": 0, "tmc5041_d1_mask": 0, "tmc5041_d1_shift": 0, "tmc5041_vstop_mask": 0, "tmc5041_vstop_shift": 0, "tmc5041_tzerowait_mask": 0, "tmc5041_tzerowait_shift": 0, "tmc5041_xtarget_mask": 0, "tmc5041_xtarget_shift": 0, "tmc5041_ihold_mask": 0, "tmc5041_ihold_shift": 0, "tmc5041_irun_mask": 0, "tmc5041_irun_shift": 0, "tmc5041_iholddelay_mask": 0, "tmc5041_iholddelay_shift": 0, "tmc5041_vcoolthrs_mask": 0, "tmc5041_vcoolthrs_shift": 0, "tmc5041_vhigh_mask": 0, "tmc5041_vhigh_shift": 0, "tmc5041_vdcmin_mask": 0, "tmc5041_vdcmin_shift": 0, "tmc5041_stop_l_enable_mask": 0, "tmc5041_stop_l_enable_shift": 0, "tmc5041_stop_r_enable_mask": 0, "tmc5041_stop_r_enable_shift": 0, "tmc5041_pol_stop_l_mask": 0, "tmc5041_pol_stop_l_shift": 0, "tmc5041_pol_stop_r_mask": 0, "tmc5041_pol_stop_r_shift": 0, "tmc5041_swap_lr_mask": 0, "tmc5041_swap_lr_shift": 0, "tmc5041_latch_l_active_mask": 0, "tmc5041_latch_l_active_shift": 0, "tmc5041_latch_l_inactive_mask": 0, "tmc5041_latch_l_inactive_shift": 0, "tmc5041_latch_r_active_mask": 0, "tmc5041_latch_r_active_shift": 0, "tmc5041_latch_r_inactive_mask": 0, "tmc5041_latch_r_inactive_shift": 0, "tmc5041_sg_stop_mask": 0, "tmc5041_sg_stop_shift": 0, "tmc5041_en_softstop_mask": 0, "tmc5041_en_softstop_shift": 0, "tmc5041_status_stop_l_mask": 0, "tmc5041_status_stop_l_shift": 0, "tmc5041_status_stop_r_mask": 0, "tmc5041_status_stop_r_shift": 0, "tmc5041_status_latch_l_mask": 0, "tmc5041_status_latch_l_shift": 0, "tmc5041_status_latch_r_mask": 0, "tmc5041_status_latch_r_shift": 0, "tmc5041_event_stop_l_mask": 0, "tmc5041_event_stop_l_shift": 0, "tmc5041_event_stop_r_mask": 0, "tmc5041_event_stop_r_shift": 0, "tmc5041_event_stop_sg_mask": 0, "tmc5041_event_stop_sg_shift": 0, "tmc5041_event_pos_reached_mask": 0, "tmc5041_event_pos_reached_shift": 0, "tmc5041_velocity_reached_mask": 0, "tmc5041_velocity_reached_shift": 0, "tmc5041_position_reached_mask": 0, "tmc5041_position_reached_shift": 0, "tmc5041_vzero_mask": 0, "tmc5041_vzero_shift": 0, "tmc5041_t_zerowait_active_mask": 0, "tmc5041_t_zerowait_active_shift": 0, "tmc5041_second_move_mask": 0, "tmc5041_second_move_shift": 0, "tmc5041_status_sg_mask": 0, "tmc5041_status_sg_shift": 0, "tmc5041_xlatch_mask": 0, "tmc5041_xlatch_shift": 0, "tmc5041_ofs0_mask": 0, "tmc5041_ofs0_shift": 0, "tmc5041_ofs1_mask": 0, "tmc5041_ofs1_shift": 0, "tmc5041_ofs2_mask": 0, "tmc5041_ofs2_shift": 0, "tmc5041_ofs3_mask": 0, "tmc5041_ofs3_shift": 0, "tmc5041_ofs4_mask": 0, "tmc5041_ofs4_shift": 0, "tmc5041_ofs5_mask": 0, "tmc5041_ofs5_shift": 0, "tmc5041_ofs6_mask": 0, "tmc5041_ofs6_shift": 0, "tmc5041_ofs7_mask": 0, "tmc5041_ofs7_shift": 0, "tmc5041_ofs8_mask": 0, "tmc5041_ofs8_shift": 0, "tmc5041_ofs9_mask": 0, "tmc5041_ofs9_shift": 0, "tmc5041_ofs10_mask": 0, "tmc5041_ofs10_shift": 0, "tmc5041_ofs11_mask": 0, "tmc5041_ofs11_shift": 0, "tmc5041_ofs12_mask": 0, "tmc5041_ofs12_shift": 0, "tmc5041_ofs13_mask": 0, "tmc5041_ofs13_shift": 0, "tmc5041_ofs14_mask": 0, "tmc5041_ofs14_shift": 0, "tmc5041_ofs15_mask": 0, "tmc5041_ofs15_shift": 0, "tmc5041_ofs16_mask": 0, "tmc5041_ofs16_shift": 0, "tmc5041_ofs17_mask": 0, "tmc5041_ofs17_shift": 0, "tmc5041_ofs18_mask": 0, "tmc5041_ofs18_shift": 0, "tmc5041_ofs19_mask": 0, "tmc5041_ofs19_shift": 0, "tmc5041_ofs20_mask": 0, "tmc5041_ofs20_shift": 0, "tmc5041_ofs21_mask": 0, "tmc5041_ofs21_shift": 0, "tmc5041_ofs22_mask": 0, "tmc5041_ofs22_shift": 0, "tmc5041_ofs23_mask": 0, "tmc5041_ofs23_shift": 0, "tmc5041_ofs24_mask": 0, "tmc5041_ofs24_shift": 0, "tmc5041_ofs25_mask": 0, "tmc5041_ofs25_shift": 0, "tmc5041_ofs26_mask": 0, "tmc5041_ofs26_shift": 0, "tmc5041_ofs27_mask": 0, "tmc5041_ofs27_shift": 0, "tmc5041_ofs28_mask": 0, "tmc5041_ofs28_shift": 0, "tmc5041_ofs29_mask": 0, "tmc5041_ofs29_shift": 0, "tmc5041_ofs30_mask": 0, "tmc5041_ofs30_shift": 0, "tmc5041_ofs31_mask": 0, "tmc5041_ofs31_shift": 0, "tmc5041_ofs32_mask": 0, "tmc5041_ofs32_shift": 0, "tmc5041_ofs33_mask": 0, "tmc5041_ofs33_shift": 0, "tmc5041_ofs34_mask": 0, "tmc5041_ofs34_shift": 0, "tmc5041_ofs35_mask": 0, "tmc5041_ofs35_shift": 0, "tmc5041_ofs36_mask": 0, "tmc5041_ofs36_shift": 0, "tmc5041_ofs37_mask": 0, "tmc5041_ofs37_shift": 0, "tmc5041_ofs38_mask": 0, "tmc5041_ofs38_shift": 0, "tmc5041_ofs39_mask": 0, "tmc5041_ofs39_shift": 0, "tmc5041_ofs40_mask": 0, "tmc5041_ofs40_shift": 0, "tmc5041_ofs41_mask": 0, "tmc5041_ofs41_shift": 0, "tmc5041_ofs42_mask": 0, "tmc5041_ofs42_shift": 0, "tmc5041_ofs43_mask": 0, "tmc5041_ofs43_shift": 0, "tmc5041_ofs44_mask": 0, "tmc5041_ofs44_shift": 0, "tmc5041_ofs45_mask": 0, "tmc5041_ofs45_shift": 0, "tmc5041_ofs46_mask": 0, "tmc5041_ofs46_shift": 0, "tmc5041_ofs47_mask": 0, "tmc5041_ofs47_shift": 0, "tmc5041_ofs48_mask": 0, "tmc5041_ofs48_shift": 0, "tmc5041_ofs49_mask": 0, "tmc5041_ofs49_shift": 0, "tmc5041_ofs50_mask": 0, "tmc5041_ofs50_shift": 0, "tmc5041_ofs51_mask": 0, "tmc5041_ofs51_shift": 0, "tmc5041_ofs52_mask": 0, "tmc5041_ofs52_shift": 0, "tmc5041_ofs53_mask": 0, "tmc5041_ofs53_shift": 0, "tmc5041_ofs54_mask": 0, "tmc5041_ofs54_shift": 0, "tmc5041_ofs55_mask": 0, "tmc5041_ofs55_shift": 0, "tmc5041_ofs56_mask": 0, "tmc5041_ofs56_shift": 0, "tmc5041_ofs57_mask": 0, "tmc5041_ofs57_shift": 0, "tmc5041_ofs58_mask": 0, "tmc5041_ofs58_shift": 0, "tmc5041_ofs59_mask": 0, "tmc5041_ofs59_shift": 0, "tmc5041_ofs60_mask": 0, "tmc5041_ofs60_shift": 0, "tmc5041_ofs61_mask": 0, "tmc5041_ofs61_shift": 0, "tmc5041_ofs62_mask": 0, "tmc5041_ofs62_shift": 0, "tmc5041_ofs63_mask": 0, "tmc5041_ofs63_shift": 0, "tmc5041_ofs64_mask": 0, "tmc5041_ofs64_shift": 0, "tmc5041_ofs65_mask": 0, "tmc5041_ofs65_shift": 0, "tmc5041_ofs66_mask": 0, "tmc5041_ofs66_shift": 0, "tmc5041_ofs67_mask": 0, "tmc5041_ofs67_shift": 0, "tmc5041_ofs68_mask": 0, "tmc5041_ofs68_shift": 0, "tmc5041_ofs69_mask": 0, "tmc5041_ofs69_shift": 0, "tmc5041_ofs70_mask": 0, "tmc5041_ofs70_shift": 0, "tmc5041_ofs71_mask": 0, "tmc5041_ofs71_shift": 0, "tmc5041_ofs72_mask": 0, "tmc5041_ofs72_shift": 0, "tmc5041_ofs73_mask": 0, "tmc5041_ofs73_shift": 0, "tmc5041_ofs74_mask": 0, "tmc5041_ofs74_shift": 0, "tmc5041_ofs75_mask": 0, "tmc5041_ofs75_shift": 0, "tmc5041_ofs76_mask": 0, "tmc5041_ofs76_shift": 0, "tmc5041_ofs77_mask": 0, "tmc5041_ofs77_shift": 0, "tmc5041_ofs78_mask": 0, "tmc5041_ofs78_shift": 0, "tmc5041_ofs79_mask": 0, "tmc5041_ofs79_shift": 0, "tmc5041_ofs80_mask": 0, "tmc5041_ofs80_shift": 0, "tmc5041_ofs81_mask": 0, "tmc5041_ofs81_shift": 0, "tmc5041_ofs82_mask": 0, "tmc5041_ofs82_shift": 0, "tmc5041_ofs83_mask": 0, "tmc5041_ofs83_shift": 0, "tmc5041_ofs84_mask": 0, "tmc5041_ofs84_shift": 0, "tmc5041_ofs85_mask": 0, "tmc5041_ofs85_shift": 0, "tmc5041_ofs86_mask": 0, "tmc5041_ofs86_shift": 0, "tmc5041_ofs87_mask": 0, "tmc5041_ofs87_shift": 0, "tmc5041_ofs88_mask": 0, "tmc5041_ofs88_shift": 0, "tmc5041_ofs89_mask": 0, "tmc5041_ofs89_shift": 0, "tmc5041_ofs90_mask": 0, "tmc5041_ofs90_shift": 0, "tmc5041_ofs91_mask": 0, "tmc5041_ofs91_shift": 0, "tmc5041_ofs92_mask": 0, "tmc5041_ofs92_shift": 0, "tmc5041_ofs93_mask": 0, "tmc5041_ofs93_shift": 0, "tmc5041_ofs94_mask": 0, "tmc5041_ofs94_shift": 0, "tmc5041_ofs95_mask": 0, "tmc5041_ofs95_shift": 0, "tmc5041_ofs96_mask": 0, "tmc5041_ofs96_shift": 0, "tmc5041_ofs97_mask": 0, "tmc5041_ofs97_shift": 0, "tmc5041_ofs98_mask": 0, "tmc5041_ofs98_shift": 0, "tmc5041_ofs99_mask": 0, "tmc5041_ofs99_shift": 0, "tmc5041_ofs100_mask": 0, "tmc5041_ofs100_shift": 0, "tmc5041_ofs101_mask": 0, "tmc5041_ofs101_shift": 0, "tmc5041_ofs102_mask": 0, "tmc5041_ofs102_shift": 0, "tmc5041_ofs103_mask": 0, "tmc5041_ofs103_shift": 0, "tmc5041_ofs104_mask": 0, "tmc5041_ofs104_shift": 0, "tmc5041_ofs105_mask": 0, "tmc5041_ofs105_shift": 0, "tmc5041_ofs106_mask": 0, "tmc5041_ofs106_shift": 0, "tmc5041_ofs107_mask": 0, "tmc5041_ofs107_shift": 0, "tmc5041_ofs108_mask": 0, "tmc5041_ofs108_shift": 0, "tmc5041_ofs109_mask": 0, "tmc5041_ofs109_shift": 0, "tmc5041_ofs110_mask": 0, "tmc5041_ofs110_shift": 0, "tmc5041_ofs111_mask": 0, "tmc5041_ofs111_shift": 0, "tmc5041_ofs112_mask": 0, "tmc5041_ofs112_shift": 0, "tmc5041_ofs113_mask": 0, "tmc5041_ofs113_shift": 0, "tmc5041_ofs114_mask": 0, "tmc5041_ofs114_shift": 0, "tmc5041_ofs115_mask": 0, "tmc5041_ofs115_shift": 0, "tmc5041_ofs116_mask": 0, "tmc5041_ofs116_shift": 0, "tmc5041_ofs117_mask": 0, "tmc5041_ofs117_shift": 0, "tmc5041_ofs118_mask": 0, "tmc5041_ofs118_shift": 0, "tmc5041_ofs119_mask": 0, "tmc5041_ofs119_shift": 0, "tmc5041_ofs120_mask": 0, "tmc5041_ofs120_shift": 0, "tmc5041_ofs121_mask": 0, "tmc5041_ofs121_shift": 0, "tmc5041_ofs122_mask": 0, "tmc5041_ofs122_shift": 0, "tmc5041_ofs123_mask": 0, "tmc5041_ofs123_shift": 0, "tmc5041_ofs124_mask": 0, "tmc5041_ofs124_shift": 0, "tmc5041_ofs125_mask": 0, "tmc5041_ofs125_shift": 0, "tmc5041_ofs126_mask": 0, "tmc5041_ofs126_shift": 0, "tmc5041_ofs127_mask": 0, "tmc5041_ofs127_shift": 0, "tmc5041_ofs128_mask": 0, "tmc5041_ofs128_shift": 0, "tmc5041_ofs129_mask": 0, "tmc5041_ofs129_shift": 0, "tmc5041_ofs130_mask": 0, "tmc5041_ofs130_shift": 0, "tmc5041_ofs131_mask": 0, "tmc5041_ofs131_shift": 0, "tmc5041_ofs132_mask": 0, "tmc5041_ofs132_shift": 0, "tmc5041_ofs133_mask": 0, "tmc5041_ofs133_shift": 0, "tmc5041_ofs134_mask": 0, "tmc5041_ofs134_shift": 0, "tmc5041_ofs135_mask": 0, "tmc5041_ofs135_shift": 0, "tmc5041_ofs136_mask": 0, "tmc5041_ofs136_shift": 0, "tmc5041_ofs137_mask": 0, "tmc5041_ofs137_shift": 0, "tmc5041_ofs138_mask": 0, "tmc5041_ofs138_shift": 0, "tmc5041_ofs139_mask": 0, "tmc5041_ofs139_shift": 0, "tmc5041_ofs140_mask": 0, "tmc5041_ofs140_shift": 0, "tmc5041_ofs141_mask": 0, "tmc5041_ofs141_shift": 0, "tmc5041_ofs142_mask": 0, "tmc5041_ofs142_shift": 0, "tmc5041_ofs143_mask": 0, "tmc5041_ofs143_shift": 0, "tmc5041_ofs144_mask": 0, "tmc5041_ofs144_shift": 0, "tmc5041_ofs145_mask": 0, "tmc5041_ofs145_shift": 0, "tmc5041_ofs146_mask": 0, "tmc5041_ofs146_shift": 0, "tmc5041_ofs147_mask": 0, "tmc5041_ofs147_shift": 0, "tmc5041_ofs148_mask": 0, "tmc5041_ofs148_shift": 0, "tmc5041_ofs149_mask": 0, "tmc5041_ofs149_shift": 0, "tmc5041_ofs150_mask": 0, "tmc5041_ofs150_shift": 0, "tmc5041_ofs151_mask": 0, "tmc5041_ofs151_shift": 0, "tmc5041_ofs152_mask": 0, "tmc5041_ofs152_shift": 0, "tmc5041_ofs153_mask": 0, "tmc5041_ofs153_shift": 0, "tmc5041_ofs154_mask": 0, "tmc5041_ofs154_shift": 0, "tmc5041_ofs155_mask": 0, "tmc5041_ofs155_shift": 0, "tmc5041_ofs156_mask": 0, "tmc5041_ofs156_shift": 0, "tmc5041_ofs157_mask": 0, "tmc5041_ofs157_shift": 0, "tmc5041_ofs158_mask": 0, "tmc5041_ofs158_shift": 0, "tmc5041_ofs159_mask": 0, "tmc5041_ofs159_shift": 0, "tmc5041_ofs160_mask": 0, "tmc5041_ofs160_shift": 0, "tmc5041_ofs161_mask": 0, "tmc5041_ofs161_shift": 0, "tmc5041_ofs162_mask": 0, "tmc5041_ofs162_shift": 0, "tmc5041_ofs163_mask": 0, "tmc5041_ofs163_shift": 0, "tmc5041_ofs164_mask": 0, "tmc5041_ofs164_shift": 0, "tmc5041_ofs165_mask": 0, "tmc5041_ofs165_shift": 0, "tmc5041_ofs166_mask": 0, "tmc5041_ofs166_shift": 0, "tmc5041_ofs167_mask": 0, "tmc5041_ofs167_shift": 0, "tmc5041_ofs168_mask": 0, "tmc5041_ofs168_shift": 0, "tmc5041_ofs169_mask": 0, "tmc5041_ofs169_shift": 0, "tmc5041_ofs170_mask": 0, "tmc5041_ofs170_shift": 0, "tmc5041_ofs171_mask": 0, "tmc5041_ofs171_shift": 0, "tmc5041_ofs172_mask": 0, "tmc5041_ofs172_shift": 0, "tmc5041_ofs173_mask": 0, "tmc5041_ofs173_shift": 0, "tmc5041_ofs174_mask": 0, "tmc5041_ofs174_shift": 0, "tmc5041_ofs175_mask": 0, "tmc5041_ofs175_shift": 0, "tmc5041_ofs176_mask": 0, "tmc5041_ofs176_shift": 0, "tmc5041_ofs177_mask": 0, "tmc5041_ofs177_shift": 0, "tmc5041_ofs178_mask": 0, "tmc5041_ofs178_shift": 0, "tmc5041_ofs179_mask": 0, "tmc5041_ofs179_shift": 0, "tmc5041_ofs180_mask": 0, "tmc5041_ofs180_shift": 0, "tmc5041_ofs181_mask": 0, "tmc5041_ofs181_shift": 0, "tmc5041_ofs182_mask": 0, "tmc5041_ofs182_shift": 0, "tmc5041_ofs183_mask": 0, "tmc5041_ofs183_shift": 0, "tmc5041_ofs184_mask": 0, "tmc5041_ofs184_shift": 0, "tmc5041_ofs185_mask": 0, "tmc5041_ofs185_shift": 0, "tmc5041_ofs186_mask": 0, "tmc5041_ofs186_shift": 0, "tmc5041_ofs187_mask": 0, "tmc5041_ofs187_shift": 0, "tmc5041_ofs188_mask": 0, "tmc5041_ofs188_shift": 0, "tmc5041_ofs189_mask": 0, "tmc5041_ofs189_shift": 0, "tmc5041_ofs190_mask": 0, "tmc5041_ofs190_shift": 0, "tmc5041_ofs191_mask": 0, "tmc5041_ofs191_shift": 0, "tmc5041_ofs192_mask": 0, "tmc5041_ofs192_shift": 0, "tmc5041_ofs193_mask": 0, "tmc5041_ofs193_shift": 0, "tmc5041_ofs194_mask": 0, "tmc5041_ofs194_shift": 0, "tmc5041_ofs195_mask": 0, "tmc5041_ofs195_shift": 0, "tmc5041_ofs196_mask": 0, "tmc5041_ofs196_shift": 0, "tmc5041_ofs197_mask": 0, "tmc5041_ofs197_shift": 0, "tmc5041_ofs198_mask": 0, "tmc5041_ofs198_shift": 0, "tmc5041_ofs199_mask": 0, "tmc5041_ofs199_shift": 0, "tmc5041_ofs200_mask": 0, "tmc5041_ofs200_shift": 0, "tmc5041_ofs201_mask": 0, "tmc5041_ofs201_shift": 0, "tmc5041_ofs202_mask": 0, "tmc5041_ofs202_shift": 0, "tmc5041_ofs203_mask": 0, "tmc5041_ofs203_shift": 0, "tmc5041_ofs204_mask": 0, "tmc5041_ofs204_shift": 0, "tmc5041_ofs205_mask": 0, "tmc5041_ofs205_shift": 0, "tmc5041_ofs206_mask": 0, "tmc5041_ofs206_shift": 0, "tmc5041_ofs207_mask": 0, "tmc5041_ofs207_shift": 0, "tmc5041_ofs208_mask": 0, "tmc5041_ofs208_shift": 0, "tmc5041_ofs209_mask": 0, "tmc5041_ofs209_shift": 0, "tmc5041_ofs210_mask": 0, "tmc5041_ofs210_shift": 0, "tmc5041_ofs211_mask": 0, "tmc5041_ofs211_shift": 0, "tmc5041_ofs212_mask": 0, "tmc5041_ofs212_shift": 0, "tmc5041_ofs213_mask": 0, "tmc5041_ofs213_shift": 0, "tmc5041_ofs214_mask": 0, "tmc5041_ofs214_shift": 0, "tmc5041_ofs215_mask": 0, "tmc5041_ofs215_shift": 0, "tmc5041_ofs216_mask": 0, "tmc5041_ofs216_shift": 0, "tmc5041_ofs217_mask": 0, "tmc5041_ofs217_shift": 0, "tmc5041_ofs218_mask": 0, "tmc5041_ofs218_shift": 0, "tmc5041_ofs219_mask": 0, "tmc5041_ofs219_shift": 0, "tmc5041_ofs220_mask": 0, "tmc5041_ofs220_shift": 0, "tmc5041_ofs221_mask": 0, "tmc5041_ofs221_shift": 0, "tmc5041_ofs222_mask": 0, "tmc5041_ofs222_shift": 0, "tmc5041_ofs223_mask": 0, "tmc5041_ofs223_shift": 0, "tmc5041_ofs224_mask": 0, "tmc5041_ofs224_shift": 0, "tmc5041_ofs225_mask": 0, "tmc5041_ofs225_shift": 0, "tmc5041_ofs226_mask": 0, "tmc5041_ofs226_shift": 0, "tmc5041_ofs227_mask": 0, "tmc5041_ofs227_shift": 0, "tmc5041_ofs228_mask": 0, "tmc5041_ofs228_shift": 0, "tmc5041_ofs229_mask": 0, "tmc5041_ofs229_shift": 0, "tmc5041_ofs230_mask": 0, "tmc5041_ofs230_shift": 0, "tmc5041_ofs231_mask": 0, "tmc5041_ofs231_shift": 0, "tmc5041_ofs232_mask": 0, "tmc5041_ofs232_shift": 0, "tmc5041_ofs233_mask": 0, "tmc5041_ofs233_shift": 0, "tmc5041_ofs234_mask": 0, "tmc5041_ofs234_shift": 0, "tmc5041_ofs235_mask": 0, "tmc5041_ofs235_shift": 0, "tmc5041_ofs236_mask": 0, "tmc5041_ofs236_shift": 0, "tmc5041_ofs237_mask": 0, "tmc5041_ofs237_shift": 0, "tmc5041_ofs238_mask": 0, "tmc5041_ofs238_shift": 0, "tmc5041_ofs239_mask": 0, "tmc5041_ofs239_shift": 0, "tmc5041_ofs240_mask": 0, "tmc5041_ofs240_shift": 0, "tmc5041_ofs241_mask": 0, "tmc5041_ofs241_shift": 0, "tmc5041_ofs242_mask": 0, "tmc5041_ofs242_shift": 0, "tmc5041_ofs243_mask": 0, "tmc5041_ofs243_shift": 0, "tmc5041_ofs244_mask": 0, "tmc5041_ofs244_shift": 0, "tmc5041_ofs245_mask": 0, "tmc5041_ofs245_shift": 0, "tmc5041_ofs246_mask": 0, "tmc5041_ofs246_shift": 0, "tmc5041_ofs247_mask": 0, "tmc5041_ofs247_shift": 0, "tmc5041_ofs248_mask": 0, "tmc5041_ofs248_shift": 0, "tmc5041_ofs249_mask": 0, "tmc5041_ofs249_shift": 0, "tmc5041_ofs250_mask": 0, "tmc5041_ofs250_shift": 0, "tmc5041_ofs251_mask": 0, "tmc5041_ofs251_shift": 0, "tmc5041_ofs252_mask": 0, "tmc5041_ofs252_shift": 0, "tmc5041_ofs253_mask": 0, "tmc5041_ofs253_shift": 0, "tmc5041_ofs254_mask": 0, "tmc5041_ofs254_shift": 0, "tmc5041_ofs255_mask": 0, "tmc5041_ofs255_shift": 0, "tmc5041_w0_mask": 0, "tmc5041_w0_shift": 0, "tmc5041_w1_mask": 0, "tmc5041_w1_shift": 0, "tmc5041_w2_mask": 0, "tmc5041_w2_shift": 0, "tmc5041_w3_mask": 0, "tmc5041_w3_shift": 0, "tmc5041_x1_mask": 0, "tmc5041_x1_shift": 0, "tmc5041_x2_mask": 0, "tmc5041_x2_shift": 0, "tmc5041_x3_mask": 0, "tmc5041_x3_shift": 0, "tmc5041_start_sin_mask": 0, "tmc5041_start_sin_shift": 0, "tmc5041_start_sin90_mask": 0, "tmc5041_start_sin90_shift": 0, "tmc5041_mscnt_mask": 0, "tmc5041_mscnt_shift": 0, "tmc5041_cur_a_mask": 0, "tmc5041_cur_a_shift": 0, "tmc5041_cur_b_mask": 0, "tmc5041_cur_b_shift": 0, "tmc5041_toff_mask": 0, "tmc5041_toff_shift": 0, "tmc5041_tfd_all_mask": 0, "tmc5041_tfd_all_shift": 0, "tmc5041_offset_mask": 0, "tmc5041_offset_shift": 0, "tmc5041_tfd_3_mask": 0, "tmc5041_tfd_3_shift": 0, "tmc5041_disfdcc_mask": 0, "tmc5041_disfdcc_shift": 0, "tmc5041_rndtf_mask": 0, "tmc5041_rndtf_shift": 0, "tmc5041_chm_mask": 0, "tmc5041_chm_shift": 0, "tmc5041_tbl_mask": 0, "tmc5041_tbl_shift": 0, "tmc5041_vsense_mask": 0, "tmc5041_vsense_shift": 0, "tmc5041_vhighfs_mask": 0, "tmc5041_vhighfs_shift": 0, "tmc5041_vhighchm_mask": 0, "tmc5041_vhighchm_shift": 0, "tmc5041_sync_mask": 0, "tmc5041_sync_shift": 0, "tmc5041_mres_mask": 0, "tmc5041_mres_shift": 0, "tmc5041_diss2g_mask": 0, "tmc5041_diss2g_shift": 0, "tmc5041_hstrt_mask": 0, "tmc5041_hstrt_shift": 0, "tmc5041_hend_mask": 0, "tmc5041_hend_shift": 0, "tmc5041_semin_mask": 0, "tmc5041_semin_shift": 0, "tmc5041_seup_mask": 0, "tmc5041_seup_shift": 0, "tmc5041_semax_mask": 0, "tmc5041_semax_shift": 0, "tmc5041_sedn_mask": 0, "tmc5041_sedn_shift": 0, "tmc5041_seimin_mask": 0, "tmc5041_seimin_shift": 0, "tmc5041_sgt_mask": 0, "tmc5041_sgt_shift": 0, "tmc5041_sfilt_mask": 0, "tmc5041_sfilt_shift": 0, "tmc5041_dc_time_mask": 0, "tmc5041_dc_time_shift": 0, "tmc5041_dc_sg_mask": 0, "tmc5041_dc_sg_shift": 0, "tmc5041_sg_result_mask": 0, "tmc5041_sg_result_shift": 0, "tmc5041_fsactive_mask": 0, "tmc5041_fsactive_shift": 0, "tmc5041_cs_actual_mask": 0, "tmc5041_cs_actual_shift": 0, "tmc5041_stallguard_mask": 0, "tmc5041_stallguard_shift": 0, "tmc5041_ot_mask": 0, "tmc5041_ot_shift": 0, "tmc5041_otpw_mask": 0, "tmc5041_otpw_shift": 0, "tmc5041_s2ga_mask": 0, "tmc5041_s2ga_shift": 0, "tmc5041_s2gb_mask": 0, "tmc5041_s2gb_shift": 0, "tmc5041_ola_mask": 0, "tmc5041_ola_shift": 0, "tmc5041_olb_mask": 0, "tmc5041_olb_shift": 0, "tmc5041_stst_mask": 0, "tmc5041_stst_shift": 0, "tmc5041_motor_addr": 0, "tmc5041_motor_addr_drv": 0, "tmc5041_motor_addr_pwm": 0, "tmc5041_gconf": 0, "tmc5041_gstat": 0, "tmc5041_ifcnt": 0, "tmc5041_slaveconf": 0, "tmc5041_input": 0, "tmc5041_x_compar": 0, "tmc5041_pwmconf": 0, "tmc5041_pwm_statu": 0, "tmc5041_rampmod": 0, "tmc5041_xactual": 0, "tmc5041_vactual": 0, "tmc5041_vstart": 0, "tmc5041_a1": 0, "tmc5041_v1": 0, "tmc5041_amax": 0, "tmc5041_vmax": 0, "tmc5041_dmax": 0, "tmc5041_d1": 0, "tmc5041_vstop": 0, "tmc5041_tzerowait": 0, "tmc5041_xtarget": 0, "tmc5041_ihold_irun": 0, "tmc5041_vcoolthr": 0, "tmc5041_vhigh": 0, "tmc5041_vdcmin": 0, "tmc5041_swmode": 0, "tmc5041_rampstat": 0, "tmc5041_xlatch": 0, "tmc5041_enc_const": 0, "tmc5041_mslut0": 0, "tmc5041_mslut1": 0, "tmc5041_mslut2": 0, "tmc5041_mslut3": 0, "tmc5041_mslut4": 0, "tmc5041_mslut5": 0, "tmc5041_mslut6": 0, "tmc5041_mslut7": 0, "tmc5041_mslutsel": 0, "tmc5041_mslutstart": 0, "tmc5041_mscnt": 0, "tmc5041_mscuract": 0, "tmc5041_chopconf": 0, "tmc5041_coolconf": 0, "tmc5041_drvstatu": 0, "tmc5062_readwrit": 0, "measureveloc": 0, "tmc5062_writeint": 0, "tmc5062_readint": 0, "tmc5062_init": 0, "tmc5062_config": 0, "motorindex0": 0, "motorindex1": 0, "tmc5062_fillshadowregist": 0, "tmc5062_setregisterresetst": 0, "tmc5062_setcallback": 0, "tmc5062_callback": 0, "tmc5062_periodicjob": 0, "tmc5062_reset": 0, "tmc5062_restor": 0, "tmc5062_rotat": 0, "tmc5062_right": 0, "tmc5062_left": 0, "tmc5062_stop": 0, "tmc5062_moveto": 0, "tmc5062_movebi": 0, "calculatetoff": 0, "chopfreq": 0, "clkfreq": 0, "dcstepact": 0, "setmicrostept": 0, "setencoderfactor": 0, "motorfullstep": 0, "encoderresolut": 0, "tmc5062_regist": 0, "tmc5062_constant": 0, "tmc5062_field": 0, "tmc5062_field_read": 0, "tmc5062_ptr": 0, "tmc5062_field_writ": 0, "r5a": 0, "tmc5062_defaultregisterresetst": 0, "tmc5062_defaultregisteraccess": 0, "0x07": 0, "tmc5062_registerconst": 0, "0x79": 0, "tmc5062_write_bit": 0, "tmc5062_address_mask": 0, "tmc5062_max_veloc": 0, "tmc5062_max_acceler": 0, "tmc5062_mode_posit": 0, "tmc5062_mode_velpo": 0, "tmc5062_mode_velneg": 0, "tmc5062_mode_hold": 0, "tmc5062_poscmp_enable_mask": 0, "tmc5062_poscmp_enable_shift": 0, "tmc5062_enc1_refsel_mask": 0, "tmc5062_enc1_refsel_shift": 0, "tmc5062_enc2_enable_mask": 0, "tmc5062_enc2_enable_shift": 0, "tmc5062_enc2_refsel_mask": 0, "tmc5062_enc2_refsel_shift": 0, "tmc5062_test_mode_mask": 0, "tmc5062_test_mode_shift": 0, "tmc5062_shaft1_mask": 0, "tmc5062_shaft1_shift": 0, "tmc5062_shaft2_mask": 0, "tmc5062_shaft2_shift": 0, "tmc5062_lock_gconf_mask": 0, "tmc5062_lock_gconf_shift": 0, "tmc5062_reset_mask": 0, "tmc5062_reset_shift": 0, "tmc5062_drv_err1_mask": 0, "tmc5062_drv_err1_shift": 0, "tmc5062_uv_cp_mask": 0, "tmc5062_uv_cp_shift": 0, "tmc5062_test_sel_mask": 0, "tmc5062_test_sel_shift": 0, "tmc5062_senddelay_mask": 0, "tmc5062_senddelay_shift": 0, "tmc5062_io0_in_mask": 0, "tmc5062_io0_in_shift": 0, "tmc5062_io1_in_mask": 0, "tmc5062_io1_in_shift": 0, "tmc5062_io2_in_mask": 0, "tmc5062_io2_in_shift": 0, "tmc5062_io3_in_mask": 0, "tmc5062_io3_in_shift": 0, "tmc5062_iop_in_mask": 0, "tmc5062_iop_in_shift": 0, "tmc5062_ion_in_mask": 0, "tmc5062_ion_in_shift": 0, "tmc5062_drv_enn_mask": 0, "tmc5062_drv_enn_shift": 0, "tmc5062_version_mask": 0, "tmc5062_version_shift": 0, "tmc5062_io0_out_mask": 0, "tmc5062_io0_out_shift": 0, "tmc5062_io1_out_mask": 0, "tmc5062_io1_out_shift": 0, "tmc5062_io2_out_mask": 0, "tmc5062_io2_out_shift": 0, "tmc5062_io3_out_mask": 0, "tmc5062_io3_out_shift": 0, "tmc5062_ioddr0_mask": 0, "tmc5062_ioddr0_shift": 0, "tmc5062_ioddr1_mask": 0, "tmc5062_ioddr1_shift": 0, "tmc5062_ioddr2_mask": 0, "tmc5062_ioddr2_shift": 0, "tmc5062_ioddr3_mask": 0, "tmc5062_ioddr3_shift": 0, "tmc5062_x_compare_mask": 0, "tmc5062_x_compare_shift": 0, "tmc5062_rampmode_mask": 0, "tmc5062_rampmode_shift": 0, "tmc5062_xactual_mask": 0, "tmc5062_xactual_shift": 0, "tmc5062_vactual_mask": 0, "tmc5062_vactual_shift": 0, "tmc5062_vstart_mask": 0, "tmc5062_vstart_shift": 0, "tmc5062_a1_mask": 0, "tmc5062_a1_shift": 0, "tmc5062_v1__mask": 0, "tmc5062_v1__shift": 0, "tmc5062_amax_mask": 0, "tmc5062_amax_shift": 0, "tmc5062_vmax_mask": 0, "tmc5062_vmax_shift": 0, "tmc5062_dmax_mask": 0, "tmc5062_dmax_shift": 0, "tmc5062_d1_mask": 0, "tmc5062_d1_shift": 0, "tmc5062_vstop_mask": 0, "tmc5062_vstop_shift": 0, "tmc5062_tzerowait_mask": 0, "tmc5062_tzerowait_shift": 0, "tmc5062_xtarget_mask": 0, "tmc5062_xtarget_shift": 0, "tmc5062_ihold_mask": 0, "tmc5062_ihold_shift": 0, "tmc5062_irun_mask": 0, "tmc5062_irun_shift": 0, "tmc5062_iholddelay_mask": 0, "tmc5062_iholddelay_shift": 0, "tmc5062_vcoolthrs_mask": 0, "tmc5062_vcoolthrs_shift": 0, "tmc5062_vhigh_mask": 0, "tmc5062_vhigh_shift": 0, "tmc5062_stop_l_enable_mask": 0, "tmc5062_stop_l_enable_shift": 0, "tmc5062_stop_r_enable_mask": 0, "tmc5062_stop_r_enable_shift": 0, "tmc5062_pol_stop_l_mask": 0, "tmc5062_pol_stop_l_shift": 0, "tmc5062_pol_stop_r_mask": 0, "tmc5062_pol_stop_r_shift": 0, "tmc5062_swap_lr_mask": 0, "tmc5062_swap_lr_shift": 0, "tmc5062_latch_l_active_mask": 0, "tmc5062_latch_l_active_shift": 0, "tmc5062_latch_l_inactive_mask": 0, "tmc5062_latch_l_inactive_shift": 0, "tmc5062_latch_r_active_mask": 0, "tmc5062_latch_r_active_shift": 0, "tmc5062_latch_r_inactive_mask": 0, "tmc5062_latch_r_inactive_shift": 0, "tmc5062_en_latch_encoder_mask": 0, "tmc5062_en_latch_encoder_shift": 0, "tmc5062_sg_stop_mask": 0, "tmc5062_sg_stop_shift": 0, "tmc5062_en_softstop_mask": 0, "tmc5062_en_softstop_shift": 0, "tmc5062_status_stop_l_mask": 0, "tmc5062_status_stop_l_shift": 0, "tmc5062_status_stop_r_mask": 0, "tmc5062_status_stop_r_shift": 0, "tmc5062_status_latch_l_mask": 0, "tmc5062_status_latch_l_shift": 0, "tmc5062_status_latch_r_mask": 0, "tmc5062_status_latch_r_shift": 0, "tmc5062_event_stop_l_mask": 0, "tmc5062_event_stop_l_shift": 0, "tmc5062_event_stop_r_mask": 0, "tmc5062_event_stop_r_shift": 0, "tmc5062_event_stop_sg_mask": 0, "tmc5062_event_stop_sg_shift": 0, "tmc5062_event_pos_reached_mask": 0, "tmc5062_event_pos_reached_shift": 0, "tmc5062_velocity_reached_mask": 0, "tmc5062_velocity_reached_shift": 0, "tmc5062_position_reached_mask": 0, "tmc5062_position_reached_shift": 0, "tmc5062_vzero_mask": 0, "tmc5062_vzero_shift": 0, "tmc5062_t_zerowait_active_mask": 0, "tmc5062_t_zerowait_active_shift": 0, "tmc5062_second_move_mask": 0, "tmc5062_second_move_shift": 0, "tmc5062_status_sg_mask": 0, "tmc5062_status_sg_shift": 0, "tmc5062_xlatch_mask": 0, "tmc5062_xlatch_shift": 0, "tmc5062_pol_a_mask": 0, "tmc5062_pol_a_shift": 0, "tmc5062_pol_b_mask": 0, "tmc5062_pol_b_shift": 0, "tmc5062_pol_n_mask": 0, "tmc5062_pol_n_shift": 0, "tmc5062_ignore_ab_mask": 0, "tmc5062_ignore_ab_shift": 0, "tmc5062_clr_cont_mask": 0, "tmc5062_clr_cont_shift": 0, "tmc5062_clr_once_mask": 0, "tmc5062_clr_once_shift": 0, "tmc5062_pos_edgeneg_edge_mask": 0, "tmc5062_pos_edgeneg_edge_shift": 0, "tmc5062_clr_enc_x_mask": 0, "tmc5062_clr_enc_x_shift": 0, "tmc5062_latch_x_act_mask": 0, "tmc5062_latch_x_act_shift": 0, "tmc5062_enc_sel_decimal_mask": 0, "tmc5062_enc_sel_decimal_shift": 0, "tmc5062_x_enc_mask": 0, "tmc5062_x_enc_shift": 0, "tmc5062_integer_mask": 0, "tmc5062_integer_shift": 0, "tmc5062_fractional_mask": 0, "tmc5062_fractional_shift": 0, "tmc5062_enc_status_mask": 0, "tmc5062_enc_status_shift": 0, "tmc5062_enc_latch_mask": 0, "tmc5062_enc_latch_shift": 0, "tmc5062_ofs0_mask": 0, "tmc5062_ofs0_shift": 0, "tmc5062_ofs1_mask": 0, "tmc5062_ofs1_shift": 0, "tmc5062_ofs2_mask": 0, "tmc5062_ofs2_shift": 0, "tmc5062_ofs3_mask": 0, "tmc5062_ofs3_shift": 0, "tmc5062_ofs4_mask": 0, "tmc5062_ofs4_shift": 0, "tmc5062_ofs5_mask": 0, "tmc5062_ofs5_shift": 0, "tmc5062_ofs6_mask": 0, "tmc5062_ofs6_shift": 0, "tmc5062_ofs7_mask": 0, "tmc5062_ofs7_shift": 0, "tmc5062_ofs8_mask": 0, "tmc5062_ofs8_shift": 0, "tmc5062_ofs9_mask": 0, "tmc5062_ofs9_shift": 0, "tmc5062_ofs10_mask": 0, "tmc5062_ofs10_shift": 0, "tmc5062_ofs11_mask": 0, "tmc5062_ofs11_shift": 0, "tmc5062_ofs12_mask": 0, "tmc5062_ofs12_shift": 0, "tmc5062_ofs13_mask": 0, "tmc5062_ofs13_shift": 0, "tmc5062_ofs14_mask": 0, "tmc5062_ofs14_shift": 0, "tmc5062_ofs15_mask": 0, "tmc5062_ofs15_shift": 0, "tmc5062_ofs16_mask": 0, "tmc5062_ofs16_shift": 0, "tmc5062_ofs17_mask": 0, "tmc5062_ofs17_shift": 0, "tmc5062_ofs18_mask": 0, "tmc5062_ofs18_shift": 0, "tmc5062_ofs19_mask": 0, "tmc5062_ofs19_shift": 0, "tmc5062_ofs20_mask": 0, "tmc5062_ofs20_shift": 0, "tmc5062_ofs21_mask": 0, "tmc5062_ofs21_shift": 0, "tmc5062_ofs22_mask": 0, "tmc5062_ofs22_shift": 0, "tmc5062_ofs23_mask": 0, "tmc5062_ofs23_shift": 0, "tmc5062_ofs24_mask": 0, "tmc5062_ofs24_shift": 0, "tmc5062_ofs25_mask": 0, "tmc5062_ofs25_shift": 0, "tmc5062_ofs26_mask": 0, "tmc5062_ofs26_shift": 0, "tmc5062_ofs27_mask": 0, "tmc5062_ofs27_shift": 0, "tmc5062_ofs28_mask": 0, "tmc5062_ofs28_shift": 0, "tmc5062_ofs29_mask": 0, "tmc5062_ofs29_shift": 0, "tmc5062_ofs30_mask": 0, "tmc5062_ofs30_shift": 0, "tmc5062_ofs31_mask": 0, "tmc5062_ofs31_shift": 0, "tmc5062_ofs32_mask": 0, "tmc5062_ofs32_shift": 0, "tmc5062_ofs33_mask": 0, "tmc5062_ofs33_shift": 0, "tmc5062_ofs34_mask": 0, "tmc5062_ofs34_shift": 0, "tmc5062_ofs35_mask": 0, "tmc5062_ofs35_shift": 0, "tmc5062_ofs36_mask": 0, "tmc5062_ofs36_shift": 0, "tmc5062_ofs37_mask": 0, "tmc5062_ofs37_shift": 0, "tmc5062_ofs38_mask": 0, "tmc5062_ofs38_shift": 0, "tmc5062_ofs39_mask": 0, "tmc5062_ofs39_shift": 0, "tmc5062_ofs40_mask": 0, "tmc5062_ofs40_shift": 0, "tmc5062_ofs41_mask": 0, "tmc5062_ofs41_shift": 0, "tmc5062_ofs42_mask": 0, "tmc5062_ofs42_shift": 0, "tmc5062_ofs43_mask": 0, "tmc5062_ofs43_shift": 0, "tmc5062_ofs44_mask": 0, "tmc5062_ofs44_shift": 0, "tmc5062_ofs45_mask": 0, "tmc5062_ofs45_shift": 0, "tmc5062_ofs46_mask": 0, "tmc5062_ofs46_shift": 0, "tmc5062_ofs47_mask": 0, "tmc5062_ofs47_shift": 0, "tmc5062_ofs48_mask": 0, "tmc5062_ofs48_shift": 0, "tmc5062_ofs49_mask": 0, "tmc5062_ofs49_shift": 0, "tmc5062_ofs50_mask": 0, "tmc5062_ofs50_shift": 0, "tmc5062_ofs51_mask": 0, "tmc5062_ofs51_shift": 0, "tmc5062_ofs52_mask": 0, "tmc5062_ofs52_shift": 0, "tmc5062_ofs53_mask": 0, "tmc5062_ofs53_shift": 0, "tmc5062_ofs54_mask": 0, "tmc5062_ofs54_shift": 0, "tmc5062_ofs55_mask": 0, "tmc5062_ofs55_shift": 0, "tmc5062_ofs56_mask": 0, "tmc5062_ofs56_shift": 0, "tmc5062_ofs57_mask": 0, "tmc5062_ofs57_shift": 0, "tmc5062_ofs58_mask": 0, "tmc5062_ofs58_shift": 0, "tmc5062_ofs59_mask": 0, "tmc5062_ofs59_shift": 0, "tmc5062_ofs60_mask": 0, "tmc5062_ofs60_shift": 0, "tmc5062_ofs61_mask": 0, "tmc5062_ofs61_shift": 0, "tmc5062_ofs62_mask": 0, "tmc5062_ofs62_shift": 0, "tmc5062_ofs63_mask": 0, "tmc5062_ofs63_shift": 0, "tmc5062_ofs64_mask": 0, "tmc5062_ofs64_shift": 0, "tmc5062_ofs65_mask": 0, "tmc5062_ofs65_shift": 0, "tmc5062_ofs66_mask": 0, "tmc5062_ofs66_shift": 0, "tmc5062_ofs67_mask": 0, "tmc5062_ofs67_shift": 0, "tmc5062_ofs68_mask": 0, "tmc5062_ofs68_shift": 0, "tmc5062_ofs69_mask": 0, "tmc5062_ofs69_shift": 0, "tmc5062_ofs70_mask": 0, "tmc5062_ofs70_shift": 0, "tmc5062_ofs71_mask": 0, "tmc5062_ofs71_shift": 0, "tmc5062_ofs72_mask": 0, "tmc5062_ofs72_shift": 0, "tmc5062_ofs73_mask": 0, "tmc5062_ofs73_shift": 0, "tmc5062_ofs74_mask": 0, "tmc5062_ofs74_shift": 0, "tmc5062_ofs75_mask": 0, "tmc5062_ofs75_shift": 0, "tmc5062_ofs76_mask": 0, "tmc5062_ofs76_shift": 0, "tmc5062_ofs77_mask": 0, "tmc5062_ofs77_shift": 0, "tmc5062_ofs78_mask": 0, "tmc5062_ofs78_shift": 0, "tmc5062_ofs79_mask": 0, "tmc5062_ofs79_shift": 0, "tmc5062_ofs80_mask": 0, "tmc5062_ofs80_shift": 0, "tmc5062_ofs81_mask": 0, "tmc5062_ofs81_shift": 0, "tmc5062_ofs82_mask": 0, "tmc5062_ofs82_shift": 0, "tmc5062_ofs83_mask": 0, "tmc5062_ofs83_shift": 0, "tmc5062_ofs84_mask": 0, "tmc5062_ofs84_shift": 0, "tmc5062_ofs85_mask": 0, "tmc5062_ofs85_shift": 0, "tmc5062_ofs86_mask": 0, "tmc5062_ofs86_shift": 0, "tmc5062_ofs87_mask": 0, "tmc5062_ofs87_shift": 0, "tmc5062_ofs88_mask": 0, "tmc5062_ofs88_shift": 0, "tmc5062_ofs89_mask": 0, "tmc5062_ofs89_shift": 0, "tmc5062_ofs90_mask": 0, "tmc5062_ofs90_shift": 0, "tmc5062_ofs91_mask": 0, "tmc5062_ofs91_shift": 0, "tmc5062_ofs92_mask": 0, "tmc5062_ofs92_shift": 0, "tmc5062_ofs93_mask": 0, "tmc5062_ofs93_shift": 0, "tmc5062_ofs94_mask": 0, "tmc5062_ofs94_shift": 0, "tmc5062_ofs95_mask": 0, "tmc5062_ofs95_shift": 0, "tmc5062_ofs96_mask": 0, "tmc5062_ofs96_shift": 0, "tmc5062_ofs97_mask": 0, "tmc5062_ofs97_shift": 0, "tmc5062_ofs98_mask": 0, "tmc5062_ofs98_shift": 0, "tmc5062_ofs99_mask": 0, "tmc5062_ofs99_shift": 0, "tmc5062_ofs100_mask": 0, "tmc5062_ofs100_shift": 0, "tmc5062_ofs101_mask": 0, "tmc5062_ofs101_shift": 0, "tmc5062_ofs102_mask": 0, "tmc5062_ofs102_shift": 0, "tmc5062_ofs103_mask": 0, "tmc5062_ofs103_shift": 0, "tmc5062_ofs104_mask": 0, "tmc5062_ofs104_shift": 0, "tmc5062_ofs105_mask": 0, "tmc5062_ofs105_shift": 0, "tmc5062_ofs106_mask": 0, "tmc5062_ofs106_shift": 0, "tmc5062_ofs107_mask": 0, "tmc5062_ofs107_shift": 0, "tmc5062_ofs108_mask": 0, "tmc5062_ofs108_shift": 0, "tmc5062_ofs109_mask": 0, "tmc5062_ofs109_shift": 0, "tmc5062_ofs110_mask": 0, "tmc5062_ofs110_shift": 0, "tmc5062_ofs111_mask": 0, "tmc5062_ofs111_shift": 0, "tmc5062_ofs112_mask": 0, "tmc5062_ofs112_shift": 0, "tmc5062_ofs113_mask": 0, "tmc5062_ofs113_shift": 0, "tmc5062_ofs114_mask": 0, "tmc5062_ofs114_shift": 0, "tmc5062_ofs115_mask": 0, "tmc5062_ofs115_shift": 0, "tmc5062_ofs116_mask": 0, "tmc5062_ofs116_shift": 0, "tmc5062_ofs117_mask": 0, "tmc5062_ofs117_shift": 0, "tmc5062_ofs118_mask": 0, "tmc5062_ofs118_shift": 0, "tmc5062_ofs119_mask": 0, "tmc5062_ofs119_shift": 0, "tmc5062_ofs120_mask": 0, "tmc5062_ofs120_shift": 0, "tmc5062_ofs121_mask": 0, "tmc5062_ofs121_shift": 0, "tmc5062_ofs122_mask": 0, "tmc5062_ofs122_shift": 0, "tmc5062_ofs123_mask": 0, "tmc5062_ofs123_shift": 0, "tmc5062_ofs124_mask": 0, "tmc5062_ofs124_shift": 0, "tmc5062_ofs125_mask": 0, "tmc5062_ofs125_shift": 0, "tmc5062_ofs126_mask": 0, "tmc5062_ofs126_shift": 0, "tmc5062_ofs127_mask": 0, "tmc5062_ofs127_shift": 0, "tmc5062_ofs128_mask": 0, "tmc5062_ofs128_shift": 0, "tmc5062_ofs129_mask": 0, "tmc5062_ofs129_shift": 0, "tmc5062_ofs130_mask": 0, "tmc5062_ofs130_shift": 0, "tmc5062_ofs131_mask": 0, "tmc5062_ofs131_shift": 0, "tmc5062_ofs132_mask": 0, "tmc5062_ofs132_shift": 0, "tmc5062_ofs133_mask": 0, "tmc5062_ofs133_shift": 0, "tmc5062_ofs134_mask": 0, "tmc5062_ofs134_shift": 0, "tmc5062_ofs135_mask": 0, "tmc5062_ofs135_shift": 0, "tmc5062_ofs136_mask": 0, "tmc5062_ofs136_shift": 0, "tmc5062_ofs137_mask": 0, "tmc5062_ofs137_shift": 0, "tmc5062_ofs138_mask": 0, "tmc5062_ofs138_shift": 0, "tmc5062_ofs139_mask": 0, "tmc5062_ofs139_shift": 0, "tmc5062_ofs140_mask": 0, "tmc5062_ofs140_shift": 0, "tmc5062_ofs141_mask": 0, "tmc5062_ofs141_shift": 0, "tmc5062_ofs142_mask": 0, "tmc5062_ofs142_shift": 0, "tmc5062_ofs143_mask": 0, "tmc5062_ofs143_shift": 0, "tmc5062_ofs144_mask": 0, "tmc5062_ofs144_shift": 0, "tmc5062_ofs145_mask": 0, "tmc5062_ofs145_shift": 0, "tmc5062_ofs146_mask": 0, "tmc5062_ofs146_shift": 0, "tmc5062_ofs147_mask": 0, "tmc5062_ofs147_shift": 0, "tmc5062_ofs148_mask": 0, "tmc5062_ofs148_shift": 0, "tmc5062_ofs149_mask": 0, "tmc5062_ofs149_shift": 0, "tmc5062_ofs150_mask": 0, "tmc5062_ofs150_shift": 0, "tmc5062_ofs151_mask": 0, "tmc5062_ofs151_shift": 0, "tmc5062_ofs152_mask": 0, "tmc5062_ofs152_shift": 0, "tmc5062_ofs153_mask": 0, "tmc5062_ofs153_shift": 0, "tmc5062_ofs154_mask": 0, "tmc5062_ofs154_shift": 0, "tmc5062_ofs155_mask": 0, "tmc5062_ofs155_shift": 0, "tmc5062_ofs156_mask": 0, "tmc5062_ofs156_shift": 0, "tmc5062_ofs157_mask": 0, "tmc5062_ofs157_shift": 0, "tmc5062_ofs158_mask": 0, "tmc5062_ofs158_shift": 0, "tmc5062_ofs159_mask": 0, "tmc5062_ofs159_shift": 0, "tmc5062_ofs160_mask": 0, "tmc5062_ofs160_shift": 0, "tmc5062_ofs161_mask": 0, "tmc5062_ofs161_shift": 0, "tmc5062_ofs162_mask": 0, "tmc5062_ofs162_shift": 0, "tmc5062_ofs163_mask": 0, "tmc5062_ofs163_shift": 0, "tmc5062_ofs164_mask": 0, "tmc5062_ofs164_shift": 0, "tmc5062_ofs165_mask": 0, "tmc5062_ofs165_shift": 0, "tmc5062_ofs166_mask": 0, "tmc5062_ofs166_shift": 0, "tmc5062_ofs167_mask": 0, "tmc5062_ofs167_shift": 0, "tmc5062_ofs168_mask": 0, "tmc5062_ofs168_shift": 0, "tmc5062_ofs169_mask": 0, "tmc5062_ofs169_shift": 0, "tmc5062_ofs170_mask": 0, "tmc5062_ofs170_shift": 0, "tmc5062_ofs171_mask": 0, "tmc5062_ofs171_shift": 0, "tmc5062_ofs172_mask": 0, "tmc5062_ofs172_shift": 0, "tmc5062_ofs173_mask": 0, "tmc5062_ofs173_shift": 0, "tmc5062_ofs174_mask": 0, "tmc5062_ofs174_shift": 0, "tmc5062_ofs175_mask": 0, "tmc5062_ofs175_shift": 0, "tmc5062_ofs176_mask": 0, "tmc5062_ofs176_shift": 0, "tmc5062_ofs177_mask": 0, "tmc5062_ofs177_shift": 0, "tmc5062_ofs178_mask": 0, "tmc5062_ofs178_shift": 0, "tmc5062_ofs179_mask": 0, "tmc5062_ofs179_shift": 0, "tmc5062_ofs180_mask": 0, "tmc5062_ofs180_shift": 0, "tmc5062_ofs181_mask": 0, "tmc5062_ofs181_shift": 0, "tmc5062_ofs182_mask": 0, "tmc5062_ofs182_shift": 0, "tmc5062_ofs183_mask": 0, "tmc5062_ofs183_shift": 0, "tmc5062_ofs184_mask": 0, "tmc5062_ofs184_shift": 0, "tmc5062_ofs185_mask": 0, "tmc5062_ofs185_shift": 0, "tmc5062_ofs186_mask": 0, "tmc5062_ofs186_shift": 0, "tmc5062_ofs187_mask": 0, "tmc5062_ofs187_shift": 0, "tmc5062_ofs188_mask": 0, "tmc5062_ofs188_shift": 0, "tmc5062_ofs189_mask": 0, "tmc5062_ofs189_shift": 0, "tmc5062_ofs190_mask": 0, "tmc5062_ofs190_shift": 0, "tmc5062_ofs191_mask": 0, "tmc5062_ofs191_shift": 0, "tmc5062_ofs192_mask": 0, "tmc5062_ofs192_shift": 0, "tmc5062_ofs193_mask": 0, "tmc5062_ofs193_shift": 0, "tmc5062_ofs194_mask": 0, "tmc5062_ofs194_shift": 0, "tmc5062_ofs195_mask": 0, "tmc5062_ofs195_shift": 0, "tmc5062_ofs196_mask": 0, "tmc5062_ofs196_shift": 0, "tmc5062_ofs197_mask": 0, "tmc5062_ofs197_shift": 0, "tmc5062_ofs198_mask": 0, "tmc5062_ofs198_shift": 0, "tmc5062_ofs199_mask": 0, "tmc5062_ofs199_shift": 0, "tmc5062_ofs200_mask": 0, "tmc5062_ofs200_shift": 0, "tmc5062_ofs201_mask": 0, "tmc5062_ofs201_shift": 0, "tmc5062_ofs202_mask": 0, "tmc5062_ofs202_shift": 0, "tmc5062_ofs203_mask": 0, "tmc5062_ofs203_shift": 0, "tmc5062_ofs204_mask": 0, "tmc5062_ofs204_shift": 0, "tmc5062_ofs205_mask": 0, "tmc5062_ofs205_shift": 0, "tmc5062_ofs206_mask": 0, "tmc5062_ofs206_shift": 0, "tmc5062_ofs207_mask": 0, "tmc5062_ofs207_shift": 0, "tmc5062_ofs208_mask": 0, "tmc5062_ofs208_shift": 0, "tmc5062_ofs209_mask": 0, "tmc5062_ofs209_shift": 0, "tmc5062_ofs210_mask": 0, "tmc5062_ofs210_shift": 0, "tmc5062_ofs211_mask": 0, "tmc5062_ofs211_shift": 0, "tmc5062_ofs212_mask": 0, "tmc5062_ofs212_shift": 0, "tmc5062_ofs213_mask": 0, "tmc5062_ofs213_shift": 0, "tmc5062_ofs214_mask": 0, "tmc5062_ofs214_shift": 0, "tmc5062_ofs215_mask": 0, "tmc5062_ofs215_shift": 0, "tmc5062_ofs216_mask": 0, "tmc5062_ofs216_shift": 0, "tmc5062_ofs217_mask": 0, "tmc5062_ofs217_shift": 0, "tmc5062_ofs218_mask": 0, "tmc5062_ofs218_shift": 0, "tmc5062_ofs219_mask": 0, "tmc5062_ofs219_shift": 0, "tmc5062_ofs220_mask": 0, "tmc5062_ofs220_shift": 0, "tmc5062_ofs221_mask": 0, "tmc5062_ofs221_shift": 0, "tmc5062_ofs222_mask": 0, "tmc5062_ofs222_shift": 0, "tmc5062_ofs223_mask": 0, "tmc5062_ofs223_shift": 0, "tmc5062_ofs224_mask": 0, "tmc5062_ofs224_shift": 0, "tmc5062_ofs225_mask": 0, "tmc5062_ofs225_shift": 0, "tmc5062_ofs226_mask": 0, "tmc5062_ofs226_shift": 0, "tmc5062_ofs227_mask": 0, "tmc5062_ofs227_shift": 0, "tmc5062_ofs228_mask": 0, "tmc5062_ofs228_shift": 0, "tmc5062_ofs229_mask": 0, "tmc5062_ofs229_shift": 0, "tmc5062_ofs230_mask": 0, "tmc5062_ofs230_shift": 0, "tmc5062_ofs231_mask": 0, "tmc5062_ofs231_shift": 0, "tmc5062_ofs232_mask": 0, "tmc5062_ofs232_shift": 0, "tmc5062_ofs233_mask": 0, "tmc5062_ofs233_shift": 0, "tmc5062_ofs234_mask": 0, "tmc5062_ofs234_shift": 0, "tmc5062_ofs235_mask": 0, "tmc5062_ofs235_shift": 0, "tmc5062_ofs236_mask": 0, "tmc5062_ofs236_shift": 0, "tmc5062_ofs237_mask": 0, "tmc5062_ofs237_shift": 0, "tmc5062_ofs238_mask": 0, "tmc5062_ofs238_shift": 0, "tmc5062_ofs239_mask": 0, "tmc5062_ofs239_shift": 0, "tmc5062_ofs240_mask": 0, "tmc5062_ofs240_shift": 0, "tmc5062_ofs241_mask": 0, "tmc5062_ofs241_shift": 0, "tmc5062_ofs242_mask": 0, "tmc5062_ofs242_shift": 0, "tmc5062_ofs243_mask": 0, "tmc5062_ofs243_shift": 0, "tmc5062_ofs244_mask": 0, "tmc5062_ofs244_shift": 0, "tmc5062_ofs245_mask": 0, "tmc5062_ofs245_shift": 0, "tmc5062_ofs246_mask": 0, "tmc5062_ofs246_shift": 0, "tmc5062_ofs247_mask": 0, "tmc5062_ofs247_shift": 0, "tmc5062_ofs248_mask": 0, "tmc5062_ofs248_shift": 0, "tmc5062_ofs249_mask": 0, "tmc5062_ofs249_shift": 0, "tmc5062_ofs250_mask": 0, "tmc5062_ofs250_shift": 0, "tmc5062_ofs251_mask": 0, "tmc5062_ofs251_shift": 0, "tmc5062_ofs252_mask": 0, "tmc5062_ofs252_shift": 0, "tmc5062_ofs253_mask": 0, "tmc5062_ofs253_shift": 0, "tmc5062_ofs254_mask": 0, "tmc5062_ofs254_shift": 0, "tmc5062_ofs255_mask": 0, "tmc5062_ofs255_shift": 0, "tmc5062_w0_mask": 0, "tmc5062_w0_shift": 0, "tmc5062_w1_mask": 0, "tmc5062_w1_shift": 0, "tmc5062_w2_mask": 0, "tmc5062_w2_shift": 0, "tmc5062_w3_mask": 0, "tmc5062_w3_shift": 0, "tmc5062_x1_mask": 0, "tmc5062_x1_shift": 0, "tmc5062_x2_mask": 0, "tmc5062_x2_shift": 0, "tmc5062_x3_mask": 0, "tmc5062_x3_shift": 0, "tmc5062_start_sin_mask": 0, "tmc5062_start_sin_shift": 0, "tmc5062_start_sin90_mask": 0, "tmc5062_start_sin90_shift": 0, "tmc5062_mscnt_mask": 0, "tmc5062_mscnt_shift": 0, "tmc5062_cur_a_mask": 0, "tmc5062_cur_a_shift": 0, "tmc5062_cur_b_mask": 0, "tmc5062_cur_b_shift": 0, "tmc5062_toff_mask": 0, "tmc5062_toff_shift": 0, "tmc5062_tfd_all_mask": 0, "tmc5062_tfd_all_shift": 0, "tmc5062_offset_mask": 0, "tmc5062_offset_shift": 0, "tmc5062_tfd_3_mask": 0, "tmc5062_tfd_3_shift": 0, "tmc5062_disfdcc_mask": 0, "tmc5062_disfdcc_shift": 0, "tmc5062_rndtf_mask": 0, "tmc5062_rndtf_shift": 0, "tmc5062_chm_mask": 0, "tmc5062_chm_shift": 0, "tmc5062_tbl_mask": 0, "tmc5062_tbl_shift": 0, "tmc5062_vsense_mask": 0, "tmc5062_vsense_shift": 0, "tmc5062_vhighfs_mask": 0, "tmc5062_vhighfs_shift": 0, "tmc5062_vhighchm_mask": 0, "tmc5062_vhighchm_shift": 0, "tmc5062_sync_mask": 0, "tmc5062_sync_shift": 0, "tmc5062_mres_mask": 0, "tmc5062_mres_shift": 0, "tmc5062_diss2g_mask": 0, "tmc5062_diss2g_shift": 0, "tmc5062_hstrt_mask": 0, "tmc5062_hstrt_shift": 0, "tmc5062_hend_mask": 0, "tmc5062_hend_shift": 0, "tmc5062_semin_mask": 0, "tmc5062_semin_shift": 0, "tmc5062_seup_mask": 0, "tmc5062_seup_shift": 0, "tmc5062_semax_mask": 0, "tmc5062_semax_shift": 0, "tmc5062_sedn_mask": 0, "tmc5062_sedn_shift": 0, "tmc5062_seimin_mask": 0, "tmc5062_seimin_shift": 0, "tmc5062_sgt_mask": 0, "tmc5062_sgt_shift": 0, "tmc5062_sfilt_mask": 0, "tmc5062_sfilt_shift": 0, "tmc5062_sg_result_mask": 0, "tmc5062_sg_result_shift": 0, "tmc5062_fsactive_mask": 0, "tmc5062_fsactive_shift": 0, "tmc5062_cs_actual_mask": 0, "tmc5062_cs_actual_shift": 0, "tmc5062_stallguard_mask": 0, "tmc5062_stallguard_shift": 0, "tmc5062_ot_mask": 0, "tmc5062_ot_shift": 0, "tmc5062_otpw_mask": 0, "tmc5062_otpw_shift": 0, "tmc5062_s2ga_mask": 0, "tmc5062_s2ga_shift": 0, "tmc5062_s2gb_mask": 0, "tmc5062_s2gb_shift": 0, "tmc5062_ola_mask": 0, "tmc5062_ola_shift": 0, "tmc5062_olb_mask": 0, "tmc5062_olb_shift": 0, "tmc5062_stst_mask": 0, "tmc5062_stst_shift": 0, "motor_addr": 0, "motor_addr_drv": 0, "motor_addr_pwm": 0, "tmc5062_gconf": 0, "tmc5062_gstat": 0, "tmc5062_ifcnt": 0, "tmc5062_slaveconf": 0, "tmc5062_inp_out": 0, "tmc5062_x_compar": 0, "tmc5062_pwmconf": 0, "tmc5062_pwm_statu": 0, "tmc5062_rampmod": 0, "tmc5062_xactual": 0, "tmc5062_vactual": 0, "tmc5062_vstart": 0, "tmc5062_a1": 0, "tmc5062_v1": 0, "tmc5062_amax": 0, "tmc5062_vmax": 0, "tmc5062_dmax": 0, "tmc5062_d1": 0, "tmc5062_vstop": 0, "tmc5062_tzerowait": 0, "tmc5062_xtarget": 0, "tmc5062_ihold_irun": 0, "tmc5062_vcoolthr": 0, "tmc5062_vhigh": 0, "tmc5062_vdcmin": 0, "tmc5062_swmode": 0, "tmc5062_rampstat": 0, "tmc5062_xlatch": 0, "tmc5062_encmod": 0, "tmc5062_xenc": 0, "tmc5062_enc_const": 0, "tmc5062_enc_statu": 0, "tmc5062_enc_latch": 0, "tmc5062_mslut0": 0, "tmc5062_mslut1": 0, "tmc5062_mslut2": 0, "tmc5062_mslut3": 0, "tmc5062_mslut4": 0, "tmc5062_mslut5": 0, "tmc5062_mslut6": 0, "tmc5062_mslut7": 0, "tmc5062_mslutsel": 0, "tmc5062_mslutstart": 0, "tmc5062_mscnt": 0, "tmc5062_mscuract": 0, "tmc5062_chopconf": 0, "tmc5062_coolconf": 0, "tmc5062_dcctrl": 0, "tmc5062_drvstatu": 0, "tmc5072_readwritearrai": 0, "tmc5072_writedatagram": 0, "tmc5072_writeint": 0, "tmc5072_readint": 0, "tmc5072_init": 0, "tmc5072_config": 0, "tmc5072_fillshadowregist": 0, "tmc5072_periodicjob": 0, "tmc5072_reset": 0, "tmc5072_restor": 0, "tmc5072_setregisterresetst": 0, "tmc5072_setcallback": 0, "tmc5072_callback": 0, "tmc5072_rotat": 0, "tmc5072_right": 0, "tmc5072_left": 0, "tmc5072_stop": 0, "tmc5072_moveto": 0, "tmc5072_movebi": 0, "tmc5072_regist": 0, "tmc5072_constant": 0, "tmc5072_field": 0, "tmc5072_field_read": 0, "tmc5072_field_writ": 0, "tmc5072_defaultregisteraccess": 0, "tmc5072_defaultregisterresetst": 0, "tmc5072_registerconst": 0, "tmc5072_write_bit": 0, "tmc5072_address_mask": 0, "tmc5072_max_veloc": 0, "tmc5072_max_acceler": 0, "tmc5072_mode_posit": 0, "tmc5072_mode_velpo": 0, "tmc5072_mode_velneg": 0, "tmc5072_mode_hold": 0, "tmc5072_single_driver_mask": 0, "tmc5072_single_driver_shift": 0, "tmc5072_stepdir1_enable_mask": 0, "tmc5072_stepdir1_enable_shift": 0, "tmc5072_stepdir2_enable_mask": 0, "tmc5072_stepdir2_enable_shift": 0, "tmc5072_poscmp_enable_mask": 0, "tmc5072_poscmp_enable_shift": 0, "tmc5072_enc1_refsel_mask": 0, "tmc5072_enc1_refsel_shift": 0, "tmc5072_enc2_enable_mask": 0, "tmc5072_enc2_enable_shift": 0, "tmc5072_enc2_refsel_mask": 0, "tmc5072_enc2_refsel_shift": 0, "tmc5072_test_mode_mask": 0, "tmc5072_test_mode_shift": 0, "tmc5072_shaft1_mask": 0, "tmc5072_shaft1_shift": 0, "tmc5072_shaft2_mask": 0, "tmc5072_shaft2_shift": 0, "tmc5072_lock_gconf_mask": 0, "tmc5072_lock_gconf_shift": 0, "tmc5072_dc_sync_mask": 0, "tmc5072_dc_sync_shift": 0, "tmc5072_reset_mask": 0, "tmc5072_reset_shift": 0, "tmc5072_drv_err1_mask": 0, "tmc5072_drv_err1_shift": 0, "tmc5072_uv_cp_mask": 0, "tmc5072_uv_cp_shift": 0, "tmc5072_ifcnt_mask": 0, "tmc5072_ifcnt_shift": 0, "tmc5072_slaveaddr_mask": 0, "tmc5072_slaveaddr_shift": 0, "tmc5072_senddelay_mask": 0, "tmc5072_senddelay_shift": 0, "tmc5072_test_sel_mask": 0, "tmc5072_test_sel_shift": 0, "tmc5072_io0_in_mask": 0, "tmc5072_io0_in_shift": 0, "tmc5072_io1_in_mask": 0, "tmc5072_io1_in_shift": 0, "tmc5072_io2_in_mask": 0, "tmc5072_io2_in_shift": 0, "tmc5072_io3_in_mask": 0, "tmc5072_io3_in_shift": 0, "tmc5072_iop_in_mask": 0, "tmc5072_iop_in_shift": 0, "tmc5072_ion_in_mask": 0, "tmc5072_ion_in_shift": 0, "tmc5072_nextaddr_in_mask": 0, "tmc5072_nextaddr_in_shift": 0, "tmc5072_drv_enn_mask": 0, "tmc5072_drv_enn_shift": 0, "tmc5072_sw_comp_in_mask": 0, "tmc5072_sw_comp_in_shift": 0, "tmc5072_version_mask": 0, "tmc5072_version_shift": 0, "tmc5072_io0_out_mask": 0, "tmc5072_io0_out_shift": 0, "tmc5072_io1_out_mask": 0, "tmc5072_io1_out_shift": 0, "tmc5072_io2_out_mask": 0, "tmc5072_io2_out_shift": 0, "tmc5072_ioddr0_mask": 0, "tmc5072_ioddr0_shift": 0, "tmc5072_ioddr1_mask": 0, "tmc5072_ioddr1_shift": 0, "tmc5072_ioddr2_mask": 0, "tmc5072_ioddr2_shift": 0, "tmc5072_x_compare_mask": 0, "tmc5072_x_compare_shift": 0, "tmc5072_pwm_ampl_mask": 0, "tmc5072_pwm_ampl_shift": 0, "tmc5072_pwm_grad_mask": 0, "tmc5072_pwm_grad_shift": 0, "tmc5072_pwm_freq_mask": 0, "tmc5072_pwm_freq_shift": 0, "tmc5072_pwm_autoscale_mask": 0, "tmc5072_pwm_autoscale_shift": 0, "tmc5072_pwm_symmetric_mask": 0, "tmc5072_pwm_symmetric_shift": 0, "tmc5072_freewheel_mask": 0, "tmc5072_freewheel_shift": 0, "tmc5072_pwm_status_mask": 0, "tmc5072_pwm_status_shift": 0, "tmc5072_rampmode_mask": 0, "tmc5072_rampmode_shift": 0, "tmc5072_xactual_mask": 0, "tmc5072_xactual_shift": 0, "tmc5072_vactual_mask": 0, "tmc5072_vactual_shift": 0, "tmc5072_vstart_mask": 0, "tmc5072_vstart_shift": 0, "tmc5072_a1_mask": 0, "tmc5072_a1_shift": 0, "tmc5072_v1__mask": 0, "tmc5072_v1__shift": 0, "tmc5072_amax_mask": 0, "tmc5072_amax_shift": 0, "tmc5072_vmax_mask": 0, "tmc5072_vmax_shift": 0, "tmc5072_dmax_mask": 0, "tmc5072_dmax_shift": 0, "tmc5072_d1_mask": 0, "tmc5072_d1_shift": 0, "tmc5072_vstop_mask": 0, "tmc5072_vstop_shift": 0, "tmc5072_tzerowait_mask": 0, "tmc5072_tzerowait_shift": 0, "tmc5072_xtarget_mask": 0, "tmc5072_xtarget_shift": 0, "tmc5072_ihold_mask": 0, "tmc5072_ihold_shift": 0, "tmc5072_irun_mask": 0, "tmc5072_irun_shift": 0, "tmc5072_iholddelay_mask": 0, "tmc5072_iholddelay_shift": 0, "tmc5072_vcoolthrs_mask": 0, "tmc5072_vcoolthrs_shift": 0, "tmc5072_vhigh_mask": 0, "tmc5072_vhigh_shift": 0, "tmc5072_vdcmin_mask": 0, "tmc5072_vdcmin_shift": 0, "tmc5072_stop_l_enable_mask": 0, "tmc5072_stop_l_enable_shift": 0, "tmc5072_stop_r_enable_mask": 0, "tmc5072_stop_r_enable_shift": 0, "tmc5072_pol_stop_l_mask": 0, "tmc5072_pol_stop_l_shift": 0, "tmc5072_pol_stop_r_mask": 0, "tmc5072_pol_stop_r_shift": 0, "tmc5072_swap_lr_mask": 0, "tmc5072_swap_lr_shift": 0, "tmc5072_latch_l_active_mask": 0, "tmc5072_latch_l_active_shift": 0, "tmc5072_latch_l_inactive_mask": 0, "tmc5072_latch_l_inactive_shift": 0, "tmc5072_latch_r_active_mask": 0, "tmc5072_latch_r_active_shift": 0, "tmc5072_latch_r_inactive_mask": 0, "tmc5072_latch_r_inactive_shift": 0, "tmc5072_en_latch_encoder_mask": 0, "tmc5072_en_latch_encoder_shift": 0, "tmc5072_sg_stop_mask": 0, "tmc5072_sg_stop_shift": 0, "tmc5072_en_softstop_mask": 0, "tmc5072_en_softstop_shift": 0, "tmc5072_status_stop_l_mask": 0, "tmc5072_status_stop_l_shift": 0, "tmc5072_status_stop_r_mask": 0, "tmc5072_status_stop_r_shift": 0, "tmc5072_status_latch_l_mask": 0, "tmc5072_status_latch_l_shift": 0, "tmc5072_status_latch_r_mask": 0, "tmc5072_status_latch_r_shift": 0, "tmc5072_event_stop_l_mask": 0, "tmc5072_event_stop_l_shift": 0, "tmc5072_event_stop_r_mask": 0, "tmc5072_event_stop_r_shift": 0, "tmc5072_event_stop_sg_mask": 0, "tmc5072_event_stop_sg_shift": 0, "tmc5072_event_pos_reached_mask": 0, "tmc5072_event_pos_reached_shift": 0, "tmc5072_velocity_reached_mask": 0, "tmc5072_velocity_reached_shift": 0, "tmc5072_position_reached_mask": 0, "tmc5072_position_reached_shift": 0, "tmc5072_vzero_mask": 0, "tmc5072_vzero_shift": 0, "tmc5072_t_zerowait_active_mask": 0, "tmc5072_t_zerowait_active_shift": 0, "tmc5072_second_move_mask": 0, "tmc5072_second_move_shift": 0, "tmc5072_status_sg_mask": 0, "tmc5072_status_sg_shift": 0, "tmc5072_xlatch_mask": 0, "tmc5072_xlatch_shift": 0, "tmc5072_pol_a_mask": 0, "tmc5072_pol_a_shift": 0, "tmc5072_pol_b_mask": 0, "tmc5072_pol_b_shift": 0, "tmc5072_pol_n_mask": 0, "tmc5072_pol_n_shift": 0, "tmc5072_ignore_ab_mask": 0, "tmc5072_ignore_ab_shift": 0, "tmc5072_clr_cont_mask": 0, "tmc5072_clr_cont_shift": 0, "tmc5072_clr_once_mask": 0, "tmc5072_clr_once_shift": 0, "tmc5072_pos_edgeneg_edge_mask": 0, "tmc5072_pos_edgeneg_edge_shift": 0, "tmc5072_clr_enc_x_mask": 0, "tmc5072_clr_enc_x_shift": 0, "tmc5072_latch_x_act_mask": 0, "tmc5072_latch_x_act_shift": 0, "tmc5072_enc_sel_decimal_mask": 0, "tmc5072_enc_sel_decimal_shift": 0, "tmc5072_latch_now__mask": 0, "tmc5072_latch_now__shift": 0, "tmc5072_x_enc_mask": 0, "tmc5072_x_enc_shift": 0, "tmc5072_integer_mask": 0, "tmc5072_integer_shift": 0, "tmc5072_fractional_mask": 0, "tmc5072_fractional_shift": 0, "tmc5072_enc_status_mask": 0, "tmc5072_enc_status_shift": 0, "tmc5072_enc_latch_mask": 0, "tmc5072_enc_latch_shift": 0, "tmc5072_ofs0_mask": 0, "tmc5072_ofs0_shift": 0, "tmc5072_ofs1_mask": 0, "tmc5072_ofs1_shift": 0, "tmc5072_ofs2_mask": 0, "tmc5072_ofs2_shift": 0, "tmc5072_ofs3_mask": 0, "tmc5072_ofs3_shift": 0, "tmc5072_ofs4_mask": 0, "tmc5072_ofs4_shift": 0, "tmc5072_ofs5_mask": 0, "tmc5072_ofs5_shift": 0, "tmc5072_ofs6_mask": 0, "tmc5072_ofs6_shift": 0, "tmc5072_ofs7_mask": 0, "tmc5072_ofs7_shift": 0, "tmc5072_ofs8_mask": 0, "tmc5072_ofs8_shift": 0, "tmc5072_ofs9_mask": 0, "tmc5072_ofs9_shift": 0, "tmc5072_ofs10_mask": 0, "tmc5072_ofs10_shift": 0, "tmc5072_ofs11_mask": 0, "tmc5072_ofs11_shift": 0, "tmc5072_ofs12_mask": 0, "tmc5072_ofs12_shift": 0, "tmc5072_ofs13_mask": 0, "tmc5072_ofs13_shift": 0, "tmc5072_ofs14_mask": 0, "tmc5072_ofs14_shift": 0, "tmc5072_ofs15_mask": 0, "tmc5072_ofs15_shift": 0, "tmc5072_ofs16_mask": 0, "tmc5072_ofs16_shift": 0, "tmc5072_ofs17_mask": 0, "tmc5072_ofs17_shift": 0, "tmc5072_ofs18_mask": 0, "tmc5072_ofs18_shift": 0, "tmc5072_ofs19_mask": 0, "tmc5072_ofs19_shift": 0, "tmc5072_ofs20_mask": 0, "tmc5072_ofs20_shift": 0, "tmc5072_ofs21_mask": 0, "tmc5072_ofs21_shift": 0, "tmc5072_ofs22_mask": 0, "tmc5072_ofs22_shift": 0, "tmc5072_ofs23_mask": 0, "tmc5072_ofs23_shift": 0, "tmc5072_ofs24_mask": 0, "tmc5072_ofs24_shift": 0, "tmc5072_ofs25_mask": 0, "tmc5072_ofs25_shift": 0, "tmc5072_ofs26_mask": 0, "tmc5072_ofs26_shift": 0, "tmc5072_ofs27_mask": 0, "tmc5072_ofs27_shift": 0, "tmc5072_ofs28_mask": 0, "tmc5072_ofs28_shift": 0, "tmc5072_ofs29_mask": 0, "tmc5072_ofs29_shift": 0, "tmc5072_ofs30_mask": 0, "tmc5072_ofs30_shift": 0, "tmc5072_ofs31_mask": 0, "tmc5072_ofs31_shift": 0, "tmc5072_ofs32_mask": 0, "tmc5072_ofs32_shift": 0, "tmc5072_ofs33_mask": 0, "tmc5072_ofs33_shift": 0, "tmc5072_ofs34_mask": 0, "tmc5072_ofs34_shift": 0, "tmc5072_ofs35_mask": 0, "tmc5072_ofs35_shift": 0, "tmc5072_ofs36_mask": 0, "tmc5072_ofs36_shift": 0, "tmc5072_ofs37_mask": 0, "tmc5072_ofs37_shift": 0, "tmc5072_ofs38_mask": 0, "tmc5072_ofs38_shift": 0, "tmc5072_ofs39_mask": 0, "tmc5072_ofs39_shift": 0, "tmc5072_ofs40_mask": 0, "tmc5072_ofs40_shift": 0, "tmc5072_ofs41_mask": 0, "tmc5072_ofs41_shift": 0, "tmc5072_ofs42_mask": 0, "tmc5072_ofs42_shift": 0, "tmc5072_ofs43_mask": 0, "tmc5072_ofs43_shift": 0, "tmc5072_ofs44_mask": 0, "tmc5072_ofs44_shift": 0, "tmc5072_ofs45_mask": 0, "tmc5072_ofs45_shift": 0, "tmc5072_ofs46_mask": 0, "tmc5072_ofs46_shift": 0, "tmc5072_ofs47_mask": 0, "tmc5072_ofs47_shift": 0, "tmc5072_ofs48_mask": 0, "tmc5072_ofs48_shift": 0, "tmc5072_ofs49_mask": 0, "tmc5072_ofs49_shift": 0, "tmc5072_ofs50_mask": 0, "tmc5072_ofs50_shift": 0, "tmc5072_ofs51_mask": 0, "tmc5072_ofs51_shift": 0, "tmc5072_ofs52_mask": 0, "tmc5072_ofs52_shift": 0, "tmc5072_ofs53_mask": 0, "tmc5072_ofs53_shift": 0, "tmc5072_ofs54_mask": 0, "tmc5072_ofs54_shift": 0, "tmc5072_ofs55_mask": 0, "tmc5072_ofs55_shift": 0, "tmc5072_ofs56_mask": 0, "tmc5072_ofs56_shift": 0, "tmc5072_ofs57_mask": 0, "tmc5072_ofs57_shift": 0, "tmc5072_ofs58_mask": 0, "tmc5072_ofs58_shift": 0, "tmc5072_ofs59_mask": 0, "tmc5072_ofs59_shift": 0, "tmc5072_ofs60_mask": 0, "tmc5072_ofs60_shift": 0, "tmc5072_ofs61_mask": 0, "tmc5072_ofs61_shift": 0, "tmc5072_ofs62_mask": 0, "tmc5072_ofs62_shift": 0, "tmc5072_ofs63_mask": 0, "tmc5072_ofs63_shift": 0, "tmc5072_ofs64_mask": 0, "tmc5072_ofs64_shift": 0, "tmc5072_ofs65_mask": 0, "tmc5072_ofs65_shift": 0, "tmc5072_ofs66_mask": 0, "tmc5072_ofs66_shift": 0, "tmc5072_ofs67_mask": 0, "tmc5072_ofs67_shift": 0, "tmc5072_ofs68_mask": 0, "tmc5072_ofs68_shift": 0, "tmc5072_ofs69_mask": 0, "tmc5072_ofs69_shift": 0, "tmc5072_ofs70_mask": 0, "tmc5072_ofs70_shift": 0, "tmc5072_ofs71_mask": 0, "tmc5072_ofs71_shift": 0, "tmc5072_ofs72_mask": 0, "tmc5072_ofs72_shift": 0, "tmc5072_ofs73_mask": 0, "tmc5072_ofs73_shift": 0, "tmc5072_ofs74_mask": 0, "tmc5072_ofs74_shift": 0, "tmc5072_ofs75_mask": 0, "tmc5072_ofs75_shift": 0, "tmc5072_ofs76_mask": 0, "tmc5072_ofs76_shift": 0, "tmc5072_ofs77_mask": 0, "tmc5072_ofs77_shift": 0, "tmc5072_ofs78_mask": 0, "tmc5072_ofs78_shift": 0, "tmc5072_ofs79_mask": 0, "tmc5072_ofs79_shift": 0, "tmc5072_ofs80_mask": 0, "tmc5072_ofs80_shift": 0, "tmc5072_ofs81_mask": 0, "tmc5072_ofs81_shift": 0, "tmc5072_ofs82_mask": 0, "tmc5072_ofs82_shift": 0, "tmc5072_ofs83_mask": 0, "tmc5072_ofs83_shift": 0, "tmc5072_ofs84_mask": 0, "tmc5072_ofs84_shift": 0, "tmc5072_ofs85_mask": 0, "tmc5072_ofs85_shift": 0, "tmc5072_ofs86_mask": 0, "tmc5072_ofs86_shift": 0, "tmc5072_ofs87_mask": 0, "tmc5072_ofs87_shift": 0, "tmc5072_ofs88_mask": 0, "tmc5072_ofs88_shift": 0, "tmc5072_ofs89_mask": 0, "tmc5072_ofs89_shift": 0, "tmc5072_ofs90_mask": 0, "tmc5072_ofs90_shift": 0, "tmc5072_ofs91_mask": 0, "tmc5072_ofs91_shift": 0, "tmc5072_ofs92_mask": 0, "tmc5072_ofs92_shift": 0, "tmc5072_ofs93_mask": 0, "tmc5072_ofs93_shift": 0, "tmc5072_ofs94_mask": 0, "tmc5072_ofs94_shift": 0, "tmc5072_ofs95_mask": 0, "tmc5072_ofs95_shift": 0, "tmc5072_ofs96_mask": 0, "tmc5072_ofs96_shift": 0, "tmc5072_ofs97_mask": 0, "tmc5072_ofs97_shift": 0, "tmc5072_ofs98_mask": 0, "tmc5072_ofs98_shift": 0, "tmc5072_ofs99_mask": 0, "tmc5072_ofs99_shift": 0, "tmc5072_ofs100_mask": 0, "tmc5072_ofs100_shift": 0, "tmc5072_ofs101_mask": 0, "tmc5072_ofs101_shift": 0, "tmc5072_ofs102_mask": 0, "tmc5072_ofs102_shift": 0, "tmc5072_ofs103_mask": 0, "tmc5072_ofs103_shift": 0, "tmc5072_ofs104_mask": 0, "tmc5072_ofs104_shift": 0, "tmc5072_ofs105_mask": 0, "tmc5072_ofs105_shift": 0, "tmc5072_ofs106_mask": 0, "tmc5072_ofs106_shift": 0, "tmc5072_ofs107_mask": 0, "tmc5072_ofs107_shift": 0, "tmc5072_ofs108_mask": 0, "tmc5072_ofs108_shift": 0, "tmc5072_ofs109_mask": 0, "tmc5072_ofs109_shift": 0, "tmc5072_ofs110_mask": 0, "tmc5072_ofs110_shift": 0, "tmc5072_ofs111_mask": 0, "tmc5072_ofs111_shift": 0, "tmc5072_ofs112_mask": 0, "tmc5072_ofs112_shift": 0, "tmc5072_ofs113_mask": 0, "tmc5072_ofs113_shift": 0, "tmc5072_ofs114_mask": 0, "tmc5072_ofs114_shift": 0, "tmc5072_ofs115_mask": 0, "tmc5072_ofs115_shift": 0, "tmc5072_ofs116_mask": 0, "tmc5072_ofs116_shift": 0, "tmc5072_ofs117_mask": 0, "tmc5072_ofs117_shift": 0, "tmc5072_ofs118_mask": 0, "tmc5072_ofs118_shift": 0, "tmc5072_ofs119_mask": 0, "tmc5072_ofs119_shift": 0, "tmc5072_ofs120_mask": 0, "tmc5072_ofs120_shift": 0, "tmc5072_ofs121_mask": 0, "tmc5072_ofs121_shift": 0, "tmc5072_ofs122_mask": 0, "tmc5072_ofs122_shift": 0, "tmc5072_ofs123_mask": 0, "tmc5072_ofs123_shift": 0, "tmc5072_ofs124_mask": 0, "tmc5072_ofs124_shift": 0, "tmc5072_ofs125_mask": 0, "tmc5072_ofs125_shift": 0, "tmc5072_ofs126_mask": 0, "tmc5072_ofs126_shift": 0, "tmc5072_ofs127_mask": 0, "tmc5072_ofs127_shift": 0, "tmc5072_ofs128_mask": 0, "tmc5072_ofs128_shift": 0, "tmc5072_ofs129_mask": 0, "tmc5072_ofs129_shift": 0, "tmc5072_ofs130_mask": 0, "tmc5072_ofs130_shift": 0, "tmc5072_ofs131_mask": 0, "tmc5072_ofs131_shift": 0, "tmc5072_ofs132_mask": 0, "tmc5072_ofs132_shift": 0, "tmc5072_ofs133_mask": 0, "tmc5072_ofs133_shift": 0, "tmc5072_ofs134_mask": 0, "tmc5072_ofs134_shift": 0, "tmc5072_ofs135_mask": 0, "tmc5072_ofs135_shift": 0, "tmc5072_ofs136_mask": 0, "tmc5072_ofs136_shift": 0, "tmc5072_ofs137_mask": 0, "tmc5072_ofs137_shift": 0, "tmc5072_ofs138_mask": 0, "tmc5072_ofs138_shift": 0, "tmc5072_ofs139_mask": 0, "tmc5072_ofs139_shift": 0, "tmc5072_ofs140_mask": 0, "tmc5072_ofs140_shift": 0, "tmc5072_ofs141_mask": 0, "tmc5072_ofs141_shift": 0, "tmc5072_ofs142_mask": 0, "tmc5072_ofs142_shift": 0, "tmc5072_ofs143_mask": 0, "tmc5072_ofs143_shift": 0, "tmc5072_ofs144_mask": 0, "tmc5072_ofs144_shift": 0, "tmc5072_ofs145_mask": 0, "tmc5072_ofs145_shift": 0, "tmc5072_ofs146_mask": 0, "tmc5072_ofs146_shift": 0, "tmc5072_ofs147_mask": 0, "tmc5072_ofs147_shift": 0, "tmc5072_ofs148_mask": 0, "tmc5072_ofs148_shift": 0, "tmc5072_ofs149_mask": 0, "tmc5072_ofs149_shift": 0, "tmc5072_ofs150_mask": 0, "tmc5072_ofs150_shift": 0, "tmc5072_ofs151_mask": 0, "tmc5072_ofs151_shift": 0, "tmc5072_ofs152_mask": 0, "tmc5072_ofs152_shift": 0, "tmc5072_ofs153_mask": 0, "tmc5072_ofs153_shift": 0, "tmc5072_ofs154_mask": 0, "tmc5072_ofs154_shift": 0, "tmc5072_ofs155_mask": 0, "tmc5072_ofs155_shift": 0, "tmc5072_ofs156_mask": 0, "tmc5072_ofs156_shift": 0, "tmc5072_ofs157_mask": 0, "tmc5072_ofs157_shift": 0, "tmc5072_ofs158_mask": 0, "tmc5072_ofs158_shift": 0, "tmc5072_ofs159_mask": 0, "tmc5072_ofs159_shift": 0, "tmc5072_ofs160_mask": 0, "tmc5072_ofs160_shift": 0, "tmc5072_ofs161_mask": 0, "tmc5072_ofs161_shift": 0, "tmc5072_ofs162_mask": 0, "tmc5072_ofs162_shift": 0, "tmc5072_ofs163_mask": 0, "tmc5072_ofs163_shift": 0, "tmc5072_ofs164_mask": 0, "tmc5072_ofs164_shift": 0, "tmc5072_ofs165_mask": 0, "tmc5072_ofs165_shift": 0, "tmc5072_ofs166_mask": 0, "tmc5072_ofs166_shift": 0, "tmc5072_ofs167_mask": 0, "tmc5072_ofs167_shift": 0, "tmc5072_ofs168_mask": 0, "tmc5072_ofs168_shift": 0, "tmc5072_ofs169_mask": 0, "tmc5072_ofs169_shift": 0, "tmc5072_ofs170_mask": 0, "tmc5072_ofs170_shift": 0, "tmc5072_ofs171_mask": 0, "tmc5072_ofs171_shift": 0, "tmc5072_ofs172_mask": 0, "tmc5072_ofs172_shift": 0, "tmc5072_ofs173_mask": 0, "tmc5072_ofs173_shift": 0, "tmc5072_ofs174_mask": 0, "tmc5072_ofs174_shift": 0, "tmc5072_ofs175_mask": 0, "tmc5072_ofs175_shift": 0, "tmc5072_ofs176_mask": 0, "tmc5072_ofs176_shift": 0, "tmc5072_ofs177_mask": 0, "tmc5072_ofs177_shift": 0, "tmc5072_ofs178_mask": 0, "tmc5072_ofs178_shift": 0, "tmc5072_ofs179_mask": 0, "tmc5072_ofs179_shift": 0, "tmc5072_ofs180_mask": 0, "tmc5072_ofs180_shift": 0, "tmc5072_ofs181_mask": 0, "tmc5072_ofs181_shift": 0, "tmc5072_ofs182_mask": 0, "tmc5072_ofs182_shift": 0, "tmc5072_ofs183_mask": 0, "tmc5072_ofs183_shift": 0, "tmc5072_ofs184_mask": 0, "tmc5072_ofs184_shift": 0, "tmc5072_ofs185_mask": 0, "tmc5072_ofs185_shift": 0, "tmc5072_ofs186_mask": 0, "tmc5072_ofs186_shift": 0, "tmc5072_ofs187_mask": 0, "tmc5072_ofs187_shift": 0, "tmc5072_ofs188_mask": 0, "tmc5072_ofs188_shift": 0, "tmc5072_ofs189_mask": 0, "tmc5072_ofs189_shift": 0, "tmc5072_ofs190_mask": 0, "tmc5072_ofs190_shift": 0, "tmc5072_ofs191_mask": 0, "tmc5072_ofs191_shift": 0, "tmc5072_ofs192_mask": 0, "tmc5072_ofs192_shift": 0, "tmc5072_ofs193_mask": 0, "tmc5072_ofs193_shift": 0, "tmc5072_ofs194_mask": 0, "tmc5072_ofs194_shift": 0, "tmc5072_ofs195_mask": 0, "tmc5072_ofs195_shift": 0, "tmc5072_ofs196_mask": 0, "tmc5072_ofs196_shift": 0, "tmc5072_ofs197_mask": 0, "tmc5072_ofs197_shift": 0, "tmc5072_ofs198_mask": 0, "tmc5072_ofs198_shift": 0, "tmc5072_ofs199_mask": 0, "tmc5072_ofs199_shift": 0, "tmc5072_ofs200_mask": 0, "tmc5072_ofs200_shift": 0, "tmc5072_ofs201_mask": 0, "tmc5072_ofs201_shift": 0, "tmc5072_ofs202_mask": 0, "tmc5072_ofs202_shift": 0, "tmc5072_ofs203_mask": 0, "tmc5072_ofs203_shift": 0, "tmc5072_ofs204_mask": 0, "tmc5072_ofs204_shift": 0, "tmc5072_ofs205_mask": 0, "tmc5072_ofs205_shift": 0, "tmc5072_ofs206_mask": 0, "tmc5072_ofs206_shift": 0, "tmc5072_ofs207_mask": 0, "tmc5072_ofs207_shift": 0, "tmc5072_ofs208_mask": 0, "tmc5072_ofs208_shift": 0, "tmc5072_ofs209_mask": 0, "tmc5072_ofs209_shift": 0, "tmc5072_ofs210_mask": 0, "tmc5072_ofs210_shift": 0, "tmc5072_ofs211_mask": 0, "tmc5072_ofs211_shift": 0, "tmc5072_ofs212_mask": 0, "tmc5072_ofs212_shift": 0, "tmc5072_ofs213_mask": 0, "tmc5072_ofs213_shift": 0, "tmc5072_ofs214_mask": 0, "tmc5072_ofs214_shift": 0, "tmc5072_ofs215_mask": 0, "tmc5072_ofs215_shift": 0, "tmc5072_ofs216_mask": 0, "tmc5072_ofs216_shift": 0, "tmc5072_ofs217_mask": 0, "tmc5072_ofs217_shift": 0, "tmc5072_ofs218_mask": 0, "tmc5072_ofs218_shift": 0, "tmc5072_ofs219_mask": 0, "tmc5072_ofs219_shift": 0, "tmc5072_ofs220_mask": 0, "tmc5072_ofs220_shift": 0, "tmc5072_ofs221_mask": 0, "tmc5072_ofs221_shift": 0, "tmc5072_ofs222_mask": 0, "tmc5072_ofs222_shift": 0, "tmc5072_ofs223_mask": 0, "tmc5072_ofs223_shift": 0, "tmc5072_ofs224_mask": 0, "tmc5072_ofs224_shift": 0, "tmc5072_ofs225_mask": 0, "tmc5072_ofs225_shift": 0, "tmc5072_ofs226_mask": 0, "tmc5072_ofs226_shift": 0, "tmc5072_ofs227_mask": 0, "tmc5072_ofs227_shift": 0, "tmc5072_ofs228_mask": 0, "tmc5072_ofs228_shift": 0, "tmc5072_ofs229_mask": 0, "tmc5072_ofs229_shift": 0, "tmc5072_ofs230_mask": 0, "tmc5072_ofs230_shift": 0, "tmc5072_ofs231_mask": 0, "tmc5072_ofs231_shift": 0, "tmc5072_ofs232_mask": 0, "tmc5072_ofs232_shift": 0, "tmc5072_ofs233_mask": 0, "tmc5072_ofs233_shift": 0, "tmc5072_ofs234_mask": 0, "tmc5072_ofs234_shift": 0, "tmc5072_ofs235_mask": 0, "tmc5072_ofs235_shift": 0, "tmc5072_ofs236_mask": 0, "tmc5072_ofs236_shift": 0, "tmc5072_ofs237_mask": 0, "tmc5072_ofs237_shift": 0, "tmc5072_ofs238_mask": 0, "tmc5072_ofs238_shift": 0, "tmc5072_ofs239_mask": 0, "tmc5072_ofs239_shift": 0, "tmc5072_ofs240_mask": 0, "tmc5072_ofs240_shift": 0, "tmc5072_ofs241_mask": 0, "tmc5072_ofs241_shift": 0, "tmc5072_ofs242_mask": 0, "tmc5072_ofs242_shift": 0, "tmc5072_ofs243_mask": 0, "tmc5072_ofs243_shift": 0, "tmc5072_ofs244_mask": 0, "tmc5072_ofs244_shift": 0, "tmc5072_ofs245_mask": 0, "tmc5072_ofs245_shift": 0, "tmc5072_ofs246_mask": 0, "tmc5072_ofs246_shift": 0, "tmc5072_ofs247_mask": 0, "tmc5072_ofs247_shift": 0, "tmc5072_ofs248_mask": 0, "tmc5072_ofs248_shift": 0, "tmc5072_ofs249_mask": 0, "tmc5072_ofs249_shift": 0, "tmc5072_ofs250_mask": 0, "tmc5072_ofs250_shift": 0, "tmc5072_ofs251_mask": 0, "tmc5072_ofs251_shift": 0, "tmc5072_ofs252_mask": 0, "tmc5072_ofs252_shift": 0, "tmc5072_ofs253_mask": 0, "tmc5072_ofs253_shift": 0, "tmc5072_ofs254_mask": 0, "tmc5072_ofs254_shift": 0, "tmc5072_ofs255_mask": 0, "tmc5072_ofs255_shift": 0, "tmc5072_w0_mask": 0, "tmc5072_w0_shift": 0, "tmc5072_w1_mask": 0, "tmc5072_w1_shift": 0, "tmc5072_w2_mask": 0, "tmc5072_w2_shift": 0, "tmc5072_w3_mask": 0, "tmc5072_w3_shift": 0, "tmc5072_x1_mask": 0, "tmc5072_x1_shift": 0, "tmc5072_x2_mask": 0, "tmc5072_x2_shift": 0, "tmc5072_x3_mask": 0, "tmc5072_x3_shift": 0, "tmc5072_start_sin_mask": 0, "tmc5072_start_sin_shift": 0, "tmc5072_start_sin90_mask": 0, "tmc5072_start_sin90_shift": 0, "tmc5072_mscnt_mask": 0, "tmc5072_mscnt_shift": 0, "tmc5072_cur_a_mask": 0, "tmc5072_cur_a_shift": 0, "tmc5072_cur_b_mask": 0, "tmc5072_cur_b_shift": 0, "tmc5072_toff_mask": 0, "tmc5072_toff_shift": 0, "tmc5072_tfd_all_mask": 0, "tmc5072_tfd_all_shift": 0, "tmc5072_offset_mask": 0, "tmc5072_offset_shift": 0, "tmc5072_tfd_3_mask": 0, "tmc5072_tfd_3_shift": 0, "tmc5072_disfdcc_mask": 0, "tmc5072_disfdcc_shift": 0, "tmc5072_rndtf_mask": 0, "tmc5072_rndtf_shift": 0, "tmc5072_chm_mask": 0, "tmc5072_chm_shift": 0, "tmc5072_tbl_mask": 0, "tmc5072_tbl_shift": 0, "tmc5072_vsense_mask": 0, "tmc5072_vsense_shift": 0, "tmc5072_vhighfs_mask": 0, "tmc5072_vhighfs_shift": 0, "tmc5072_vhighchm_mask": 0, "tmc5072_vhighchm_shift": 0, "tmc5072_mres_mask": 0, "tmc5072_mres_shift": 0, "tmc5072_intpol_mask": 0, "tmc5072_intpol_shift": 0, "tmc5072_dedge_mask": 0, "tmc5072_dedge_shift": 0, "tmc5072_diss2g_mask": 0, "tmc5072_diss2g_shift": 0, "tmc5072_hstrt_mask": 0, "tmc5072_hstrt_shift": 0, "tmc5072_hend_mask": 0, "tmc5072_hend_shift": 0, "tmc5072_semin_mask": 0, "tmc5072_semin_shift": 0, "tmc5072_seup_mask": 0, "tmc5072_seup_shift": 0, "tmc5072_semax_mask": 0, "tmc5072_semax_shift": 0, "tmc5072_sedn_mask": 0, "tmc5072_sedn_shift": 0, "tmc5072_seimin_mask": 0, "tmc5072_seimin_shift": 0, "tmc5072_sgt_mask": 0, "tmc5072_sgt_shift": 0, "tmc5072_sfilt_mask": 0, "tmc5072_sfilt_shift": 0, "tmc5072_dc_time_mask": 0, "tmc5072_dc_time_shift": 0, "tmc5072_dc_sg_mask": 0, "tmc5072_dc_sg_shift": 0, "tmc5072_sg_result_mask": 0, "tmc5072_sg_result_shift": 0, "tmc5072_fsactive_mask": 0, "tmc5072_fsactive_shift": 0, "tmc5072_cs_actual_mask": 0, "tmc5072_cs_actual_shift": 0, "tmc5072_stallguard_mask": 0, "tmc5072_stallguard_shift": 0, "tmc5072_ot_mask": 0, "tmc5072_ot_shift": 0, "tmc5072_otpw_mask": 0, "tmc5072_otpw_shift": 0, "tmc5072_s2ga_mask": 0, "tmc5072_s2ga_shift": 0, "tmc5072_s2gb_mask": 0, "tmc5072_s2gb_shift": 0, "tmc5072_ola_mask": 0, "tmc5072_ola_shift": 0, "tmc5072_olb_mask": 0, "tmc5072_olb_shift": 0, "tmc5072_stst_mask": 0, "tmc5072_stst_shift": 0, "tmc5072_gconf": 0, "tmc5072_gstat": 0, "tmc5072_ifcnt": 0, "tmc5072_slaveconf": 0, "tmc5072_input": 0, "tmc5072_output": 0, "tmc5072_x_compar": 0, "tmc5072_pwmconf": 0, "tmc5072_pwm_statu": 0, "tmc5072_rampmod": 0, "tmc5072_xactual": 0, "tmc5072_vactual": 0, "tmc5072_vstart": 0, "tmc5072_a1": 0, "tmc5072_v1": 0, "tmc5072_amax": 0, "tmc5072_vmax": 0, "tmc5072_dmax": 0, "tmc5072_d1": 0, "tmc5072_vstop": 0, "tmc5072_tzerowait": 0, "tmc5072_xtarget": 0, "tmc5072_ihold_irun": 0, "tmc5072_vcoolthr": 0, "tmc5072_vhigh": 0, "tmc5072_vdcmin": 0, "tmc5072_swmode": 0, "tmc5072_rampstat": 0, "tmc5072_xlatch": 0, "tmc5072_encmod": 0, "tmc5072_xenc": 0, "tmc5072_enc_const": 0, "tmc5072_enc_statu": 0, "tmc5072_enc_latch": 0, "tmc5072_mslut0": 0, "tmc5072_mslut1": 0, "tmc5072_mslut2": 0, "tmc5072_mslut3": 0, "tmc5072_mslut4": 0, "tmc5072_mslut5": 0, "tmc5072_mslut6": 0, "tmc5072_mslut7": 0, "tmc5072_mslutsel": 0, "tmc5072_mslutstart": 0, "tmc5072_mscnt": 0, "tmc5072_mscuract": 0, "tmc5072_chopconf": 0, "tmc5072_coolconf": 0, "tmc5072_dcctrl": 0, "tmc5072_drvstatu": 0, "tmc5130_readwritearrai": 0, "tmc5130_writedatagram": 0, "tmc5130_writeint": 0, "tmc5130_readint": 0, "tmc5130_init": 0, "tmc5130_fillshadowregist": 0, "tmc5130_reset": 0, "tmc5130_restor": 0, "tmc5130_setregisterresetst": 0, "tmc5130_setcallback": 0, "tmc5130_callback": 0, "tmc5130_periodicjob": 0, "tmc5130_rotat": 0, "tmc5130_right": 0, "tmc5130_left": 0, "tmc5130_stop": 0, "tmc5130_moveto": 0, "tmc5130_movebi": 0, "tmc5130_regist": 0, "tmc5130_constant": 0, "tmc5130_field": 0, "tmc5130_field_read": 0, "tmc5130_field_writ": 0, "tmc5130_defaultregisterresetst": 0, "tmc5130_defaultregisteraccess": 0, "tmc5130_registerconst": 0, "tmc5130_motor": 0, "tmc5130_write_bit": 0, "tmc5130_address_mask": 0, "tmc5130_max_veloc": 0, "tmc5130_max_acceler": 0, "tmc5130_mode_posit": 0, "tmc5130_mode_velpo": 0, "tmc5130_mode_velneg": 0, "tmc5130_mode_hold": 0, "tmc5130_sw_stopl_en": 0, "tmc5130_sw_stopr_en": 0, "tmc5130_sw_stopl_polar": 0, "tmc5130_sw_stopr_polar": 0, "tmc5130_sw_swap_lr": 0, "tmc5130_sw_latch_l_act": 0, "tmc5130_sw_latch_l_inact": 0, "tmc5130_sw_latch_r_act": 0, "tmc5130_sw_latch_r_inact": 0, "tmc5130_sw_latch_enc": 0, "tmc5130_sw_sg_stop": 0, "tmc5130_sw_softstop": 0, "tmc5130_rs_stopl": 0, "tmc5130_rs_stopr": 0, "tmc5130_rs_latchl": 0, "tmc5130_rs_latchr": 0, "tmc5130_rs_ev_stopl": 0, "tmc5130_rs_ev_stopr": 0, "tmc5130_rs_ev_stop_sg": 0, "tmc5130_rs_ev_posreach": 0, "tmc5130_rs_velreach": 0, "tmc5130_rs_posreach": 0, "tmc5130_rs_vzero": 0, "tmc5130_rs_zerowait": 0, "tmc5130_rs_secondmov": 0, "tmc5130_rs_sg": 0, "tmc5130_em_decim": 0, "tmc5130_em_latch_xact": 0, "tmc5130_em_clr_xenc": 0, "tmc5130_em_neg_edg": 0, "tmc5130_em_pos_edg": 0, "tmc5130_em_clr_onc": 0, "tmc5130_em_clr_cont": 0, "tmc5130_em_ignore_ab": 0, "tmc5130_em_pol_n": 0, "tmc5130_em_pol_b": 0, "tmc5130_em_pol_a": 0, "tmc5130_sw_stopl_enable_mask": 0, "tmc5130_sw_stopl_enable_shift": 0, "tmc5130_sw_stopl_enable_field": 0, "tmc5130_sw_stopr_enable_mask": 0, "tmc5130_sw_stopr_enable_shift": 0, "tmc5130_sw_stopr_enable_field": 0, "tmc5130_sw_stopl_polarity_mask": 0, "tmc5130_sw_stopl_polarity_shift": 0, "tmc5130_sw_stopl_polarity_field": 0, "tmc5130_sw_stopr_polarity_mask": 0, "tmc5130_sw_stopr_polarity_shift": 0, "tmc5130_sw_stopr_polarity_field": 0, "tmc5130_sw_swap_lr_mask": 0, "tmc5130_sw_swap_lr_shift": 0, "tmc5130_sw_swap_lr_field": 0, "tmc5130_sw_latch_l_act_mask": 0, "tmc5130_sw_latch_l_act_shift": 0, "tmc5130_sw_latch_l_act_field": 0, "tmc5130_sw_latch_l_inact_mask": 0, "tmc5130_sw_latch_l_inact_shift": 0, "tmc5130_sw_latch_l_inact_field": 0, "tmc5130_sw_latch_r_act_mask": 0, "tmc5130_sw_latch_r_act_shift": 0, "tmc5130_sw_latch_r_act_field": 0, "tmc5130_sw_latch_r_inact_mask": 0, "tmc5130_sw_latch_r_inact_shift": 0, "tmc5130_sw_latch_r_inact_field": 0, "tmc5130_sw_latch_enc_mask": 0, "tmc5130_sw_latch_enc_shift": 0, "tmc5130_sw_latch_enc_field": 0, "tmc5130_sw_sg_stop_mask": 0, "tmc5130_sw_sg_stop_shift": 0, "tmc5130_sw_sg_stop_field": 0, "tmc5130_sw_softstop_mask": 0, "tmc5130_sw_softstop_shift": 0, "tmc5130_sw_softstop_field": 0, "tmc5130_rs_stopl_mask": 0, "tmc5130_rs_stopl_shift": 0, "tmc5130_rs_stopl_field": 0, "tmc5130_rs_stopr_mask": 0, "tmc5130_rs_stopr_shift": 0, "tmc5130_rs_stopr_field": 0, "tmc5130_rs_latchl_mask": 0, "tmc5130_rs_latchl_shift": 0, "tmc5130_rs_latchl_field": 0, "tmc5130_rs_latchr_mask": 0, "tmc5130_rs_latchr_shift": 0, "tmc5130_rs_latchr_field": 0, "tmc5130_rs_ev_stopl_mask": 0, "tmc5130_rs_ev_stopl_shift": 0, "tmc5130_rs_ev_stopl_field": 0, "tmc5130_rs_ev_stopr_mask": 0, "tmc5130_rs_ev_stopr_shift": 0, "tmc5130_rs_ev_stopr_field": 0, "tmc5130_rs_ev_stop_sg_mask": 0, "tmc5130_rs_ev_stop_sg_shift": 0, "tmc5130_rs_ev_stop_sg_field": 0, "tmc5130_rs_ev_posreached_mask": 0, "tmc5130_rs_ev_posreached_shift": 0, "tmc5130_rs_ev_posreached_field": 0, "tmc5130_rs_velreached_mask": 0, "tmc5130_rs_velreached_shift": 0, "tmc5130_rs_velreached_field": 0, "tmc5130_rs_posreached_mask": 0, "tmc5130_rs_posreached_shift": 0, "tmc5130_rs_posreached_field": 0, "tmc5130_rs_vzero_mask": 0, "tmc5130_rs_vzero_shift": 0, "tmc5130_rs_vzero_field": 0, "tmc5130_rs_zerowait_mask": 0, "tmc5130_rs_zerowait_shift": 0, "tmc5130_rs_zerowait_field": 0, "tmc5130_rs_secondmove_mask": 0, "tmc5130_rs_secondmove_shift": 0, "tmc5130_rs_secondmove_field": 0, "tmc5130_rs_sg_mask": 0, "tmc5130_rs_sg_shift": 0, "tmc5130_rs_sg_field": 0, "tmc5130_i_scale_analog_mask": 0, "tmc5130_i_scale_analog_shift": 0, "tmc5130_i_scale_analog_field": 0, "tmc5130_internal_rsense_mask": 0, "tmc5130_internal_rsense_shift": 0, "tmc5130_internal_rsense_field": 0, "tmc5130_en_pwm_mode_mask": 0, "tmc5130_en_pwm_mode_shift": 0, "tmc5130_en_pwm_mode_field": 0, "tmc5130_enc_commutation_mask": 0, "tmc5130_enc_commutation_shift": 0, "tmc5130_enc_commutation_field": 0, "tmc5130_shaft_mask": 0, "tmc5130_shaft_shift": 0, "tmc5130_shaft_field": 0, "tmc5130_diag0_error_only_with_sd_mode1_mask": 0, "tmc5130_diag0_error_only_with_sd_mode1_shift": 0, "tmc5130_diag0_error_only_with_sd_mode1_field": 0, "tmc5130_diag0_otpw_only_with_sd_mode1_mask": 0, "tmc5130_diag0_otpw_only_with_sd_mode1_shift": 0, "tmc5130_diag0_otpw_only_with_sd_mode1_field": 0, "tmc5130_diag0_stall_mask": 0, "tmc5130_diag0_stall_shift": 0, "tmc5130_diag0_stall_field": 0, "tmc5130_diag1_stall_mask": 0, "tmc5130_diag1_stall_shift": 0, "tmc5130_diag1_stall_field": 0, "tmc5130_diag1_index_mask": 0, "tmc5130_diag1_index_shift": 0, "tmc5130_diag1_index_field": 0, "tmc5130_diag1_onstate_mask": 0, "tmc5130_diag1_onstate_shift": 0, "tmc5130_diag1_onstate_field": 0, "tmc5130_diag1_steps_skipped_mask": 0, "tmc5130_diag1_steps_skipped_shift": 0, "tmc5130_diag1_steps_skipped_field": 0, "tmc5130_diag0_int_pushpull_mask": 0, "tmc5130_diag0_int_pushpull_shift": 0, "tmc5130_diag0_int_pushpull_field": 0, "tmc5130_diag1_poscomp_pushpull_mask": 0, "tmc5130_diag1_poscomp_pushpull_shift": 0, "tmc5130_diag1_poscomp_pushpull_field": 0, "tmc5130_small_hysteresis_mask": 0, "tmc5130_small_hysteresis_shift": 0, "tmc5130_small_hysteresis_field": 0, "tmc5130_stop_enable_mask": 0, "tmc5130_stop_enable_shift": 0, "tmc5130_stop_enable_field": 0, "tmc5130_direct_mode_mask": 0, "tmc5130_direct_mode_shift": 0, "tmc5130_direct_mode_field": 0, "tmc5130_test_mode_mask": 0, "tmc5130_test_mode_shift": 0, "tmc5130_test_mode_field": 0, "tmc5130_diag0_step_mask": 0, "tmc5130_diag0_step_shift": 0, "tmc5130_diag0_step_field": 0, "tmc5130_diag1_dir_mask": 0, "tmc5130_diag1_dir_shift": 0, "tmc5130_diag1_dir_field": 0, "tmc5130_reset_mask": 0, "tmc5130_reset_shift": 0, "tmc5130_reset_field": 0, "tmc5130_drv_err_mask": 0, "tmc5130_drv_err_shift": 0, "tmc5130_drv_err_field": 0, "tmc5130_uv_cp_mask": 0, "tmc5130_uv_cp_shift": 0, "tmc5130_uv_cp_field": 0, "tmc5130_ifcnt_mask": 0, "tmc5130_ifcnt_shift": 0, "tmc5130_ifcnt_field": 0, "tmc5130_slaveaddr_mask": 0, "tmc5130_slaveaddr_shift": 0, "tmc5130_slaveaddr_field": 0, "tmc5130_senddelay_mask": 0, "tmc5130_senddelay_shift": 0, "tmc5130_senddelay_field": 0, "tmc5130_refl_step_mask": 0, "tmc5130_refl_step_shift": 0, "tmc5130_refl_step_field": 0, "tmc5130_refr_dir_mask": 0, "tmc5130_refr_dir_shift": 0, "tmc5130_refr_dir_field": 0, "tmc5130_encb_dcen_cfg4_mask": 0, "tmc5130_encb_dcen_cfg4_shift": 0, "tmc5130_encb_dcen_cfg4_field": 0, "tmc5130_enca_dcin_cfg5_mask": 0, "tmc5130_enca_dcin_cfg5_shift": 0, "tmc5130_enca_dcin_cfg5_field": 0, "tmc5130_drv_enn_cfg6_mask": 0, "tmc5130_drv_enn_cfg6_shift": 0, "tmc5130_drv_enn_cfg6_field": 0, "tmc5130_enc_n_dco_mask": 0, "tmc5130_enc_n_dco_shift": 0, "tmc5130_enc_n_dco_field": 0, "tmc5130_sd_mode_mask": 0, "tmc5130_sd_mode_shift": 0, "tmc5130_sd_mode_field": 0, "tmc5130_swcomp_in_mask": 0, "tmc5130_swcomp_in_shift": 0, "tmc5130_swcomp_in_field": 0, "tmc5130_version_mask": 0, "tmc5130_version_shift": 0, "tmc5130_version_field": 0, "tmc5130_output_pin_polarity_mask": 0, "tmc5130_output_pin_polarity_shift": 0, "tmc5130_output_pin_polarity_field": 0, "tmc5130_x_compare_mask": 0, "tmc5130_x_compare_shift": 0, "tmc5130_x_compare_field": 0, "tmc5130_ihold_mask": 0, "tmc5130_ihold_shift": 0, "tmc5130_ihold_field": 0, "tmc5130_irun_mask": 0, "tmc5130_irun_shift": 0, "tmc5130_irun_field": 0, "tmc5130_iholddelay_mask": 0, "tmc5130_iholddelay_shift": 0, "tmc5130_iholddelay_field": 0, "tmc5130_tpowerdown_mask": 0, "tmc5130_tpowerdown_shift": 0, "tmc5130_tpowerdown_field": 0, "tmc5130_tstep_mask": 0, "tmc5130_tstep_shift": 0, "tmc5130_tstep_field": 0, "tmc5130_tpwmthrs_mask": 0, "tmc5130_tpwmthrs_shift": 0, "tmc5130_tpwmthrs_field": 0, "tmc5130_tcoolthrs_mask": 0, "tmc5130_tcoolthrs_shift": 0, "tmc5130_tcoolthrs_field": 0, "tmc5130_thigh_mask": 0, "tmc5130_thigh_shift": 0, "tmc5130_thigh_field": 0, "tmc5130_rampmode_mask": 0, "tmc5130_rampmode_shift": 0, "tmc5130_rampmode_field": 0, "tmc5130_xactual_mask": 0, "tmc5130_xactual_shift": 0, "tmc5130_xactual_field": 0, "tmc5130_vactual_mask": 0, "tmc5130_vactual_shift": 0, "tmc5130_vactual_field": 0, "tmc5130_vstart_mask": 0, "tmc5130_vstart_shift": 0, "tmc5130_vstart_field": 0, "tmc5130_a1_mask": 0, "tmc5130_a1_shift": 0, "tmc5130_a1_field": 0, "tmc5130_v1_mask": 0, "tmc5130_v1_shift": 0, "tmc5130_v1_field": 0, "tmc5130_amax_mask": 0, "tmc5130_amax_shift": 0, "tmc5130_amax_field": 0, "tmc5130_vmax_mask": 0, "tmc5130_vmax_shift": 0, "tmc5130_vmax_field": 0, "tmc5130_dmax_mask": 0, "tmc5130_dmax_shift": 0, "tmc5130_dmax_field": 0, "tmc5130_d1_mask": 0, "tmc5130_d1_shift": 0, "tmc5130_d1_field": 0, "tmc5130_vstop_mask": 0, "tmc5130_vstop_shift": 0, "tmc5130_vstop_field": 0, "tmc5130_tzerowait_mask": 0, "tmc5130_tzerowait_shift": 0, "tmc5130_tzerowait_field": 0, "tmc5130_xtarget_mask": 0, "tmc5130_xtarget_shift": 0, "tmc5130_xtarget_field": 0, "tmc5130_vdcmin_mask": 0, "tmc5130_vdcmin_shift": 0, "tmc5130_vdcmin_field": 0, "tmc5130_stop_l_enable_mask": 0, "tmc5130_stop_l_enable_shift": 0, "tmc5130_stop_l_enable_field": 0, "tmc5130_stop_r_enable_mask": 0, "tmc5130_stop_r_enable_shift": 0, "tmc5130_stop_r_enable_field": 0, "tmc5130_pol_stop_l_mask": 0, "tmc5130_pol_stop_l_shift": 0, "tmc5130_pol_stop_l_field": 0, "tmc5130_pol_stop_r_mask": 0, "tmc5130_pol_stop_r_shift": 0, "tmc5130_pol_stop_r_field": 0, "tmc5130_swap_lr_mask": 0, "tmc5130_swap_lr_shift": 0, "tmc5130_swap_lr_field": 0, "tmc5130_latch_l_active_mask": 0, "tmc5130_latch_l_active_shift": 0, "tmc5130_latch_l_active_field": 0, "tmc5130_latch_l_inactive_mask": 0, "tmc5130_latch_l_inactive_shift": 0, "tmc5130_latch_l_inactive_field": 0, "tmc5130_latch_r_active_mask": 0, "tmc5130_latch_r_active_shift": 0, "tmc5130_latch_r_active_field": 0, "tmc5130_latch_r_inactive_mask": 0, "tmc5130_latch_r_inactive_shift": 0, "tmc5130_latch_r_inactive_field": 0, "tmc5130_en_latch_encoder_mask": 0, "tmc5130_en_latch_encoder_shift": 0, "tmc5130_en_latch_encoder_field": 0, "tmc5130_sg_stop_mask": 0, "tmc5130_sg_stop_shift": 0, "tmc5130_sg_stop_field": 0, "tmc5130_en_softstop_mask": 0, "tmc5130_en_softstop_shift": 0, "tmc5130_en_softstop_field": 0, "tmc5130_status_stop_l_mask": 0, "tmc5130_status_stop_l_shift": 0, "tmc5130_status_stop_l_field": 0, "tmc5130_status_stop_r_mask": 0, "tmc5130_status_stop_r_shift": 0, "tmc5130_status_stop_r_field": 0, "tmc5130_status_latch_l_mask": 0, "tmc5130_status_latch_l_shift": 0, "tmc5130_status_latch_l_field": 0, "tmc5130_status_latch_r_mask": 0, "tmc5130_status_latch_r_shift": 0, "tmc5130_status_latch_r_field": 0, "tmc5130_event_stop_l_mask": 0, "tmc5130_event_stop_l_shift": 0, "tmc5130_event_stop_l_field": 0, "tmc5130_event_stop_r_mask": 0, "tmc5130_event_stop_r_shift": 0, "tmc5130_event_stop_r_field": 0, "tmc5130_event_stop_sg_mask": 0, "tmc5130_event_stop_sg_shift": 0, "tmc5130_event_stop_sg_field": 0, "tmc5130_event_pos_reached_mask": 0, "tmc5130_event_pos_reached_shift": 0, "tmc5130_event_pos_reached_field": 0, "tmc5130_velocity_reached_mask": 0, "tmc5130_velocity_reached_shift": 0, "tmc5130_velocity_reached_field": 0, "tmc5130_position_reached_mask": 0, "tmc5130_position_reached_shift": 0, "tmc5130_position_reached_field": 0, "tmc5130_vzero_mask": 0, "tmc5130_vzero_shift": 0, "tmc5130_vzero_field": 0, "tmc5130_t_zerowait_active_mask": 0, "tmc5130_t_zerowait_active_shift": 0, "tmc5130_t_zerowait_active_field": 0, "tmc5130_second_move_mask": 0, "tmc5130_second_move_shift": 0, "tmc5130_second_move_field": 0, "tmc5130_status_sg_mask": 0, "tmc5130_status_sg_shift": 0, "tmc5130_status_sg_field": 0, "tmc5130_xlatch_mask": 0, "tmc5130_xlatch_shift": 0, "tmc5130_xlatch_field": 0, "tmc5130_pol_a_mask": 0, "tmc5130_pol_a_shift": 0, "tmc5130_pol_a_field": 0, "tmc5130_pol_b_mask": 0, "tmc5130_pol_b_shift": 0, "tmc5130_pol_b_field": 0, "tmc5130_pol_n_mask": 0, "tmc5130_pol_n_shift": 0, "tmc5130_pol_n_field": 0, "tmc5130_ignore_ab_mask": 0, "tmc5130_ignore_ab_shift": 0, "tmc5130_ignore_ab_field": 0, "tmc5130_clr_cont_mask": 0, "tmc5130_clr_cont_shift": 0, "tmc5130_clr_cont_field": 0, "tmc5130_clr_once_mask": 0, "tmc5130_clr_once_shift": 0, "tmc5130_clr_once_field": 0, "tmc5130_pos_edgeneg_edge_mask": 0, "tmc5130_pos_edgeneg_edge_shift": 0, "tmc5130_pos_edgeneg_edge_field": 0, "tmc5130_clr_enc_x_mask": 0, "tmc5130_clr_enc_x_shift": 0, "tmc5130_clr_enc_x_field": 0, "tmc5130_latch_x_act_mask": 0, "tmc5130_latch_x_act_shift": 0, "tmc5130_latch_x_act_field": 0, "tmc5130_enc_sel_decimal_mask": 0, "tmc5130_enc_sel_decimal_shift": 0, "tmc5130_enc_sel_decimal_field": 0, "tmc5130_x_enc_mask": 0, "tmc5130_x_enc_shift": 0, "tmc5130_x_enc_field": 0, "tmc5130_integer_mask": 0, "tmc5130_integer_shift": 0, "tmc5130_integer_field": 0, "tmc5130_fractional_mask": 0, "tmc5130_fractional_shift": 0, "tmc5130_fractional_field": 0, "tmc5130_enc_status_mask": 0, "tmc5130_enc_status_shift": 0, "tmc5130_enc_status_field": 0, "tmc5130_enc_latch_mask": 0, "tmc5130_enc_latch_shift": 0, "tmc5130_enc_latch_field": 0, "tmc5130_ofs0_mask": 0, "tmc5130_ofs0_shift": 0, "tmc5130_ofs0_field": 0, "tmc5130_ofs1_mask": 0, "tmc5130_ofs1_shift": 0, "tmc5130_ofs1_field": 0, "tmc5130_ofs2_mask": 0, "tmc5130_ofs2_shift": 0, "tmc5130_ofs2_field": 0, "tmc5130_ofs3_mask": 0, "tmc5130_ofs3_shift": 0, "tmc5130_ofs3_field": 0, "tmc5130_ofs4_mask": 0, "tmc5130_ofs4_shift": 0, "tmc5130_ofs4_field": 0, "tmc5130_ofs5_mask": 0, "tmc5130_ofs5_shift": 0, "tmc5130_ofs5_field": 0, "tmc5130_ofs6_mask": 0, "tmc5130_ofs6_shift": 0, "tmc5130_ofs6_field": 0, "tmc5130_ofs7_mask": 0, "tmc5130_ofs7_shift": 0, "tmc5130_ofs7_field": 0, "tmc5130_ofs8_mask": 0, "tmc5130_ofs8_shift": 0, "tmc5130_ofs8_field": 0, "tmc5130_ofs9_mask": 0, "tmc5130_ofs9_shift": 0, "tmc5130_ofs9_field": 0, "tmc5130_ofs10_mask": 0, "tmc5130_ofs10_shift": 0, "tmc5130_ofs10_field": 0, "tmc5130_ofs11_mask": 0, "tmc5130_ofs11_shift": 0, "tmc5130_ofs11_field": 0, "tmc5130_ofs12_mask": 0, "tmc5130_ofs12_shift": 0, "tmc5130_ofs12_field": 0, "tmc5130_ofs13_mask": 0, "tmc5130_ofs13_shift": 0, "tmc5130_ofs13_field": 0, "tmc5130_ofs14_mask": 0, "tmc5130_ofs14_shift": 0, "tmc5130_ofs14_field": 0, "tmc5130_ofs15_mask": 0, "tmc5130_ofs15_shift": 0, "tmc5130_ofs15_field": 0, "tmc5130_ofs16_mask": 0, "tmc5130_ofs16_shift": 0, "tmc5130_ofs16_field": 0, "tmc5130_ofs17_mask": 0, "tmc5130_ofs17_shift": 0, "tmc5130_ofs17_field": 0, "tmc5130_ofs18_mask": 0, "tmc5130_ofs18_shift": 0, "tmc5130_ofs18_field": 0, "tmc5130_ofs19_mask": 0, "tmc5130_ofs19_shift": 0, "tmc5130_ofs19_field": 0, "tmc5130_ofs20_mask": 0, "tmc5130_ofs20_shift": 0, "tmc5130_ofs20_field": 0, "tmc5130_ofs21_mask": 0, "tmc5130_ofs21_shift": 0, "tmc5130_ofs21_field": 0, "tmc5130_ofs22_mask": 0, "tmc5130_ofs22_shift": 0, "tmc5130_ofs22_field": 0, "tmc5130_ofs23_mask": 0, "tmc5130_ofs23_shift": 0, "tmc5130_ofs23_field": 0, "tmc5130_ofs24_mask": 0, "tmc5130_ofs24_shift": 0, "tmc5130_ofs24_field": 0, "tmc5130_ofs25_mask": 0, "tmc5130_ofs25_shift": 0, "tmc5130_ofs25_field": 0, "tmc5130_ofs26_mask": 0, "tmc5130_ofs26_shift": 0, "tmc5130_ofs26_field": 0, "tmc5130_ofs27_mask": 0, "tmc5130_ofs27_shift": 0, "tmc5130_ofs27_field": 0, "tmc5130_ofs28_mask": 0, "tmc5130_ofs28_shift": 0, "tmc5130_ofs28_field": 0, "tmc5130_ofs29_mask": 0, "tmc5130_ofs29_shift": 0, "tmc5130_ofs29_field": 0, "tmc5130_ofs30_mask": 0, "tmc5130_ofs30_shift": 0, "tmc5130_ofs30_field": 0, "tmc5130_ofs31_mask": 0, "tmc5130_ofs31_shift": 0, "tmc5130_ofs31_field": 0, "tmc5130_ofs32_mask": 0, "tmc5130_ofs32_shift": 0, "tmc5130_ofs32_field": 0, "tmc5130_ofs33_mask": 0, "tmc5130_ofs33_shift": 0, "tmc5130_ofs33_field": 0, "tmc5130_ofs34_mask": 0, "tmc5130_ofs34_shift": 0, "tmc5130_ofs34_field": 0, "tmc5130_ofs35_mask": 0, "tmc5130_ofs35_shift": 0, "tmc5130_ofs35_field": 0, "tmc5130_ofs36_mask": 0, "tmc5130_ofs36_shift": 0, "tmc5130_ofs36_field": 0, "tmc5130_ofs37_mask": 0, "tmc5130_ofs37_shift": 0, "tmc5130_ofs37_field": 0, "tmc5130_ofs38_mask": 0, "tmc5130_ofs38_shift": 0, "tmc5130_ofs38_field": 0, "tmc5130_ofs39_mask": 0, "tmc5130_ofs39_shift": 0, "tmc5130_ofs39_field": 0, "tmc5130_ofs40_mask": 0, "tmc5130_ofs40_shift": 0, "tmc5130_ofs40_field": 0, "tmc5130_ofs41_mask": 0, "tmc5130_ofs41_shift": 0, "tmc5130_ofs41_field": 0, "tmc5130_ofs42_mask": 0, "tmc5130_ofs42_shift": 0, "tmc5130_ofs42_field": 0, "tmc5130_ofs43_mask": 0, "tmc5130_ofs43_shift": 0, "tmc5130_ofs43_field": 0, "tmc5130_ofs44_mask": 0, "tmc5130_ofs44_shift": 0, "tmc5130_ofs44_field": 0, "tmc5130_ofs45_mask": 0, "tmc5130_ofs45_shift": 0, "tmc5130_ofs45_field": 0, "tmc5130_ofs46_mask": 0, "tmc5130_ofs46_shift": 0, "tmc5130_ofs46_field": 0, "tmc5130_ofs47_mask": 0, "tmc5130_ofs47_shift": 0, "tmc5130_ofs47_field": 0, "tmc5130_ofs48_mask": 0, "tmc5130_ofs48_shift": 0, "tmc5130_ofs48_field": 0, "tmc5130_ofs49_mask": 0, "tmc5130_ofs49_shift": 0, "tmc5130_ofs49_field": 0, "tmc5130_ofs50_mask": 0, "tmc5130_ofs50_shift": 0, "tmc5130_ofs50_field": 0, "tmc5130_ofs51_mask": 0, "tmc5130_ofs51_shift": 0, "tmc5130_ofs51_field": 0, "tmc5130_ofs52_mask": 0, "tmc5130_ofs52_shift": 0, "tmc5130_ofs52_field": 0, "tmc5130_ofs53_mask": 0, "tmc5130_ofs53_shift": 0, "tmc5130_ofs53_field": 0, "tmc5130_ofs54_mask": 0, "tmc5130_ofs54_shift": 0, "tmc5130_ofs54_field": 0, "tmc5130_ofs55_mask": 0, "tmc5130_ofs55_shift": 0, "tmc5130_ofs55_field": 0, "tmc5130_ofs56_mask": 0, "tmc5130_ofs56_shift": 0, "tmc5130_ofs56_field": 0, "tmc5130_ofs57_mask": 0, "tmc5130_ofs57_shift": 0, "tmc5130_ofs57_field": 0, "tmc5130_ofs58_mask": 0, "tmc5130_ofs58_shift": 0, "tmc5130_ofs58_field": 0, "tmc5130_ofs59_mask": 0, "tmc5130_ofs59_shift": 0, "tmc5130_ofs59_field": 0, "tmc5130_ofs60_mask": 0, "tmc5130_ofs60_shift": 0, "tmc5130_ofs60_field": 0, "tmc5130_ofs61_mask": 0, "tmc5130_ofs61_shift": 0, "tmc5130_ofs61_field": 0, "tmc5130_ofs62_mask": 0, "tmc5130_ofs62_shift": 0, "tmc5130_ofs62_field": 0, "tmc5130_ofs63_mask": 0, "tmc5130_ofs63_shift": 0, "tmc5130_ofs63_field": 0, "tmc5130_ofs64_mask": 0, "tmc5130_ofs64_shift": 0, "tmc5130_ofs64_field": 0, "tmc5130_ofs65_mask": 0, "tmc5130_ofs65_shift": 0, "tmc5130_ofs65_field": 0, "tmc5130_ofs66_mask": 0, "tmc5130_ofs66_shift": 0, "tmc5130_ofs66_field": 0, "tmc5130_ofs67_mask": 0, "tmc5130_ofs67_shift": 0, "tmc5130_ofs67_field": 0, "tmc5130_ofs68_mask": 0, "tmc5130_ofs68_shift": 0, "tmc5130_ofs68_field": 0, "tmc5130_ofs69_mask": 0, "tmc5130_ofs69_shift": 0, "tmc5130_ofs69_field": 0, "tmc5130_ofs70_mask": 0, "tmc5130_ofs70_shift": 0, "tmc5130_ofs70_field": 0, "tmc5130_ofs71_mask": 0, "tmc5130_ofs71_shift": 0, "tmc5130_ofs71_field": 0, "tmc5130_ofs72_mask": 0, "tmc5130_ofs72_shift": 0, "tmc5130_ofs72_field": 0, "tmc5130_ofs73_mask": 0, "tmc5130_ofs73_shift": 0, "tmc5130_ofs73_field": 0, "tmc5130_ofs74_mask": 0, "tmc5130_ofs74_shift": 0, "tmc5130_ofs74_field": 0, "tmc5130_ofs75_mask": 0, "tmc5130_ofs75_shift": 0, "tmc5130_ofs75_field": 0, "tmc5130_ofs76_mask": 0, "tmc5130_ofs76_shift": 0, "tmc5130_ofs76_field": 0, "tmc5130_ofs77_mask": 0, "tmc5130_ofs77_shift": 0, "tmc5130_ofs77_field": 0, "tmc5130_ofs78_mask": 0, "tmc5130_ofs78_shift": 0, "tmc5130_ofs78_field": 0, "tmc5130_ofs79_mask": 0, "tmc5130_ofs79_shift": 0, "tmc5130_ofs79_field": 0, "tmc5130_ofs80_mask": 0, "tmc5130_ofs80_shift": 0, "tmc5130_ofs80_field": 0, "tmc5130_ofs81_mask": 0, "tmc5130_ofs81_shift": 0, "tmc5130_ofs81_field": 0, "tmc5130_ofs82_mask": 0, "tmc5130_ofs82_shift": 0, "tmc5130_ofs82_field": 0, "tmc5130_ofs83_mask": 0, "tmc5130_ofs83_shift": 0, "tmc5130_ofs83_field": 0, "tmc5130_ofs84_mask": 0, "tmc5130_ofs84_shift": 0, "tmc5130_ofs84_field": 0, "tmc5130_ofs85_mask": 0, "tmc5130_ofs85_shift": 0, "tmc5130_ofs85_field": 0, "tmc5130_ofs86_mask": 0, "tmc5130_ofs86_shift": 0, "tmc5130_ofs86_field": 0, "tmc5130_ofs87_mask": 0, "tmc5130_ofs87_shift": 0, "tmc5130_ofs87_field": 0, "tmc5130_ofs88_mask": 0, "tmc5130_ofs88_shift": 0, "tmc5130_ofs88_field": 0, "tmc5130_ofs89_mask": 0, "tmc5130_ofs89_shift": 0, "tmc5130_ofs89_field": 0, "tmc5130_ofs90_mask": 0, "tmc5130_ofs90_shift": 0, "tmc5130_ofs90_field": 0, "tmc5130_ofs91_mask": 0, "tmc5130_ofs91_shift": 0, "tmc5130_ofs91_field": 0, "tmc5130_ofs92_mask": 0, "tmc5130_ofs92_shift": 0, "tmc5130_ofs92_field": 0, "tmc5130_ofs93_mask": 0, "tmc5130_ofs93_shift": 0, "tmc5130_ofs93_field": 0, "tmc5130_ofs94_mask": 0, "tmc5130_ofs94_shift": 0, "tmc5130_ofs94_field": 0, "tmc5130_ofs95_mask": 0, "tmc5130_ofs95_shift": 0, "tmc5130_ofs95_field": 0, "tmc5130_ofs96_mask": 0, "tmc5130_ofs96_shift": 0, "tmc5130_ofs96_field": 0, "tmc5130_ofs97_mask": 0, "tmc5130_ofs97_shift": 0, "tmc5130_ofs97_field": 0, "tmc5130_ofs98_mask": 0, "tmc5130_ofs98_shift": 0, "tmc5130_ofs98_field": 0, "tmc5130_ofs99_mask": 0, "tmc5130_ofs99_shift": 0, "tmc5130_ofs99_field": 0, "tmc5130_ofs100_mask": 0, "tmc5130_ofs100_shift": 0, "tmc5130_ofs100_field": 0, "tmc5130_ofs101_mask": 0, "tmc5130_ofs101_shift": 0, "tmc5130_ofs101_field": 0, "tmc5130_ofs102_mask": 0, "tmc5130_ofs102_shift": 0, "tmc5130_ofs102_field": 0, "tmc5130_ofs103_mask": 0, "tmc5130_ofs103_shift": 0, "tmc5130_ofs103_field": 0, "tmc5130_ofs104_mask": 0, "tmc5130_ofs104_shift": 0, "tmc5130_ofs104_field": 0, "tmc5130_ofs105_mask": 0, "tmc5130_ofs105_shift": 0, "tmc5130_ofs105_field": 0, "tmc5130_ofs106_mask": 0, "tmc5130_ofs106_shift": 0, "tmc5130_ofs106_field": 0, "tmc5130_ofs107_mask": 0, "tmc5130_ofs107_shift": 0, "tmc5130_ofs107_field": 0, "tmc5130_ofs108_mask": 0, "tmc5130_ofs108_shift": 0, "tmc5130_ofs108_field": 0, "tmc5130_ofs109_mask": 0, "tmc5130_ofs109_shift": 0, "tmc5130_ofs109_field": 0, "tmc5130_ofs110_mask": 0, "tmc5130_ofs110_shift": 0, "tmc5130_ofs110_field": 0, "tmc5130_ofs111_mask": 0, "tmc5130_ofs111_shift": 0, "tmc5130_ofs111_field": 0, "tmc5130_ofs112_mask": 0, "tmc5130_ofs112_shift": 0, "tmc5130_ofs112_field": 0, "tmc5130_ofs113_mask": 0, "tmc5130_ofs113_shift": 0, "tmc5130_ofs113_field": 0, "tmc5130_ofs114_mask": 0, "tmc5130_ofs114_shift": 0, "tmc5130_ofs114_field": 0, "tmc5130_ofs115_mask": 0, "tmc5130_ofs115_shift": 0, "tmc5130_ofs115_field": 0, "tmc5130_ofs116_mask": 0, "tmc5130_ofs116_shift": 0, "tmc5130_ofs116_field": 0, "tmc5130_ofs117_mask": 0, "tmc5130_ofs117_shift": 0, "tmc5130_ofs117_field": 0, "tmc5130_ofs118_mask": 0, "tmc5130_ofs118_shift": 0, "tmc5130_ofs118_field": 0, "tmc5130_ofs119_mask": 0, "tmc5130_ofs119_shift": 0, "tmc5130_ofs119_field": 0, "tmc5130_ofs120_mask": 0, "tmc5130_ofs120_shift": 0, "tmc5130_ofs120_field": 0, "tmc5130_ofs121_mask": 0, "tmc5130_ofs121_shift": 0, "tmc5130_ofs121_field": 0, "tmc5130_ofs122_mask": 0, "tmc5130_ofs122_shift": 0, "tmc5130_ofs122_field": 0, "tmc5130_ofs123_mask": 0, "tmc5130_ofs123_shift": 0, "tmc5130_ofs123_field": 0, "tmc5130_ofs124_mask": 0, "tmc5130_ofs124_shift": 0, "tmc5130_ofs124_field": 0, "tmc5130_ofs125_mask": 0, "tmc5130_ofs125_shift": 0, "tmc5130_ofs125_field": 0, "tmc5130_ofs126_mask": 0, "tmc5130_ofs126_shift": 0, "tmc5130_ofs126_field": 0, "tmc5130_ofs127_mask": 0, "tmc5130_ofs127_shift": 0, "tmc5130_ofs127_field": 0, "tmc5130_ofs128_mask": 0, "tmc5130_ofs128_shift": 0, "tmc5130_ofs128_field": 0, "tmc5130_ofs129_mask": 0, "tmc5130_ofs129_shift": 0, "tmc5130_ofs129_field": 0, "tmc5130_ofs130_mask": 0, "tmc5130_ofs130_shift": 0, "tmc5130_ofs130_field": 0, "tmc5130_ofs131_mask": 0, "tmc5130_ofs131_shift": 0, "tmc5130_ofs131_field": 0, "tmc5130_ofs132_mask": 0, "tmc5130_ofs132_shift": 0, "tmc5130_ofs132_field": 0, "tmc5130_ofs133_mask": 0, "tmc5130_ofs133_shift": 0, "tmc5130_ofs133_field": 0, "tmc5130_ofs134_mask": 0, "tmc5130_ofs134_shift": 0, "tmc5130_ofs134_field": 0, "tmc5130_ofs135_mask": 0, "tmc5130_ofs135_shift": 0, "tmc5130_ofs135_field": 0, "tmc5130_ofs136_mask": 0, "tmc5130_ofs136_shift": 0, "tmc5130_ofs136_field": 0, "tmc5130_ofs137_mask": 0, "tmc5130_ofs137_shift": 0, "tmc5130_ofs137_field": 0, "tmc5130_ofs138_mask": 0, "tmc5130_ofs138_shift": 0, "tmc5130_ofs138_field": 0, "tmc5130_ofs139_mask": 0, "tmc5130_ofs139_shift": 0, "tmc5130_ofs139_field": 0, "tmc5130_ofs140_mask": 0, "tmc5130_ofs140_shift": 0, "tmc5130_ofs140_field": 0, "tmc5130_ofs141_mask": 0, "tmc5130_ofs141_shift": 0, "tmc5130_ofs141_field": 0, "tmc5130_ofs142_mask": 0, "tmc5130_ofs142_shift": 0, "tmc5130_ofs142_field": 0, "tmc5130_ofs143_mask": 0, "tmc5130_ofs143_shift": 0, "tmc5130_ofs143_field": 0, "tmc5130_ofs144_mask": 0, "tmc5130_ofs144_shift": 0, "tmc5130_ofs144_field": 0, "tmc5130_ofs145_mask": 0, "tmc5130_ofs145_shift": 0, "tmc5130_ofs145_field": 0, "tmc5130_ofs146_mask": 0, "tmc5130_ofs146_shift": 0, "tmc5130_ofs146_field": 0, "tmc5130_ofs147_mask": 0, "tmc5130_ofs147_shift": 0, "tmc5130_ofs147_field": 0, "tmc5130_ofs148_mask": 0, "tmc5130_ofs148_shift": 0, "tmc5130_ofs148_field": 0, "tmc5130_ofs149_mask": 0, "tmc5130_ofs149_shift": 0, "tmc5130_ofs149_field": 0, "tmc5130_ofs150_mask": 0, "tmc5130_ofs150_shift": 0, "tmc5130_ofs150_field": 0, "tmc5130_ofs151_mask": 0, "tmc5130_ofs151_shift": 0, "tmc5130_ofs151_field": 0, "tmc5130_ofs152_mask": 0, "tmc5130_ofs152_shift": 0, "tmc5130_ofs152_field": 0, "tmc5130_ofs153_mask": 0, "tmc5130_ofs153_shift": 0, "tmc5130_ofs153_field": 0, "tmc5130_ofs154_mask": 0, "tmc5130_ofs154_shift": 0, "tmc5130_ofs154_field": 0, "tmc5130_ofs155_mask": 0, "tmc5130_ofs155_shift": 0, "tmc5130_ofs155_field": 0, "tmc5130_ofs156_mask": 0, "tmc5130_ofs156_shift": 0, "tmc5130_ofs156_field": 0, "tmc5130_ofs157_mask": 0, "tmc5130_ofs157_shift": 0, "tmc5130_ofs157_field": 0, "tmc5130_ofs158_mask": 0, "tmc5130_ofs158_shift": 0, "tmc5130_ofs158_field": 0, "tmc5130_ofs159_mask": 0, "tmc5130_ofs159_shift": 0, "tmc5130_ofs159_field": 0, "tmc5130_ofs160_mask": 0, "tmc5130_ofs160_shift": 0, "tmc5130_ofs160_field": 0, "tmc5130_ofs161_mask": 0, "tmc5130_ofs161_shift": 0, "tmc5130_ofs161_field": 0, "tmc5130_ofs162_mask": 0, "tmc5130_ofs162_shift": 0, "tmc5130_ofs162_field": 0, "tmc5130_ofs163_mask": 0, "tmc5130_ofs163_shift": 0, "tmc5130_ofs163_field": 0, "tmc5130_ofs164_mask": 0, "tmc5130_ofs164_shift": 0, "tmc5130_ofs164_field": 0, "tmc5130_ofs165_mask": 0, "tmc5130_ofs165_shift": 0, "tmc5130_ofs165_field": 0, "tmc5130_ofs166_mask": 0, "tmc5130_ofs166_shift": 0, "tmc5130_ofs166_field": 0, "tmc5130_ofs167_mask": 0, "tmc5130_ofs167_shift": 0, "tmc5130_ofs167_field": 0, "tmc5130_ofs168_mask": 0, "tmc5130_ofs168_shift": 0, "tmc5130_ofs168_field": 0, "tmc5130_ofs169_mask": 0, "tmc5130_ofs169_shift": 0, "tmc5130_ofs169_field": 0, "tmc5130_ofs170_mask": 0, "tmc5130_ofs170_shift": 0, "tmc5130_ofs170_field": 0, "tmc5130_ofs171_mask": 0, "tmc5130_ofs171_shift": 0, "tmc5130_ofs171_field": 0, "tmc5130_ofs172_mask": 0, "tmc5130_ofs172_shift": 0, "tmc5130_ofs172_field": 0, "tmc5130_ofs173_mask": 0, "tmc5130_ofs173_shift": 0, "tmc5130_ofs173_field": 0, "tmc5130_ofs174_mask": 0, "tmc5130_ofs174_shift": 0, "tmc5130_ofs174_field": 0, "tmc5130_ofs175_mask": 0, "tmc5130_ofs175_shift": 0, "tmc5130_ofs175_field": 0, "tmc5130_ofs176_mask": 0, "tmc5130_ofs176_shift": 0, "tmc5130_ofs176_field": 0, "tmc5130_ofs177_mask": 0, "tmc5130_ofs177_shift": 0, "tmc5130_ofs177_field": 0, "tmc5130_ofs178_mask": 0, "tmc5130_ofs178_shift": 0, "tmc5130_ofs178_field": 0, "tmc5130_ofs179_mask": 0, "tmc5130_ofs179_shift": 0, "tmc5130_ofs179_field": 0, "tmc5130_ofs180_mask": 0, "tmc5130_ofs180_shift": 0, "tmc5130_ofs180_field": 0, "tmc5130_ofs181_mask": 0, "tmc5130_ofs181_shift": 0, "tmc5130_ofs181_field": 0, "tmc5130_ofs182_mask": 0, "tmc5130_ofs182_shift": 0, "tmc5130_ofs182_field": 0, "tmc5130_ofs183_mask": 0, "tmc5130_ofs183_shift": 0, "tmc5130_ofs183_field": 0, "tmc5130_ofs184_mask": 0, "tmc5130_ofs184_shift": 0, "tmc5130_ofs184_field": 0, "tmc5130_ofs185_mask": 0, "tmc5130_ofs185_shift": 0, "tmc5130_ofs185_field": 0, "tmc5130_ofs186_mask": 0, "tmc5130_ofs186_shift": 0, "tmc5130_ofs186_field": 0, "tmc5130_ofs187_mask": 0, "tmc5130_ofs187_shift": 0, "tmc5130_ofs187_field": 0, "tmc5130_ofs188_mask": 0, "tmc5130_ofs188_shift": 0, "tmc5130_ofs188_field": 0, "tmc5130_ofs189_mask": 0, "tmc5130_ofs189_shift": 0, "tmc5130_ofs189_field": 0, "tmc5130_ofs190_mask": 0, "tmc5130_ofs190_shift": 0, "tmc5130_ofs190_field": 0, "tmc5130_ofs191_mask": 0, "tmc5130_ofs191_shift": 0, "tmc5130_ofs191_field": 0, "tmc5130_ofs192_mask": 0, "tmc5130_ofs192_shift": 0, "tmc5130_ofs192_field": 0, "tmc5130_ofs193_mask": 0, "tmc5130_ofs193_shift": 0, "tmc5130_ofs193_field": 0, "tmc5130_ofs194_mask": 0, "tmc5130_ofs194_shift": 0, "tmc5130_ofs194_field": 0, "tmc5130_ofs195_mask": 0, "tmc5130_ofs195_shift": 0, "tmc5130_ofs195_field": 0, "tmc5130_ofs196_mask": 0, "tmc5130_ofs196_shift": 0, "tmc5130_ofs196_field": 0, "tmc5130_ofs197_mask": 0, "tmc5130_ofs197_shift": 0, "tmc5130_ofs197_field": 0, "tmc5130_ofs198_mask": 0, "tmc5130_ofs198_shift": 0, "tmc5130_ofs198_field": 0, "tmc5130_ofs199_mask": 0, "tmc5130_ofs199_shift": 0, "tmc5130_ofs199_field": 0, "tmc5130_ofs200_mask": 0, "tmc5130_ofs200_shift": 0, "tmc5130_ofs200_field": 0, "tmc5130_ofs201_mask": 0, "tmc5130_ofs201_shift": 0, "tmc5130_ofs201_field": 0, "tmc5130_ofs202_mask": 0, "tmc5130_ofs202_shift": 0, "tmc5130_ofs202_field": 0, "tmc5130_ofs203_mask": 0, "tmc5130_ofs203_shift": 0, "tmc5130_ofs203_field": 0, "tmc5130_ofs204_mask": 0, "tmc5130_ofs204_shift": 0, "tmc5130_ofs204_field": 0, "tmc5130_ofs205_mask": 0, "tmc5130_ofs205_shift": 0, "tmc5130_ofs205_field": 0, "tmc5130_ofs206_mask": 0, "tmc5130_ofs206_shift": 0, "tmc5130_ofs206_field": 0, "tmc5130_ofs207_mask": 0, "tmc5130_ofs207_shift": 0, "tmc5130_ofs207_field": 0, "tmc5130_ofs208_mask": 0, "tmc5130_ofs208_shift": 0, "tmc5130_ofs208_field": 0, "tmc5130_ofs209_mask": 0, "tmc5130_ofs209_shift": 0, "tmc5130_ofs209_field": 0, "tmc5130_ofs210_mask": 0, "tmc5130_ofs210_shift": 0, "tmc5130_ofs210_field": 0, "tmc5130_ofs211_mask": 0, "tmc5130_ofs211_shift": 0, "tmc5130_ofs211_field": 0, "tmc5130_ofs212_mask": 0, "tmc5130_ofs212_shift": 0, "tmc5130_ofs212_field": 0, "tmc5130_ofs213_mask": 0, "tmc5130_ofs213_shift": 0, "tmc5130_ofs213_field": 0, "tmc5130_ofs214_mask": 0, "tmc5130_ofs214_shift": 0, "tmc5130_ofs214_field": 0, "tmc5130_ofs215_mask": 0, "tmc5130_ofs215_shift": 0, "tmc5130_ofs215_field": 0, "tmc5130_ofs216_mask": 0, "tmc5130_ofs216_shift": 0, "tmc5130_ofs216_field": 0, "tmc5130_ofs217_mask": 0, "tmc5130_ofs217_shift": 0, "tmc5130_ofs217_field": 0, "tmc5130_ofs218_mask": 0, "tmc5130_ofs218_shift": 0, "tmc5130_ofs218_field": 0, "tmc5130_ofs219_mask": 0, "tmc5130_ofs219_shift": 0, "tmc5130_ofs219_field": 0, "tmc5130_ofs220_mask": 0, "tmc5130_ofs220_shift": 0, "tmc5130_ofs220_field": 0, "tmc5130_ofs221_mask": 0, "tmc5130_ofs221_shift": 0, "tmc5130_ofs221_field": 0, "tmc5130_ofs222_mask": 0, "tmc5130_ofs222_shift": 0, "tmc5130_ofs222_field": 0, "tmc5130_ofs223_mask": 0, "tmc5130_ofs223_shift": 0, "tmc5130_ofs223_field": 0, "tmc5130_ofs224_mask": 0, "tmc5130_ofs224_shift": 0, "tmc5130_ofs224_field": 0, "tmc5130_ofs225_mask": 0, "tmc5130_ofs225_shift": 0, "tmc5130_ofs225_field": 0, "tmc5130_ofs226_mask": 0, "tmc5130_ofs226_shift": 0, "tmc5130_ofs226_field": 0, "tmc5130_ofs227_mask": 0, "tmc5130_ofs227_shift": 0, "tmc5130_ofs227_field": 0, "tmc5130_ofs228_mask": 0, "tmc5130_ofs228_shift": 0, "tmc5130_ofs228_field": 0, "tmc5130_ofs229_mask": 0, "tmc5130_ofs229_shift": 0, "tmc5130_ofs229_field": 0, "tmc5130_ofs230_mask": 0, "tmc5130_ofs230_shift": 0, "tmc5130_ofs230_field": 0, "tmc5130_ofs231_mask": 0, "tmc5130_ofs231_shift": 0, "tmc5130_ofs231_field": 0, "tmc5130_ofs232_mask": 0, "tmc5130_ofs232_shift": 0, "tmc5130_ofs232_field": 0, "tmc5130_ofs233_mask": 0, "tmc5130_ofs233_shift": 0, "tmc5130_ofs233_field": 0, "tmc5130_ofs234_mask": 0, "tmc5130_ofs234_shift": 0, "tmc5130_ofs234_field": 0, "tmc5130_ofs235_mask": 0, "tmc5130_ofs235_shift": 0, "tmc5130_ofs235_field": 0, "tmc5130_ofs236_mask": 0, "tmc5130_ofs236_shift": 0, "tmc5130_ofs236_field": 0, "tmc5130_ofs237_mask": 0, "tmc5130_ofs237_shift": 0, "tmc5130_ofs237_field": 0, "tmc5130_ofs238_mask": 0, "tmc5130_ofs238_shift": 0, "tmc5130_ofs238_field": 0, "tmc5130_ofs239_mask": 0, "tmc5130_ofs239_shift": 0, "tmc5130_ofs239_field": 0, "tmc5130_ofs240_mask": 0, "tmc5130_ofs240_shift": 0, "tmc5130_ofs240_field": 0, "tmc5130_ofs241_mask": 0, "tmc5130_ofs241_shift": 0, "tmc5130_ofs241_field": 0, "tmc5130_ofs242_mask": 0, "tmc5130_ofs242_shift": 0, "tmc5130_ofs242_field": 0, "tmc5130_ofs243_mask": 0, "tmc5130_ofs243_shift": 0, "tmc5130_ofs243_field": 0, "tmc5130_ofs244_mask": 0, "tmc5130_ofs244_shift": 0, "tmc5130_ofs244_field": 0, "tmc5130_ofs245_mask": 0, "tmc5130_ofs245_shift": 0, "tmc5130_ofs245_field": 0, "tmc5130_ofs246_mask": 0, "tmc5130_ofs246_shift": 0, "tmc5130_ofs246_field": 0, "tmc5130_ofs247_mask": 0, "tmc5130_ofs247_shift": 0, "tmc5130_ofs247_field": 0, "tmc5130_ofs248_mask": 0, "tmc5130_ofs248_shift": 0, "tmc5130_ofs248_field": 0, "tmc5130_ofs249_mask": 0, "tmc5130_ofs249_shift": 0, "tmc5130_ofs249_field": 0, "tmc5130_ofs250_mask": 0, "tmc5130_ofs250_shift": 0, "tmc5130_ofs250_field": 0, "tmc5130_ofs251_mask": 0, "tmc5130_ofs251_shift": 0, "tmc5130_ofs251_field": 0, "tmc5130_ofs252_mask": 0, "tmc5130_ofs252_shift": 0, "tmc5130_ofs252_field": 0, "tmc5130_ofs253_mask": 0, "tmc5130_ofs253_shift": 0, "tmc5130_ofs253_field": 0, "tmc5130_ofs254_mask": 0, "tmc5130_ofs254_shift": 0, "tmc5130_ofs254_field": 0, "tmc5130_ofs255_mask": 0, "tmc5130_ofs255_shift": 0, "tmc5130_ofs255_field": 0, "tmc5130_w0_mask": 0, "tmc5130_w0_shift": 0, "tmc5130_w0_field": 0, "tmc5130_w1_mask": 0, "tmc5130_w1_shift": 0, "tmc5130_w1_field": 0, "tmc5130_w2_mask": 0, "tmc5130_w2_shift": 0, "tmc5130_w2_field": 0, "tmc5130_w3_mask": 0, "tmc5130_w3_shift": 0, "tmc5130_w3_field": 0, "tmc5130_x1_mask": 0, "tmc5130_x1_shift": 0, "tmc5130_x1_field": 0, "tmc5130_x2_mask": 0, "tmc5130_x2_shift": 0, "tmc5130_x2_field": 0, "tmc5130_x3_mask": 0, "tmc5130_x3_shift": 0, "tmc5130_x3_field": 0, "tmc5130_start_sin_mask": 0, "tmc5130_start_sin_shift": 0, "tmc5130_start_sin_field": 0, "tmc5130_start_sin90_mask": 0, "tmc5130_start_sin90_shift": 0, "tmc5130_start_sin90_field": 0, "tmc5130_mscnt_mask": 0, "tmc5130_mscnt_shift": 0, "tmc5130_mscnt_field": 0, "tmc5130_cur_a_mask": 0, "tmc5130_cur_a_shift": 0, "tmc5130_cur_a_field": 0, "tmc5130_cur_b_mask": 0, "tmc5130_cur_b_shift": 0, "tmc5130_cur_b_field": 0, "tmc5130_toff_mask": 0, "tmc5130_toff_shift": 0, "tmc5130_toff_field": 0, "tmc5130_tfd_all_mask": 0, "tmc5130_tfd_all_shift": 0, "tmc5130_tfd_all_field": 0, "tmc5130_offset_mask": 0, "tmc5130_offset_shift": 0, "tmc5130_offset_field": 0, "tmc5130_tfd_3_mask": 0, "tmc5130_tfd_3_shift": 0, "tmc5130_tfd_3_field": 0, "tmc5130_disfdcc_mask": 0, "tmc5130_disfdcc_shift": 0, "tmc5130_disfdcc_field": 0, "tmc5130_rndtf_mask": 0, "tmc5130_rndtf_shift": 0, "tmc5130_rndtf_field": 0, "tmc5130_chm_mask": 0, "tmc5130_chm_shift": 0, "tmc5130_chm_field": 0, "tmc5130_tbl_mask": 0, "tmc5130_tbl_shift": 0, "tmc5130_tbl_field": 0, "tmc5130_vsense_mask": 0, "tmc5130_vsense_shift": 0, "tmc5130_vsense_field": 0, "tmc5130_vhighfs_mask": 0, "tmc5130_vhighfs_shift": 0, "tmc5130_vhighfs_field": 0, "tmc5130_vhighchm_mask": 0, "tmc5130_vhighchm_shift": 0, "tmc5130_vhighchm_field": 0, "tmc5130_sync_mask": 0, "tmc5130_sync_shift": 0, "tmc5130_sync_field": 0, "tmc5130_mres_mask": 0, "tmc5130_mres_shift": 0, "tmc5130_mres_field": 0, "tmc5130_intpol_mask": 0, "tmc5130_intpol_shift": 0, "tmc5130_intpol_field": 0, "tmc5130_dedge_mask": 0, "tmc5130_dedge_shift": 0, "tmc5130_dedge_field": 0, "tmc5130_diss2g_mask": 0, "tmc5130_diss2g_shift": 0, "tmc5130_diss2g_field": 0, "tmc5130_hstrt_mask": 0, "tmc5130_hstrt_shift": 0, "tmc5130_hstrt_field": 0, "tmc5130_hend_mask": 0, "tmc5130_hend_shift": 0, "tmc5130_hend_field": 0, "tmc5130_semin_mask": 0, "tmc5130_semin_shift": 0, "tmc5130_semin_field": 0, "tmc5130_seup_mask": 0, "tmc5130_seup_shift": 0, "tmc5130_seup_field": 0, "tmc5130_semax_mask": 0, "tmc5130_semax_shift": 0, "tmc5130_semax_field": 0, "tmc5130_sedn_mask": 0, "tmc5130_sedn_shift": 0, "tmc5130_sedn_field": 0, "tmc5130_seimin_mask": 0, "tmc5130_seimin_shift": 0, "tmc5130_seimin_field": 0, "tmc5130_sgt_mask": 0, "tmc5130_sgt_shift": 0, "tmc5130_sgt_field": 0, "tmc5130_sfilt_mask": 0, "tmc5130_sfilt_shift": 0, "tmc5130_sfilt_field": 0, "tmc5130_dc_time_mask": 0, "tmc5130_dc_time_shift": 0, "tmc5130_dc_time_field": 0, "tmc5130_dc_sg_mask": 0, "tmc5130_dc_sg_shift": 0, "tmc5130_dc_sg_field": 0, "tmc5130_sg_result_mask": 0, "tmc5130_sg_result_shift": 0, "tmc5130_sg_result_field": 0, "tmc5130_fsactive_mask": 0, "tmc5130_fsactive_shift": 0, "tmc5130_fsactive_field": 0, "tmc5130_cs_actual_mask": 0, "tmc5130_cs_actual_shift": 0, "tmc5130_cs_actual_field": 0, "tmc5130_stallguard_mask": 0, "tmc5130_stallguard_shift": 0, "tmc5130_stallguard_field": 0, "tmc5130_ot_mask": 0, "tmc5130_ot_shift": 0, "tmc5130_ot_field": 0, "tmc5130_otpw_mask": 0, "tmc5130_otpw_shift": 0, "tmc5130_otpw_field": 0, "tmc5130_s2ga_mask": 0, "tmc5130_s2ga_shift": 0, "tmc5130_s2ga_field": 0, "tmc5130_s2gb_mask": 0, "tmc5130_s2gb_shift": 0, "tmc5130_s2gb_field": 0, "tmc5130_ola_mask": 0, "tmc5130_ola_shift": 0, "tmc5130_ola_field": 0, "tmc5130_olb_mask": 0, "tmc5130_olb_shift": 0, "tmc5130_olb_field": 0, "tmc5130_stst_mask": 0, "tmc5130_stst_shift": 0, "tmc5130_stst_field": 0, "tmc5130_pwm_ampl_mask": 0, "tmc5130_pwm_ampl_shift": 0, "tmc5130_pwm_ampl_field": 0, "tmc5130_pwm_grad_mask": 0, "tmc5130_pwm_grad_shift": 0, "tmc5130_pwm_grad_field": 0, "tmc5130_pwm_freq_mask": 0, "tmc5130_pwm_freq_shift": 0, "tmc5130_pwm_freq_field": 0, "tmc5130_pwm_autoscale_mask": 0, "tmc5130_pwm_autoscale_shift": 0, "tmc5130_pwm_autoscale_field": 0, "tmc5130_pwm_symmetric_mask": 0, "tmc5130_pwm_symmetric_shift": 0, "tmc5130_pwm_symmetric_field": 0, "tmc5130_freewheel_mask": 0, "tmc5130_freewheel_shift": 0, "tmc5130_freewheel_field": 0, "tmc5130_pwm_scale_mask": 0, "tmc5130_pwm_scale_shift": 0, "tmc5130_pwm_scale_field": 0, "tmc5130_inv_mask": 0, "tmc5130_inv_shift": 0, "tmc5130_inv_field": 0, "tmc5130_maxspeed_mask": 0, "tmc5130_maxspeed_shift": 0, "tmc5130_maxspeed_field": 0, "tmc5130_lost_steps_mask": 0, "tmc5130_lost_steps_shift": 0, "tmc5130_lost_steps_field": 0, "tmc5130_gconf": 0, "tmc5130_gstat": 0, "tmc5130_ifcnt": 0, "tmc5130_slaveconf": 0, "tmc5130_ioin": 0, "tmc5130_x_compar": 0, "tmc5130_ihold_irun": 0, "tmc5130_tpowerdown": 0, "tmc5130_tstep": 0, "tmc5130_tpwmthr": 0, "tmc5130_tcoolthr": 0, "tmc5130_thigh": 0, "tmc5130_rampmod": 0, "tmc5130_xactual": 0, "tmc5130_vactual": 0, "tmc5130_vstart": 0, "tmc5130_a1": 0, "tmc5130_v1": 0, "tmc5130_amax": 0, "tmc5130_vmax": 0, "tmc5130_dmax": 0, "tmc5130_d1": 0, "tmc5130_vstop": 0, "tmc5130_tzerowait": 0, "tmc5130_xtarget": 0, "tmc5130_vdcmin": 0, "tmc5130_swmode": 0, "tmc5130_rampstat": 0, "tmc5130_xlatch": 0, "tmc5130_encmod": 0, "tmc5130_xenc": 0, "tmc5130_enc_const": 0, "tmc5130_enc_statu": 0, "tmc5130_enc_latch": 0, "tmc5130_mslut0": 0, "tmc5130_mslut1": 0, "tmc5130_mslut2": 0, "tmc5130_mslut3": 0, "tmc5130_mslut4": 0, "tmc5130_mslut5": 0, "tmc5130_mslut6": 0, "tmc5130_mslut7": 0, "tmc5130_mslutsel": 0, "tmc5130_mslutstart": 0, "tmc5130_mscnt": 0, "tmc5130_mscuract": 0, "tmc5130_chopconf": 0, "tmc5130_coolconf": 0, "tmc5130_dcctrl": 0, "tmc5130_drvstatu": 0, "tmc5130_pwmconf": 0, "tmc5130_pwmstatu": 0, "tmc5130_encm_ctrl": 0, "tmc5130_lost_step": 0, "tmc5160_readwritearrai": 0, "tmc5160_writedatagram": 0, "tmc5160_writeint": 0, "tmc5160_readint": 0, "tmc5160_init": 0, "tmc5160_fillshadowregist": 0, "tmc5160_reset": 0, "tmc5160_restor": 0, "tmc5160_setregisterresetst": 0, "tmc5160_setcallback": 0, "tmc5160_callback": 0, "tmc5160_periodicjob": 0, "tmc5160_rotat": 0, "tmc5160_right": 0, "tmc5160_left": 0, "tmc5160_stop": 0, "tmc5160_moveto": 0, "tmc5160_movebi": 0, "tmc5160_consistencycheck": 0, "tmc5160_regist": 0, "tmc5160_constant": 0, "tmc5160_field": 0, "tmc5160_field_read": 0, "tmc5160_field_writ": 0, "r09": 0, "tmc5160_defaultregisterresetst": 0, "tmc5160_defaultregisteraccess": 0, "tmc5160_registerconst": 0, "0xc40c001e": 0, "tmc5160_motor": 0, "tmc5160_write_bit": 0, "tmc5160_address_mask": 0, "tmc5160_max_veloc": 0, "tmc5160_max_acceler": 0, "tmc5160_mode_posit": 0, "tmc5160_mode_velpo": 0, "tmc5160_mode_velneg": 0, "tmc5160_mode_hold": 0, "tmc5160_sw_stopl_en": 0, "tmc5160_sw_stopr_en": 0, "tmc5160_sw_stopl_polar": 0, "tmc5160_sw_stopr_polar": 0, "tmc5160_sw_swap_lr": 0, "tmc5160_sw_latch_l_act": 0, "tmc5160_sw_latch_l_inact": 0, "tmc5160_sw_latch_r_act": 0, "tmc5160_sw_latch_r_inact": 0, "tmc5160_sw_latch_enc": 0, "tmc5160_sw_sg_stop": 0, "tmc5160_sw_softstop": 0, "tmc5160_rs_stopl": 0, "tmc5160_rs_stopr": 0, "tmc5160_rs_latchl": 0, "tmc5160_rs_latchr": 0, "tmc5160_rs_ev_stopl": 0, "tmc5160_rs_ev_stopr": 0, "tmc5160_rs_ev_stop_sg": 0, "tmc5160_rs_ev_posreach": 0, "tmc5160_rs_velreach": 0, "tmc5160_rs_posreach": 0, "tmc5160_rs_vzero": 0, "tmc5160_rs_zerowait": 0, "tmc5160_rs_secondmov": 0, "tmc5160_rs_sg": 0, "tmc5160_em_decim": 0, "tmc5160_em_latch_xact": 0, "tmc5160_em_clr_xenc": 0, "tmc5160_em_neg_edg": 0, "tmc5160_em_pos_edg": 0, "tmc5160_em_clr_onc": 0, "tmc5160_em_clr_cont": 0, "tmc5160_em_ignore_ab": 0, "tmc5160_em_pol_n": 0, "tmc5160_em_pol_b": 0, "tmc5160_em_pol_a": 0, "tmc5160_spi_status_reset_flag_mask": 0, "tmc5160_spi_status_reset_flag_shift": 0, "tmc5160_spi_status_driver_error_mask": 0, "tmc5160_spi_status_driver_error_shift": 0, "tmc5160_spi_status_sg2_mask": 0, "tmc5160_spi_status_sg2_shift": 0, "tmc5160_spi_status_standstill_mask": 0, "tmc5160_spi_status_standstill_shift": 0, "tmc5160_spi_status_velocity_reached_mask": 0, "tmc5160_spi_status_velocity_reached_shift": 0, "tmc5160_spi_status_position_reached_mask": 0, "tmc5160_spi_status_position_reached_shift": 0, "tmc5160_spi_status_status_stop_l_mask": 0, "tmc5160_spi_status_status_stop_l_shift": 0, "tmc5160_spi_status_status_stop_r_mask": 0, "tmc5160_spi_status_status_stop_r_shift": 0, "tmc5160_recalibrate_mask": 0, "tmc5160_recalibrate_shift": 0, "tmc5160_faststandstill_mask": 0, "tmc5160_faststandstill_shift": 0, "tmc5160_en_pwm_mode_mask": 0, "tmc5160_en_pwm_mode_shift": 0, "tmc5160_multistep_filt_mask": 0, "tmc5160_multistep_filt_shift": 0, "tmc5160_shaft_mask": 0, "tmc5160_shaft_shift": 0, "tmc5160_diag0_error_only_with_sd_mode1_mask": 0, "tmc5160_diag0_error_only_with_sd_mode1_shift": 0, "tmc5160_diag0_otpw_only_with_sd_mode1_mask": 0, "tmc5160_diag0_otpw_only_with_sd_mode1_shift": 0, "tmc5160_diag0_stall_mask": 0, "tmc5160_diag0_stall_shift": 0, "tmc5160_diag1_stall_mask": 0, "tmc5160_diag1_stall_shift": 0, "tmc5160_diag1_index_mask": 0, "tmc5160_diag1_index_shift": 0, "tmc5160_diag1_onstate_mask": 0, "tmc5160_diag1_onstate_shift": 0, "tmc5160_diag1_steps_skipped_mask": 0, "tmc5160_diag1_steps_skipped_shift": 0, "tmc5160_diag0_int_pushpull_mask": 0, "tmc5160_diag0_int_pushpull_shift": 0, "tmc5160_diag1_poscomp_pushpull_mask": 0, "tmc5160_diag1_poscomp_pushpull_shift": 0, "tmc5160_small_hysteresis_mask": 0, "tmc5160_small_hysteresis_shift": 0, "tmc5160_stop_enable_mask": 0, "tmc5160_stop_enable_shift": 0, "tmc5160_direct_mode_mask": 0, "tmc5160_direct_mode_shift": 0, "tmc5160_test_mode_mask": 0, "tmc5160_test_mode_shift": 0, "tmc5160_diag0_step_mask": 0, "tmc5160_diag0_step_shift": 0, "tmc5160_diag1_dir_mask": 0, "tmc5160_diag1_dir_shift": 0, "tmc5160_reset_mask": 0, "tmc5160_reset_shift": 0, "tmc5160_drv_err_mask": 0, "tmc5160_drv_err_shift": 0, "tmc5160_uv_cp_mask": 0, "tmc5160_uv_cp_shift": 0, "tmc5160_ifcnt_mask": 0, "tmc5160_ifcnt_shift": 0, "tmc5160_slaveaddr_mask": 0, "tmc5160_slaveaddr_shift": 0, "tmc5160_senddelay_mask": 0, "tmc5160_senddelay_shift": 0, "tmc5160_refl_step_mask": 0, "tmc5160_refl_step_shift": 0, "tmc5160_refr_dir_mask": 0, "tmc5160_refr_dir_shift": 0, "tmc5160_encb_dcen_cfg4_mask": 0, "tmc5160_encb_dcen_cfg4_shift": 0, "tmc5160_enca_dcin_cfg5_mask": 0, "tmc5160_enca_dcin_cfg5_shift": 0, "tmc5160_drv_enn_cfg6_mask": 0, "tmc5160_drv_enn_cfg6_shift": 0, "tmc5160_enc_n_dco_mask": 0, "tmc5160_enc_n_dco_shift": 0, "tmc5160_sd_mode_mask": 0, "tmc5160_sd_mode_shift": 0, "tmc5160_swcomp_in_mask": 0, "tmc5160_swcomp_in_shift": 0, "tmc5160_version_mask": 0, "tmc5160_version_shift": 0, "tmc5160_output_pin_polarity_mask": 0, "tmc5160_output_pin_polarity_shift": 0, "tmc5160_x_compare_mask": 0, "tmc5160_x_compare_shift": 0, "tmc5160_otpbit_mask": 0, "tmc5160_otpbit_shift": 0, "tmc5160_otpbyte_mask": 0, "tmc5160_otpbyte_shift": 0, "tmc5160_otpmagic_mask": 0, "tmc5160_otpmagic_shift": 0, "tmc5160_otp_tbl_mask": 0, "tmc5160_otp_tbl_shift": 0, "tmc5160_otp_bbm_mask": 0, "tmc5160_otp_bbm_shift": 0, "tmc5160_otp_s2_level_mask": 0, "tmc5160_otp_s2_level_shift": 0, "tmc5160_otp_fclktrim_mask": 0, "tmc5160_otp_fclktrim_shift": 0, "tmc5160_fclktrim_mask": 0, "tmc5160_fclktrim_shift": 0, "tmc5160_s2vs_level_mask": 0, "tmc5160_s2vs_level_shift": 0, "tmc5160_s2gnd_level_mask": 0, "tmc5160_s2gnd_level_shift": 0, "tmc5160_shortfilter_mask": 0, "tmc5160_shortfilter_shift": 0, "tmc5160_shortdelay_mask": 0, "tmc5160_shortdelay_shift": 0, "tmc5160_bbmtime_mask": 0, "tmc5160_bbmtime_shift": 0, "tmc5160_bbmclks_mask": 0, "tmc5160_bbmclks_shift": 0, "tmc5160_otselect_mask": 0, "tmc5160_otselect_shift": 0, "tmc5160_drvstrength_mask": 0, "tmc5160_drvstrength_shift": 0, "tmc5160_filt_isense_mask": 0, "tmc5160_filt_isense_shift": 0, "tmc5160_global_scaler_mask": 0, "tmc5160_global_scaler_shift": 0, "tmc5160__mask": 0, "tmc5160__shift": 0, "tmc5160_ihold_mask": 0, "tmc5160_ihold_shift": 0, "tmc5160_irun_mask": 0, "tmc5160_irun_shift": 0, "tmc5160_iholddelay_mask": 0, "tmc5160_iholddelay_shift": 0, "tmc5160_tpowerdown_mask": 0, "tmc5160_tpowerdown_shift": 0, "tmc5160_tstep_mask": 0, "tmc5160_tstep_shift": 0, "tmc5160_tpwmthrs_mask": 0, "tmc5160_tpwmthrs_shift": 0, "tmc5160_tcoolthrs_mask": 0, "tmc5160_tcoolthrs_shift": 0, "tmc5160_thigh_mask": 0, "tmc5160_thigh_shift": 0, "tmc5160_rampmode_mask": 0, "tmc5160_rampmode_shift": 0, "tmc5160_xactual_mask": 0, "tmc5160_xactual_shift": 0, "tmc5160_vactual_mask": 0, "tmc5160_vactual_shift": 0, "tmc5160_vstart_mask": 0, "tmc5160_vstart_shift": 0, "tmc5160_a1_mask": 0, "tmc5160_a1_shift": 0, "tmc5160_v1__mask": 0, "tmc5160_v1__shift": 0, "tmc5160_amax_mask": 0, "tmc5160_amax_shift": 0, "tmc5160_vmax_mask": 0, "tmc5160_vmax_shift": 0, "tmc5160_dmax_mask": 0, "tmc5160_dmax_shift": 0, "tmc5160_d1_mask": 0, "tmc5160_d1_shift": 0, "tmc5160_vstop_mask": 0, "tmc5160_vstop_shift": 0, "tmc5160_tzerowait_mask": 0, "tmc5160_tzerowait_shift": 0, "tmc5160_xtarget_mask": 0, "tmc5160_xtarget_shift": 0, "tmc5160_vdcmin_mask": 0, "tmc5160_vdcmin_shift": 0, "tmc5160_stop_l_enable_mask": 0, "tmc5160_stop_l_enable_shift": 0, "tmc5160_stop_r_enable_mask": 0, "tmc5160_stop_r_enable_shift": 0, "tmc5160_pol_stop_l_mask": 0, "tmc5160_pol_stop_l_shift": 0, "tmc5160_pol_stop_r_mask": 0, "tmc5160_pol_stop_r_shift": 0, "tmc5160_swap_lr_mask": 0, "tmc5160_swap_lr_shift": 0, "tmc5160_latch_l_active_mask": 0, "tmc5160_latch_l_active_shift": 0, "tmc5160_latch_l_inactive_mask": 0, "tmc5160_latch_l_inactive_shift": 0, "tmc5160_latch_r_active_mask": 0, "tmc5160_latch_r_active_shift": 0, "tmc5160_latch_r_inactive_mask": 0, "tmc5160_latch_r_inactive_shift": 0, "tmc5160_en_latch_encoder_mask": 0, "tmc5160_en_latch_encoder_shift": 0, "tmc5160_sg_stop_mask": 0, "tmc5160_sg_stop_shift": 0, "tmc5160_en_softstop_mask": 0, "tmc5160_en_softstop_shift": 0, "tmc5160_status_stop_l_mask": 0, "tmc5160_status_stop_l_shift": 0, "tmc5160_status_stop_r_mask": 0, "tmc5160_status_stop_r_shift": 0, "tmc5160_status_latch_l_mask": 0, "tmc5160_status_latch_l_shift": 0, "tmc5160_status_latch_r_mask": 0, "tmc5160_status_latch_r_shift": 0, "tmc5160_event_stop_l_mask": 0, "tmc5160_event_stop_l_shift": 0, "tmc5160_event_stop_r_mask": 0, "tmc5160_event_stop_r_shift": 0, "tmc5160_event_stop_sg_mask": 0, "tmc5160_event_stop_sg_shift": 0, "tmc5160_event_pos_reached_mask": 0, "tmc5160_event_pos_reached_shift": 0, "tmc5160_velocity_reached_mask": 0, "tmc5160_velocity_reached_shift": 0, "tmc5160_position_reached_mask": 0, "tmc5160_position_reached_shift": 0, "tmc5160_vzero_mask": 0, "tmc5160_vzero_shift": 0, "tmc5160_t_zerowait_active_mask": 0, "tmc5160_t_zerowait_active_shift": 0, "tmc5160_second_move_mask": 0, "tmc5160_second_move_shift": 0, "tmc5160_status_sg_mask": 0, "tmc5160_status_sg_shift": 0, "tmc5160_xlatch_mask": 0, "tmc5160_xlatch_shift": 0, "tmc5160_pol_a_mask": 0, "tmc5160_pol_a_shift": 0, "tmc5160_pol_b_mask": 0, "tmc5160_pol_b_shift": 0, "tmc5160_pol_n_mask": 0, "tmc5160_pol_n_shift": 0, "tmc5160_ignore_ab_mask": 0, "tmc5160_ignore_ab_shift": 0, "tmc5160_clr_cont_mask": 0, "tmc5160_clr_cont_shift": 0, "tmc5160_clr_once_mask": 0, "tmc5160_clr_once_shift": 0, "tmc5160_pos_edgeneg_edge_mask": 0, "tmc5160_pos_edgeneg_edge_shift": 0, "tmc5160_clr_enc_x_mask": 0, "tmc5160_clr_enc_x_shift": 0, "tmc5160_latch_x_act_mask": 0, "tmc5160_latch_x_act_shift": 0, "tmc5160_enc_sel_decimal_mask": 0, "tmc5160_enc_sel_decimal_shift": 0, "tmc5160_x_enc_mask": 0, "tmc5160_x_enc_shift": 0, "tmc5160_integer_mask": 0, "tmc5160_integer_shift": 0, "tmc5160_fractional_mask": 0, "tmc5160_fractional_shift": 0, "tmc5160_n_event_mask": 0, "tmc5160_n_event_shift": 0, "tmc5160_deviation_warn_mask": 0, "tmc5160_deviation_warn_shift": 0, "tmc5160_enc_latch_mask": 0, "tmc5160_enc_latch_shift": 0, "tmc5160_enc_deviation_mask": 0, "tmc5160_enc_deviation_shift": 0, "tmc5160_ofs0_mask": 0, "tmc5160_ofs0_shift": 0, "tmc5160_ofs1_mask": 0, "tmc5160_ofs1_shift": 0, "tmc5160_ofs2_mask": 0, "tmc5160_ofs2_shift": 0, "tmc5160_ofs3_mask": 0, "tmc5160_ofs3_shift": 0, "tmc5160_ofs4_mask": 0, "tmc5160_ofs4_shift": 0, "tmc5160_ofs5_mask": 0, "tmc5160_ofs5_shift": 0, "tmc5160_ofs6_mask": 0, "tmc5160_ofs6_shift": 0, "tmc5160_ofs7_mask": 0, "tmc5160_ofs7_shift": 0, "tmc5160_ofs8_mask": 0, "tmc5160_ofs8_shift": 0, "tmc5160_ofs9_mask": 0, "tmc5160_ofs9_shift": 0, "tmc5160_ofs10_mask": 0, "tmc5160_ofs10_shift": 0, "tmc5160_ofs11_mask": 0, "tmc5160_ofs11_shift": 0, "tmc5160_ofs12_mask": 0, "tmc5160_ofs12_shift": 0, "tmc5160_ofs13_mask": 0, "tmc5160_ofs13_shift": 0, "tmc5160_ofs14_mask": 0, "tmc5160_ofs14_shift": 0, "tmc5160_ofs15_mask": 0, "tmc5160_ofs15_shift": 0, "tmc5160_ofs16_mask": 0, "tmc5160_ofs16_shift": 0, "tmc5160_ofs17_mask": 0, "tmc5160_ofs17_shift": 0, "tmc5160_ofs18_mask": 0, "tmc5160_ofs18_shift": 0, "tmc5160_ofs19_mask": 0, "tmc5160_ofs19_shift": 0, "tmc5160_ofs20_mask": 0, "tmc5160_ofs20_shift": 0, "tmc5160_ofs21_mask": 0, "tmc5160_ofs21_shift": 0, "tmc5160_ofs22_mask": 0, "tmc5160_ofs22_shift": 0, "tmc5160_ofs23_mask": 0, "tmc5160_ofs23_shift": 0, "tmc5160_ofs24_mask": 0, "tmc5160_ofs24_shift": 0, "tmc5160_ofs25_mask": 0, "tmc5160_ofs25_shift": 0, "tmc5160_ofs26_mask": 0, "tmc5160_ofs26_shift": 0, "tmc5160_ofs27_mask": 0, "tmc5160_ofs27_shift": 0, "tmc5160_ofs28_mask": 0, "tmc5160_ofs28_shift": 0, "tmc5160_ofs29_mask": 0, "tmc5160_ofs29_shift": 0, "tmc5160_ofs30_mask": 0, "tmc5160_ofs30_shift": 0, "tmc5160_ofs31_mask": 0, "tmc5160_ofs31_shift": 0, "tmc5160_ofs32_mask": 0, "tmc5160_ofs32_shift": 0, "tmc5160_ofs33_mask": 0, "tmc5160_ofs33_shift": 0, "tmc5160_ofs34_mask": 0, "tmc5160_ofs34_shift": 0, "tmc5160_ofs35_mask": 0, "tmc5160_ofs35_shift": 0, "tmc5160_ofs36_mask": 0, "tmc5160_ofs36_shift": 0, "tmc5160_ofs37_mask": 0, "tmc5160_ofs37_shift": 0, "tmc5160_ofs38_mask": 0, "tmc5160_ofs38_shift": 0, "tmc5160_ofs39_mask": 0, "tmc5160_ofs39_shift": 0, "tmc5160_ofs40_mask": 0, "tmc5160_ofs40_shift": 0, "tmc5160_ofs41_mask": 0, "tmc5160_ofs41_shift": 0, "tmc5160_ofs42_mask": 0, "tmc5160_ofs42_shift": 0, "tmc5160_ofs43_mask": 0, "tmc5160_ofs43_shift": 0, "tmc5160_ofs44_mask": 0, "tmc5160_ofs44_shift": 0, "tmc5160_ofs45_mask": 0, "tmc5160_ofs45_shift": 0, "tmc5160_ofs46_mask": 0, "tmc5160_ofs46_shift": 0, "tmc5160_ofs47_mask": 0, "tmc5160_ofs47_shift": 0, "tmc5160_ofs48_mask": 0, "tmc5160_ofs48_shift": 0, "tmc5160_ofs49_mask": 0, "tmc5160_ofs49_shift": 0, "tmc5160_ofs50_mask": 0, "tmc5160_ofs50_shift": 0, "tmc5160_ofs51_mask": 0, "tmc5160_ofs51_shift": 0, "tmc5160_ofs52_mask": 0, "tmc5160_ofs52_shift": 0, "tmc5160_ofs53_mask": 0, "tmc5160_ofs53_shift": 0, "tmc5160_ofs54_mask": 0, "tmc5160_ofs54_shift": 0, "tmc5160_ofs55_mask": 0, "tmc5160_ofs55_shift": 0, "tmc5160_ofs56_mask": 0, "tmc5160_ofs56_shift": 0, "tmc5160_ofs57_mask": 0, "tmc5160_ofs57_shift": 0, "tmc5160_ofs58_mask": 0, "tmc5160_ofs58_shift": 0, "tmc5160_ofs59_mask": 0, "tmc5160_ofs59_shift": 0, "tmc5160_ofs60_mask": 0, "tmc5160_ofs60_shift": 0, "tmc5160_ofs61_mask": 0, "tmc5160_ofs61_shift": 0, "tmc5160_ofs62_mask": 0, "tmc5160_ofs62_shift": 0, "tmc5160_ofs63_mask": 0, "tmc5160_ofs63_shift": 0, "tmc5160_ofs64_mask": 0, "tmc5160_ofs64_shift": 0, "tmc5160_ofs65_mask": 0, "tmc5160_ofs65_shift": 0, "tmc5160_ofs66_mask": 0, "tmc5160_ofs66_shift": 0, "tmc5160_ofs67_mask": 0, "tmc5160_ofs67_shift": 0, "tmc5160_ofs68_mask": 0, "tmc5160_ofs68_shift": 0, "tmc5160_ofs69_mask": 0, "tmc5160_ofs69_shift": 0, "tmc5160_ofs70_mask": 0, "tmc5160_ofs70_shift": 0, "tmc5160_ofs71_mask": 0, "tmc5160_ofs71_shift": 0, "tmc5160_ofs72_mask": 0, "tmc5160_ofs72_shift": 0, "tmc5160_ofs73_mask": 0, "tmc5160_ofs73_shift": 0, "tmc5160_ofs74_mask": 0, "tmc5160_ofs74_shift": 0, "tmc5160_ofs75_mask": 0, "tmc5160_ofs75_shift": 0, "tmc5160_ofs76_mask": 0, "tmc5160_ofs76_shift": 0, "tmc5160_ofs77_mask": 0, "tmc5160_ofs77_shift": 0, "tmc5160_ofs78_mask": 0, "tmc5160_ofs78_shift": 0, "tmc5160_ofs79_mask": 0, "tmc5160_ofs79_shift": 0, "tmc5160_ofs80_mask": 0, "tmc5160_ofs80_shift": 0, "tmc5160_ofs81_mask": 0, "tmc5160_ofs81_shift": 0, "tmc5160_ofs82_mask": 0, "tmc5160_ofs82_shift": 0, "tmc5160_ofs83_mask": 0, "tmc5160_ofs83_shift": 0, "tmc5160_ofs84_mask": 0, "tmc5160_ofs84_shift": 0, "tmc5160_ofs85_mask": 0, "tmc5160_ofs85_shift": 0, "tmc5160_ofs86_mask": 0, "tmc5160_ofs86_shift": 0, "tmc5160_ofs87_mask": 0, "tmc5160_ofs87_shift": 0, "tmc5160_ofs88_mask": 0, "tmc5160_ofs88_shift": 0, "tmc5160_ofs89_mask": 0, "tmc5160_ofs89_shift": 0, "tmc5160_ofs90_mask": 0, "tmc5160_ofs90_shift": 0, "tmc5160_ofs91_mask": 0, "tmc5160_ofs91_shift": 0, "tmc5160_ofs92_mask": 0, "tmc5160_ofs92_shift": 0, "tmc5160_ofs93_mask": 0, "tmc5160_ofs93_shift": 0, "tmc5160_ofs94_mask": 0, "tmc5160_ofs94_shift": 0, "tmc5160_ofs95_mask": 0, "tmc5160_ofs95_shift": 0, "tmc5160_ofs96_mask": 0, "tmc5160_ofs96_shift": 0, "tmc5160_ofs97_mask": 0, "tmc5160_ofs97_shift": 0, "tmc5160_ofs98_mask": 0, "tmc5160_ofs98_shift": 0, "tmc5160_ofs99_mask": 0, "tmc5160_ofs99_shift": 0, "tmc5160_ofs100_mask": 0, "tmc5160_ofs100_shift": 0, "tmc5160_ofs101_mask": 0, "tmc5160_ofs101_shift": 0, "tmc5160_ofs102_mask": 0, "tmc5160_ofs102_shift": 0, "tmc5160_ofs103_mask": 0, "tmc5160_ofs103_shift": 0, "tmc5160_ofs104_mask": 0, "tmc5160_ofs104_shift": 0, "tmc5160_ofs105_mask": 0, "tmc5160_ofs105_shift": 0, "tmc5160_ofs106_mask": 0, "tmc5160_ofs106_shift": 0, "tmc5160_ofs107_mask": 0, "tmc5160_ofs107_shift": 0, "tmc5160_ofs108_mask": 0, "tmc5160_ofs108_shift": 0, "tmc5160_ofs109_mask": 0, "tmc5160_ofs109_shift": 0, "tmc5160_ofs110_mask": 0, "tmc5160_ofs110_shift": 0, "tmc5160_ofs111_mask": 0, "tmc5160_ofs111_shift": 0, "tmc5160_ofs112_mask": 0, "tmc5160_ofs112_shift": 0, "tmc5160_ofs113_mask": 0, "tmc5160_ofs113_shift": 0, "tmc5160_ofs114_mask": 0, "tmc5160_ofs114_shift": 0, "tmc5160_ofs115_mask": 0, "tmc5160_ofs115_shift": 0, "tmc5160_ofs116_mask": 0, "tmc5160_ofs116_shift": 0, "tmc5160_ofs117_mask": 0, "tmc5160_ofs117_shift": 0, "tmc5160_ofs118_mask": 0, "tmc5160_ofs118_shift": 0, "tmc5160_ofs119_mask": 0, "tmc5160_ofs119_shift": 0, "tmc5160_ofs120_mask": 0, "tmc5160_ofs120_shift": 0, "tmc5160_ofs121_mask": 0, "tmc5160_ofs121_shift": 0, "tmc5160_ofs122_mask": 0, "tmc5160_ofs122_shift": 0, "tmc5160_ofs123_mask": 0, "tmc5160_ofs123_shift": 0, "tmc5160_ofs124_mask": 0, "tmc5160_ofs124_shift": 0, "tmc5160_ofs125_mask": 0, "tmc5160_ofs125_shift": 0, "tmc5160_ofs126_mask": 0, "tmc5160_ofs126_shift": 0, "tmc5160_ofs127_mask": 0, "tmc5160_ofs127_shift": 0, "tmc5160_ofs128_mask": 0, "tmc5160_ofs128_shift": 0, "tmc5160_ofs129_mask": 0, "tmc5160_ofs129_shift": 0, "tmc5160_ofs130_mask": 0, "tmc5160_ofs130_shift": 0, "tmc5160_ofs131_mask": 0, "tmc5160_ofs131_shift": 0, "tmc5160_ofs132_mask": 0, "tmc5160_ofs132_shift": 0, "tmc5160_ofs133_mask": 0, "tmc5160_ofs133_shift": 0, "tmc5160_ofs134_mask": 0, "tmc5160_ofs134_shift": 0, "tmc5160_ofs135_mask": 0, "tmc5160_ofs135_shift": 0, "tmc5160_ofs136_mask": 0, "tmc5160_ofs136_shift": 0, "tmc5160_ofs137_mask": 0, "tmc5160_ofs137_shift": 0, "tmc5160_ofs138_mask": 0, "tmc5160_ofs138_shift": 0, "tmc5160_ofs139_mask": 0, "tmc5160_ofs139_shift": 0, "tmc5160_ofs140_mask": 0, "tmc5160_ofs140_shift": 0, "tmc5160_ofs141_mask": 0, "tmc5160_ofs141_shift": 0, "tmc5160_ofs142_mask": 0, "tmc5160_ofs142_shift": 0, "tmc5160_ofs143_mask": 0, "tmc5160_ofs143_shift": 0, "tmc5160_ofs144_mask": 0, "tmc5160_ofs144_shift": 0, "tmc5160_ofs145_mask": 0, "tmc5160_ofs145_shift": 0, "tmc5160_ofs146_mask": 0, "tmc5160_ofs146_shift": 0, "tmc5160_ofs147_mask": 0, "tmc5160_ofs147_shift": 0, "tmc5160_ofs148_mask": 0, "tmc5160_ofs148_shift": 0, "tmc5160_ofs149_mask": 0, "tmc5160_ofs149_shift": 0, "tmc5160_ofs150_mask": 0, "tmc5160_ofs150_shift": 0, "tmc5160_ofs151_mask": 0, "tmc5160_ofs151_shift": 0, "tmc5160_ofs152_mask": 0, "tmc5160_ofs152_shift": 0, "tmc5160_ofs153_mask": 0, "tmc5160_ofs153_shift": 0, "tmc5160_ofs154_mask": 0, "tmc5160_ofs154_shift": 0, "tmc5160_ofs155_mask": 0, "tmc5160_ofs155_shift": 0, "tmc5160_ofs156_mask": 0, "tmc5160_ofs156_shift": 0, "tmc5160_ofs157_mask": 0, "tmc5160_ofs157_shift": 0, "tmc5160_ofs158_mask": 0, "tmc5160_ofs158_shift": 0, "tmc5160_ofs159_mask": 0, "tmc5160_ofs159_shift": 0, "tmc5160_ofs160_mask": 0, "tmc5160_ofs160_shift": 0, "tmc5160_ofs161_mask": 0, "tmc5160_ofs161_shift": 0, "tmc5160_ofs162_mask": 0, "tmc5160_ofs162_shift": 0, "tmc5160_ofs163_mask": 0, "tmc5160_ofs163_shift": 0, "tmc5160_ofs164_mask": 0, "tmc5160_ofs164_shift": 0, "tmc5160_ofs165_mask": 0, "tmc5160_ofs165_shift": 0, "tmc5160_ofs166_mask": 0, "tmc5160_ofs166_shift": 0, "tmc5160_ofs167_mask": 0, "tmc5160_ofs167_shift": 0, "tmc5160_ofs168_mask": 0, "tmc5160_ofs168_shift": 0, "tmc5160_ofs169_mask": 0, "tmc5160_ofs169_shift": 0, "tmc5160_ofs170_mask": 0, "tmc5160_ofs170_shift": 0, "tmc5160_ofs171_mask": 0, "tmc5160_ofs171_shift": 0, "tmc5160_ofs172_mask": 0, "tmc5160_ofs172_shift": 0, "tmc5160_ofs173_mask": 0, "tmc5160_ofs173_shift": 0, "tmc5160_ofs174_mask": 0, "tmc5160_ofs174_shift": 0, "tmc5160_ofs175_mask": 0, "tmc5160_ofs175_shift": 0, "tmc5160_ofs176_mask": 0, "tmc5160_ofs176_shift": 0, "tmc5160_ofs177_mask": 0, "tmc5160_ofs177_shift": 0, "tmc5160_ofs178_mask": 0, "tmc5160_ofs178_shift": 0, "tmc5160_ofs179_mask": 0, "tmc5160_ofs179_shift": 0, "tmc5160_ofs180_mask": 0, "tmc5160_ofs180_shift": 0, "tmc5160_ofs181_mask": 0, "tmc5160_ofs181_shift": 0, "tmc5160_ofs182_mask": 0, "tmc5160_ofs182_shift": 0, "tmc5160_ofs183_mask": 0, "tmc5160_ofs183_shift": 0, "tmc5160_ofs184_mask": 0, "tmc5160_ofs184_shift": 0, "tmc5160_ofs185_mask": 0, "tmc5160_ofs185_shift": 0, "tmc5160_ofs186_mask": 0, "tmc5160_ofs186_shift": 0, "tmc5160_ofs187_mask": 0, "tmc5160_ofs187_shift": 0, "tmc5160_ofs188_mask": 0, "tmc5160_ofs188_shift": 0, "tmc5160_ofs189_mask": 0, "tmc5160_ofs189_shift": 0, "tmc5160_ofs190_mask": 0, "tmc5160_ofs190_shift": 0, "tmc5160_ofs191_mask": 0, "tmc5160_ofs191_shift": 0, "tmc5160_ofs192_mask": 0, "tmc5160_ofs192_shift": 0, "tmc5160_ofs193_mask": 0, "tmc5160_ofs193_shift": 0, "tmc5160_ofs194_mask": 0, "tmc5160_ofs194_shift": 0, "tmc5160_ofs195_mask": 0, "tmc5160_ofs195_shift": 0, "tmc5160_ofs196_mask": 0, "tmc5160_ofs196_shift": 0, "tmc5160_ofs197_mask": 0, "tmc5160_ofs197_shift": 0, "tmc5160_ofs198_mask": 0, "tmc5160_ofs198_shift": 0, "tmc5160_ofs199_mask": 0, "tmc5160_ofs199_shift": 0, "tmc5160_ofs200_mask": 0, "tmc5160_ofs200_shift": 0, "tmc5160_ofs201_mask": 0, "tmc5160_ofs201_shift": 0, "tmc5160_ofs202_mask": 0, "tmc5160_ofs202_shift": 0, "tmc5160_ofs203_mask": 0, "tmc5160_ofs203_shift": 0, "tmc5160_ofs204_mask": 0, "tmc5160_ofs204_shift": 0, "tmc5160_ofs205_mask": 0, "tmc5160_ofs205_shift": 0, "tmc5160_ofs206_mask": 0, "tmc5160_ofs206_shift": 0, "tmc5160_ofs207_mask": 0, "tmc5160_ofs207_shift": 0, "tmc5160_ofs208_mask": 0, "tmc5160_ofs208_shift": 0, "tmc5160_ofs209_mask": 0, "tmc5160_ofs209_shift": 0, "tmc5160_ofs210_mask": 0, "tmc5160_ofs210_shift": 0, "tmc5160_ofs211_mask": 0, "tmc5160_ofs211_shift": 0, "tmc5160_ofs212_mask": 0, "tmc5160_ofs212_shift": 0, "tmc5160_ofs213_mask": 0, "tmc5160_ofs213_shift": 0, "tmc5160_ofs214_mask": 0, "tmc5160_ofs214_shift": 0, "tmc5160_ofs215_mask": 0, "tmc5160_ofs215_shift": 0, "tmc5160_ofs216_mask": 0, "tmc5160_ofs216_shift": 0, "tmc5160_ofs217_mask": 0, "tmc5160_ofs217_shift": 0, "tmc5160_ofs218_mask": 0, "tmc5160_ofs218_shift": 0, "tmc5160_ofs219_mask": 0, "tmc5160_ofs219_shift": 0, "tmc5160_ofs220_mask": 0, "tmc5160_ofs220_shift": 0, "tmc5160_ofs221_mask": 0, "tmc5160_ofs221_shift": 0, "tmc5160_ofs222_mask": 0, "tmc5160_ofs222_shift": 0, "tmc5160_ofs223_mask": 0, "tmc5160_ofs223_shift": 0, "tmc5160_ofs224_mask": 0, "tmc5160_ofs224_shift": 0, "tmc5160_ofs225_mask": 0, "tmc5160_ofs225_shift": 0, "tmc5160_ofs226_mask": 0, "tmc5160_ofs226_shift": 0, "tmc5160_ofs227_mask": 0, "tmc5160_ofs227_shift": 0, "tmc5160_ofs228_mask": 0, "tmc5160_ofs228_shift": 0, "tmc5160_ofs229_mask": 0, "tmc5160_ofs229_shift": 0, "tmc5160_ofs230_mask": 0, "tmc5160_ofs230_shift": 0, "tmc5160_ofs231_mask": 0, "tmc5160_ofs231_shift": 0, "tmc5160_ofs232_mask": 0, "tmc5160_ofs232_shift": 0, "tmc5160_ofs233_mask": 0, "tmc5160_ofs233_shift": 0, "tmc5160_ofs234_mask": 0, "tmc5160_ofs234_shift": 0, "tmc5160_ofs235_mask": 0, "tmc5160_ofs235_shift": 0, "tmc5160_ofs236_mask": 0, "tmc5160_ofs236_shift": 0, "tmc5160_ofs237_mask": 0, "tmc5160_ofs237_shift": 0, "tmc5160_ofs238_mask": 0, "tmc5160_ofs238_shift": 0, "tmc5160_ofs239_mask": 0, "tmc5160_ofs239_shift": 0, "tmc5160_ofs240_mask": 0, "tmc5160_ofs240_shift": 0, "tmc5160_ofs241_mask": 0, "tmc5160_ofs241_shift": 0, "tmc5160_ofs242_mask": 0, "tmc5160_ofs242_shift": 0, "tmc5160_ofs243_mask": 0, "tmc5160_ofs243_shift": 0, "tmc5160_ofs244_mask": 0, "tmc5160_ofs244_shift": 0, "tmc5160_ofs245_mask": 0, "tmc5160_ofs245_shift": 0, "tmc5160_ofs246_mask": 0, "tmc5160_ofs246_shift": 0, "tmc5160_ofs247_mask": 0, "tmc5160_ofs247_shift": 0, "tmc5160_ofs248_mask": 0, "tmc5160_ofs248_shift": 0, "tmc5160_ofs249_mask": 0, "tmc5160_ofs249_shift": 0, "tmc5160_ofs250_mask": 0, "tmc5160_ofs250_shift": 0, "tmc5160_ofs251_mask": 0, "tmc5160_ofs251_shift": 0, "tmc5160_ofs252_mask": 0, "tmc5160_ofs252_shift": 0, "tmc5160_ofs253_mask": 0, "tmc5160_ofs253_shift": 0, "tmc5160_ofs254_mask": 0, "tmc5160_ofs254_shift": 0, "tmc5160_ofs255_mask": 0, "tmc5160_ofs255_shift": 0, "tmc5160_w0_mask": 0, "tmc5160_w0_shift": 0, "tmc5160_w1_mask": 0, "tmc5160_w1_shift": 0, "tmc5160_w2_mask": 0, "tmc5160_w2_shift": 0, "tmc5160_w3_mask": 0, "tmc5160_w3_shift": 0, "tmc5160_x1_mask": 0, "tmc5160_x1_shift": 0, "tmc5160_x2_mask": 0, "tmc5160_x2_shift": 0, "tmc5160_x3_mask": 0, "tmc5160_x3_shift": 0, "tmc5160_start_sin_mask": 0, "tmc5160_start_sin_shift": 0, "tmc5160_start_sin90_mask": 0, "tmc5160_start_sin90_shift": 0, "tmc5160_mscnt_mask": 0, "tmc5160_mscnt_shift": 0, "tmc5160_cur_a_mask": 0, "tmc5160_cur_a_shift": 0, "tmc5160_cur_b_mask": 0, "tmc5160_cur_b_shift": 0, "tmc5160_toff_mask": 0, "tmc5160_toff_shift": 0, "tmc5160_tfd_all_mask": 0, "tmc5160_tfd_all_shift": 0, "tmc5160_offset_mask": 0, "tmc5160_offset_shift": 0, "tmc5160_tfd_3_mask": 0, "tmc5160_tfd_3_shift": 0, "tmc5160_disfdcc_mask": 0, "tmc5160_disfdcc_shift": 0, "tmc5160_chm_mask": 0, "tmc5160_chm_shift": 0, "tmc5160_tbl_mask": 0, "tmc5160_tbl_shift": 0, "tmc5160_vhighfs_mask": 0, "tmc5160_vhighfs_shift": 0, "tmc5160_vhighchm_mask": 0, "tmc5160_vhighchm_shift": 0, "tmc5160_tpfd_mask": 0, "tmc5160_tpfd_shift": 0, "tmc5160_mres_mask": 0, "tmc5160_mres_shift": 0, "tmc5160_intpol_mask": 0, "tmc5160_intpol_shift": 0, "tmc5160_dedge_mask": 0, "tmc5160_dedge_shift": 0, "tmc5160_diss2g_mask": 0, "tmc5160_diss2g_shift": 0, "tmc5160_diss2vs_mask": 0, "tmc5160_diss2vs_shift": 0, "tmc5160_rndtf_mask": 0, "tmc5160_rndtf_shift": 0, "tmc5160_vsense_mask": 0, "tmc5160_vsense_shift": 0, "tmc5160_hstrt_mask": 0, "tmc5160_hstrt_shift": 0, "tmc5160_hend_mask": 0, "tmc5160_hend_shift": 0, "tmc5160_semin_mask": 0, "tmc5160_semin_shift": 0, "tmc5160_seup_mask": 0, "tmc5160_seup_shift": 0, "tmc5160_semax_mask": 0, "tmc5160_semax_shift": 0, "tmc5160_sedn_mask": 0, "tmc5160_sedn_shift": 0, "tmc5160_seimin_mask": 0, "tmc5160_seimin_shift": 0, "tmc5160_sgt_mask": 0, "tmc5160_sgt_shift": 0, "tmc5160_sfilt_mask": 0, "tmc5160_sfilt_shift": 0, "tmc5160_dc_time_mask": 0, "tmc5160_dc_time_shift": 0, "tmc5160_dc_sg_mask": 0, "tmc5160_dc_sg_shift": 0, "tmc5160_sg_result_mask": 0, "tmc5160_sg_result_shift": 0, "tmc5160_s2vsa_mask": 0, "tmc5160_s2vsa_shift": 0, "tmc5160_s2vsb_mask": 0, "tmc5160_s2vsb_shift": 0, "tmc5160_stealth_mask": 0, "tmc5160_stealth_shift": 0, "tmc5160_fsactive_mask": 0, "tmc5160_fsactive_shift": 0, "tmc5160_cs_actual_mask": 0, "tmc5160_cs_actual_shift": 0, "tmc5160_stallguard_mask": 0, "tmc5160_stallguard_shift": 0, "tmc5160_ot_mask": 0, "tmc5160_ot_shift": 0, "tmc5160_otpw_mask": 0, "tmc5160_otpw_shift": 0, "tmc5160_s2ga_mask": 0, "tmc5160_s2ga_shift": 0, "tmc5160_s2gb_mask": 0, "tmc5160_s2gb_shift": 0, "tmc5160_ola_mask": 0, "tmc5160_ola_shift": 0, "tmc5160_olb_mask": 0, "tmc5160_olb_shift": 0, "tmc5160_stst_mask": 0, "tmc5160_stst_shift": 0, "tmc5160_pwm_ofs_mask": 0, "tmc5160_pwm_ofs_shift": 0, "tmc5160_pwm_grad_mask": 0, "tmc5160_pwm_grad_shift": 0, "tmc5160_pwm_freq_mask": 0, "tmc5160_pwm_freq_shift": 0, "tmc5160_pwm_autoscale_mask": 0, "tmc5160_pwm_autoscale_shift": 0, "tmc5160_pwm_autograd_mask": 0, "tmc5160_pwm_autograd_shift": 0, "tmc5160_freewheel_mask": 0, "tmc5160_freewheel_shift": 0, "tmc5160_pwm_reg_mask": 0, "tmc5160_pwm_reg_shift": 0, "tmc5160_pwm_lim_mask": 0, "tmc5160_pwm_lim_shift": 0, "tmc5160_pwm_scale_sum_mask": 0, "tmc5160_pwm_scale_sum_shift": 0, "tmc5160_pwm_scale_auto_mask": 0, "tmc5160_pwm_scale_auto_shift": 0, "tmc5160_pwm_ofs_auto_mask": 0, "tmc5160_pwm_ofs_auto_shift": 0, "tmc5160_pwm_grad_auto_mask": 0, "tmc5160_pwm_grad_auto_shift": 0, "tmc5160_lost_steps_mask": 0, "tmc5160_lost_steps_shift": 0, "tmc5160_gconf": 0, "tmc5160_gstat": 0, "tmc5160_ifcnt": 0, "tmc5160_slaveconf": 0, "tmc5160_inp_out": 0, "tmc5160_x_compar": 0, "tmc5160_otp_prog": 0, "tmc5160_otp_read": 0, "tmc5160_factory_conf": 0, "tmc5160_short_conf": 0, "tmc5160_drv_conf": 0, "tmc5160_global_scal": 0, "tmc5160_offset_read": 0, "tmc5160_ihold_irun": 0, "tmc5160_tpowerdown": 0, "tmc5160_tstep": 0, "tmc5160_tpwmthr": 0, "tmc5160_tcoolthr": 0, "tmc5160_thigh": 0, "tmc5160_rampmod": 0, "tmc5160_xactual": 0, "tmc5160_vactual": 0, "tmc5160_vstart": 0, "tmc5160_a1": 0, "tmc5160_v1": 0, "tmc5160_amax": 0, "tmc5160_vmax": 0, "tmc5160_dmax": 0, "tmc5160_d1": 0, "tmc5160_vstop": 0, "tmc5160_tzerowait": 0, "tmc5160_xtarget": 0, "tmc5160_vdcmin": 0, "tmc5160_swmode": 0, "tmc5160_rampstat": 0, "tmc5160_xlatch": 0, "tmc5160_encmod": 0, "tmc5160_xenc": 0, "tmc5160_enc_const": 0, "tmc5160_enc_statu": 0, "tmc5160_enc_latch": 0, "tmc5160_enc_devi": 0, "tmc5160_mslut0": 0, "tmc5160_mslut1": 0, "tmc5160_mslut2": 0, "tmc5160_mslut3": 0, "tmc5160_mslut4": 0, "tmc5160_mslut5": 0, "tmc5160_mslut6": 0, "tmc5160_mslut7": 0, "tmc5160_mslutsel": 0, "tmc5160_mslutstart": 0, "tmc5160_mscnt": 0, "tmc5160_mscuract": 0, "tmc5160_chopconf": 0, "tmc5160_coolconf": 0, "tmc5160_dcctrl": 0, "tmc5160_drvstatu": 0, "tmc5160_pwmconf": 0, "tmc5160_pwmscale": 0, "tmc5160_pwm_auto": 0, "tmc5160_lost_step": 0, "tmc5240_init": 0, "tmc5240_reset": 0, "tmc5240_restor": 0, "tmc5240_setregisterresetst": 0, "tmc5240_setcallback": 0, "tmc5240_callback": 0, "tmc5240_getslaveaddress": 0, "tmc5240_setslaveaddress": 0, "tmc5240_periodicjob": 0, "tmc5240_rotat": 0, "tmc5240_right": 0, "tmc5240_left": 0, "tmc5240_stop": 0, "tmc5240_moveto": 0, "tmc5240_movebi": 0, "tmc5240_regist": 0, "tmc5240_constant": 0, "tmc5240_field": 0, "tmc5240_field_read": 0, "tmc5240_field_writ": 0, "r2a": 0, "r74": 0, "tmc5240_writeint": 0, "tmc5240_readint": 0, "tmc5240_defaultregisterresetst": 0, "tmc5240_defaultregisteraccess": 0, "tmc5240_registerconst": 0, "tmc5240_motor": 0, "tmc5240_write_bit": 0, "tmc5240_address_mask": 0, "tmc5240_max_veloc": 0, "tmc5240_max_acceler": 0, "tmc5240_mode_posit": 0, "tmc5240_mode_velpo": 0, "tmc5240_mode_velneg": 0, "tmc5240_mode_hold": 0, "tmc5240_sw_stopl_en": 0, "tmc5240_sw_stopr_en": 0, "tmc5240_sw_stopl_polar": 0, "tmc5240_sw_stopr_polar": 0, "tmc5240_sw_swap_lr": 0, "tmc5240_sw_latch_l_act": 0, "tmc5240_sw_latch_l_inact": 0, "tmc5240_sw_latch_r_act": 0, "tmc5240_sw_latch_r_inact": 0, "tmc5240_sw_latch_enc": 0, "tmc5240_sw_sg_stop": 0, "tmc5240_sw_softstop": 0, "tmc5240_rs_stopl": 0, "tmc5240_rs_stopr": 0, "tmc5240_rs_latchl": 0, "tmc5240_rs_latchr": 0, "tmc5240_rs_ev_stopl": 0, "tmc5240_rs_ev_stopr": 0, "tmc5240_rs_ev_stop_sg": 0, "tmc5240_rs_ev_posreach": 0, "tmc5240_rs_velreach": 0, "tmc5240_rs_posreach": 0, "tmc5240_rs_vzero": 0, "tmc5240_rs_zerowait": 0, "tmc5240_rs_secondmov": 0, "tmc5240_rs_sg": 0, "tmc5240_em_decim": 0, "tmc5240_em_latch_xact": 0, "tmc5240_em_clr_xenc": 0, "tmc5240_em_neg_edg": 0, "tmc5240_em_pos_edg": 0, "tmc5240_em_clr_onc": 0, "tmc5240_em_clr_cont": 0, "tmc5240_em_ignore_ab": 0, "tmc5240_em_pol_n": 0, "tmc5240_em_pol_b": 0, "tmc5240_em_pol_a": 0, "tmc5240_spi_status_reset_flag_mask": 0, "tmc5240_spi_status_reset_flag_shift": 0, "tmc5240_spi_status_driver_error_mask": 0, "tmc5240_spi_status_driver_error_shift": 0, "tmc5240_spi_status_sg2_mask": 0, "tmc5240_spi_status_sg2_shift": 0, "tmc5240_spi_status_standstill_mask": 0, "tmc5240_spi_status_standstill_shift": 0, "tmc5240_spi_status_velocity_reached_mask": 0, "tmc5240_spi_status_velocity_reached_shift": 0, "tmc5240_spi_status_position_reached_mask": 0, "tmc5240_spi_status_position_reached_shift": 0, "tmc5240_spi_status_status_stop_l_mask": 0, "tmc5240_spi_status_status_stop_l_shift": 0, "tmc5240_spi_status_status_stop_r_mask": 0, "tmc5240_spi_status_status_stop_r_shift": 0, "tmc5240_fast_standstill_mask": 0, "tmc5240_fast_standstill_shift": 0, "tmc5240_en_pwm_mode_mask": 0, "tmc5240_en_pwm_mode_shift": 0, "tmc5240_multistep_filt_mask": 0, "tmc5240_multistep_filt_shift": 0, "tmc5240_shaft_mask": 0, "tmc5240_shaft_shift": 0, "tmc5240_diag0_error_mask": 0, "tmc5240_diag0_error_shift": 0, "tmc5240_diag0_otpw_mask": 0, "tmc5240_diag0_otpw_shift": 0, "tmc5240_diag0_stall_step_mask": 0, "tmc5240_diag0_stall_step_shift": 0, "tmc5240_diag1_stall_dir_mask": 0, "tmc5240_diag1_stall_dir_shift": 0, "tmc5240_diag1_index_mask": 0, "tmc5240_diag1_index_shift": 0, "tmc5240_diag1_onstate_mask": 0, "tmc5240_diag1_onstate_shift": 0, "tmc5240_diag0_int_pushpull_mask": 0, "tmc5240_diag0_int_pushpull_shift": 0, "tmc5240_diag1_poscomp_pushpull_mask": 0, "tmc5240_diag1_poscomp_pushpull_shift": 0, "tmc5240_small_hysteresis_mask": 0, "tmc5240_small_hysteresis_shift": 0, "tmc5240_stop_enable_mask": 0, "tmc5240_stop_enable_shift": 0, "tmc5240_direct_mode_mask": 0, "tmc5240_direct_mode_shift": 0, "tmc5240_length_step_pulse_mask": 0, "tmc5240_length_step_pulse_shift": 0, "tmc5240_reset_mask": 0, "tmc5240_reset_shift": 0, "tmc5240_drv_err_mask": 0, "tmc5240_drv_err_shift": 0, "tmc5240_uv_cp_mask": 0, "tmc5240_uv_cp_shift": 0, "tmc5240_register_reset_mask": 0, "tmc5240_register_reset_shift": 0, "tmc5240_vm_uvlo_mask": 0, "tmc5240_vm_uvlo_shift": 0, "tmc5240_ifcnt_mask": 0, "tmc5240_ifcnt_shift": 0, "tmc5240_slaveaddr_mask": 0, "tmc5240_slaveaddr_shift": 0, "tmc5240_senddelay_mask": 0, "tmc5240_senddelay_shift": 0, "tmc5240_refl_step_mask": 0, "tmc5240_refl_step_shift": 0, "tmc5240_refr_dir_mask": 0, "tmc5240_refr_dir_shift": 0, "tmc5240_encb_cfg4_mask": 0, "tmc5240_encb_cfg4_shift": 0, "tmc5240_enca_cfg5_mask": 0, "tmc5240_enca_cfg5_shift": 0, "tmc5240_drv_enn_mask": 0, "tmc5240_drv_enn_shift": 0, "tmc5240_encn_cfg6_mask": 0, "tmc5240_encn_cfg6_shift": 0, "tmc5240_uart_en_mask": 0, "tmc5240_uart_en_shift": 0, "tmc5240_comp_a_mask": 0, "tmc5240_comp_a_shift": 0, "tmc5240_comp_b_mask": 0, "tmc5240_comp_b_shift": 0, "tmc5240_comp_a1_a2_mask": 0, "tmc5240_comp_a1_a2_shift": 0, "tmc5240_comp_b1_b2_mask": 0, "tmc5240_comp_b1_b2_shift": 0, "tmc5240_output_mask": 0, "tmc5240_output_shift": 0, "tmc5240_ext_res_det_mask": 0, "tmc5240_ext_res_det_shift": 0, "tmc5240_ext_clk_mask": 0, "tmc5240_ext_clk_shift": 0, "tmc5240_adc_err_mask": 0, "tmc5240_adc_err_shift": 0, "tmc5240_silicon_rv_mask": 0, "tmc5240_silicon_rv_shift": 0, "tmc5240_version_mask": 0, "tmc5240_version_shift": 0, "tmc5240_x_compare_mask": 0, "tmc5240_x_compare_shift": 0, "tmc5240_x_compare_repeat_mask": 0, "tmc5240_x_compare_repeat_shift": 0, "tmc5240_current_range_mask": 0, "tmc5240_current_range_shift": 0, "tmc5240_slope_control_mask": 0, "tmc5240_slope_control_shift": 0, "tmc5240_rndtf_mask": 0, "tmc5240_rndtf_shift": 0, "tmc5240_bbm_clks_mask": 0, "tmc5240_bbm_clks_shift": 0, "tmc5240_global_scaler_mask": 0, "tmc5240_global_scaler_shift": 0, "tmc5240_ihold_mask": 0, "tmc5240_ihold_shift": 0, "tmc5240_irun_mask": 0, "tmc5240_irun_shift": 0, "tmc5240_iholddelay_mask": 0, "tmc5240_iholddelay_shift": 0, "tmc5240_irundelay_mask": 0, "tmc5240_irundelay_shift": 0, "tmc5240_tpowerdown_mask": 0, "tmc5240_tpowerdown_shift": 0, "tmc5240_tstep_mask": 0, "tmc5240_tstep_shift": 0, "tmc5240_tpwmthrs_mask": 0, "tmc5240_tpwmthrs_shift": 0, "tmc5240_tcoolthrs_mask": 0, "tmc5240_tcoolthrs_shift": 0, "tmc5240_thigh_mask": 0, "tmc5240_thigh_shift": 0, "tmc5240_rampmode_mask": 0, "tmc5240_rampmode_shift": 0, "tmc5240_xactual_mask": 0, "tmc5240_xactual_shift": 0, "tmc5240_vactual_mask": 0, "tmc5240_vactual_shift": 0, "tmc5240_vstart_mask": 0, "tmc5240_vstart_shift": 0, "tmc5240_a1_mask": 0, "tmc5240_a1_shift": 0, "tmc5240_v1_mask": 0, "tmc5240_v1_shift": 0, "tmc5240_amax_mask": 0, "tmc5240_amax_shift": 0, "tmc5240_vmax_mask": 0, "tmc5240_vmax_shift": 0, "tmc5240_dmax_mask": 0, "tmc5240_dmax_shift": 0, "tmc5240_tvmax_mask": 0, "tmc5240_tvmax_shift": 0, "tmc5240_d1_mask": 0, "tmc5240_d1_shift": 0, "tmc5240_vstop_mask": 0, "tmc5240_vstop_shift": 0, "tmc5240_tzerowait_mask": 0, "tmc5240_tzerowait_shift": 0, "tmc5240_xtarget_mask": 0, "tmc5240_xtarget_shift": 0, "tmc5240_v2_mask": 0, "tmc5240_v2_shift": 0, "tmc5240_a2_mask": 0, "tmc5240_a2_shift": 0, "tmc5240_d2_mask": 0, "tmc5240_d2_shift": 0, "tmc5240_aactual_mask": 0, "tmc5240_aactual_shift": 0, "tmc5240_vdcmin_mask": 0, "tmc5240_vdcmin_shift": 0, "tmc5240_stop_l_enable_mask": 0, "tmc5240_stop_l_enable_shift": 0, "tmc5240_stop_r_enable_mask": 0, "tmc5240_stop_r_enable_shift": 0, "tmc5240_pol_stop_l_mask": 0, "tmc5240_pol_stop_l_shift": 0, "tmc5240_pol_stop_r_mask": 0, "tmc5240_pol_stop_r_shift": 0, "tmc5240_swap_lr_mask": 0, "tmc5240_swap_lr_shift": 0, "tmc5240_latch_l_active_mask": 0, "tmc5240_latch_l_active_shift": 0, "tmc5240_latch_l_inactive_mask": 0, "tmc5240_latch_l_inactive_shift": 0, "tmc5240_latch_r_active_mask": 0, "tmc5240_latch_r_active_shift": 0, "tmc5240_latch_r_inactive_mask": 0, "tmc5240_latch_r_inactive_shift": 0, "tmc5240_en_latch_encoder_mask": 0, "tmc5240_en_latch_encoder_shift": 0, "tmc5240_sg_stop_mask": 0, "tmc5240_sg_stop_shift": 0, "tmc5240_en_softstop_mask": 0, "tmc5240_en_softstop_shift": 0, "tmc5240_en_virtual_stop_l_mask": 0, "tmc5240_en_virtual_stop_l_shift": 0, "tmc5240_en_virtual_stop_r_mask": 0, "tmc5240_en_virtual_stop_r_shift": 0, "tmc5240_virtual_stop_enc_mask": 0, "tmc5240_virtual_stop_enc_shift": 0, "tmc5240_status_stop_l_mask": 0, "tmc5240_status_stop_l_shift": 0, "tmc5240_status_stop_r_mask": 0, "tmc5240_status_stop_r_shift": 0, "tmc5240_status_latch_l_mask": 0, "tmc5240_status_latch_l_shift": 0, "tmc5240_status_latch_r_mask": 0, "tmc5240_status_latch_r_shift": 0, "tmc5240_event_stop_l_mask": 0, "tmc5240_event_stop_l_shift": 0, "tmc5240_event_stop_r_mask": 0, "tmc5240_event_stop_r_shift": 0, "tmc5240_event_stop_sg_mask": 0, "tmc5240_event_stop_sg_shift": 0, "tmc5240_event_pos_reached_mask": 0, "tmc5240_event_pos_reached_shift": 0, "tmc5240_velocity_reached_mask": 0, "tmc5240_velocity_reached_shift": 0, "tmc5240_position_reached_mask": 0, "tmc5240_position_reached_shift": 0, "tmc5240_vzero_mask": 0, "tmc5240_vzero_shift": 0, "tmc5240_t_zerowait_active_mask": 0, "tmc5240_t_zerowait_active_shift": 0, "tmc5240_second_move_mask": 0, "tmc5240_second_move_shift": 0, "tmc5240_status_sg_mask": 0, "tmc5240_status_sg_shift": 0, "tmc5240_status_virtual_stop_l_mask": 0, "tmc5240_status_virtual_stop_l_shift": 0, "tmc5240_status_virtual_stop_r_mask": 0, "tmc5240_status_virtual_stop_r_shift": 0, "tmc5240_xlatch_mask": 0, "tmc5240_xlatch_shift": 0, "tmc5240_pol_a_mask": 0, "tmc5240_pol_a_shift": 0, "tmc5240_pol_b_mask": 0, "tmc5240_pol_b_shift": 0, "tmc5240_pol_n_mask": 0, "tmc5240_pol_n_shift": 0, "tmc5240_ignore_ab_mask": 0, "tmc5240_ignore_ab_shift": 0, "tmc5240_clr_cont_mask": 0, "tmc5240_clr_cont_shift": 0, "tmc5240_clr_once_mask": 0, "tmc5240_clr_once_shift": 0, "tmc5240_pos_neg_edge_mask": 0, "tmc5240_pos_neg_edge_shift": 0, "tmc5240_clr_enc_x_mask": 0, "tmc5240_clr_enc_x_shift": 0, "tmc5240_latch_x_act_mask": 0, "tmc5240_latch_x_act_shift": 0, "tmc5240_enc_sel_decimal_mask": 0, "tmc5240_enc_sel_decimal_shift": 0, "tmc5240_x_enc_mask": 0, "tmc5240_x_enc_shift": 0, "tmc5240_enc_const_mask": 0, "tmc5240_enc_const_shift": 0, "tmc5240_n_event_mask": 0, "tmc5240_n_event_shift": 0, "tmc5240_deviation_warn_mask": 0, "tmc5240_deviation_warn_shift": 0, "tmc5240_enc_latch_mask": 0, "tmc5240_enc_latch_shift": 0, "tmc5240_enc_deviation_mask": 0, "tmc5240_enc_deviation_shift": 0, "tmc5240_virtual_stop_l_mask": 0, "tmc5240_virtual_stop_l_shift": 0, "tmc5240_virtual_stop_r_mask": 0, "tmc5240_virtual_stop_r_shift": 0, "tmc5240_adc_vsupply_mask": 0, "tmc5240_adc_vsupply_shift": 0, "tmc5240_adc_ain_mask": 0, "tmc5240_adc_ain_shift": 0, "tmc5240_adc_temp_mask": 0, "tmc5240_adc_temp_shift": 0, "tmc5240_overvoltage_vth_mask": 0, "tmc5240_overvoltage_vth_shift": 0, "tmc5240_overtempprewarning_vth_mask": 0, "tmc5240_overtempprewarning_vth_shift": 0, "tmc5240_mslut_0_mask": 0, "tmc5240_mslut_0_shift": 0, "tmc5240_mslut_1_mask": 0, "tmc5240_mslut_1_shift": 0, "tmc5240_mslut_2_mask": 0, "tmc5240_mslut_2_shift": 0, "tmc5240_mslut_3_mask": 0, "tmc5240_mslut_3_shift": 0, "tmc5240_mslut_4_mask": 0, "tmc5240_mslut_4_shift": 0, "tmc5240_mslut_5_mask": 0, "tmc5240_mslut_5_shift": 0, "tmc5240_mslut_6_mask": 0, "tmc5240_mslut_6_shift": 0, "tmc5240_mslut_7_mask": 0, "tmc5240_mslut_7_shift": 0, "tmc5240_w0_mask": 0, "tmc5240_w0_shift": 0, "tmc5240_w1_mask": 0, "tmc5240_w1_shift": 0, "tmc5240_w2_mask": 0, "tmc5240_w2_shift": 0, "tmc5240_w3_mask": 0, "tmc5240_w3_shift": 0, "tmc5240_x1_mask": 0, "tmc5240_x1_shift": 0, "tmc5240_x2_mask": 0, "tmc5240_x2_shift": 0, "tmc5240_x3_mask": 0, "tmc5240_x3_shift": 0, "tmc5240_start_sin_mask": 0, "tmc5240_start_sin_shift": 0, "tmc5240_start_sin90_mask": 0, "tmc5240_start_sin90_shift": 0, "tmc5240_offset_sin90_mask": 0, "tmc5240_offset_sin90_shift": 0, "tmc5240_mscnt_mask": 0, "tmc5240_mscnt_shift": 0, "tmc5240_cur_b_mask": 0, "tmc5240_cur_b_shift": 0, "tmc5240_cur_a_mask": 0, "tmc5240_cur_a_shift": 0, "tmc5240_toff_mask": 0, "tmc5240_toff_shift": 0, "tmc5240_tfd_all_mask": 0, "tmc5240_tfd_all_shift": 0, "tmc5240_hend_offset_mask": 0, "tmc5240_hend_offset_shift": 0, "tmc5240_fd3_mask": 0, "tmc5240_fd3_shift": 0, "tmc5240_disfdcc_mask": 0, "tmc5240_disfdcc_shift": 0, "tmc5240_chm_mask": 0, "tmc5240_chm_shift": 0, "tmc5240_tbl_mask": 0, "tmc5240_tbl_shift": 0, "tmc5240_vhighfs_mask": 0, "tmc5240_vhighfs_shift": 0, "tmc5240_vhighchm_mask": 0, "tmc5240_vhighchm_shift": 0, "tmc5240_tpfd_mask": 0, "tmc5240_tpfd_shift": 0, "tmc5240_mres_mask": 0, "tmc5240_mres_shift": 0, "tmc5240_intpol_mask": 0, "tmc5240_intpol_shift": 0, "tmc5240_dedge_mask": 0, "tmc5240_dedge_shift": 0, "tmc5240_diss2g_mask": 0, "tmc5240_diss2g_shift": 0, "tmc5240_diss2vs_mask": 0, "tmc5240_diss2vs_shift": 0, "tmc5240_semin_mask": 0, "tmc5240_semin_shift": 0, "tmc5240_seup_mask": 0, "tmc5240_seup_shift": 0, "tmc5240_semax_mask": 0, "tmc5240_semax_shift": 0, "tmc5240_sedn_mask": 0, "tmc5240_sedn_shift": 0, "tmc5240_seimin_mask": 0, "tmc5240_seimin_shift": 0, "tmc5240_sgt_mask": 0, "tmc5240_sgt_shift": 0, "tmc5240_sfilt_mask": 0, "tmc5240_sfilt_shift": 0, "tmc5240_dc_time_mask": 0, "tmc5240_dc_time_shift": 0, "tmc5240_dc_sg_mask": 0, "tmc5240_dc_sg_shift": 0, "tmc5240_sg_result_mask": 0, "tmc5240_sg_result_shift": 0, "tmc5240_s2vsa_mask": 0, "tmc5240_s2vsa_shift": 0, "tmc5240_s2vsb_mask": 0, "tmc5240_s2vsb_shift": 0, "tmc5240_stealth_mask": 0, "tmc5240_stealth_shift": 0, "tmc5240_fsactive_mask": 0, "tmc5240_fsactive_shift": 0, "tmc5240_cs_actual_mask": 0, "tmc5240_cs_actual_shift": 0, "tmc5240_stallguard_mask": 0, "tmc5240_stallguard_shift": 0, "tmc5240_ot_mask": 0, "tmc5240_ot_shift": 0, "tmc5240_otpw_mask": 0, "tmc5240_otpw_shift": 0, "tmc5240_s2ga_mask": 0, "tmc5240_s2ga_shift": 0, "tmc5240_s2gb_mask": 0, "tmc5240_s2gb_shift": 0, "tmc5240_ola_mask": 0, "tmc5240_ola_shift": 0, "tmc5240_olb_mask": 0, "tmc5240_olb_shift": 0, "tmc5240_stst_mask": 0, "tmc5240_stst_shift": 0, "tmc5240_pwm_ofs_mask": 0, "tmc5240_pwm_ofs_shift": 0, "tmc5240_pwm_grad_mask": 0, "tmc5240_pwm_grad_shift": 0, "tmc5240_pwm_freq_mask": 0, "tmc5240_pwm_freq_shift": 0, "tmc5240_pwm_autoscale_mask": 0, "tmc5240_pwm_autoscale_shift": 0, "tmc5240_pwm_autograd_mask": 0, "tmc5240_pwm_autograd_shift": 0, "tmc5240_freewheel_mask": 0, "tmc5240_freewheel_shift": 0, "tmc5240_pwm_meas_sd_enable_mask": 0, "tmc5240_pwm_meas_sd_enable_shift": 0, "tmc5240_pwm_dis_reg_stst_mask": 0, "tmc5240_pwm_dis_reg_stst_shift": 0, "tmc5240_pwm_reg_mask": 0, "tmc5240_pwm_reg_shift": 0, "tmc5240_pwm_lim_mask": 0, "tmc5240_pwm_lim_shift": 0, "tmc5240_pwm_scale_sum_mask": 0, "tmc5240_pwm_scale_sum_shift": 0, "tmc5240_pwm_scale_auto_mask": 0, "tmc5240_pwm_scale_auto_shift": 0, "tmc5240_pwm_ofs_auto_mask": 0, "tmc5240_pwm_ofs_auto_shift": 0, "tmc5240_pwm_grad_auto_mask": 0, "tmc5240_pwm_grad_auto_shift": 0, "tmc5240_sg4_thrs_mask": 0, "tmc5240_sg4_thrs_shift": 0, "tmc5240_sg4_filt_en_mask": 0, "tmc5240_sg4_filt_en_shift": 0, "tmc5240_sg_angle_offset_mask": 0, "tmc5240_sg_angle_offset_shift": 0, "tmc5240_sg4_result_mask": 0, "tmc5240_sg4_result_shift": 0, "tmc5240_sg4_ind_0_mask": 0, "tmc5240_sg4_ind_0_shift": 0, "tmc5240_sg4_ind_1_mask": 0, "tmc5240_sg4_ind_1_shift": 0, "tmc5240_sg4_ind_2_mask": 0, "tmc5240_sg4_ind_2_shift": 0, "tmc5240_sg4_ind_3_mask": 0, "tmc5240_sg4_ind_3_shift": 0, "tmc5240_gconf": 0, "tmc5240_gstat": 0, "tmc5240_ifcnt": 0, "tmc5240_slaveconf": 0, "tmc5240_inp_out": 0, "tmc5240_x_compar": 0, "tmc5240_otp_prog": 0, "tmc5240_drv_conf": 0, "tmc5240_global_scal": 0, "tmc5240_ihold_irun": 0, "tmc5240_tpowerdown": 0, "tmc5240_tstep": 0, "tmc5240_tpwmthr": 0, "tmc5240_tcoolthr": 0, "tmc5240_thigh": 0, "tmc5240_rampmod": 0, "tmc5240_xactual": 0, "tmc5240_vactual": 0, "tmc5240_vstart": 0, "tmc5240_a1": 0, "tmc5240_v1": 0, "tmc5240_amax": 0, "tmc5240_vmax": 0, "tmc5240_dmax": 0, "tmc5240_tvmax": 0, "tmc5240_d1": 0, "tmc5240_vstop": 0, "tmc5240_tzerowait": 0, "tmc5240_xtarget": 0, "tmc5240_v2": 0, "tmc5240_a2": 0, "tmc5240_d2": 0, "tmc5240_aactual": 0, "tmc5240_vdcmin": 0, "tmc5240_swmode": 0, "tmc5240_rampstat": 0, "tmc5240_xlatch": 0, "tmc5240_encmod": 0, "tmc5240_xenc": 0, "tmc5240_enc_const": 0, "tmc5240_enc_statu": 0, "tmc5240_enc_latch": 0, "tmc5240_enc_devi": 0, "tmc5240_adc_vsupply_ain": 0, "tmc5240_adc_temp": 0, "tmc5240_otw_ov_vth": 0, "tmc5240_mslut0": 0, "tmc5240_mslut1": 0, "tmc5240_mslut2": 0, "tmc5240_mslut3": 0, "tmc5240_mslut4": 0, "tmc5240_mslut5": 0, "tmc5240_mslut6": 0, "tmc5240_mslut7": 0, "tmc5240_mslutsel": 0, "tmc5240_mslutstart": 0, "tmc5240_mscnt": 0, "tmc5240_mscuract": 0, "tmc5240_chopconf": 0, "tmc5240_coolconf": 0, "tmc5240_dcctrl": 0, "tmc5240_drvstatu": 0, "tmc5240_pwmconf": 0, "tmc5240_pwmscale": 0, "tmc5240_pwm_auto": 0, "tmc5240_sg4_thr": 0, "tmc5240_sg4_result": 0, "tmc5240_sg4_ind": 0, "ic": 0, "tmc5271_init": 0, "tmc5271_reset": 0, "tmc5271_setcallback": 0, "tmc5271_callback": 0, "tmc5271_getslaveaddress": 0, "tmc5271_setslaveaddress": 0, "tmc5271_periodicjob": 0, "tmc5271_rotat": 0, "tmc5271_right": 0, "tmc5271_left": 0, "tmc5271_stop": 0, "tmc5271_moveto": 0, "tmc5271_movebi": 0, "tmc5271_consistencycheck": 0, "tmc5271_regist": 0, "tmc5271_constant": 0, "tmc5271_field": 0, "tmc5271_field_read": 0, "tmc5271_field_writ": 0, "tmc5271_writeint": 0, "tmc5271_readint": 0, "tmc5271_restor": 0, "tmc5271_setregisterresetst": 0, "tmc5271_registerconst": 0, "tmc5271_write_bit": 0, "tmc5271_address_mask": 0, "tmc5271_max_veloc": 0, "tmc5271_max_acceler": 0, "tmc5271_mode_posit": 0, "tmc5271_mode_velpo": 0, "tmc5271_mode_velneg": 0, "tmc5271_mode_hold": 0, "tmc5271_en_pwm_mode_mask": 0, "tmc5271_en_pwm_mode_shift": 0, "tmc5271_multistep_filt_mask": 0, "tmc5271_multistep_filt_shift": 0, "tmc5271_shaft_mask": 0, "tmc5271_shaft_shift": 0, "tmc5271_diag0_error_mask": 0, "tmc5271_diag0_error_shift": 0, "tmc5271_diag0_otpw_mask": 0, "tmc5271_diag0_otpw_shift": 0, "tmc5271_diag0_stall_step_mask": 0, "tmc5271_diag0_stall_step_shift": 0, "tmc5271_diag1_stall_dir_mask": 0, "tmc5271_diag1_stall_dir_shift": 0, "tmc5271_diag1_index_mask": 0, "tmc5271_diag1_index_shift": 0, "tmc5271_diag0_int_pushpull_mask": 0, "tmc5271_diag0_int_pushpull_shift": 0, "tmc5271_diag1_poscomp_pushpull_mask": 0, "tmc5271_diag1_poscomp_pushpull_shift": 0, "tmc5271_small_hysteresis_mask": 0, "tmc5271_small_hysteresis_shift": 0, "tmc5271_stop_enable_mask": 0, "tmc5271_stop_enable_shift": 0, "tmc5271_direct_mode_mask": 0, "tmc5271_direct_mode_shift": 0, "tmc5271_sd_mask": 0, "tmc5271_sd_shift": 0, "tmc5271_drv_enn_mask": 0, "tmc5271_drv_enn_shift": 0, "tmc5271_qsc_sts_ena_mask": 0, "tmc5271_qsc_sts_ena_shift": 0, "tmc5271_diag0_sel_nerror_ramp_mask": 0, "tmc5271_diag0_sel_nerror_ramp_shift": 0, "tmc5271_reset_mask": 0, "tmc5271_reset_shift": 0, "tmc5271_drv_err_mask": 0, "tmc5271_drv_err_shift": 0, "tmc5271_uv_ldo_mask": 0, "tmc5271_uv_ldo_shift": 0, "tmc5271_register_reset_mask": 0, "tmc5271_register_reset_shift": 0, "tmc5271_vm_uvlo_mask": 0, "tmc5271_vm_uvlo_shift": 0, "tmc5271_ifcnt_mask": 0, "tmc5271_ifcnt_shift": 0, "tmc5271_slaveaddr_mask": 0, "tmc5271_slaveaddr_shift": 0, "tmc5271_senddelay_mask": 0, "tmc5271_senddelay_shift": 0, "tmc5271_adc_temperature_mask": 0, "tmc5271_adc_temperature_shift": 0, "tmc5271_adc_en_mask": 0, "tmc5271_adc_en_shift": 0, "tmc5271_sel_oscillator_mask": 0, "tmc5271_sel_oscillator_shift": 0, "tmc5271_ext_res_det_mask": 0, "tmc5271_ext_res_det_shift": 0, "tmc5271_output_mask": 0, "tmc5271_output_shift": 0, "tmc5271_qsc_status_mask": 0, "tmc5271_qsc_status_shift": 0, "tmc5271_silicon_rv_mask": 0, "tmc5271_silicon_rv_shift": 0, "tmc5271_version_mask": 0, "tmc5271_version_shift": 0, "tmc5271_fsr_mask": 0, "tmc5271_fsr_shift": 0, "tmc5271_fsr_iref_mask": 0, "tmc5271_fsr_iref_shift": 0, "tmc5271_en_emergency_disable_mask": 0, "tmc5271_en_emergency_disable_shift": 0, "tmc5271_standstill_time_mask": 0, "tmc5271_standstill_time_shift": 0, "tmc5271_globalscaler_a_mask": 0, "tmc5271_globalscaler_a_shift": 0, "tmc5271_globalscaler_b_mask": 0, "tmc5271_globalscaler_b_shift": 0, "tmc5271_rampmode_mask": 0, "tmc5271_rampmode_shift": 0, "tmc5271_mslut_addr_mask": 0, "tmc5271_mslut_addr_shift": 0, "tmc5271_mslut_data_mask": 0, "tmc5271_mslut_data_shift": 0, "tmc5271_x_compare_mask": 0, "tmc5271_x_compare_shift": 0, "tmc5271_x_compare_repeat_mask": 0, "tmc5271_x_compare_repeat_shift": 0, "tmc5271_ihold_mask": 0, "tmc5271_ihold_shift": 0, "tmc5271_irun_mask": 0, "tmc5271_irun_shift": 0, "tmc5271_iholddelay_mask": 0, "tmc5271_iholddelay_shift": 0, "tmc5271_irundelay_mask": 0, "tmc5271_irundelay_shift": 0, "tmc5271_tpowerdown_mask": 0, "tmc5271_tpowerdown_shift": 0, "tmc5271_tstep_mask": 0, "tmc5271_tstep_shift": 0, "tmc5271_tpwmthrs_mask": 0, "tmc5271_tpwmthrs_shift": 0, "tmc5271_tcoolthrs_mask": 0, "tmc5271_tcoolthrs_shift": 0, "tmc5271_thigh_mask": 0, "tmc5271_thigh_shift": 0, "tmc5271_xactual_mask": 0, "tmc5271_xactual_shift": 0, "tmc5271_vactual_mask": 0, "tmc5271_vactual_shift": 0, "tmc5271_aactual_mask": 0, "tmc5271_aactual_shift": 0, "tmc5271_vstart_mask": 0, "tmc5271_vstart_shift": 0, "tmc5271_a1_mask": 0, "tmc5271_a1_shift": 0, "tmc5271_v1_mask": 0, "tmc5271_v1_shift": 0, "tmc5271_a2_mask": 0, "tmc5271_a2_shift": 0, "tmc5271_v2_mask": 0, "tmc5271_v2_shift": 0, "tmc5271_amax_mask": 0, "tmc5271_amax_shift": 0, "tmc5271_vmax_mask": 0, "tmc5271_vmax_shift": 0, "tmc5271_dmax_mask": 0, "tmc5271_dmax_shift": 0, "tmc5271_d2_mask": 0, "tmc5271_d2_shift": 0, "tmc5271_d1_mask": 0, "tmc5271_d1_shift": 0, "tmc5271_vstop_mask": 0, "tmc5271_vstop_shift": 0, "tmc5271_tvmax_mask": 0, "tmc5271_tvmax_shift": 0, "tmc5271_tzerowait_mask": 0, "tmc5271_tzerowait_shift": 0, "tmc5271_xtarget_mask": 0, "tmc5271_xtarget_shift": 0, "tmc5271_vdcmin_reserved_mask": 0, "tmc5271_vdcmin_reserved_shift": 0, "tmc5271_vdcmin_vdcmin_mask": 0, "tmc5271_vdcmin_vdcmin_shift": 0, "tmc5271_sw_mode_stop_l_enable_mask": 0, "tmc5271_sw_mode_stop_l_enable_shift": 0, "tmc5271_sw_mode_stop_r_enable_mask": 0, "tmc5271_sw_mode_stop_r_enable_shift": 0, "tmc5271_sw_mode_pol_stop_l_mask": 0, "tmc5271_sw_mode_pol_stop_l_shift": 0, "tmc5271_sw_mode_pol_stop_r_mask": 0, "tmc5271_sw_mode_pol_stop_r_shift": 0, "tmc5271_sw_mode_swap_lr_mask": 0, "tmc5271_sw_mode_swap_lr_shift": 0, "tmc5271_sw_mode_latch_l_active_mask": 0, "tmc5271_sw_mode_latch_l_active_shift": 0, "tmc5271_sw_mode_latch_l_inactive_mask": 0, "tmc5271_sw_mode_latch_l_inactive_shift": 0, "tmc5271_sw_mode_latch_r_active_mask": 0, "tmc5271_sw_mode_latch_r_active_shift": 0, "tmc5271_sw_mode_latch_r_inactive_mask": 0, "tmc5271_sw_mode_latch_r_inactive_shift": 0, "tmc5271_sw_mode_en_latch_encoder_mask": 0, "tmc5271_sw_mode_en_latch_encoder_shift": 0, "tmc5271_sw_mode_sg_stop_mask": 0, "tmc5271_sw_mode_sg_stop_shift": 0, "tmc5271_sw_mode_en_softstop_mask": 0, "tmc5271_sw_mode_en_softstop_shift": 0, "tmc5271_sw_mode_en_virtual_stop_l_mask": 0, "tmc5271_sw_mode_en_virtual_stop_l_shift": 0, "tmc5271_sw_mode_en_virtual_stop_r_mask": 0, "tmc5271_sw_mode_en_virtual_stop_r_shift": 0, "tmc5271_sw_mode_virtual_step_enc_mask": 0, "tmc5271_sw_mode_virtual_step_enc_shift": 0, "tmc5271_status_stop_l_mask": 0, "tmc5271_status_stop_l_shift": 0, "tmc5271_status_stop_r_mask": 0, "tmc5271_status_stop_r_shift": 0, "tmc5271_status_latch_l_mask": 0, "tmc5271_status_latch_l_shift": 0, "tmc5271_status_latch_r_mask": 0, "tmc5271_status_latch_r_shift": 0, "tmc5271_event_stop_l_mask": 0, "tmc5271_event_stop_l_shift": 0, "tmc5271_event_stop_r_mask": 0, "tmc5271_event_stop_r_shift": 0, "tmc5271_event_stop_sg_mask": 0, "tmc5271_event_stop_sg_shift": 0, "tmc5271_event_pos_reached_mask": 0, "tmc5271_event_pos_reached_shift": 0, "tmc5271_velocity_reached_mask": 0, "tmc5271_velocity_reached_shift": 0, "tmc5271_position_reached_mask": 0, "tmc5271_position_reached_shift": 0, "tmc5271_vzero_mask": 0, "tmc5271_vzero_shift": 0, "tmc5271_t_zerowait_active_mask": 0, "tmc5271_t_zerowait_active_shift": 0, "tmc5271_second_move_mask": 0, "tmc5271_second_move_shift": 0, "tmc5271_status_sg_mask": 0, "tmc5271_status_sg_shift": 0, "tmc5271_status_virtual_stop_l_mask": 0, "tmc5271_status_virtual_stop_l_shift": 0, "tmc5271_status_virtual_stop_r_mask": 0, "tmc5271_status_virtual_stop_r_shift": 0, "tmc5271_xlatch_mask": 0, "tmc5271_xlatch_shift": 0, "tmc5271_p_position_mask": 0, "tmc5271_p_position_shift": 0, "tmc5271_tolerance_mask": 0, "tmc5271_tolerance_shift": 0, "tmc5271_tol_on_pos_reached_mask": 0, "tmc5271_tol_on_pos_reached_shift": 0, "tmc5271_x_enc_mask": 0, "tmc5271_x_enc_shift": 0, "tmc5271_pol_a_mask": 0, "tmc5271_pol_a_shift": 0, "tmc5271_pol_b_mask": 0, "tmc5271_pol_b_shift": 0, "tmc5271_pol_n_mask": 0, "tmc5271_pol_n_shift": 0, "tmc5271_ignore_ab_mask": 0, "tmc5271_ignore_ab_shift": 0, "tmc5271_clr_cont_mask": 0, "tmc5271_clr_cont_shift": 0, "tmc5271_clr_once_mask": 0, "tmc5271_clr_once_shift": 0, "tmc5271_pos_neg_edge_mask": 0, "tmc5271_pos_neg_edge_shift": 0, "tmc5271_clr_enc_x_mask": 0, "tmc5271_clr_enc_x_shift": 0, "tmc5271_latch_x_act_mask": 0, "tmc5271_latch_x_act_shift": 0, "tmc5271_enc_sel_decimal_mask": 0, "tmc5271_enc_sel_decimal_shift": 0, "tmc5271_nbemf_abn_sel_mask": 0, "tmc5271_nbemf_abn_sel_shift": 0, "tmc5271_bemf_hyst_mask": 0, "tmc5271_bemf_hyst_shift": 0, "tmc5271_qsc_enc_en_mask": 0, "tmc5271_qsc_enc_en_shift": 0, "tmc5271_bemf_blank_time_mask": 0, "tmc5271_bemf_blank_time_shift": 0, "tmc5271_bemf_filter_sel_mask": 0, "tmc5271_bemf_filter_sel_shift": 0, "tmc5271_enc_const_mask": 0, "tmc5271_enc_const_shift": 0, "tmc5271_n_event_mask": 0, "tmc5271_n_event_shift": 0, "tmc5271_deviation_warn_mask": 0, "tmc5271_deviation_warn_shift": 0, "tmc5271_enc_latch_mask": 0, "tmc5271_enc_latch_shift": 0, "tmc5271_enc_deviation_mask": 0, "tmc5271_enc_deviation_shift": 0, "tmc5271_virtual_stop_l_mask": 0, "tmc5271_virtual_stop_l_shift": 0, "tmc5271_virtual_stop_r_mask": 0, "tmc5271_virtual_stop_r_shift": 0, "tmc5271_mscnt_mask": 0, "tmc5271_mscnt_shift": 0, "tmc5271_cur_a_mask": 0, "tmc5271_cur_a_shift": 0, "tmc5271_cur_b_mask": 0, "tmc5271_cur_b_shift": 0, "tmc5271_toff_mask": 0, "tmc5271_toff_shift": 0, "tmc5271_hstrt_tfd210_mask": 0, "tmc5271_hstrt_tfd210_shift": 0, "tmc5271_hend_offset_mask": 0, "tmc5271_hend_offset_shift": 0, "tmc5271_fd3_mask": 0, "tmc5271_fd3_shift": 0, "tmc5271_disfdcc_mask": 0, "tmc5271_disfdcc_shift": 0, "tmc5271_chm_mask": 0, "tmc5271_chm_shift": 0, "tmc5271_tbl_mask": 0, "tmc5271_tbl_shift": 0, "tmc5271_vhighfs_mask": 0, "tmc5271_vhighfs_shift": 0, "tmc5271_vhighchm_mask": 0, "tmc5271_vhighchm_shift": 0, "tmc5271_tpfd_mask": 0, "tmc5271_tpfd_shift": 0, "tmc5271_mres_mask": 0, "tmc5271_mres_shift": 0, "tmc5271_intpol_mask": 0, "tmc5271_intpol_shift": 0, "tmc5271_dedge_mask": 0, "tmc5271_dedge_shift": 0, "tmc5271_diss2g_mask": 0, "tmc5271_diss2g_shift": 0, "tmc5271_diss2vs_mask": 0, "tmc5271_diss2vs_shift": 0, "tmc5271_semin_mask": 0, "tmc5271_semin_shift": 0, "tmc5271_seup_mask": 0, "tmc5271_seup_shift": 0, "tmc5271_semax_mask": 0, "tmc5271_semax_shift": 0, "tmc5271_sedn_mask": 0, "tmc5271_sedn_shift": 0, "tmc5271_seimin_mask": 0, "tmc5271_seimin_shift": 0, "tmc5271_sgt_mask": 0, "tmc5271_sgt_shift": 0, "tmc5271_sfilt_mask": 0, "tmc5271_sfilt_shift": 0, "tmc5271_dc_time_mask": 0, "tmc5271_dc_time_shift": 0, "tmc5271_dc_sg_mask": 0, "tmc5271_dc_sg_shift": 0, "tmc5271_sg_result_mask": 0, "tmc5271_sg_result_shift": 0, "tmc5271_s2vsa_mask": 0, "tmc5271_s2vsa_shift": 0, "tmc5271_s2vsb_mask": 0, "tmc5271_s2vsb_shift": 0, "tmc5271_stealth_mask": 0, "tmc5271_stealth_shift": 0, "tmc5271_fsactive_mask": 0, "tmc5271_fsactive_shift": 0, "tmc5271_cs_actual_mask": 0, "tmc5271_cs_actual_shift": 0, "tmc5271_stallguard_mask": 0, "tmc5271_stallguard_shift": 0, "tmc5271_ot_mask": 0, "tmc5271_ot_shift": 0, "tmc5271_otpw_mask": 0, "tmc5271_otpw_shift": 0, "tmc5271_s2ga_mask": 0, "tmc5271_s2ga_shift": 0, "tmc5271_s2gb_mask": 0, "tmc5271_s2gb_shift": 0, "tmc5271_ola_mask": 0, "tmc5271_ola_shift": 0, "tmc5271_olb_mask": 0, "tmc5271_olb_shift": 0, "tmc5271_stst_mask": 0, "tmc5271_stst_shift": 0, "tmc5271_pwm_ofs_mask": 0, "tmc5271_pwm_ofs_shift": 0, "tmc5271_pwm_grad_mask": 0, "tmc5271_pwm_grad_shift": 0, "tmc5271_pwm_freq_mask": 0, "tmc5271_pwm_freq_shift": 0, "tmc5271_pwm_autoscale_mask": 0, "tmc5271_pwm_autoscale_shift": 0, "tmc5271_pwm_autograd_mask": 0, "tmc5271_pwm_autograd_shift": 0, "tmc5271_freewheel_mask": 0, "tmc5271_freewheel_shift": 0, "tmc5271_pwm_meas_sd_enable_mask": 0, "tmc5271_pwm_meas_sd_enable_shift": 0, "tmc5271_pwm_dis_reg_stst_mask": 0, "tmc5271_pwm_dis_reg_stst_shift": 0, "tmc5271_pwm_reg_mask": 0, "tmc5271_pwm_reg_shift": 0, "tmc5271_pwm_lim_mask": 0, "tmc5271_pwm_lim_shift": 0, "tmc5271_pwm_scale_sum_mask": 0, "tmc5271_pwm_scale_sum_shift": 0, "tmc5271_pwm_scale_auto_mask": 0, "tmc5271_pwm_scale_auto_shift": 0, "tmc5271_pwm_ofs_auto_mask": 0, "tmc5271_pwm_ofs_auto_shift": 0, "tmc5271_pwm_grad_auto_mask": 0, "tmc5271_pwm_grad_auto_shift": 0, "tmc5271_sg4_thrs_mask": 0, "tmc5271_sg4_thrs_shift": 0, "tmc5271_sg4_filt_en_mask": 0, "tmc5271_sg4_filt_en_shift": 0, "tmc5271_sg_angle_offset_mask": 0, "tmc5271_sg_angle_offset_shift": 0, "tmc5271_sg4_result_sg_result_mask": 0, "tmc5271_sg4_result_sg_result_shift": 0, "tmc5271_ind_0_mask": 0, "tmc5271_ind_0_shift": 0, "tmc5271_ind_1_mask": 0, "tmc5271_ind_1_shift": 0, "tmc5271_ind_2_mask": 0, "tmc5271_ind_2_shift": 0, "tmc5271_ind_3_mask": 0, "tmc5271_ind_3_shift": 0, "tmc5271_gconf": 0, "tmc5271_gstat": 0, "tmc5271_ifcnt": 0, "tmc5271_slaveconf": 0, "tmc5271_ioin": 0, "tmc5271_drv_conf": 0, "tmc5271_global_scal": 0, "tmc5271_rampmod": 0, "tmc5271_mslut_addr": 0, "tmc5271_mslut_data": 0, "tmc5271_x_compar": 0, "tmc5271_x_compare_repeat": 0, "tmc5271_ihold_irun": 0, "tmc5271_tpowerdown": 0, "tmc5271_tstep": 0, "tmc5271_tpwmthr": 0, "tmc5271_tcoolthr": 0, "tmc5271_thigh": 0, "tmc5271_xactual": 0, "tmc5271_vactual": 0, "tmc5271_aactual": 0, "tmc5271_vstart": 0, "tmc5271_a1": 0, "tmc5271_v1": 0, "tmc5271_a2": 0, "tmc5271_v2": 0, "tmc5271_amax": 0, "tmc5271_vmax": 0, "tmc5271_dmax": 0, "tmc5271_d2": 0, "tmc5271_d1": 0, "tmc5271_vstop": 0, "tmc5271_tvmax": 0, "tmc5271_tzerowait": 0, "tmc5271_xtarget": 0, "tmc5271_vdcmin": 0, "tmc5271_sw_mode": 0, "tmc5271_ramp_stat": 0, "tmc5271_xlatch": 0, "tmc5271_position_pi_ctrl": 0, "tmc5271_x_enc": 0, "tmc5271_encmod": 0, "tmc5271_enc_const": 0, "tmc5271_enc_statu": 0, "tmc5271_enc_latch": 0, "tmc5271_enc_devi": 0, "tmc5271_virtual_stop_l": 0, "tmc5271_virtual_stop_r": 0, "tmc5271_mscnt": 0, "tmc5271_mscuract": 0, "tmc5271_chopconf": 0, "tmc5271_coolconf": 0, "tmc5271_dcctrl": 0, "tmc5271_drv_statu": 0, "tmc5271_pwmconf": 0, "tmc5271_pwm_scale": 0, "tmc5271_pwm_auto": 0, "tmc5271_sg4_thr": 0, "tmc5271_sg4_result": 0, "tmc5271_sg4_ind": 0, "tmc5272_init": 0, "tmc5272_reset": 0, "tmc5272_restor": 0, "tmc5272_setregisterresetst": 0, "tmc5272_setcallback": 0, "tmc5272_callback": 0, "tmc5272_getslaveaddress": 0, "tmc5272_setslaveaddress": 0, "tmc5272_periodicjob": 0, "tmc5272_rotat": 0, "tmc5272_right": 0, "tmc5272_left": 0, "tmc5272_stop": 0, "tmc5272_moveto": 0, "tmc5272_movebi": 0, "tmc5272_consistencycheck": 0, "tmc5272_regist": 0, "tmc5272_constant": 0, "tmc5272_field": 0, "tmc5272_field_read": 0, "tmc5272_field_writ": 0, "tmc5272_writeint": 0, "tmc5272_readint": 0, "tmc5272_write_bit": 0, "tmc5272_address_mask": 0, "tmc5272_max_veloc": 0, "tmc5272_max_acceler": 0, "tmc5272_mode_posit": 0, "tmc5272_mode_velpo": 0, "tmc5272_mode_velneg": 0, "tmc5272_mode_hold": 0, "tmc5272_gconf_m0_en_pwm_mode_mask": 0, "tmc5272_gconf_m0_en_pwm_mode_shift": 0, "tmc5272_gconf_m0_multistep_filt_mask": 0, "tmc5272_gconf_m0_multistep_filt_shift": 0, "tmc5272_gconf_m0_shaft_mask": 0, "tmc5272_gconf_m0_shaft_shift": 0, "tmc5272_gconf_m0_diag0_error_mask": 0, "tmc5272_gconf_m0_diag0_error_shift": 0, "tmc5272_gconf_diag0_otpw_mask": 0, "tmc5272_gconf_diag0_otpw_shift": 0, "tmc5272_gconf_diag0_stall_step_mask": 0, "tmc5272_gconf_diag0_stall_step_shift": 0, "tmc5272_gconf_diag1_stall_dir_mask": 0, "tmc5272_gconf_diag1_stall_dir_shift": 0, "tmc5272_gconf_m0_diag1_index_mask": 0, "tmc5272_gconf_m0_diag1_index_shift": 0, "tmc5272_gconf_diag0_int_pushpull_mask": 0, "tmc5272_gconf_diag0_int_pushpull_shift": 0, "tmc5272_gconf_diag1_poscomp_pushpull_mask": 0, "tmc5272_gconf_diag1_poscomp_pushpull_shift": 0, "tmc5272_gconf_m0_small_hysteresis_mask": 0, "tmc5272_gconf_m0_small_hysteresis_shift": 0, "tmc5272_gconf_m0_stop_enable_mask": 0, "tmc5272_gconf_m0_stop_enable_shift": 0, "tmc5272_gconf_m0_direct_mode_mask": 0, "tmc5272_gconf_m0_direct_mode_shift": 0, "tmc5272_gconf_m0_sd_mask": 0, "tmc5272_gconf_m0_sd_shift": 0, "tmc5272_gconf_m0_drv_enn_mask": 0, "tmc5272_gconf_m0_drv_enn_shift": 0, "tmc5272_gconf_m1_en_pwm_mode_mask": 0, "tmc5272_gconf_m1_en_pwm_mode_shift": 0, "tmc5272_gconf_m1_multistep_filt_mask": 0, "tmc5272_gconf_m1_multistep_filt_shift": 0, "tmc5272_gconf_m1_shaft_mask": 0, "tmc5272_gconf_m1_shaft_shift": 0, "tmc5272_gconf_diag0_intout_sel_mask": 0, "tmc5272_gconf_diag0_intout_sel_shift": 0, "tmc5272_gconf_diag1_x_comp_sel_mask": 0, "tmc5272_gconf_diag1_x_comp_sel_shift": 0, "tmc5272_gconf_m1_diag1_index_mask": 0, "tmc5272_gconf_m1_diag1_index_shift": 0, "tmc5272_gconf_m1_small_hysteresis_mask": 0, "tmc5272_gconf_m1_small_hysteresis_shift": 0, "tmc5272_gconf_m1_stop_enable_mask": 0, "tmc5272_gconf_m1_stop_enable_shift": 0, "tmc5272_gconf_m1_direct_mode_mask": 0, "tmc5272_gconf_m1_direct_mode_shift": 0, "tmc5272_gconf_m1_sd_mask": 0, "tmc5272_gconf_m1_sd_shift": 0, "tmc5272_gconf_m1_drv_enn_mask": 0, "tmc5272_gconf_m1_drv_enn_shift": 0, "tmc5272_gstat_reset_mask": 0, "tmc5272_gstat_reset_shift": 0, "tmc5272_gstat_m0_drv_err_mask": 0, "tmc5272_gstat_m0_drv_err_shift": 0, "tmc5272_gstat_uv_cp_mask": 0, "tmc5272_gstat_uv_cp_shift": 0, "tmc5272_gstat_register_reset_mask": 0, "tmc5272_gstat_register_reset_shift": 0, "tmc5272_gstat_vm_uvlo_mask": 0, "tmc5272_gstat_vm_uvlo_shift": 0, "tmc5272_gstat_m1_drv_err_mask": 0, "tmc5272_gstat_m1_drv_err_shift": 0, "tmc5272_ifcnt_mask": 0, "tmc5272_ifcnt_shift": 0, "tmc5272_slaveconf_slaveaddr_mask": 0, "tmc5272_slaveconf_slaveaddr_shift": 0, "tmc5272_slaveconf_senddelay_mask": 0, "tmc5272_slaveconf_senddelay_shift": 0, "tmc5272_ioin_adc_temperature_mask": 0, "tmc5272_ioin_adc_temperature_shift": 0, "tmc5272_ioin_adc_en_mask": 0, "tmc5272_ioin_adc_en_shift": 0, "tmc5272_ioin_sel_oscillator_mask": 0, "tmc5272_ioin_sel_oscillator_shift": 0, "tmc5272_ioin_ext_res_det_mask": 0, "tmc5272_ioin_ext_res_det_shift": 0, "tmc5272_ioin_output_mask": 0, "tmc5272_ioin_output_shift": 0, "tmc5272_ioin_qsc_status_mask": 0, "tmc5272_ioin_qsc_status_shift": 0, "tmc5272_ioin_silicon_rv_mask": 0, "tmc5272_ioin_silicon_rv_shift": 0, "tmc5272_ioin_version_mask": 0, "tmc5272_ioin_version_shift": 0, "tmc5272_drv_conf_fsr_m0_mask": 0, "tmc5272_drv_conf_fsr_m0_shift": 0, "tmc5272_drv_conf_fsr_iref_m0_mask": 0, "tmc5272_drv_conf_fsr_iref_m0_shift": 0, "tmc5272_drv_conf_m0_en_emergency_disable_mask": 0, "tmc5272_drv_conf_m0_en_emergency_disable_shift": 0, "tmc5272_drv_conf_m0_sel_em_stop_src_mask": 0, "tmc5272_drv_conf_m0_sel_em_stop_src_shift": 0, "tmc5272_drv_conf_fsr_m1_mask": 0, "tmc5272_drv_conf_fsr_m1_shift": 0, "tmc5272_drv_conf_fsr_iref_m1_mask": 0, "tmc5272_drv_conf_fsr_iref_m1_shift": 0, "tmc5272_drv_conf_m1_en_emergency_disable_mask": 0, "tmc5272_drv_conf_m1_en_emergency_disable_shift": 0, "tmc5272_drv_conf_m1_sel_em_stop_src_mask": 0, "tmc5272_drv_conf_m1_sel_em_stop_src_shift": 0, "tmc5272_drv_conf_m0_standstill_time_mask": 0, "tmc5272_drv_conf_m0_standstill_time_shift": 0, "tmc5272_drv_conf_m1_standstill_time_mask": 0, "tmc5272_drv_conf_m1_standstill_time_shift": 0, "tmc5272_global_scaler_globalscaler_m0_a_mask": 0, "tmc5272_global_scaler_globalscaler_m0_a_shift": 0, "tmc5272_global_scaler_globalscaler_m0_b_mask": 0, "tmc5272_global_scaler_globalscaler_m0_b_shift": 0, "tmc5272_global_scaler_globalscaler_m1_a_mask": 0, "tmc5272_global_scaler_globalscaler_m1_a_shift": 0, "tmc5272_global_scaler_globalscaler_m1_b_mask": 0, "tmc5272_global_scaler_globalscaler_m1_b_shift": 0, "tmc5272_rampmode_m0_rampmode_mask": 0, "tmc5272_rampmode_m0_rampmode_shift": 0, "tmc5272_rampmode_m1_rampmode_mask": 0, "tmc5272_rampmode_m1_rampmode_shift": 0, "tmc5272_rampmode_ramp0_hold_mask": 0, "tmc5272_rampmode_ramp0_hold_shift": 0, "tmc5272_rampmode_ramp1_hold_mask": 0, "tmc5272_rampmode_ramp1_hold_shift": 0, "tmc5272_mslut_addr_mask": 0, "tmc5272_mslut_addr_shift": 0, "tmc5272_mslut_sel_start_mslut_data_mask": 0, "tmc5272_mslut_sel_start_mslut_data_shift": 0, "tmc5272_x_compare_mask": 0, "tmc5272_x_compare_shift": 0, "tmc5272_x_compare_repeat_mask": 0, "tmc5272_x_compare_repeat_shift": 0, "tmc5272_ihold_irun_ihold_mask": 0, "tmc5272_ihold_irun_ihold_shift": 0, "tmc5272_ihold_irun_irun_mask": 0, "tmc5272_ihold_irun_irun_shift": 0, "tmc5272_ihold_irun_iholddelay_mask": 0, "tmc5272_ihold_irun_iholddelay_shift": 0, "tmc5272_ihold_irun_irundelay_mask": 0, "tmc5272_ihold_irun_irundelay_shift": 0, "tmc5272_tpowerdown_mask": 0, "tmc5272_tpowerdown_shift": 0, "tmc5272_tstep_mask": 0, "tmc5272_tstep_shift": 0, "tmc5272_tpwmthrs_mask": 0, "tmc5272_tpwmthrs_shift": 0, "tmc5272_tcoolthrs_mask": 0, "tmc5272_tcoolthrs_shift": 0, "tmc5272_thigh_mask": 0, "tmc5272_thigh_shift": 0, "tmc5272_xactual_mask": 0, "tmc5272_xactual_shift": 0, "tmc5272_vactual_mask": 0, "tmc5272_vactual_shift": 0, "tmc5272_aactual_mask": 0, "tmc5272_aactual_shift": 0, "tmc5272_vstart_mask": 0, "tmc5272_vstart_shift": 0, "tmc5272_a1_mask": 0, "tmc5272_a1_shift": 0, "tmc5272_v1_mask": 0, "tmc5272_v1_shift": 0, "tmc5272_a2_mask": 0, "tmc5272_a2_shift": 0, "tmc5272_v2_mask": 0, "tmc5272_v2_shift": 0, "tmc5272_amax_mask": 0, "tmc5272_amax_shift": 0, "tmc5272_vmax_mask": 0, "tmc5272_vmax_shift": 0, "tmc5272_dmax_mask": 0, "tmc5272_dmax_shift": 0, "tmc5272_d2_mask": 0, "tmc5272_d2_shift": 0, "tmc5272_d1_mask": 0, "tmc5272_d1_shift": 0, "tmc5272_vstop_mask": 0, "tmc5272_vstop_shift": 0, "tmc5272_tvmax_mask": 0, "tmc5272_tvmax_shift": 0, "tmc5272_tzerowait_mask": 0, "tmc5272_tzerowait_shift": 0, "tmc5272_xtarget_mask": 0, "tmc5272_xtarget_shift": 0, "tmc5272_vdcmin_reserved_mask": 0, "tmc5272_vdcmin_reserved_shift": 0, "tmc5272_vdcmin_vdcmin_mask": 0, "tmc5272_vdcmin_vdcmin_shift": 0, "tmc5272_sw_mode_stop_l_enable_mask": 0, "tmc5272_sw_mode_stop_l_enable_shift": 0, "tmc5272_sw_mode_stop_r_enable_mask": 0, "tmc5272_sw_mode_stop_r_enable_shift": 0, "tmc5272_sw_mode_pol_stop_l_mask": 0, "tmc5272_sw_mode_pol_stop_l_shift": 0, "tmc5272_sw_mode_pol_stop_r_mask": 0, "tmc5272_sw_mode_pol_stop_r_shift": 0, "tmc5272_sw_mode_swap_lr_mask": 0, "tmc5272_sw_mode_swap_lr_shift": 0, "tmc5272_sw_mode_latch_l_active_mask": 0, "tmc5272_sw_mode_latch_l_active_shift": 0, "tmc5272_sw_mode_latch_l_inactive_mask": 0, "tmc5272_sw_mode_latch_l_inactive_shift": 0, "tmc5272_sw_mode_latch_r_active_mask": 0, "tmc5272_sw_mode_latch_r_active_shift": 0, "tmc5272_sw_mode_latch_r_inactive_mask": 0, "tmc5272_sw_mode_latch_r_inactive_shift": 0, "tmc5272_sw_mode_en_latch_encoder_mask": 0, "tmc5272_sw_mode_en_latch_encoder_shift": 0, "tmc5272_sw_mode_sg_stop_mask": 0, "tmc5272_sw_mode_sg_stop_shift": 0, "tmc5272_sw_mode_en_softstop_mask": 0, "tmc5272_sw_mode_en_softstop_shift": 0, "tmc5272_sw_mode_en_virtual_stop_l_mask": 0, "tmc5272_sw_mode_en_virtual_stop_l_shift": 0, "tmc5272_sw_mode_en_virtual_stop_r_mask": 0, "tmc5272_sw_mode_en_virtual_stop_r_shift": 0, "tmc5272_sw_mode_virtual_step_enc_mask": 0, "tmc5272_sw_mode_virtual_step_enc_shift": 0, "tmc5272_ramp_stat_status_stop_l_mask": 0, "tmc5272_ramp_stat_status_stop_l_shift": 0, "tmc5272_ramp_stat_status_stop_r_mask": 0, "tmc5272_ramp_stat_status_stop_r_shift": 0, "tmc5272_ramp_stat_status_latch_l_mask": 0, "tmc5272_ramp_stat_status_latch_l_shift": 0, "tmc5272_ramp_stat_status_latch_r_mask": 0, "tmc5272_ramp_stat_status_latch_r_shift": 0, "tmc5272_ramp_stat_event_stop_l_mask": 0, "tmc5272_ramp_stat_event_stop_l_shift": 0, "tmc5272_ramp_stat_event_stop_r_mask": 0, "tmc5272_ramp_stat_event_stop_r_shift": 0, "tmc5272_ramp_stat_event_stop_sg_mask": 0, "tmc5272_ramp_stat_event_stop_sg_shift": 0, "tmc5272_ramp_stat_event_pos_reached_mask": 0, "tmc5272_ramp_stat_event_pos_reached_shift": 0, "tmc5272_ramp_stat_velocity_reached_mask": 0, "tmc5272_ramp_stat_velocity_reached_shift": 0, "tmc5272_ramp_stat_position_reached_mask": 0, "tmc5272_ramp_stat_position_reached_shift": 0, "tmc5272_ramp_stat_vzero_mask": 0, "tmc5272_ramp_stat_vzero_shift": 0, "tmc5272_ramp_stat_t_zerowait_active_mask": 0, "tmc5272_ramp_stat_t_zerowait_active_shift": 0, "tmc5272_ramp_stat_second_move_mask": 0, "tmc5272_ramp_stat_second_move_shift": 0, "tmc5272_ramp_stat_status_sg_mask": 0, "tmc5272_ramp_stat_status_sg_shift": 0, "tmc5272_ramp_stat_status_virtual_stop_l_mask": 0, "tmc5272_ramp_stat_status_virtual_stop_l_shift": 0, "tmc5272_ramp_stat_status_virtual_stop_r_mask": 0, "tmc5272_ramp_stat_status_virtual_stop_r_shift": 0, "tmc5272_xlatch_mask": 0, "tmc5272_xlatch_shift": 0, "tmc5272_position_pi_ctrl_position_pi_ctrl_regs_mask": 0, "tmc5272_position_pi_ctrl_position_pi_ctrl_regs_shift": 0, "tmc5272_x_enc_mask": 0, "tmc5272_x_enc_shift": 0, "tmc5272_encmode_pol_a_mask": 0, "tmc5272_encmode_pol_a_shift": 0, "tmc5272_encmode_pol_b_mask": 0, "tmc5272_encmode_pol_b_shift": 0, "tmc5272_encmode_pol_n_mask": 0, "tmc5272_encmode_pol_n_shift": 0, "tmc5272_encmode_ignore_ab_mask": 0, "tmc5272_encmode_ignore_ab_shift": 0, "tmc5272_encmode_clr_cont_mask": 0, "tmc5272_encmode_clr_cont_shift": 0, "tmc5272_encmode_clr_once_mask": 0, "tmc5272_encmode_clr_once_shift": 0, "tmc5272_encmode_pos_neg_edge_mask": 0, "tmc5272_encmode_pos_neg_edge_shift": 0, "tmc5272_encmode_clr_enc_x_mask": 0, "tmc5272_encmode_clr_enc_x_shift": 0, "tmc5272_encmode_latch_x_act_mask": 0, "tmc5272_encmode_latch_x_act_shift": 0, "tmc5272_encmode_enc_sel_decimal_mask": 0, "tmc5272_encmode_enc_sel_decimal_shift": 0, "tmc5272_encmode_nbemf_abn_sel_mask": 0, "tmc5272_encmode_nbemf_abn_sel_shift": 0, "tmc5272_encmode_bemf_hyst_mask": 0, "tmc5272_encmode_bemf_hyst_shift": 0, "tmc5272_encmode_bemf_blank_time_mask": 0, "tmc5272_encmode_bemf_blank_time_shift": 0, "tmc5272_enc_const_mask": 0, "tmc5272_enc_const_shift": 0, "tmc5272_enc_status_n_event_mask": 0, "tmc5272_enc_status_n_event_shift": 0, "tmc5272_enc_status_deviation_warn_mask": 0, "tmc5272_enc_status_deviation_warn_shift": 0, "tmc5272_enc_latch_mask": 0, "tmc5272_enc_latch_shift": 0, "tmc5272_enc_deviation_mask": 0, "tmc5272_enc_deviation_shift": 0, "tmc5272_virtual_stop_l_mask": 0, "tmc5272_virtual_stop_l_shift": 0, "tmc5272_virtual_stop_r_mask": 0, "tmc5272_virtual_stop_r_shift": 0, "tmc5272_mscnt_mask": 0, "tmc5272_mscnt_shift": 0, "tmc5272_mscuract_cur_a_mask": 0, "tmc5272_mscuract_cur_a_shift": 0, "tmc5272_mscuract_cur_b_mask": 0, "tmc5272_mscuract_cur_b_shift": 0, "tmc5272_chopconf_toff_mask": 0, "tmc5272_chopconf_toff_shift": 0, "tmc5272_chopconf_hstrt_tfd210_mask": 0, "tmc5272_chopconf_hstrt_tfd210_shift": 0, "tmc5272_chopconf_hend_offset_mask": 0, "tmc5272_chopconf_hend_offset_shift": 0, "tmc5272_chopconf_fd3_mask": 0, "tmc5272_chopconf_fd3_shift": 0, "tmc5272_chopconf_disfdcc_mask": 0, "tmc5272_chopconf_disfdcc_shift": 0, "tmc5272_chopconf_chm_mask": 0, "tmc5272_chopconf_chm_shift": 0, "tmc5272_chopconf_tbl_mask": 0, "tmc5272_chopconf_tbl_shift": 0, "tmc5272_chopconf_vhighfs_mask": 0, "tmc5272_chopconf_vhighfs_shift": 0, "tmc5272_chopconf_vhighchm_mask": 0, "tmc5272_chopconf_vhighchm_shift": 0, "tmc5272_chopconf_tpfd_mask": 0, "tmc5272_chopconf_tpfd_shift": 0, "tmc5272_chopconf_mres_mask": 0, "tmc5272_chopconf_mres_shift": 0, "tmc5272_chopconf_intpol_mask": 0, "tmc5272_chopconf_intpol_shift": 0, "tmc5272_chopconf_dedge_mask": 0, "tmc5272_chopconf_dedge_shift": 0, "tmc5272_chopconf_diss2g_mask": 0, "tmc5272_chopconf_diss2g_shift": 0, "tmc5272_chopconf_diss2vs_mask": 0, "tmc5272_chopconf_diss2vs_shift": 0, "tmc5272_coolconf_semin_mask": 0, "tmc5272_coolconf_semin_shift": 0, "tmc5272_coolconf_seup_mask": 0, "tmc5272_coolconf_seup_shift": 0, "tmc5272_coolconf_semax_mask": 0, "tmc5272_coolconf_semax_shift": 0, "tmc5272_coolconf_sedn_mask": 0, "tmc5272_coolconf_sedn_shift": 0, "tmc5272_coolconf_seimin_mask": 0, "tmc5272_coolconf_seimin_shift": 0, "tmc5272_coolconf_sgt_mask": 0, "tmc5272_coolconf_sgt_shift": 0, "tmc5272_coolconf_sfilt_mask": 0, "tmc5272_coolconf_sfilt_shift": 0, "tmc5272_dcctrl_dc_time_mask": 0, "tmc5272_dcctrl_dc_time_shift": 0, "tmc5272_dcctrl_dc_sg_mask": 0, "tmc5272_dcctrl_dc_sg_shift": 0, "tmc5272_drv_status_sg_result_mask": 0, "tmc5272_drv_status_sg_result_shift": 0, "tmc5272_drv_status_s2vsa_mask": 0, "tmc5272_drv_status_s2vsa_shift": 0, "tmc5272_drv_status_s2vsb_mask": 0, "tmc5272_drv_status_s2vsb_shift": 0, "tmc5272_drv_status_stealth_mask": 0, "tmc5272_drv_status_stealth_shift": 0, "tmc5272_drv_status_fsactive_mask": 0, "tmc5272_drv_status_fsactive_shift": 0, "tmc5272_drv_status_cs_actual_mask": 0, "tmc5272_drv_status_cs_actual_shift": 0, "tmc5272_drv_status_stallguard_mask": 0, "tmc5272_drv_status_stallguard_shift": 0, "tmc5272_drv_status_ot_mask": 0, "tmc5272_drv_status_ot_shift": 0, "tmc5272_drv_status_otpw_mask": 0, "tmc5272_drv_status_otpw_shift": 0, "tmc5272_drv_status_s2ga_mask": 0, "tmc5272_drv_status_s2ga_shift": 0, "tmc5272_drv_status_s2gb_mask": 0, "tmc5272_drv_status_s2gb_shift": 0, "tmc5272_drv_status_ola_mask": 0, "tmc5272_drv_status_ola_shift": 0, "tmc5272_drv_status_olb_mask": 0, "tmc5272_drv_status_olb_shift": 0, "tmc5272_drv_status_stst_mask": 0, "tmc5272_drv_status_stst_shift": 0, "tmc5272_pwmconf_pwm_ofs_mask": 0, "tmc5272_pwmconf_pwm_ofs_shift": 0, "tmc5272_pwmconf_pwm_grad_mask": 0, "tmc5272_pwmconf_pwm_grad_shift": 0, "tmc5272_pwmconf_pwm_freq_mask": 0, "tmc5272_pwmconf_pwm_freq_shift": 0, "tmc5272_pwmconf_pwm_autoscale_mask": 0, "tmc5272_pwmconf_pwm_autoscale_shift": 0, "tmc5272_pwmconf_pwm_autograd_mask": 0, "tmc5272_pwmconf_pwm_autograd_shift": 0, "tmc5272_pwmconf_freewheel_mask": 0, "tmc5272_pwmconf_freewheel_shift": 0, "tmc5272_pwmconf_pwm_meas_sd_enable_mask": 0, "tmc5272_pwmconf_pwm_meas_sd_enable_shift": 0, "tmc5272_pwmconf_pwm_dis_reg_stst_mask": 0, "tmc5272_pwmconf_pwm_dis_reg_stst_shift": 0, "tmc5272_pwmconf_pwm_reg_mask": 0, "tmc5272_pwmconf_pwm_reg_shift": 0, "tmc5272_pwmconf_pwm_lim_mask": 0, "tmc5272_pwmconf_pwm_lim_shift": 0, "tmc5272_pwm_scale_pwm_scale_sum_mask": 0, "tmc5272_pwm_scale_pwm_scale_sum_shift": 0, "tmc5272_pwm_scale_pwm_scale_auto_mask": 0, "tmc5272_pwm_scale_pwm_scale_auto_shift": 0, "tmc5272_pwm_auto_pwm_ofs_auto_mask": 0, "tmc5272_pwm_auto_pwm_ofs_auto_shift": 0, "tmc5272_pwm_auto_pwm_grad_auto_mask": 0, "tmc5272_pwm_auto_pwm_grad_auto_shift": 0, "tmc5272_sg4_thrs_sg4_thrs_mask": 0, "tmc5272_sg4_thrs_sg4_thrs_shift": 0, "tmc5272_sg4_thrs_sg4_filt_en_mask": 0, "tmc5272_sg4_thrs_sg4_filt_en_shift": 0, "tmc5272_sg4_thrs_sg_angle_offset_mask": 0, "tmc5272_sg4_thrs_sg_angle_offset_shift": 0, "tmc5272_sg4_result_sg_result_mask": 0, "tmc5272_sg4_result_sg_result_shift": 0, "tmc5272_sg4_ind_sg4_ind_0_mask": 0, "tmc5272_sg4_ind_sg4_ind_0_shift": 0, "tmc5272_sg4_ind_sg4_ind_1_mask": 0, "tmc5272_sg4_ind_sg4_ind_1_shift": 0, "tmc5272_sg4_ind_sg4_ind_2_mask": 0, "tmc5272_sg4_ind_sg4_ind_2_shift": 0, "tmc5272_sg4_ind_sg4_ind_3_mask": 0, "tmc5272_sg4_ind_sg4_ind_3_shift": 0, "tmc5272_gconf": 0, "tmc5272_gstat": 0, "tmc5272_ifcnt": 0, "tmc5272_slaveconf": 0, "tmc5272_ioin": 0, "tmc5272_drv_conf": 0, "tmc5272_global_scal": 0, "tmc5272_rampmod": 0, "tmc5272_mslut_addr": 0, "tmc5272_mslut_sel_start": 0, "tmc5272_x_compar": 0, "tmc5272_x_compare_repeat": 0, "tmc5272_ihold_irun": 0, "tmc5272_tpowerdown": 0, "tmc5272_tstep": 0, "tmc5272_tpwmthr": 0, "tmc5272_tcoolthr": 0, "tmc5272_thigh": 0, "tmc5272_xactual": 0, "tmc5272_vactual": 0, "tmc5272_aactual": 0, "tmc5272_vstart": 0, "tmc5272_a1": 0, "tmc5272_v1": 0, "tmc5272_a2": 0, "tmc5272_v2": 0, "tmc5272_amax": 0, "tmc5272_vmax": 0, "tmc5272_dmax": 0, "tmc5272_d2": 0, "tmc5272_d1": 0, "tmc5272_vstop": 0, "tmc5272_tvmax": 0, "tmc5272_tzerowait": 0, "tmc5272_xtarget": 0, "tmc5272_vdcmin": 0, "tmc5272_sw_mode": 0, "tmc5272_ramp_stat": 0, "tmc5272_xlatch": 0, "tmc5272_position_pi_ctrl": 0, "tmc5272_x_enc": 0, "tmc5272_encmod": 0, "tmc5272_enc_const": 0, "tmc5272_enc_statu": 0, "tmc5272_enc_latch": 0, "tmc5272_enc_devi": 0, "tmc5272_virtual_stop_l": 0, "tmc5272_virtual_stop_r": 0, "tmc5272_mscnt": 0, "tmc5272_mscuract": 0, "tmc5272_chopconf": 0, "tmc5272_coolconf": 0, "tmc5272_dcctrl": 0, "tmc5272_drv_statu": 0, "tmc5272_pwmconf": 0, "tmc5272_pwm_scale": 0, "tmc5272_pwm_auto": 0, "tmc5272_sg4_thr": 0, "tmc5272_sg4_result": 0, "tmc5272_sg4_ind": 0, "tmc6100": 0, "tmc6100_readwritebyt": 0, "tmc6100_readint": 0, "tmc6100_writeint": 0, "tmc6100_constant": 0, "tmc6100_regist": 0, "tmc6100_field": 0, "tmc6100_motor": 0, "tmc6100_write_bit": 0, "tmc6100_address_mask": 0, "tmc6100_max_veloc": 0, "tmc6100_max_acceler": 0, "tmc6100_disable_mask": 0, "tmc6100_disable_shift": 0, "tmc6100_singleline_mask": 0, "tmc6100_singleline_shift": 0, "tmc6100_faultdirect_mask": 0, "tmc6100_faultdirect_shift": 0, "tmc6100_unused_mask": 0, "tmc6100_unused_shift": 0, "tmc6100_amplification_mask": 0, "tmc6100_amplification_shift": 0, "tmc6100_current_zero_mask": 0, "tmc6100_current_zero_shift": 0, "tmc6100_test_mode_mask": 0, "tmc6100_test_mode_shift": 0, "tmc6100_reset_mask": 0, "tmc6100_reset_shift": 0, "tmc6100_drv_otpw_mask": 0, "tmc6100_drv_otpw_shift": 0, "tmc6100_drv_ot_mask": 0, "tmc6100_drv_ot_shift": 0, "tmc6100_uv_cp_mask": 0, "tmc6100_uv_cp_shift": 0, "tmc6100_shortdet_u_mask": 0, "tmc6100_shortdet_u_shift": 0, "tmc6100_s2vsu_mask": 0, "tmc6100_s2vsu_shift": 0, "tmc6100_shortdet_v_mask": 0, "tmc6100_shortdet_v_shift": 0, "tmc6100_s2gv_mask": 0, "tmc6100_s2gv_shift": 0, "tmc6100_s2vsv_mask": 0, "tmc6100_s2vsv_shift": 0, "tmc6100_shortdet_w_mask": 0, "tmc6100_shortdet_w_shift": 0, "tmc6100_s2vsw_mask": 0, "tmc6100_s2vsw_shift": 0, "tmc6100_ul_mask": 0, "tmc6100_ul_shift": 0, "tmc6100_uh_mask": 0, "tmc6100_uh_shift": 0, "tmc6100_vl_mask": 0, "tmc6100_vl_shift": 0, "tmc6100_vh_mask": 0, "tmc6100_vh_shift": 0, "tmc6100_wl_mask": 0, "tmc6100_wl_shift": 0, "tmc6100_wh_mask": 0, "tmc6100_wh_shift": 0, "tmc6100_drv_en_mask": 0, "tmc6100_drv_en_shift": 0, "tmc6100_otpw_mask": 0, "tmc6100_otpw_shift": 0, "tmc6100_ot136c_mask": 0, "tmc6100_ot136c_shift": 0, "tmc6100_ot143c_mask": 0, "tmc6100_ot143c_shift": 0, "tmc6100_ot150c_mask": 0, "tmc6100_ot150c_shift": 0, "tmc6100_version_mask": 0, "tmc6100_version_shift": 0, "tmc6100_otpbit_mask": 0, "tmc6100_otpbit_shift": 0, "tmc6100_otpbyte_mask": 0, "tmc6100_otpbyte_shift": 0, "tmc6100_otpmagic_mask": 0, "tmc6100_otpmagic_shift": 0, "tmc6100_otp_bbm_mask": 0, "tmc6100_otp_bbm_shift": 0, "tmc6100_otp_s2_level_mask": 0, "tmc6100_otp_s2_level_shift": 0, "tmc6100_otp_fclktrim_mask": 0, "tmc6100_otp_fclktrim_shift": 0, "tmc6100_fclktrim_mask": 0, "tmc6100_fclktrim_shift": 0, "tmc6100_s2vs_level_mask": 0, "tmc6100_s2vs_level_shift": 0, "tmc6100_s2gnd_level_mask": 0, "tmc6100_s2gnd_level_shift": 0, "tmc6100_shortfilter_mask": 0, "tmc6100_shortfilter_shift": 0, "tmc6100_shortdelay_mask": 0, "tmc6100_shortdelay_shift": 0, "tmc6100_retry_mask": 0, "tmc6100_retry_shift": 0, "tmc6100_protect_parallel_mask": 0, "tmc6100_protect_parallel_shift": 0, "tmc6100_disable_s2g_mask": 0, "tmc6100_disable_s2g_shift": 0, "tmc6100_disable_s2vs_mask": 0, "tmc6100_disable_s2vs_shift": 0, "tmc6100_bbmclks_mask": 0, "tmc6100_bbmclks_shift": 0, "tmc6100_otselect_mask": 0, "tmc6100_otselect_shift": 0, "tmc6100_drvstrength_mask": 0, "tmc6100_drvstrength_shift": 0, "tmc6100_gconf": 0, "tmc6100_gstat": 0, "tmc6100_ioin_output": 0, "tmc6100_otp_prog": 0, "tmc6100_otp_read": 0, "tmc6100_factory_conf": 0, "tmc6100_short_conf": 0, "tmc6100_drv_conf": 0, "tmc6200": 0, "tmc6200_readwritebyt": 0, "tmc6200_readint": 0, "tmc6200_writeint": 0, "tmc6200_regist": 0, "tmc6200_constant": 0, "tmc6200_field": 0, "tmc6200_field_read": 0, "tmc6200_field_upd": 0, "tmc6200_motor": 0, "tmc6200_write_bit": 0, "tmc6200_address_mask": 0, "tmc6200_max_veloc": 0, "tmc6200_max_acceler": 0, "tmc6200_disable_mask": 0, "tmc6200_disable_shift": 0, "tmc6200_singleline_mask": 0, "tmc6200_singleline_shift": 0, "tmc6200_faultdirect_mask": 0, "tmc6200_faultdirect_shift": 0, "tmc6200_unused_mask": 0, "tmc6200_unused_shift": 0, "tmc6200_amplification_mask": 0, "tmc6200_amplification_shift": 0, "tmc6200_current_zero_mask": 0, "tmc6200_current_zero_shift": 0, "tmc6200_test_mode_mask": 0, "tmc6200_test_mode_shift": 0, "tmc6200_reset_mask": 0, "tmc6200_reset_shift": 0, "tmc6200_drv_otpw_mask": 0, "tmc6200_drv_otpw_shift": 0, "tmc6200_drv_ot_mask": 0, "tmc6200_drv_ot_shift": 0, "tmc6200_uv_cp_mask": 0, "tmc6200_uv_cp_shift": 0, "tmc6200_shortdet_u_mask": 0, "tmc6200_shortdet_u_shift": 0, "tmc6200_s2vsu_mask": 0, "tmc6200_s2vsu_shift": 0, "tmc6200_shortdet_v_mask": 0, "tmc6200_shortdet_v_shift": 0, "tmc6200_s2gv_mask": 0, "tmc6200_s2gv_shift": 0, "tmc6200_s2vsv_mask": 0, "tmc6200_s2vsv_shift": 0, "tmc6200_shortdet_w_mask": 0, "tmc6200_shortdet_w_shift": 0, "tmc6200_s2vsw_mask": 0, "tmc6200_s2vsw_shift": 0, "tmc6200_ul_mask": 0, "tmc6200_ul_shift": 0, "tmc6200_uh_mask": 0, "tmc6200_uh_shift": 0, "tmc6200_vl_mask": 0, "tmc6200_vl_shift": 0, "tmc6200_vh_mask": 0, "tmc6200_vh_shift": 0, "tmc6200_wl_mask": 0, "tmc6200_wl_shift": 0, "tmc6200_wh_mask": 0, "tmc6200_wh_shift": 0, "tmc6200_drv_en_mask": 0, "tmc6200_drv_en_shift": 0, "tmc6200_otpw_mask": 0, "tmc6200_otpw_shift": 0, "tmc6200_ot136c_mask": 0, "tmc6200_ot136c_shift": 0, "tmc6200_ot143c_mask": 0, "tmc6200_ot143c_shift": 0, "tmc6200_ot150c_mask": 0, "tmc6200_ot150c_shift": 0, "tmc6200_version_mask": 0, "tmc6200_version_shift": 0, "tmc6200_otpbit_mask": 0, "tmc6200_otpbit_shift": 0, "tmc6200_otpbyte_mask": 0, "tmc6200_otpbyte_shift": 0, "tmc6200_otpmagic_mask": 0, "tmc6200_otpmagic_shift": 0, "tmc6200_otp_bbm_mask": 0, "tmc6200_otp_bbm_shift": 0, "tmc6200_otp_s2_level_mask": 0, "tmc6200_otp_s2_level_shift": 0, "tmc6200_otp_fclktrim_mask": 0, "tmc6200_otp_fclktrim_shift": 0, "tmc6200_fclktrim_mask": 0, "tmc6200_fclktrim_shift": 0, "tmc6200_s2vs_level_mask": 0, "tmc6200_s2vs_level_shift": 0, "tmc6200_s2gnd_level_mask": 0, "tmc6200_s2gnd_level_shift": 0, "tmc6200_shortfilter_mask": 0, "tmc6200_shortfilter_shift": 0, "tmc6200_shortdelay_mask": 0, "tmc6200_shortdelay_shift": 0, "tmc6200_retry_mask": 0, "tmc6200_retry_shift": 0, "tmc6200_protect_parallel_mask": 0, "tmc6200_protect_parallel_shift": 0, "tmc6200_disable_s2g_mask": 0, "tmc6200_disable_s2g_shift": 0, "tmc6200_disable_s2vs_mask": 0, "tmc6200_disable_s2vs_shift": 0, "tmc6200_bbmclks_mask": 0, "tmc6200_bbmclks_shift": 0, "tmc6200_otselect_mask": 0, "tmc6200_otselect_shift": 0, "tmc6200_drvstrength_mask": 0, "tmc6200_drvstrength_shift": 0, "tmc6200_gconf": 0, "tmc6200_gstat": 0, "tmc6200_ioin_output": 0, "tmc6200_otp_prog": 0, "tmc6200_otp_read": 0, "tmc6200_factory_conf": 0, "tmc6200_short_conf": 0, "tmc6200_drv_conf": 0, "tmc7300_readwritearrai": 0, "tmc7300_crc8": 0, "tmc7300_writeint": 0, "tmc7300_readint": 0, "tmc7300_init": 0, "tmc7300_config": 0, "tmc7300_setregisterresetst": 0, "tmc7300_setcallback": 0, "tmc7300_callback": 0, "tmc7300_periodicjob": 0, "tmc7300_reset": 0, "tmc7300_restor": 0, "tmc7300_get_slav": 0, "tmc7300_set_slav": 0, "tmc7300_getstandbi": 0, "tmc7300_setstandbi": 0, "tmc7300_consistencycheck": 0, "tmc7300_constant": 0, "tmc7300_field": 0, "tmc7300_regist": 0, "tmc7300_field_read": 0, "tmc7300_field_writ": 0, "tmc7300_defaultregisteraccess": 0, "tmc7300_defaultregisterresetst": 0, "tmc7300_registerconst": 0, "0x00001f01": 0, "tmc7300_motor": 0, "tmc7300_write_bit": 0, "tmc7300_address_mask": 0, "tmc7300_pwm_direct_mask": 0, "tmc7300_pwm_direct_shift": 0, "tmc7300_extcap_mask": 0, "tmc7300_extcap_shift": 0, "tmc7300_par_mode_mask": 0, "tmc7300_par_mode_shift": 0, "tmc7300_test_mode_mask": 0, "tmc7300_test_mode_shift": 0, "tmc7300_reset_mask": 0, "tmc7300_reset_shift": 0, "tmc7300_drv_err_mask": 0, "tmc7300_drv_err_shift": 0, "tmc7300_u3v5_mask": 0, "tmc7300_u3v5_shift": 0, "tmc7300_ifcnt_mask": 0, "tmc7300_ifcnt_shift": 0, "tmc7300_slaveconf_mask": 0, "tmc7300_slaveconf_shift": 0, "tmc7300_en_mask": 0, "tmc7300_en_shift": 0, "tmc7300_nstdby_mask": 0, "tmc7300_nstdby_shift": 0, "tmc7300_ad0_mask": 0, "tmc7300_ad0_shift": 0, "tmc7300_ad1_mask": 0, "tmc7300_ad1_shift": 0, "tmc7300_diag_mask": 0, "tmc7300_diag_shift": 0, "tmc7300_uart_enabled_mask": 0, "tmc7300_uart_enabled_shift": 0, "tmc7300_uart_input_mask": 0, "tmc7300_uart_input_shift": 0, "tmc7300_mode_input_mask": 0, "tmc7300_mode_input_shift": 0, "tmc7300_a2_mask": 0, "tmc7300_a2_shift": 0, "tmc7300_a1_mask": 0, "tmc7300_a1_shift": 0, "tmc7300_comp_a1a2_mask": 0, "tmc7300_comp_a1a2_shift": 0, "tmc7300_comp_b1b2_mask": 0, "tmc7300_comp_b1b2_shift": 0, "tmc7300_version_mask": 0, "tmc7300_version_shift": 0, "tmc7300_motorrun_mask": 0, "tmc7300_motorrun_shift": 0, "tmc7300_irun_mask": 0, "tmc7300_irun_shift": 0, "tmc7300_pwm_a_mask": 0, "tmc7300_pwm_a_shift": 0, "tmc7300_pwm_b_mask": 0, "tmc7300_pwm_b_shift": 0, "tmc7300_enabledrv_mask": 0, "tmc7300_enabledrv_shift": 0, "tmc7300_tbl_mask": 0, "tmc7300_tbl_shift": 0, "tmc7300_diss2g_mask": 0, "tmc7300_diss2g_shift": 0, "tmc7300_diss2vs_mask": 0, "tmc7300_diss2vs_shift": 0, "tmc7300_otpw_mask": 0, "tmc7300_otpw_shift": 0, "tmc7300_ot_mask": 0, "tmc7300_ot_shift": 0, "tmc7300_s2ga_mask": 0, "tmc7300_s2ga_shift": 0, "tmc7300_s2gb_mask": 0, "tmc7300_s2gb_shift": 0, "tmc7300_s2vsa_mask": 0, "tmc7300_s2vsa_shift": 0, "tmc7300_s2vsb_mask": 0, "tmc7300_s2vsb_shift": 0, "tmc7300_ola_mask": 0, "tmc7300_ola_shift": 0, "tmc7300_olb_mask": 0, "tmc7300_olb_shift": 0, "tmc7300_t120_mask": 0, "tmc7300_t120_shift": 0, "tmc7300_t150_mask": 0, "tmc7300_t150_shift": 0, "tmc7300_pwm_freq_mask": 0, "tmc7300_pwm_freq_shift": 0, "tmc7300_freewheel_mask": 0, "tmc7300_freewheel_shift": 0, "tmc7300_gconf": 0, "tmc7300_gstat": 0, "tmc7300_ifcnt": 0, "tmc7300_slaveconf": 0, "tmc7300_ioin": 0, "tmc7300_current_limit": 0, "tmc7300_pwm_ab": 0, "tmc7300_chopconf": 0, "tmc7300_drvstatu": 0, "tmc7300_pwmconf": 0, "tmc8461_readwrit": 0, "tmc8461_esc_read": 0, "tmc8461_esc_writ": 0, "tmc8461_mfc_read": 0, "tmc8461_mfc_write": 0, "tmc8461_esc_read_data": 0, "data_ptr": 0, "len": 0, "tmc8461_esc_read_8": 0, "tmc8461_esc_read_16": 0, "tmc8461_esc_read_32": 0, "tmc8461_esc_write_data": 0, "tmc8461_esc_write_8": 0, "tmc8461_esc_write_16": 0, "tmc8461_esc_write_32": 0, "tmc8461_mfc_read_data": 0, "tmc8461_mfc_read_32": 0, "tmc8461_mfc_read_64": 0, "uint64_t": 0, "tmc8461_mfc_read_auto": 0, "tmc8461_mfc_write_data": 0, "tmc8461_mfc_write_32": 0, "tmc8461_mfc_write_64": 0, "tmc8461_mfc_write_auto": 0, "tmc8461_initconfig": 0, "tmc8461_config_esc": 0, "tmc8461_config_mfc": 0, "both": 0, "esc": 0, "mfc": 0, "block": 0, "your": 0, "instanc": 0, "tmc8461_regist": 0, "tmc8461_constant": 0, "tmc8461_field": 0, "tmc8461_field_read": 0, "tmc8461_field_writ": 0, "tmc8461_cmd_read": 0, "tmc8461_cmd_read_wait": 0, "tmc8461_cmd_write": 0, "tmc8461_cmd_addr_ext": 0, "tmc8461_esc_eep_cmd_idl": 0, "tmc8461_esc_eep_cmd_read": 0, "tmc8461_esc_eep_cmd_writ": 0, "tmc8461_esc_eep_cmd_reload": 0, "tmc8461_ec_state_init": 0, "tmc8461_ec_state_bootstrap": 0, "tmc8461_ec_state_preop": 0, "tmc8461_ec_state_safeop": 0, "tmc8461_ec_state_oper": 0, "tmc8461_magic_reset": 0, "tmc8461_magic_reset_0": 0, "tmc8461_magic_reset_1": 0, "tmc8461_magic_reset_2": 0, "tmc8461_esc_al_state_mask": 0, "tmc8461_esc_al_state_shift": 0, "tmc8461_esc_al_error_mask": 0, "tmc8461_esc_al_error_shift": 0, "tmc8461_esc_deviceid_mask": 0, "tmc8461_esc_deviceid_shift": 0, "tmc8461_esc_pdi_mode_mask": 0, "tmc8461_esc_pdi_mode_shift": 0, "tmc8461_esc_eep_pdi_mask": 0, "tmc8461_esc_eep_pdi_shift": 0, "tmc8461_esc_pdi_access_mask": 0, "tmc8461_esc_pdi_access_shift": 0, "tmc8461_esc_eep_busy_mask": 0, "tmc8461_esc_eep_busy_shift": 0, "tmc8461_esc_eep_cmd_mask": 0, "tmc8461_esc_eep_cmd_shift": 0, "tmc8461_mfc_enc_mod": 0, "tmc8461_mfc_enc_statu": 0, "tmc8461_mfc_enc_x_w": 0, "tmc8461_mfc_enc_x_r": 0, "tmc8461_mfc_enc_const": 0, "tmc8461_mfc_enc_latch": 0, "tmc8461_mfc_spi_rx_data": 0, "tmc8461_mfc_spi_tx_data": 0, "tmc8461_mfc_spi_conf": 0, "tmc8461_mfc_spi_statu": 0, "tmc8461_mfc_spi_length": 0, "tmc8461_mfc_spi_tim": 0, "tmc8461_mfc_iic_timebas": 0, "tmc8461_mfc_iic_control": 0, "tmc8461_mfc_iic_statu": 0, "tmc8461_mfc_iic_address": 0, "tmc8461_mfc_iic_data_r": 0, "tmc8461_mfc_iic_data_w": 0, "tmc8461_mfc_sd_sr0": 0, "tmc8461_mfc_sd_sr1": 0, "tmc8461_mfc_sd_sr2": 0, "tmc8461_mfc_sd_sc0": 0, "tmc8461_mfc_sd_sc1": 0, "tmc8461_mfc_sd_sc2": 0, "tmc8461_mfc_sd_st0": 0, "tmc8461_mfc_sd_st1": 0, "tmc8461_mfc_sd_st2": 0, "tmc8461_mfc_sd_cmp0": 0, "tmc8461_mfc_sd_cmp1": 0, "tmc8461_mfc_sd_cmp2": 0, "tmc8461_mfc_sd_nextsr0": 0, "tmc8461_mfc_sd_nextsr1": 0, "tmc8461_mfc_sd_nextsr2": 0, "tmc8461_mfc_sd_sl": 0, "tmc8461_mfc_sd_dly": 0, "tmc8461_mfc_sd_cfg": 0, "tmc8461_mfc_pwm_cfg": 0, "tmc8461_mfc_pwm1": 0, "tmc8461_mfc_pwm2": 0, "tmc8461_mfc_pwm3": 0, "tmc8461_mfc_pwm4": 0, "tmc8461_mfc_pwm1_cntrshft": 0, "tmc8461_mfc_pwm2_cntrshft": 0, "tmc8461_mfc_pwm3_cntrshft": 0, "tmc8461_mfc_pwm4_cntrshft": 0, "tmc8461_mfc_pulse_b_pulse_a": 0, "tmc8461_mfc_pulse_length": 0, "tmc8461_mfc_hvio_cfg": 0, "tmc8461_mfc_swreg_conf": 0, "tmc8461_mfc_al_overrid": 0, "tmc8461_mfc_test_bist": 0, "tmc8461_mfc_test_on_cfg": 0, "tmc8461_esc_reset_ecat": 0, "tmc8461_esc_reset_pdi": 0, "tmc8461_esc_al_control": 0, "tmc8461_esc_al_statu": 0, "tmc8461_esc_al_cod": 0, "tmc8461_esc_pdi_ctrl": 0, "tmc8461_esc_al_event_mask_lo": 0, "tmc8461_esc_al_event_mask_hi": 0, "tmc8461_esc_al_event_request": 0, "tmc8461_esc_eep_cfg": 0, "tmc8461_esc_eep_pdi_access": 0, "tmc8461_esc_eep_statu": 0, "tmc8461_esc_eep_address": 0, "tmc8461_esc_eep_data": 0, "tmc8461_esc_cfg_mfcio_0": 0, "tmc8461_esc_cfg_mfcio_1": 0, "tmc8461_esc_cfg_mfcio_2": 0, "tmc8461_esc_cfg_mfcio_3": 0, "tmc8461_esc_cfg_mfcio_4": 0, "tmc8461_esc_cfg_mfcio_5": 0, "tmc8461_esc_cfg_mfcio_6": 0, "tmc8461_esc_cfg_mfcio_7": 0, "tmc8461_esc_cfg_mfcio_8": 0, "tmc8461_esc_cfg_mfcio_9": 0, "tmc8461_esc_cfg_mfcio_10": 0, "tmc8461_esc_cfg_mfcio_11": 0, "tmc8461_esc_cfg_mfcio_12": 0, "tmc8461_esc_cfg_mfcio_13": 0, "tmc8461_esc_cfg_mfcio_14": 0, "tmc8461_esc_cfg_mfcio_15": 0, "tmc8461_esc_cfg_mfcio_hv_0": 0, "tmc8461_esc_cfg_mfcio_hv_1": 0, "tmc8461_esc_cfg_mfcio_hv_2": 0, "tmc8461_esc_cfg_mfcio_hv_3": 0, "tmc8461_esc_cfg_mfcio_hv_4": 0, "tmc8461_esc_cfg_mfcio_hv_5": 0, "tmc8461_esc_cfg_mfcio_hv_6": 0, "tmc8461_esc_cfg_mfcio_hv_7": 0, "tmc8461_esc_cfg_hvio_slop": 0, "tmc8461_esc_cfg_hvio_weak_h": 0, "tmc8461_esc_cfg_hvio_weak_l": 0, "tmc8461_esc_cfg_hvio_diff_en": 0, "tmc8461_esc_cfg_swreg_33": 0, "tmc8461_esc_cfg_swreg_vout": 0, "tmc8461_esc_cfg_mem_block0": 0, "tmc8461_esc_cfg_mem_block1": 0, "tmc8461_esc_enc_mod": 0, "tmc8461_esc_enc_statu": 0, "tmc8461_esc_enc_x_w": 0, "tmc8461_esc_enc_x_r": 0, "tmc8461_esc_enc_const": 0, "tmc8461_esc_enc_latch": 0, "tmc8461_esc_spi_rx_data": 0, "tmc8461_esc_spi_tx_data": 0, "tmc8461_esc_spi_conf": 0, "tmc8461_esc_spi_statu": 0, "tmc8461_esc_spi_length": 0, "tmc8461_esc_spi_tim": 0, "tmc8461_esc_iic_timebas": 0, "tmc8461_esc_iic_control": 0, "tmc8461_esc_iic_statu": 0, "tmc8461_esc_iic_address": 0, "tmc8461_esc_iic_data_r": 0, "tmc8461_esc_iic_data_w": 0, "tmc8461_esc_sd_sr0": 0, "tmc8461_esc_sd_sr1": 0, "tmc8461_esc_sd_sr2": 0, "tmc8461_esc_sd_sc0": 0, "tmc8461_esc_sd_sc1": 0, "tmc8461_esc_sd_sc2": 0, "tmc8461_esc_sd_st0": 0, "tmc8461_esc_sd_st1": 0, "tmc8461_esc_sd_st2": 0, "tmc8461_esc_sd_cmp0": 0, "tmc8461_esc_sd_cmp1": 0, "tmc8461_esc_sd_cmp2": 0, "tmc8461_esc_sd_nextsr0": 0, "tmc8461_esc_sd_nextsr1": 0, "tmc8461_esc_sd_nextsr2": 0, "tmc8461_esc_sd_sl": 0, "tmc8461_esc_sd_dli": 0, "tmc8461_esc_sd_cfg": 0, "tmc8461_esc_pwm_cfg": 0, "tmc8461_esc_pwm1": 0, "tmc8461_esc_pwm2": 0, "tmc8461_esc_pwm3": 0, "tmc8461_esc_pwm4": 0, "tmc8461_esc_pwm1_cntrshft": 0, "tmc8461_esc_pwm2_cntrshft": 0, "tmc8461_esc_pwm3_cntrshft": 0, "tmc8461_esc_pwm4_cntrshft": 0, "tmc8461_esc_pulse_b_pulse_a": 0, "tmc8461_esc_pulse_length": 0, "tmc8461_esc_gpo": 0, "tmc8461_esc_gpi": 0, "tmc8461_esc_gpio_config": 0, "tmc8461_esc_dac_v": 0, "tmc8461_esc_mfcio_irq_cfg": 0, "tmc8461_esc_mfcio_irq_flag": 0, "tmc8461_esc_wd_tim": 0, "tmc8461_esc_wd_cfg": 0, "tmc8461_esc_wd_out_mask_pol": 0, "tmc8461_esc_wd_oe_pol": 0, "tmc8461_esc_wd_in_mask_pol": 0, "tmc8461_esc_wd_max": 0, "tmc8461_esc_hv_statu": 0, "tmc8461_esc_sync_evt_count": 0, "tmc8461_esc_sm0_start": 0, "tmc8461_esc_sm0_len": 0, "tmc8461_esc_sm0_ctrl_statu": 0, "tmc8461_esc_mb_statu": 0, "tmc8461_esc_sm1_start": 0, "tmc8461_esc_sm1_len": 0, "tmc8461_esc_sm2_start": 0, "tmc8461_esc_sm2_len": 0, "tmc8461_esc_sm2_ctrl_statu": 0, "tmc8461_esc_pdo_statu": 0, "tmc8461_esc_sm3_start": 0, "tmc8461_esc_sm3_len": 0, "tmc8461_mfcfg_input": 0, "tmc8461_mfcfg_low": 0, "tmc8461_mfcfg_high": 0, "tmc8461_mfcfg_tri": 0, "tmc8461_mfcfg_enca_p": 0, "tmc8461_mfcfg_enca_n": 0, "tmc8461_mfcfg_encb_p": 0, "tmc8461_mfcfg_encb_n": 0, "tmc8461_mfcfg_encn_p": 0, "tmc8461_mfcfg_encn_n": 0, "tmc8461_mfcfg_spi_sck": 0, "tmc8461_mfcfg_spi_mosi": 0, "tmc8461_mfcfg_spi_miso": 0, "tmc8461_mfcfg_spi_csn0": 0, "tmc8461_mfcfg_spi_csn1": 0, "tmc8461_mfcfg_spi_csn2": 0, "tmc8461_mfcfg_spi_csn3": 0, "tmc8461_mfcfg_iic_scl": 0, "tmc8461_mfcfg_iic_sda": 0, "tmc8461_mfcfg_sd_step0": 0, "tmc8461_mfcfg_sd_dir0": 0, "tmc8461_mfcfg_sd_step1": 0, "tmc8461_mfcfg_sd_dir1": 0, "tmc8461_mfcfg_sd_step2": 0, "tmc8461_mfcfg_sd_dir2": 0, "tmc8461_mfcfg_sd_step0_n": 0, "tmc8461_mfcfg_sd_dir0_n": 0, "tmc8461_mfcfg_sd_step1_n": 0, "tmc8461_mfcfg_sd_dir1_n": 0, "tmc8461_mfcfg_sd_step2_n": 0, "tmc8461_mfcfg_sd_dir2_n": 0, "tmc8461_mfcfg_pwm_hs0": 0, "tmc8461_mfcfg_pwm_ls0": 0, "tmc8461_mfcfg_pwm_hs1": 0, "tmc8461_mfcfg_pwm_ls1": 0, "tmc8461_mfcfg_pwm_hs2": 0, "tmc8461_mfcfg_pwm_ls2": 0, "tmc8461_mfcfg_pwm_hs3": 0, "tmc8461_mfcfg_pwm_ls3": 0, "tmc8461_mfcfg_gpi0": 0, "tmc8461_mfcfg_gpi1": 0, "tmc8461_mfcfg_gpi2": 0, "tmc8461_mfcfg_gpi3": 0, "tmc8461_mfcfg_gpi4": 0, "tmc8461_mfcfg_gpi5": 0, "tmc8461_mfcfg_gpi6": 0, "tmc8461_mfcfg_gpi7": 0, "tmc8461_mfcfg_gpi8": 0, "tmc8461_mfcfg_gpi9": 0, "tmc8461_mfcfg_gpi10": 0, "tmc8461_mfcfg_gpi11": 0, "tmc8461_mfcfg_gpi12": 0, "tmc8461_mfcfg_gpi13": 0, "tmc8461_mfcfg_gpi14": 0, "tmc8461_mfcfg_gpi15": 0, "tmc8461_mfcfg_gpo0": 0, "tmc8461_mfcfg_gpo1": 0, "tmc8461_mfcfg_gpo2": 0, "tmc8461_mfcfg_gpo3": 0, "tmc8461_mfcfg_gpo4": 0, "tmc8461_mfcfg_gpo5": 0, "tmc8461_mfcfg_gpo6": 0, "tmc8461_mfcfg_gpo7": 0, "tmc8461_mfcfg_gpo8": 0, "tmc8461_mfcfg_gpo9": 0, "tmc8461_mfcfg_gpo10": 0, "tmc8461_mfcfg_gpo11": 0, "tmc8461_mfcfg_gpo12": 0, "tmc8461_mfcfg_gpo13": 0, "tmc8461_mfcfg_gpo14": 0, "tmc8461_mfcfg_gpo15": 0, "tmc8461_mfcfg_dac0": 0, "tmc8461_mfcfg_pwm_pulse_a": 0, "tmc8461_mfcfg_pwm_pulse_cent": 0, "tmc8461_mfcfg_pwm_pulse_b": 0, "tmc8461_mfcfg_pwm_pulse_ab": 0, "tmc8461_mfcfg_pwm_pulse_zero": 0, "tmc8461_pdi_dis": 0, "tmc8461_pdi_4di": 0, "tmc8461_pdi_4do": 0, "tmc8461_pdi_2di_2do": 0, "tmc8461_pdi_dio": 0, "tmc8461_pdi_spi_slav": 0, "tmc8461_pdi_osio": 0, "tmc8461_pdi_ec_bridg": 0, "tmc8461_pdi_16bit_async": 0, "tmc8461_pdi_8bit_async": 0, "tmc8461_pdi_16bit_sync": 0, "tmc8461_pdi_8bit_sync": 0, "tmc8461_pdi_32di": 0, "tmc8461_pdi_24di_8do": 0, "tmc8461_pdi_16di_16do": 0, "tmc8461_pdi_8di_24do": 0, "tmc8461_pdi_32do": 0, "tmc8461_pdi_on_chip_bu": 0, "tmc846x": 0, "tmc8461_enc_mod": 0, "tmc8461_enc_statu": 0, "tmc8461_enc_x_w": 0, "tmc8461_enc_x_r": 0, "tmc8461_enc_const": 0, "tmc8461_enc_latch": 0, "tmc8461_spi_rx_data": 0, "tmc8461_spi_tx_data": 0, "tmc8461_spi_conf": 0, "tmc8461_spi_statu": 0, "tmc8461_spi_length": 0, "tmc8461_spi_tim": 0, "tmc8461_iic_timebas": 0, "tmc8461_iic_control": 0, "tmc8461_iic_statu": 0, "tmc8461_iic_address": 0, "tmc8461_iic_data_r": 0, "tmc8461_iic_data_w": 0, "tmc8461_sd_sr0": 0, "tmc8461_sd_sr1": 0, "tmc8461_sd_sr2": 0, "tmc8461_sd_sc0": 0, "tmc8461_sd_sc1": 0, "tmc8461_sd_sc2": 0, "tmc8461_sd_st0": 0, "tmc8461_sd_st1": 0, "tmc8461_sd_st2": 0, "tmc8461_sd_cmp0": 0, "tmc8461_sd_cmp1": 0, "tmc8461_sd_cmp2": 0, "tmc8461_sd_nextsr0": 0, "tmc8461_sd_nextsr1": 0, "tmc8461_sd_nextsr2": 0, "tmc8461_sd_sl": 0, "tmc8461_sd_dly": 0, "tmc8461_sd_cfg": 0, "tmc8461_pwm_cfg": 0, "tmc8461_pwm1": 0, "tmc8461_pwm2": 0, "tmc8461_pwm3": 0, "tmc8461_pwm4": 0, "tmc8461_pwm1_cntrshft": 0, "tmc8461_pwm2_cntrshft": 0, "tmc8461_pwm3_cntrshft": 0, "tmc8461_pwm4_cntrshft": 0, "tmc8461_pulse_b_pulse_a": 0, "tmc8461_pulse_length": 0, "tmc8461_gpo": 0, "tmc8461_gpi": 0, "tmc8461_gpio_config": 0, "tmc8461_dac_val": 0, "tmc8461_mfcio_irq_cfg": 0, "tmc8461_mfcio_irq_flag": 0, "tmc8461_wd_time": 0, "tmc8461_wd_cfg": 0, "tmc8461_wd_out_mask_pol": 0, "tmc8461_wd_oe_pol": 0, "tmc8461_wd_in_mask_pol": 0, "tmc8461_wd_max": 0, "tmc8461_hv_statu": 0, "tmc8461_sync_evt_count": 0, "tmc8461_hvio_cfg": 0, "tmc8461_swreg_conf": 0, "tmc8461_al_overrid": 0, "tmc8461_test_bist": 0, "tmc8461_test_on_cfg": 0, "tmc8462_readwrit": 0, "tmc8462_esc_read": 0, "tmc8462_esc_writ": 0, "tmc8462_mfc_read": 0, "tmc8462_mfc_write": 0, "tmc8462_esc_read_data": 0, "tmc8462_esc_read_8": 0, "tmc8462_esc_read_16": 0, "tmc8462_esc_read_32": 0, "tmc8462_esc_write_data": 0, "tmc8462_esc_write_8": 0, "tmc8462_esc_write_16": 0, "tmc8462_esc_write_32": 0, "tmc8462_mfc_read_data": 0, "tmc8462_mfc_read_32": 0, "tmc8462_mfc_read_64": 0, "tmc8462_mfc_read_auto": 0, "tmc8462_mfc_write_data": 0, "tmc8462_mfc_write_32": 0, "tmc8462_mfc_write_64": 0, "tmc8462_mfc_write_auto": 0, "tmc8462_initconfig": 0, "tmc8462_config_esc": 0, "tmc8462_config_mfc": 0, "tmc8462_regist": 0, "tmc8462_constant": 0, "tmc8462_field": 0, "tmc8462_field_read": 0, "tmc8462_field_writ": 0, "tmc8462_cmd_read": 0, "tmc8462_cmd_read_wait": 0, "tmc8462_cmd_write": 0, "tmc8462_cmd_addr_ext": 0, "tmc8462_esc_eep_cmd_idl": 0, "tmc8462_esc_eep_cmd_read": 0, "tmc8462_esc_eep_cmd_writ": 0, "tmc8462_esc_eep_cmd_reload": 0, "tmc8462_ec_state_init": 0, "tmc8462_ec_state_bootstrap": 0, "tmc8462_ec_state_preop": 0, "tmc8462_ec_state_safeop": 0, "tmc8462_ec_state_oper": 0, "tmc8462_magic_reset": 0, "tmc8462_magic_reset_0": 0, "tmc8462_magic_reset_1": 0, "tmc8462_magic_reset_2": 0, "tmc8462_esc_al_state_mask": 0, "tmc8462_esc_al_state_shift": 0, "tmc8462_esc_al_error_mask": 0, "tmc8462_esc_al_error_shift": 0, "tmc8462_esc_deviceid_mask": 0, "tmc8462_esc_deviceid_shift": 0, "tmc8462_esc_pdi_mode_mask": 0, "tmc8462_esc_pdi_mode_shift": 0, "tmc8462_esc_eep_pdi_mask": 0, "tmc8462_esc_eep_pdi_shift": 0, "tmc8462_esc_pdi_access_mask": 0, "tmc8462_esc_pdi_access_shift": 0, "tmc8462_esc_eep_busy_mask": 0, "tmc8462_esc_eep_busy_shift": 0, "tmc8462_esc_eep_cmd_mask": 0, "tmc8462_esc_eep_cmd_shift": 0, "tmc8462_mfc_enc_mod": 0, "tmc8462_mfc_enc_statu": 0, "tmc8462_mfc_enc_x_w": 0, "tmc8462_mfc_enc_x_r": 0, "tmc8462_mfc_enc_const": 0, "tmc8462_mfc_enc_latch": 0, "tmc8462_mfc_spi_rx_data": 0, "tmc8462_mfc_spi_tx_data": 0, "tmc8462_mfc_spi_conf": 0, "tmc8462_mfc_spi_statu": 0, "tmc8462_mfc_spi_length": 0, "tmc8462_mfc_spi_tim": 0, "tmc8462_mfc_iic_timebas": 0, "tmc8462_mfc_iic_control": 0, "tmc8462_mfc_iic_statu": 0, "tmc8462_mfc_iic_address": 0, "tmc8462_mfc_iic_data_r": 0, "tmc8462_mfc_iic_data_w": 0, "tmc8462_mfc_sd_sr0": 0, "tmc8462_mfc_sd_sr1": 0, "tmc8462_mfc_sd_sr2": 0, "tmc8462_mfc_sd_sc0": 0, "tmc8462_mfc_sd_sc1": 0, "tmc8462_mfc_sd_sc2": 0, "tmc8462_mfc_sd_st0": 0, "tmc8462_mfc_sd_st1": 0, "tmc8462_mfc_sd_st2": 0, "tmc8462_mfc_sd_cmp0": 0, "tmc8462_mfc_sd_cmp1": 0, "tmc8462_mfc_sd_cmp2": 0, "tmc8462_mfc_sd_nextsr0": 0, "tmc8462_mfc_sd_nextsr1": 0, "tmc8462_mfc_sd_nextsr2": 0, "tmc8462_mfc_sd_sl": 0, "tmc8462_mfc_sd_dly": 0, "tmc8462_mfc_sd_cfg": 0, "tmc8462_mfc_pwm_cfg": 0, "tmc8462_mfc_pwm1": 0, "tmc8462_mfc_pwm2": 0, "tmc8462_mfc_pwm3": 0, "tmc8462_mfc_pwm4": 0, "tmc8462_mfc_pwm1_cntrshft": 0, "tmc8462_mfc_pwm2_cntrshft": 0, "tmc8462_mfc_pwm3_cntrshft": 0, "tmc8462_mfc_pwm4_cntrshft": 0, "tmc8462_mfc_pulse_b_pulse_a": 0, "tmc8462_mfc_pulse_length": 0, "tmc8462_mfc_hvio_cfg": 0, "tmc8462_mfc_swreg_conf": 0, "tmc8462_mfc_al_overrid": 0, "tmc8462_mfc_test_bist": 0, "tmc8462_mfc_test_on_cfg": 0, "tmc8462_esc_reset_ecat": 0, "tmc8462_esc_reset_pdi": 0, "tmc8462_esc_al_control": 0, "tmc8462_esc_al_statu": 0, "tmc8462_esc_al_cod": 0, "tmc8462_esc_pdi_ctrl": 0, "tmc8462_esc_al_event_mask_lo": 0, "tmc8462_esc_al_event_mask_hi": 0, "tmc8462_esc_al_event_request": 0, "tmc8462_esc_eep_cfg": 0, "tmc8462_esc_eep_pdi_access": 0, "tmc8462_esc_eep_statu": 0, "tmc8462_esc_eep_address": 0, "tmc8462_esc_eep_data": 0, "tmc8462_esc_cfg_mfcio_0": 0, "tmc8462_esc_cfg_mfcio_1": 0, "tmc8462_esc_cfg_mfcio_2": 0, "tmc8462_esc_cfg_mfcio_3": 0, "tmc8462_esc_cfg_mfcio_4": 0, "tmc8462_esc_cfg_mfcio_5": 0, "tmc8462_esc_cfg_mfcio_6": 0, "tmc8462_esc_cfg_mfcio_7": 0, "tmc8462_esc_cfg_mfcio_8": 0, "tmc8462_esc_cfg_mfcio_9": 0, "tmc8462_esc_cfg_mfcio_10": 0, "tmc8462_esc_cfg_mfcio_11": 0, "tmc8462_esc_cfg_mfcio_12": 0, "tmc8462_esc_cfg_mfcio_13": 0, "tmc8462_esc_cfg_mfcio_14": 0, "tmc8462_esc_cfg_mfcio_15": 0, "tmc8462_esc_cfg_mfcio_hv_0": 0, "tmc8462_esc_cfg_mfcio_hv_1": 0, "tmc8462_esc_cfg_mfcio_hv_2": 0, "tmc8462_esc_cfg_mfcio_hv_3": 0, "tmc8462_esc_cfg_mfcio_hv_4": 0, "tmc8462_esc_cfg_mfcio_hv_5": 0, "tmc8462_esc_cfg_mfcio_hv_6": 0, "tmc8462_esc_cfg_mfcio_hv_7": 0, "tmc8462_esc_cfg_hvio_slop": 0, "tmc8462_esc_cfg_hvio_weak_h": 0, "tmc8462_esc_cfg_hvio_weak_l": 0, "tmc8462_esc_cfg_hvio_diff_en": 0, "tmc8462_esc_cfg_swreg_33": 0, "tmc8462_esc_cfg_swreg_vout": 0, "tmc8462_esc_cfg_mem_block0": 0, "tmc8462_esc_cfg_mem_block1": 0, "tmc8462_esc_enc_mod": 0, "tmc8462_esc_enc_statu": 0, "tmc8462_esc_enc_x_w": 0, "tmc8462_esc_enc_x_r": 0, "tmc8462_esc_enc_const": 0, "tmc8462_esc_enc_latch": 0, "tmc8462_esc_spi_rx_data": 0, "tmc8462_esc_spi_tx_data": 0, "tmc8462_esc_spi_conf": 0, "tmc8462_esc_spi_statu": 0, "tmc8462_esc_spi_length": 0, "tmc8462_esc_spi_tim": 0, "tmc8462_esc_iic_timebas": 0, "tmc8462_esc_iic_control": 0, "tmc8462_esc_iic_statu": 0, "tmc8462_esc_iic_address": 0, "tmc8462_esc_iic_data_r": 0, "tmc8462_esc_iic_data_w": 0, "tmc8462_esc_sd_sr0": 0, "tmc8462_esc_sd_sr1": 0, "tmc8462_esc_sd_sr2": 0, "tmc8462_esc_sd_sc0": 0, "tmc8462_esc_sd_sc1": 0, "tmc8462_esc_sd_sc2": 0, "tmc8462_esc_sd_st0": 0, "tmc8462_esc_sd_st1": 0, "tmc8462_esc_sd_st2": 0, "tmc8462_esc_sd_cmp0": 0, "tmc8462_esc_sd_cmp1": 0, "tmc8462_esc_sd_cmp2": 0, "tmc8462_esc_sd_nextsr0": 0, "tmc8462_esc_sd_nextsr1": 0, "tmc8462_esc_sd_nextsr2": 0, "tmc8462_esc_sd_sl": 0, "tmc8462_esc_sd_dli": 0, "tmc8462_esc_sd_cfg": 0, "tmc8462_esc_pwm_cfg": 0, "tmc8462_esc_pwm1": 0, "tmc8462_esc_pwm2": 0, "tmc8462_esc_pwm3": 0, "tmc8462_esc_pwm4": 0, "tmc8462_esc_pwm1_cntrshft": 0, "tmc8462_esc_pwm2_cntrshft": 0, "tmc8462_esc_pwm3_cntrshft": 0, "tmc8462_esc_pwm4_cntrshft": 0, "tmc8462_esc_pulse_b_pulse_a": 0, "tmc8462_esc_pulse_length": 0, "tmc8462_esc_gpo": 0, "tmc8462_esc_gpi": 0, "tmc8462_esc_gpio_config": 0, "tmc8462_esc_dac_v": 0, "tmc8462_esc_mfcio_irq_cfg": 0, "tmc8462_esc_mfcio_irq_flag": 0, "tmc8462_esc_wd_tim": 0, "tmc8462_esc_wd_cfg": 0, "tmc8462_esc_wd_out_mask_pol": 0, "tmc8462_esc_wd_oe_pol": 0, "tmc8462_esc_wd_in_mask_pol": 0, "tmc8462_esc_wd_max": 0, "tmc8462_esc_hv_statu": 0, "tmc8462_esc_sync_evt_count": 0, "tmc8462_esc_sm0_start": 0, "tmc8462_esc_sm0_len": 0, "tmc8462_esc_sm0_ctrl_statu": 0, "tmc8462_esc_mb_statu": 0, "tmc8462_esc_sm1_start": 0, "tmc8462_esc_sm1_len": 0, "tmc8462_esc_sm2_start": 0, "tmc8462_esc_sm2_len": 0, "tmc8462_esc_sm2_ctrl_statu": 0, "tmc8462_esc_pdo_statu": 0, "tmc8462_esc_sm3_start": 0, "tmc8462_esc_sm3_len": 0, "tmc8462_mfcfg_input": 0, "tmc8462_mfcfg_low": 0, "tmc8462_mfcfg_high": 0, "tmc8462_mfcfg_tri": 0, "tmc8462_mfcfg_enca_p": 0, "tmc8462_mfcfg_enca_n": 0, "tmc8462_mfcfg_encb_p": 0, "tmc8462_mfcfg_encb_n": 0, "tmc8462_mfcfg_encn_p": 0, "tmc8462_mfcfg_encn_n": 0, "tmc8462_mfcfg_spi_sck": 0, "tmc8462_mfcfg_spi_mosi": 0, "tmc8462_mfcfg_spi_miso": 0, "tmc8462_mfcfg_spi_csn0": 0, "tmc8462_mfcfg_spi_csn1": 0, "tmc8462_mfcfg_spi_csn2": 0, "tmc8462_mfcfg_spi_csn3": 0, "tmc8462_mfcfg_iic_scl": 0, "tmc8462_mfcfg_iic_sda": 0, "tmc8462_mfcfg_sd_step0": 0, "tmc8462_mfcfg_sd_dir0": 0, "tmc8462_mfcfg_sd_step1": 0, "tmc8462_mfcfg_sd_dir1": 0, "tmc8462_mfcfg_sd_step2": 0, "tmc8462_mfcfg_sd_dir2": 0, "tmc8462_mfcfg_sd_step0_n": 0, "tmc8462_mfcfg_sd_dir0_n": 0, "tmc8462_mfcfg_sd_step1_n": 0, "tmc8462_mfcfg_sd_dir1_n": 0, "tmc8462_mfcfg_sd_step2_n": 0, "tmc8462_mfcfg_sd_dir2_n": 0, "tmc8462_mfcfg_pwm_hs0": 0, "tmc8462_mfcfg_pwm_ls0": 0, "tmc8462_mfcfg_pwm_hs1": 0, "tmc8462_mfcfg_pwm_ls1": 0, "tmc8462_mfcfg_pwm_hs2": 0, "tmc8462_mfcfg_pwm_ls2": 0, "tmc8462_mfcfg_pwm_hs3": 0, "tmc8462_mfcfg_pwm_ls3": 0, "tmc8462_mfcfg_gpi0": 0, "tmc8462_mfcfg_gpi1": 0, "tmc8462_mfcfg_gpi2": 0, "tmc8462_mfcfg_gpi3": 0, "tmc8462_mfcfg_gpi4": 0, "tmc8462_mfcfg_gpi5": 0, "tmc8462_mfcfg_gpi6": 0, "tmc8462_mfcfg_gpi7": 0, "tmc8462_mfcfg_gpi8": 0, "tmc8462_mfcfg_gpi9": 0, "tmc8462_mfcfg_gpi10": 0, "tmc8462_mfcfg_gpi11": 0, "tmc8462_mfcfg_gpi12": 0, "tmc8462_mfcfg_gpi13": 0, "tmc8462_mfcfg_gpi14": 0, "tmc8462_mfcfg_gpi15": 0, "tmc8462_mfcfg_gpo0": 0, "tmc8462_mfcfg_gpo1": 0, "tmc8462_mfcfg_gpo2": 0, "tmc8462_mfcfg_gpo3": 0, "tmc8462_mfcfg_gpo4": 0, "tmc8462_mfcfg_gpo5": 0, "tmc8462_mfcfg_gpo6": 0, "tmc8462_mfcfg_gpo7": 0, "tmc8462_mfcfg_gpo8": 0, "tmc8462_mfcfg_gpo9": 0, "tmc8462_mfcfg_gpo10": 0, "tmc8462_mfcfg_gpo11": 0, "tmc8462_mfcfg_gpo12": 0, "tmc8462_mfcfg_gpo13": 0, "tmc8462_mfcfg_gpo14": 0, "tmc8462_mfcfg_gpo15": 0, "tmc8462_mfcfg_dac0": 0, "tmc8462_mfcfg_pwm_pulse_a": 0, "tmc8462_mfcfg_pwm_pulse_cent": 0, "tmc8462_mfcfg_pwm_pulse_b": 0, "tmc8462_mfcfg_pwm_pulse_ab": 0, "tmc8462_mfcfg_pwm_pulse_zero": 0, "tmc8462_pdi_dis": 0, "tmc8462_pdi_4di": 0, "tmc8462_pdi_4do": 0, "tmc8462_pdi_2di_2do": 0, "tmc8462_pdi_dio": 0, "tmc8462_pdi_spi_slav": 0, "tmc8462_pdi_osio": 0, "tmc8462_pdi_ec_bridg": 0, "tmc8462_pdi_16bit_async": 0, "tmc8462_pdi_8bit_async": 0, "tmc8462_pdi_16bit_sync": 0, "tmc8462_pdi_8bit_sync": 0, "tmc8462_pdi_32di": 0, "tmc8462_pdi_24di_8do": 0, "tmc8462_pdi_16di_16do": 0, "tmc8462_pdi_8di_24do": 0, "tmc8462_pdi_32do": 0, "tmc8462_pdi_on_chip_bu": 0, "tmc8462_enc_mod": 0, "tmc8462_enc_statu": 0, "tmc8462_enc_x_w": 0, "tmc8462_enc_x_r": 0, "tmc8462_enc_const": 0, "tmc8462_enc_latch": 0, "tmc8462_spi_rx_data": 0, "tmc8462_spi_tx_data": 0, "tmc8462_spi_conf": 0, "tmc8462_spi_statu": 0, "tmc8462_spi_length": 0, "tmc8462_spi_tim": 0, "tmc8462_iic_timebas": 0, "tmc8462_iic_control": 0, "tmc8462_iic_statu": 0, "tmc8462_iic_address": 0, "tmc8462_iic_data_r": 0, "tmc8462_iic_data_w": 0, "tmc8462_sd_sr0": 0, "tmc8462_sd_sr1": 0, "tmc8462_sd_sr2": 0, "tmc8462_sd_sc0": 0, "tmc8462_sd_sc1": 0, "tmc8462_sd_sc2": 0, "tmc8462_sd_st0": 0, "tmc8462_sd_st1": 0, "tmc8462_sd_st2": 0, "tmc8462_sd_cmp0": 0, "tmc8462_sd_cmp1": 0, "tmc8462_sd_cmp2": 0, "tmc8462_sd_nextsr0": 0, "tmc8462_sd_nextsr1": 0, "tmc8462_sd_nextsr2": 0, "tmc8462_sd_sl": 0, "tmc8462_sd_dly": 0, "tmc8462_sd_cfg": 0, "tmc8462_pwm_cfg": 0, "tmc8462_pwm1": 0, "tmc8462_pwm2": 0, "tmc8462_pwm3": 0, "tmc8462_pwm4": 0, "tmc8462_pwm1_cntrshft": 0, "tmc8462_pwm2_cntrshft": 0, "tmc8462_pwm3_cntrshft": 0, "tmc8462_pwm4_cntrshft": 0, "tmc8462_pulse_b_pulse_a": 0, "tmc8462_pulse_length": 0, "tmc8462_gpo": 0, "tmc8462_gpi": 0, "tmc8462_gpio_config": 0, "tmc8462_dac_val": 0, "tmc8462_mfcio_irq_cfg": 0, "tmc8462_mfcio_irq_flag": 0, "tmc8462_wd_time": 0, "tmc8462_wd_cfg": 0, "tmc8462_wd_out_mask_pol": 0, "tmc8462_wd_oe_pol": 0, "tmc8462_wd_in_mask_pol": 0, "tmc8462_wd_max": 0, "tmc8462_hv_statu": 0, "tmc8462_sync_evt_count": 0, "tmc8462_hvio_cfg": 0, "tmc8462_swreg_conf": 0, "tmc8462_al_overrid": 0, "tmc8462_test_bist": 0, "tmc8462_test_on_cfg": 0, "tmc8460_regist": 0, "tmc8460_enc_mod": 0, "tmc8460_enc_statu": 0, "tmc8460_enc_x_w": 0, "tmc8460_enc_x_r": 0, "tmc8460_enc_const": 0, "tmc8460_enc_latch": 0, "tmc8460_spi_rx_data": 0, "tmc8460_spi_tx_data": 0, "tmc8460_spi_conf": 0, "tmc8460_spi_statu": 0, "tmc8460_spi_length": 0, "tmc8460_spi_tim": 0, "tmc8460_sd_sr0": 0, "tmc8460_sd_sc0": 0, "tmc8460_sd_st0": 0, "tmc8460_sd_sl0": 0, "tmc8460_sd_dly0": 0, "tmc8460_sd_cfg0": 0, "tmc8460_pwm_maxcnt": 0, "tmc8460_pwm_chopmod": 0, "tmc8460_pwm_align": 0, "tmc8460_pwm_polar": 0, "tmc8460_pwm1": 0, "tmc8460_pwm2": 0, "tmc8460_pwm3": 0, "tmc8460_pwm1_cntrshft": 0, "tmc8460_pwm2_cntrshft": 0, "tmc8460_pwm3_cntrshft": 0, "tmc8460_pulse_a": 0, "tmc8460_pulse_b": 0, "tmc8460_pulse_length": 0, "tmc8460_bbm_h": 0, "tmc8460_bbm_l": 0, "tmc8460_gpo_out_v": 0, "tmc8460_gpi_in_v": 0, "tmc8460_gpio_config": 0, "tmc8460_mfcio_irq_cfg": 0, "tmc8460_mfcio_irq_flag": 0, "tmc8460_wd_time": 0, "tmc8460_wd_cfg": 0, "tmc8460_wd_out_mask_pol": 0, "tmc8460_wd_oe_pol": 0, "tmc8460_wd_in_mask_pol": 0, "tmc8460_wd_max": 0, "tmc8460_al_state_overrid": 0, "tmc8460_mapcfg_enc_mod": 0, "tmc8460_mapcfg_enc_statu": 0, "tmc8460_mapcfg_enc_x_w": 0, "tmc8460_mapcfg_enc_x_r": 0, "tmc8460_mapcfg_enc_const": 0, "tmc8460_mapcfg_enc_latch": 0, "tmc8460_mapcfg_spi_rx_data": 0, "tmc8460_mapcfg_spi_tx_data": 0, "tmc8460_mapcfg_spi_conf": 0, "tmc8460_mapcfg_spi_statu": 0, "tmc8460_mapcfg_spi_length": 0, "tmc8460_mapcfg_spi_tim": 0, "tmc8460_mapcfg_sd_sr": 0, "tmc8460_mapcfg_sd_sc": 0, "tmc8460_mapcfg_sd_st": 0, "tmc8460_mapcfg_sd_sl": 0, "tmc8460_mapcfg_sd_dli": 0, "tmc8460_mapcfg_sd_cfg": 0, "tmc8460_mapcfg_pwm_maxcnt": 0, "tmc8460_mapcfg_pwm_chopmod": 0, "tmc8460_mapcfg_pwm_align": 0, "tmc8460_mapcfg_pwm_polar": 0, "tmc8460_mapcfg_pwm_value_1": 0, "tmc8460_mapcfg_pwm_value_2": 0, "tmc8460_mapcfg_pwm_value_3": 0, "tmc8460_mapcfg_pwm_cntrshift_1": 0, "tmc8460_mapcfg_pwm_cntrshift_2": 0, "tmc8460_mapcfg_pwm_cntrshift_3": 0, "tmc8460_mapcfg_pwm_pulse_a": 0, "tmc8460_mapcfg_pwm_pulse_b": 0, "tmc8460_mapcfg_pwm_pulse_length": 0, "tmc8460_mapcfg_pwm_bbm_h": 0, "tmc8460_mapcfg_pwm_bbm_l": 0, "tmc8460_mapcfg_gpo_out_v": 0, "tmc8460_mapcfg_gpi_in_v": 0, "tmc8460_mapcfg_gpio_config": 0, "tmc8460_mapcfg_irq_cfg": 0, "tmc8460_mapcfg_irq_flag": 0, "tmc8460_mapcfg_wd_tim": 0, "tmc8460_mapcfg_wd_cfg": 0, "tmc8460_mapcfg_wd_out_mask_pol": 0, "tmc8460_mapcfg_wd_oe_pol": 0, "tmc8460_mapcfg_wd_in_mask_pol": 0, "tmc8460_mapcfg_wd_max": 0, "tmc8460_mapcfg_ecat_writ": 0, "tmc8460_mapcfg_trigger_alwai": 0, "tmc8460_mapcfg_trigger_sync0": 0, "tmc8460_mapcfg_trigger_sync1": 0, "tmc8460_mapcfg_trigger_latch0": 0, "tmc8460_mapcfg_trigger_latch1": 0, "tmc8460_mapcfg_trigger_sof": 0, "tmc8460_mapcfg_trigger_eof": 0, "tmc8460_mapcfg_trigger_pdi_chipsel": 0, "tmc8460_mapcfg_trigger_pdi_chipdesel": 0, "tmc8460_mapcfg_trigger_mfc_chipsel": 0, "tmc8460_mapcfg_trigger_mfc_chipdesel": 0, "tmc8460_mapcfg_trigger_befor": 0, "tmc8460_mapcfg_trigger_aft": 0, "tmc8460_mapcfg_trigger_pwm_zero": 0, "tmc8460_mapcfg_trigger_data_chang": 0, "tmc8460_mapcfg_trigger_immedi": 0, "tmc8460_memaddr_enc_mod": 0, "tmc8460_memaddr_enc_x_w": 0, "tmc8460_memaddr_enc_const": 0, "tmc8460_memaddr_spi_tx_data": 0, "tmc8460_memaddr_spi_conf": 0, "tmc8460_memaddr_spi_length": 0, "tmc8460_memaddr_spi_tim": 0, "tmc8460_memaddr_sd_sr": 0, "tmc8460_memaddr_sd_st": 0, "tmc8460_memaddr_sd_sl": 0, "tmc8460_memaddr_sd_dli": 0, "tmc8460_memaddr_sd_cfg": 0, "tmc8460_memaddr_pwm_maxcnt": 0, "tmc8460_memaddr_pwm_chopmod": 0, "tmc8460_memaddr_pwm_align": 0, "tmc8460_memaddr_pwm_polar": 0, "tmc8460_memaddr_pwm_value_1": 0, "tmc8460_memaddr_pwm_value_2": 0, "tmc8460_memaddr_pwm_value_3": 0, "tmc8460_memaddr_pwm_cntrshift_1": 0, "tmc8460_memaddr_pwm_cntrshift_2": 0, "tmc8460_memaddr_pwm_cntrshift_3": 0, "tmc8460_memaddr_pwm_pulse_a": 0, "tmc8460_memaddr_pwm_pulse_b": 0, "tmc8460_memaddr_pwm_pulse_length": 0, "tmc8460_memaddr_pwm_bbm_h": 0, "tmc8460_memaddr_pwm_bbm_l": 0, "tmc8460_memaddr_gpo_out_v": 0, "tmc8460_memaddr_gpio_config": 0, "tmc8460_memaddr_irq_cfg": 0, "tmc8460_memaddr_wd_tim": 0, "tmc8460_memaddr_wd_cfg": 0, "tmc8460_memaddr_wd_out_mask_pol": 0, "tmc8460_memaddr_wd_oe_pol": 0, "tmc8460_memaddr_wd_in_mask_pol": 0, "tmc8460_memaddr_enc_statu": 0, "tmc8460_memaddr_enc_x_r": 0, "tmc8460_memaddr_enc_latch": 0, "tmc8460_memaddr_spi_rx_data": 0, "tmc8460_memaddr_spi_statu": 0, "tmc8460_memaddr_sd_sc": 0, "tmc8460_memaddr_gpi_in_v": 0, "tmc8460_memaddr_irq_flag": 0, "tmc8460_memaddr_wd_max": 0, "tmc8460_sdcfg_disabl": 0, "tmc8460_sdcfg_contin": 0, "tmc8460_sdcfg_step_pol": 0, "tmc8460_sdcfg_dir_pol": 0, "tmc8460_sdcfg_count_clear": 0, "tmc8460_sdcfg_toggl": 0, "tmc8460_al_ovr": 0, "tmc_linearramp_init": 0, "tmc_linearramp_computerampveloc": 0, "tmc_linearramp_computerampposit": 0, "linearramp1": 0, "tmc_ramp_linear_init": 0, "tmc_ramp_linear_set_en": 0, "tmc_ramp_linear_set_maxveloc": 0, "tmc_ramp_linear_set_targetposit": 0, "tmc_ramp_linear_set_rampposit": 0, "tmc_ramp_linear_set_targetveloc": 0, "tmc_ramp_linear_set_rampveloc": 0, "tmc_ramp_linear_set_acceler": 0, "tmc_ramp_linear_set_mod": 0, "tmc_ramp_linear_set_precis": 0, "tmc_ramp_linear_set_homingdist": 0, "tmc_ramp_linear_set_stopveloc": 0, "tmc_ramp_linear_get_en": 0, "tmc_ramp_linear_get_maxveloc": 0, "tmc_ramp_linear_get_targetposit": 0, "tmc_ramp_linear_get_rampposit": 0, "tmc_ramp_linear_get_targetveloc": 0, "tmc_ramp_linear_get_rampveloc": 0, "tmc_ramp_linear_get_acceler": 0, "tmc_ramp_linear_get_st": 0, "tmc_ramp_linear_get_mod": 0, "tmc_ramp_linear_get_precis": 0, "tmc_ramp_linear_get_acceleration_limit": 0, "tmc_ramp_linear_get_velocity_limit": 0, "tmc_ramp_linear_get_homingdist": 0, "tmc_ramp_linear_get_stopveloc": 0, "tmc_ramp_linear_comput": 0, "tmc_ramp_linear_compute_veloc": 0, "tmc_ramp_linear_compute_posit": 0, "tmc_ramp_linear_default_precis": 0, "tmc_ramp_linear_default_homing_dist": 0, "tmc_ramp_linear_default_stop_veloc": 0, "tmc_ramp_linear_mode_veloc": 0, "tmc_ramp_linear_mode_posit": 0, "tmc_ramp_linear_state_idl": 0, "tmc_ramp_linear_state_driv": 0, "tmc_ramp_linear_state_brak": 0, "tmc_ramp_init": 0, "tmc_ramptyp": 0, "tmc_ramp_comput": 0, "delta": 0, "tmc_ramp_get_rampveloc": 0, "tmc_ramp_get_rampposit": 0, "tmc_ramp_get_en": 0, "tmc_ramp_set_en": 0, "tmc_ramp_toggle_en": 0, "tmc_ramp_type_linear": 0, "tmc389": 0}, "objects": {"": [[0, 0, 1, "c.ACCESS_ONCE", "ACCESS_ONCE"], [0, 0, 1, "c.ADC_RAW_ADDR_ADC_AENC_UX_RAW_ADC_AGPI_B_RAW", "ADC_RAW_ADDR_ADC_AENC_UX_RAW_ADC_AGPI_B_RAW"], [0, 0, 1, "c.ADC_RAW_ADDR_ADC_AENC_WY_RAW_ADC_AENC_VN_RAW", "ADC_RAW_ADDR_ADC_AENC_WY_RAW_ADC_AENC_VN_RAW"], [0, 0, 1, "c.ADC_RAW_ADDR_ADC_AGPI_A_RAW_ADC_VM_RAW", "ADC_RAW_ADDR_ADC_AGPI_A_RAW_ADC_VM_RAW"], [0, 0, 1, "c.ADC_RAW_ADDR_ADC_I1_RAW_ADC_I0_RAW", "ADC_RAW_ADDR_ADC_I1_RAW_ADC_I0_RAW"], [0, 0, 1, "c.ARRAY_SIZE", "ARRAY_SIZE"], [0, 0, 1, "c.BIT0", "BIT0"], [0, 0, 1, "c.BIT1", "BIT1"], [0, 0, 1, "c.BIT10", "BIT10"], [0, 0, 1, "c.BIT11", "BIT11"], [0, 0, 1, "c.BIT12", "BIT12"], [0, 0, 1, "c.BIT13", "BIT13"], [0, 0, 1, "c.BIT14", "BIT14"], [0, 0, 1, "c.BIT15", "BIT15"], [0, 0, 1, "c.BIT16", "BIT16"], [0, 0, 1, "c.BIT17", "BIT17"], [0, 0, 1, "c.BIT18", "BIT18"], [0, 0, 1, "c.BIT19", "BIT19"], [0, 0, 1, "c.BIT2", "BIT2"], [0, 0, 1, "c.BIT20", "BIT20"], [0, 0, 1, "c.BIT21", "BIT21"], [0, 0, 1, "c.BIT22", "BIT22"], [0, 0, 1, "c.BIT23", "BIT23"], [0, 0, 1, "c.BIT24", "BIT24"], [0, 0, 1, "c.BIT25", "BIT25"], [0, 0, 1, "c.BIT26", "BIT26"], [0, 0, 1, "c.BIT27", "BIT27"], [0, 0, 1, "c.BIT28", "BIT28"], [0, 0, 1, "c.BIT29", "BIT29"], [0, 0, 1, "c.BIT3", "BIT3"], [0, 0, 1, "c.BIT30", "BIT30"], [0, 0, 1, "c.BIT31", "BIT31"], [0, 0, 1, "c.BIT4", "BIT4"], [0, 0, 1, "c.BIT5", "BIT5"], [0, 0, 1, "c.BIT6", "BIT6"], [0, 0, 1, "c.BIT7", "BIT7"], [0, 0, 1, "c.BIT8", "BIT8"], [0, 0, 1, "c.BIT9", "BIT9"], [0, 0, 1, "c.BIT_0_TO_15", "BIT_0_TO_15"], [0, 0, 1, "c.BIT_16_TO_31", "BIT_16_TO_31"], [0, 0, 1, "c.BYTE", "BYTE"], [0, 0, 1, "c.BYTE0_MASK", "BYTE0_MASK"], [0, 0, 1, "c.BYTE0_SHIFT", "BYTE0_SHIFT"], [0, 0, 1, "c.BYTE1_MASK", "BYTE1_MASK"], [0, 0, 1, "c.BYTE1_SHIFT", "BYTE1_SHIFT"], [0, 0, 1, "c.BYTE2_MASK", "BYTE2_MASK"], [0, 0, 1, "c.BYTE2_SHIFT", "BYTE2_SHIFT"], [0, 0, 1, "c.BYTE3_MASK", "BYTE3_MASK"], [0, 0, 1, "c.BYTE3_SHIFT", "BYTE3_SHIFT"], [0, 0, 1, "c.BYTE4_MASK", "BYTE4_MASK"], [0, 0, 1, "c.BYTE4_SHIFT", "BYTE4_SHIFT"], [0, 0, 1, "c.BYTE5_MASK", "BYTE5_MASK"], [0, 0, 1, "c.BYTE5_SHIFT", "BYTE5_SHIFT"], [0, 0, 1, "c.BYTE6_MASK", "BYTE6_MASK"], [0, 0, 1, "c.BYTE6_SHIFT", "BYTE6_SHIFT"], [0, 0, 1, "c.BYTE7_MASK", "BYTE7_MASK"], [0, 0, 1, "c.BYTE7_SHIFT", "BYTE7_SHIFT"], [0, 0, 1, "c.CAST_Sn_TO_S32", "CAST_Sn_TO_S32"], [0, 0, 1, "c.CHIPINFO_ADDR_SI_BUILD", "CHIPINFO_ADDR_SI_BUILD"], [0, 0, 1, "c.CHIPINFO_ADDR_SI_DATA", "CHIPINFO_ADDR_SI_DATA"], [0, 0, 1, "c.CHIPINFO_ADDR_SI_TIME", "CHIPINFO_ADDR_SI_TIME"], [0, 0, 1, "c.CHIPINFO_ADDR_SI_TYPE", "CHIPINFO_ADDR_SI_TYPE"], [0, 0, 1, "c.CHIPINFO_ADDR_SI_VARIANT", "CHIPINFO_ADDR_SI_VARIANT"], [0, 0, 1, "c.CHIPINFO_ADDR_SI_VERSION", "CHIPINFO_ADDR_SI_VERSION"], [0, 0, 1, "c.CONFIG_ADDR_Encoder_Init_hall_Enable", "CONFIG_ADDR_Encoder_Init_hall_Enable"], [0, 0, 1, "c.CONFIG_ADDR_SINGLE_PIN_IF_SCALE_OFFSET", "CONFIG_ADDR_SINGLE_PIN_IF_SCALE_OFFSET"], [0, 0, 1, "c.CONFIG_ADDR_SINGLE_PIN_IF_STATUS_CFG", "CONFIG_ADDR_SINGLE_PIN_IF_STATUS_CFG"], [0, 0, 1, "c.CONFIG_ADDR_VELOCITY_METER_PPTM_MIN_POS_DEV", "CONFIG_ADDR_VELOCITY_METER_PPTM_MIN_POS_DEV"], [0, 0, 1, "c.CONFIG_ADDR_biquad_f_a_1", "CONFIG_ADDR_biquad_f_a_1"], [0, 0, 1, "c.CONFIG_ADDR_biquad_f_a_2", "CONFIG_ADDR_biquad_f_a_2"], [0, 0, 1, "c.CONFIG_ADDR_biquad_f_b_0", "CONFIG_ADDR_biquad_f_b_0"], [0, 0, 1, "c.CONFIG_ADDR_biquad_f_b_1", "CONFIG_ADDR_biquad_f_b_1"], [0, 0, 1, "c.CONFIG_ADDR_biquad_f_b_2", "CONFIG_ADDR_biquad_f_b_2"], [0, 0, 1, "c.CONFIG_ADDR_biquad_f_enable", "CONFIG_ADDR_biquad_f_enable"], [0, 0, 1, "c.CONFIG_ADDR_biquad_t_a_1", "CONFIG_ADDR_biquad_t_a_1"], [0, 0, 1, "c.CONFIG_ADDR_biquad_t_a_2", "CONFIG_ADDR_biquad_t_a_2"], [0, 0, 1, "c.CONFIG_ADDR_biquad_t_b_0", "CONFIG_ADDR_biquad_t_b_0"], [0, 0, 1, "c.CONFIG_ADDR_biquad_t_b_1", "CONFIG_ADDR_biquad_t_b_1"], [0, 0, 1, "c.CONFIG_ADDR_biquad_t_b_2", "CONFIG_ADDR_biquad_t_b_2"], [0, 0, 1, "c.CONFIG_ADDR_biquad_t_enable", "CONFIG_ADDR_biquad_t_enable"], [0, 0, 1, "c.CONFIG_ADDR_biquad_v_a_1", "CONFIG_ADDR_biquad_v_a_1"], [0, 0, 1, "c.CONFIG_ADDR_biquad_v_a_2", "CONFIG_ADDR_biquad_v_a_2"], [0, 0, 1, "c.CONFIG_ADDR_biquad_v_b_0", "CONFIG_ADDR_biquad_v_b_0"], [0, 0, 1, "c.CONFIG_ADDR_biquad_v_b_1", "CONFIG_ADDR_biquad_v_b_1"], [0, 0, 1, "c.CONFIG_ADDR_biquad_v_b_2", "CONFIG_ADDR_biquad_v_b_2"], [0, 0, 1, "c.CONFIG_ADDR_biquad_v_enable", "CONFIG_ADDR_biquad_v_enable"], [0, 0, 1, "c.CONFIG_ADDR_biquad_x_a_1", "CONFIG_ADDR_biquad_x_a_1"], [0, 0, 1, "c.CONFIG_ADDR_biquad_x_a_2", "CONFIG_ADDR_biquad_x_a_2"], [0, 0, 1, "c.CONFIG_ADDR_biquad_x_b_0", "CONFIG_ADDR_biquad_x_b_0"], [0, 0, 1, "c.CONFIG_ADDR_biquad_x_b_1", "CONFIG_ADDR_biquad_x_b_1"], [0, 0, 1, "c.CONFIG_ADDR_biquad_x_b_2", "CONFIG_ADDR_biquad_x_b_2"], [0, 0, 1, "c.CONFIG_ADDR_biquad_x_enable", "CONFIG_ADDR_biquad_x_enable"], [0, 0, 1, "c.CONFIG_ADDR_feed_forward_torgue_filter_constant", "CONFIG_ADDR_feed_forward_torgue_filter_constant"], [0, 0, 1, "c.CONFIG_ADDR_feed_forward_torque_gain", "CONFIG_ADDR_feed_forward_torque_gain"], [0, 0, 1, "c.CONFIG_ADDR_feed_forward_velicity_filter_constant", "CONFIG_ADDR_feed_forward_velicity_filter_constant"], [0, 0, 1, "c.CONFIG_ADDR_feed_forward_velocity_gain", "CONFIG_ADDR_feed_forward_velocity_gain"], [0, 0, 1, "c.CONFIG_ADDR_prbs_amplitude", "CONFIG_ADDR_prbs_amplitude"], [0, 0, 1, "c.CONFIG_ADDR_prbs_down_sampling_ratio", "CONFIG_ADDR_prbs_down_sampling_ratio"], [0, 0, 1, "c.CONFIG_ADDR_ref_switch_config", "CONFIG_ADDR_ref_switch_config"], [0, 0, 1, "c.CRC_TABLE_COUNT", "CRC_TABLE_COUNT"], [0, 0, 1, "c.DEVTYPE_TMC428", "DEVTYPE_TMC428"], [0, 0, 1, "c.DRVTYPE_TMC5130", "DRVTYPE_TMC5130"], [0, 0, 1, "c.FALSE", "FALSE"], [0, 0, 1, "c.FIELD_GET", "FIELD_GET"], [0, 0, 1, "c.FIELD_READ", "FIELD_READ"], [0, 0, 1, "c.FIELD_SET", "FIELD_SET"], [0, 0, 1, "c.FIELD_UPDATE", "FIELD_UPDATE"], [0, 0, 1, "c.FIELD_WRITE", "FIELD_WRITE"], [0, 0, 1, "c.INTERIM_ADDR_ACTUAL_VELOCITY_PPTM", "INTERIM_ADDR_ACTUAL_VELOCITY_PPTM"], [0, 0, 1, "c.INTERIM_ADDR_ADC_I1_I0", "INTERIM_ADDR_ADC_I1_I0"], [0, 0, 1, "c.INTERIM_ADDR_CONFIG_REG_0", "INTERIM_ADDR_CONFIG_REG_0"], [0, 0, 1, "c.INTERIM_ADDR_CONFIG_REG_1", "INTERIM_ADDR_CONFIG_REG_1"], [0, 0, 1, "c.INTERIM_ADDR_CTRL_PARAM_10", "INTERIM_ADDR_CTRL_PARAM_10"], [0, 0, 1, "c.INTERIM_ADDR_CTRL_PARAM_32", "INTERIM_ADDR_CTRL_PARAM_32"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_11_10", "INTERIM_ADDR_DEBUG_VALUE_11_10"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_13_12", "INTERIM_ADDR_DEBUG_VALUE_13_12"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_15_14", "INTERIM_ADDR_DEBUG_VALUE_15_14"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_16", "INTERIM_ADDR_DEBUG_VALUE_16"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_17", "INTERIM_ADDR_DEBUG_VALUE_17"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_18", "INTERIM_ADDR_DEBUG_VALUE_18"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_19", "INTERIM_ADDR_DEBUG_VALUE_19"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_1_0", "INTERIM_ADDR_DEBUG_VALUE_1_0"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_3_2", "INTERIM_ADDR_DEBUG_VALUE_3_2"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_5_4", "INTERIM_ADDR_DEBUG_VALUE_5_4"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_7_6", "INTERIM_ADDR_DEBUG_VALUE_7_6"], [0, 0, 1, "c.INTERIM_ADDR_DEBUG_VALUE_9_8", "INTERIM_ADDR_DEBUG_VALUE_9_8"], [0, 0, 1, "c.INTERIM_ADDR_ENC_INIT_HALL_PHI_A_AENC_OFFSET", "INTERIM_ADDR_ENC_INIT_HALL_PHI_A_AENC_OFFSET"], [0, 0, 1, "c.INTERIM_ADDR_ENC_INIT_HALL_PHI_E_ABN_OFFSET", "INTERIM_ADDR_ENC_INIT_HALL_PHI_E_ABN_OFFSET"], [0, 0, 1, "c.INTERIM_ADDR_ENC_INIT_HALL_PHI_E_AENC_OFFSET", "INTERIM_ADDR_ENC_INIT_HALL_PHI_E_AENC_OFFSET"], [0, 0, 1, "c.INTERIM_ADDR_ENC_INIT_HALL_STATUS", "INTERIM_ADDR_ENC_INIT_HALL_STATUS"], [0, 0, 1, "c.INTERIM_ADDR_FF_TORQUE", "INTERIM_ADDR_FF_TORQUE"], [0, 0, 1, "c.INTERIM_ADDR_FF_VELOCITY", "INTERIM_ADDR_FF_VELOCITY"], [0, 0, 1, "c.INTERIM_ADDR_FOC_IB_IA", "INTERIM_ADDR_FOC_IB_IA"], [0, 0, 1, "c.INTERIM_ADDR_FOC_IQ_ID", "INTERIM_ADDR_FOC_IQ_ID"], [0, 0, 1, "c.INTERIM_ADDR_FOC_IV", "INTERIM_ADDR_FOC_IV"], [0, 0, 1, "c.INTERIM_ADDR_FOC_IWY_IUX", "INTERIM_ADDR_FOC_IWY_IUX"], [0, 0, 1, "c.INTERIM_ADDR_FOC_UB_UA", "INTERIM_ADDR_FOC_UB_UA"], [0, 0, 1, "c.INTERIM_ADDR_FOC_UQ_UD", "INTERIM_ADDR_FOC_UQ_UD"], [0, 0, 1, "c.INTERIM_ADDR_FOC_UQ_UD_LIMITED", "INTERIM_ADDR_FOC_UQ_UD_LIMITED"], [0, 0, 1, "c.INTERIM_ADDR_FOC_UV", "INTERIM_ADDR_FOC_UV"], [0, 0, 1, "c.INTERIM_ADDR_FOC_UWY_UUX", "INTERIM_ADDR_FOC_UWY_UUX"], [0, 0, 1, "c.INTERIM_ADDR_HOME_POSITION", "INTERIM_ADDR_HOME_POSITION"], [0, 0, 1, "c.INTERIM_ADDR_LEFT_POSITION", "INTERIM_ADDR_LEFT_POSITION"], [0, 0, 1, "c.INTERIM_ADDR_PIDIN_TARGET_FLUX", "INTERIM_ADDR_PIDIN_TARGET_FLUX"], [0, 0, 1, "c.INTERIM_ADDR_PIDIN_TARGET_POSITION", "INTERIM_ADDR_PIDIN_TARGET_POSITION"], [0, 0, 1, "c.INTERIM_ADDR_PIDIN_TARGET_TORQUE", "INTERIM_ADDR_PIDIN_TARGET_TORQUE"], [0, 0, 1, "c.INTERIM_ADDR_PIDIN_TARGET_VELOCITY", "INTERIM_ADDR_PIDIN_TARGET_VELOCITY"], [0, 0, 1, "c.INTERIM_ADDR_PIDOUT_TARGET_FLUX", "INTERIM_ADDR_PIDOUT_TARGET_FLUX"], [0, 0, 1, "c.INTERIM_ADDR_PIDOUT_TARGET_POSITION", "INTERIM_ADDR_PIDOUT_TARGET_POSITION"], [0, 0, 1, "c.INTERIM_ADDR_PIDOUT_TARGET_TORQUE", "INTERIM_ADDR_PIDOUT_TARGET_TORQUE"], [0, 0, 1, "c.INTERIM_ADDR_PIDOUT_TARGET_VELOCITY", "INTERIM_ADDR_PIDOUT_TARGET_VELOCITY"], [0, 0, 1, "c.INTERIM_ADDR_PID_FLUX_TARGET_FLUX_ACTUAL", "INTERIM_ADDR_PID_FLUX_TARGET_FLUX_ACTUAL"], [0, 0, 1, "c.INTERIM_ADDR_PID_POSITION_TARGET_POSITION_ACTUAL", "INTERIM_ADDR_PID_POSITION_TARGET_POSITION_ACTUAL"], [0, 0, 1, "c.INTERIM_ADDR_PID_POSITION_TARGET_POSITION_ACTUAL_DIV256", "INTERIM_ADDR_PID_POSITION_TARGET_POSITION_ACTUAL_DIV256"], [0, 0, 1, "c.INTERIM_ADDR_PID_TORQUE_TARGET_FLUX_TARGET_TORQUE_ACTUAL_FLUX_ACTUAL_DIV256", "INTERIM_ADDR_PID_TORQUE_TARGET_FLUX_TARGET_TORQUE_ACTUAL_FLUX_ACTUAL_DIV256"], [0, 0, 1, "c.INTERIM_ADDR_PID_TORQUE_TARGET_TORQUE_ACTUAL", "INTERIM_ADDR_PID_TORQUE_TARGET_TORQUE_ACTUAL"], [0, 0, 1, "c.INTERIM_ADDR_PID_VELOCITY_TARGET_VELOCITY_ACTUAL", "INTERIM_ADDR_PID_VELOCITY_TARGET_VELOCITY_ACTUAL"], [0, 0, 1, "c.INTERIM_ADDR_PID_VELOCITY_TARGET_VELOCITY_ACTUAL_DIV256", "INTERIM_ADDR_PID_VELOCITY_TARGET_VELOCITY_ACTUAL_DIV256"], [0, 0, 1, "c.INTERIM_ADDR_PWM_UV", "INTERIM_ADDR_PWM_UV"], [0, 0, 1, "c.INTERIM_ADDR_PWM_WY_UX", "INTERIM_ADDR_PWM_WY_UX"], [0, 0, 1, "c.INTERIM_ADDR_REF_SWITCH_STATUS", "INTERIM_ADDR_REF_SWITCH_STATUS"], [0, 0, 1, "c.INTERIM_ADDR_RIGHT_POSITION", "INTERIM_ADDR_RIGHT_POSITION"], [0, 0, 1, "c.INTERIM_ADDR_SINGLE_PIN_IF_POSITION_TARGET", "INTERIM_ADDR_SINGLE_PIN_IF_POSITION_TARGET"], [0, 0, 1, "c.INTERIM_ADDR_SINGLE_PIN_IF_PWM_DUTY_CYCLE_TORQUE_TARGET", "INTERIM_ADDR_SINGLE_PIN_IF_PWM_DUTY_CYCLE_TORQUE_TARGET"], [0, 0, 1, "c.INTERIM_ADDR_SINGLE_PIN_IF_VELOCITY_TARGET", "INTERIM_ADDR_SINGLE_PIN_IF_VELOCITY_TARGET"], [0, 0, 1, "c.INTERIM_ADDR_STATUS_PARAM_10", "INTERIM_ADDR_STATUS_PARAM_10"], [0, 0, 1, "c.INTERIM_ADDR_STATUS_PARAM_32", "INTERIM_ADDR_STATUS_PARAM_32"], [0, 0, 1, "c.INTERIM_ADDR_STATUS_REG_0", "INTERIM_ADDR_STATUS_REG_0"], [0, 0, 1, "c.INTERIM_ADDR_STATUS_REG_1", "INTERIM_ADDR_STATUS_REG_1"], [0, 0, 1, "c.INTERIM_ADDR_enc_init_mini_move_phi_e_phi_e_offset", "INTERIM_ADDR_enc_init_mini_move_phi_e_phi_e_offset"], [0, 0, 1, "c.INTERIM_ADDR_enc_init_mini_move_u_d_status", "INTERIM_ADDR_enc_init_mini_move_u_d_status"], [0, 0, 1, "c.MAX", "MAX"], [0, 0, 1, "c.MAX22216_ACTIVE_MASK", "MAX22216_ACTIVE_MASK"], [0, 0, 1, "c.MAX22216_ACTIVE_SHIFT", "MAX22216_ACTIVE_SHIFT"], [0, 0, 1, "c.MAX22216_ADC_VM_MEASUREMENT", "MAX22216_ADC_VM_MEASUREMENT"], [0, 0, 1, "c.MAX22216_ADC_VM_RAW_MASK", "MAX22216_ADC_VM_RAW_MASK"], [0, 0, 1, "c.MAX22216_ADC_VM_RAW_SHIFT", "MAX22216_ADC_VM_RAW_SHIFT"], [0, 0, 1, "c.MAX22216_CFG_CTRL0_0", "MAX22216_CFG_CTRL0_0"], [0, 0, 1, "c.MAX22216_CFG_CTRL0_1", "MAX22216_CFG_CTRL0_1"], [0, 0, 1, "c.MAX22216_CFG_CTRL0_2", "MAX22216_CFG_CTRL0_2"], [0, 0, 1, "c.MAX22216_CFG_CTRL0_3", "MAX22216_CFG_CTRL0_3"], [0, 0, 1, "c.MAX22216_CFG_CTRL1_0", "MAX22216_CFG_CTRL1_0"], [0, 0, 1, "c.MAX22216_CFG_CTRL1_1", "MAX22216_CFG_CTRL1_1"], [0, 0, 1, "c.MAX22216_CFG_CTRL1_2", "MAX22216_CFG_CTRL1_2"], [0, 0, 1, "c.MAX22216_CFG_CTRL1_3", "MAX22216_CFG_CTRL1_3"], [0, 0, 1, "c.MAX22216_CFG_DC_0", "MAX22216_CFG_DC_0"], [0, 0, 1, "c.MAX22216_CFG_DC_1", "MAX22216_CFG_DC_1"], [0, 0, 1, "c.MAX22216_CFG_DC_2", "MAX22216_CFG_DC_2"], [0, 0, 1, "c.MAX22216_CFG_DC_3", "MAX22216_CFG_DC_3"], [0, 0, 1, "c.MAX22216_CFG_DC_H_0", "MAX22216_CFG_DC_H_0"], [0, 0, 1, "c.MAX22216_CFG_DC_H_1", "MAX22216_CFG_DC_H_1"], [0, 0, 1, "c.MAX22216_CFG_DC_H_2", "MAX22216_CFG_DC_H_2"], [0, 0, 1, "c.MAX22216_CFG_DC_H_3", "MAX22216_CFG_DC_H_3"], [0, 0, 1, "c.MAX22216_CFG_DC_L2H_0", "MAX22216_CFG_DC_L2H_0"], [0, 0, 1, "c.MAX22216_CFG_DC_L2H_1", "MAX22216_CFG_DC_L2H_1"], [0, 0, 1, "c.MAX22216_CFG_DC_L2H_2", "MAX22216_CFG_DC_L2H_2"], [0, 0, 1, "c.MAX22216_CFG_DC_L2H_3", "MAX22216_CFG_DC_L2H_3"], [0, 0, 1, "c.MAX22216_CFG_DC_L_0", "MAX22216_CFG_DC_L_0"], [0, 0, 1, "c.MAX22216_CFG_DC_L_1", "MAX22216_CFG_DC_L_1"], [0, 0, 1, "c.MAX22216_CFG_DC_L_2", "MAX22216_CFG_DC_L_2"], [0, 0, 1, "c.MAX22216_CFG_DC_L_3", "MAX22216_CFG_DC_L_3"], [0, 0, 1, "c.MAX22216_CFG_DPM0_0", "MAX22216_CFG_DPM0_0"], [0, 0, 1, "c.MAX22216_CFG_DPM0_1", "MAX22216_CFG_DPM0_1"], [0, 0, 1, "c.MAX22216_CFG_DPM0_2", "MAX22216_CFG_DPM0_2"], [0, 0, 1, "c.MAX22216_CFG_DPM0_3", "MAX22216_CFG_DPM0_3"], [0, 0, 1, "c.MAX22216_CFG_DPM1_0", "MAX22216_CFG_DPM1_0"], [0, 0, 1, "c.MAX22216_CFG_DPM1_1", "MAX22216_CFG_DPM1_1"], [0, 0, 1, "c.MAX22216_CFG_DPM1_2", "MAX22216_CFG_DPM1_2"], [0, 0, 1, "c.MAX22216_CFG_DPM1_3", "MAX22216_CFG_DPM1_3"], [0, 0, 1, "c.MAX22216_CFG_IND_0_0", "MAX22216_CFG_IND_0_0"], [0, 0, 1, "c.MAX22216_CFG_IND_0_1", "MAX22216_CFG_IND_0_1"], [0, 0, 1, "c.MAX22216_CFG_IND_0_2", "MAX22216_CFG_IND_0_2"], [0, 0, 1, "c.MAX22216_CFG_IND_0_3", "MAX22216_CFG_IND_0_3"], [0, 0, 1, "c.MAX22216_CFG_IND_1_0", "MAX22216_CFG_IND_1_0"], [0, 0, 1, "c.MAX22216_CFG_IND_1_1", "MAX22216_CFG_IND_1_1"], [0, 0, 1, "c.MAX22216_CFG_IND_1_2", "MAX22216_CFG_IND_1_2"], [0, 0, 1, "c.MAX22216_CFG_IND_1_3", "MAX22216_CFG_IND_1_3"], [0, 0, 1, "c.MAX22216_CFG_I_0", "MAX22216_CFG_I_0"], [0, 0, 1, "c.MAX22216_CFG_I_1", "MAX22216_CFG_I_1"], [0, 0, 1, "c.MAX22216_CFG_I_2", "MAX22216_CFG_I_2"], [0, 0, 1, "c.MAX22216_CFG_I_3", "MAX22216_CFG_I_3"], [0, 0, 1, "c.MAX22216_CFG_I_MASK", "MAX22216_CFG_I_MASK"], [0, 0, 1, "c.MAX22216_CFG_I_SHIFT", "MAX22216_CFG_I_SHIFT"], [0, 0, 1, "c.MAX22216_CFG_L2H_TIME_0", "MAX22216_CFG_L2H_TIME_0"], [0, 0, 1, "c.MAX22216_CFG_L2H_TIME_1", "MAX22216_CFG_L2H_TIME_1"], [0, 0, 1, "c.MAX22216_CFG_L2H_TIME_2", "MAX22216_CFG_L2H_TIME_2"], [0, 0, 1, "c.MAX22216_CFG_L2H_TIME_3", "MAX22216_CFG_L2H_TIME_3"], [0, 0, 1, "c.MAX22216_CFG_P_0", "MAX22216_CFG_P_0"], [0, 0, 1, "c.MAX22216_CFG_P_1", "MAX22216_CFG_P_1"], [0, 0, 1, "c.MAX22216_CFG_P_2", "MAX22216_CFG_P_2"], [0, 0, 1, "c.MAX22216_CFG_P_3", "MAX22216_CFG_P_3"], [0, 0, 1, "c.MAX22216_CFG_P_MASK", "MAX22216_CFG_P_MASK"], [0, 0, 1, "c.MAX22216_CFG_P_SHIFT", "MAX22216_CFG_P_SHIFT"], [0, 0, 1, "c.MAX22216_CFG_R_THLD_0", "MAX22216_CFG_R_THLD_0"], [0, 0, 1, "c.MAX22216_CFG_R_THLD_1", "MAX22216_CFG_R_THLD_1"], [0, 0, 1, "c.MAX22216_CFG_R_THLD_2", "MAX22216_CFG_R_THLD_2"], [0, 0, 1, "c.MAX22216_CFG_R_THLD_3", "MAX22216_CFG_R_THLD_3"], [0, 0, 1, "c.MAX22216_CHIPINFO_ADDR_SI_BUILD", "MAX22216_CHIPINFO_ADDR_SI_BUILD"], [0, 0, 1, "c.MAX22216_CHIPINFO_ADDR_SI_DATE", "MAX22216_CHIPINFO_ADDR_SI_DATE"], [0, 0, 1, "c.MAX22216_CHIPINFO_ADDR_SI_TIME", "MAX22216_CHIPINFO_ADDR_SI_TIME"], [0, 0, 1, "c.MAX22216_CHIPINFO_ADDR_SI_TYPE", "MAX22216_CHIPINFO_ADDR_SI_TYPE"], [0, 0, 1, "c.MAX22216_CHIPINFO_ADDR_SI_VARIANT", "MAX22216_CHIPINFO_ADDR_SI_VARIANT"], [0, 0, 1, "c.MAX22216_CHIPINFO_ADDR_SI_VERSION", "MAX22216_CHIPINFO_ADDR_SI_VERSION"], [0, 0, 1, "c.MAX22216_CHS_MASK", "MAX22216_CHS_MASK"], [0, 0, 1, "c.MAX22216_CHS_SHIFT", "MAX22216_CHS_SHIFT"], [0, 0, 1, "c.MAX22216_CNTL0_MASK", "MAX22216_CNTL0_MASK"], [0, 0, 1, "c.MAX22216_CNTL0_SHIFT", "MAX22216_CNTL0_SHIFT"], [0, 0, 1, "c.MAX22216_CNTL1_MASK", "MAX22216_CNTL1_MASK"], [0, 0, 1, "c.MAX22216_CNTL1_SHIFT", "MAX22216_CNTL1_SHIFT"], [0, 0, 1, "c.MAX22216_CNTL2_MASK", "MAX22216_CNTL2_MASK"], [0, 0, 1, "c.MAX22216_CNTL2_SHIFT", "MAX22216_CNTL2_SHIFT"], [0, 0, 1, "c.MAX22216_CNTL3_MASK", "MAX22216_CNTL3_MASK"], [0, 0, 1, "c.MAX22216_CNTL3_SHIFT", "MAX22216_CNTL3_SHIFT"], [0, 0, 1, "c.MAX22216_CNTL_POL_MASK", "MAX22216_CNTL_POL_MASK"], [0, 0, 1, "c.MAX22216_CNTL_POL_SHIFT", "MAX22216_CNTL_POL_SHIFT"], [0, 0, 1, "c.MAX22216_COMER_MASK", "MAX22216_COMER_MASK"], [0, 0, 1, "c.MAX22216_COMER_SHIFT", "MAX22216_COMER_SHIFT"], [0, 0, 1, "c.MAX22216_CTRL_MODE_MASK", "MAX22216_CTRL_MODE_MASK"], [0, 0, 1, "c.MAX22216_CTRL_MODE_SHIFT", "MAX22216_CTRL_MODE_SHIFT"], [0, 0, 1, "c.MAX22216_DC_H2L_MASK", "MAX22216_DC_H2L_MASK"], [0, 0, 1, "c.MAX22216_DC_H2L_SHIFT", "MAX22216_DC_H2L_SHIFT"], [0, 0, 1, "c.MAX22216_DC_H_MASK", "MAX22216_DC_H_MASK"], [0, 0, 1, "c.MAX22216_DC_H_SHIFT", "MAX22216_DC_H_SHIFT"], [0, 0, 1, "c.MAX22216_DC_L2H_MASK", "MAX22216_DC_L2H_MASK"], [0, 0, 1, "c.MAX22216_DC_L2H_SHIFT", "MAX22216_DC_L2H_SHIFT"], [0, 0, 1, "c.MAX22216_DC_L_MASK", "MAX22216_DC_L_MASK"], [0, 0, 1, "c.MAX22216_DC_L_SHIFT", "MAX22216_DC_L_SHIFT"], [0, 0, 1, "c.MAX22216_DELTA_PHI_MASK", "MAX22216_DELTA_PHI_MASK"], [0, 0, 1, "c.MAX22216_DELTA_PHI_SHIFT", "MAX22216_DELTA_PHI_SHIFT"], [0, 0, 1, "c.MAX22216_DEMAG_VOLTAGE", "MAX22216_DEMAG_VOLTAGE"], [0, 0, 1, "c.MAX22216_DITH_EN_MASK", "MAX22216_DITH_EN_MASK"], [0, 0, 1, "c.MAX22216_DITH_EN_SHIFT", "MAX22216_DITH_EN_SHIFT"], [0, 0, 1, "c.MAX22216_DONE_MASK", "MAX22216_DONE_MASK"], [0, 0, 1, "c.MAX22216_DONE_SHIFT", "MAX22216_DONE_SHIFT"], [0, 0, 1, "c.MAX22216_DPM0_MASK", "MAX22216_DPM0_MASK"], [0, 0, 1, "c.MAX22216_DPM0_SHIFT", "MAX22216_DPM0_SHIFT"], [0, 0, 1, "c.MAX22216_DPM1_MASK", "MAX22216_DPM1_MASK"], [0, 0, 1, "c.MAX22216_DPM1_SHIFT", "MAX22216_DPM1_SHIFT"], [0, 0, 1, "c.MAX22216_DPM2_MASK", "MAX22216_DPM2_MASK"], [0, 0, 1, "c.MAX22216_DPM2_SHIFT", "MAX22216_DPM2_SHIFT"], [0, 0, 1, "c.MAX22216_DPM3_MASK", "MAX22216_DPM3_MASK"], [0, 0, 1, "c.MAX22216_DPM3_SHIFT", "MAX22216_DPM3_SHIFT"], [0, 0, 1, "c.MAX22216_DPM_EN_MASK", "MAX22216_DPM_EN_MASK"], [0, 0, 1, "c.MAX22216_DPM_EN_SHIFT", "MAX22216_DPM_EN_SHIFT"], [0, 0, 1, "c.MAX22216_DPM_MASK", "MAX22216_DPM_MASK"], [0, 0, 1, "c.MAX22216_DPM_MIN_CURRENT_MASK", "MAX22216_DPM_MIN_CURRENT_MASK"], [0, 0, 1, "c.MAX22216_DPM_MIN_CURRENT_SHIFT", "MAX22216_DPM_MIN_CURRENT_SHIFT"], [0, 0, 1, "c.MAX22216_DPM_MIN_NBR_MASK", "MAX22216_DPM_MIN_NBR_MASK"], [0, 0, 1, "c.MAX22216_DPM_MIN_NBR_SHIFT", "MAX22216_DPM_MIN_NBR_SHIFT"], [0, 0, 1, "c.MAX22216_DPM_SHIFT", "MAX22216_DPM_SHIFT"], [0, 0, 1, "c.MAX22216_DPM_THLD_MASK", "MAX22216_DPM_THLD_MASK"], [0, 0, 1, "c.MAX22216_DPM_THLD_SHIFT", "MAX22216_DPM_THLD_SHIFT"], [0, 0, 1, "c.MAX22216_ECC_ERR_1BIT_MASK", "MAX22216_ECC_ERR_1BIT_MASK"], [0, 0, 1, "c.MAX22216_ECC_ERR_1BIT_SHIFT", "MAX22216_ECC_ERR_1BIT_SHIFT"], [0, 0, 1, "c.MAX22216_ECC_ERR_2BIT_MASK", "MAX22216_ECC_ERR_2BIT_MASK"], [0, 0, 1, "c.MAX22216_ECC_ERR_2BIT_SHIFT", "MAX22216_ECC_ERR_2BIT_SHIFT"], [0, 0, 1, "c.MAX22216_END_HIT_AUTO_MASK", "MAX22216_END_HIT_AUTO_MASK"], [0, 0, 1, "c.MAX22216_END_HIT_AUTO_SHIFT", "MAX22216_END_HIT_AUTO_SHIFT"], [0, 0, 1, "c.MAX22216_END_HIT_START_HIZ_AUTO_MASK", "MAX22216_END_HIT_START_HIZ_AUTO_MASK"], [0, 0, 1, "c.MAX22216_END_HIT_START_HIZ_AUTO_SHIFT", "MAX22216_END_HIT_START_HIZ_AUTO_SHIFT"], [0, 0, 1, "c.MAX22216_EN_LDO_MASK", "MAX22216_EN_LDO_MASK"], [0, 0, 1, "c.MAX22216_EN_LDO_SHIFT", "MAX22216_EN_LDO_SHIFT"], [0, 0, 1, "c.MAX22216_FAULT0", "MAX22216_FAULT0"], [0, 0, 1, "c.MAX22216_FAULT1", "MAX22216_FAULT1"], [0, 0, 1, "c.MAX22216_FIELD_READ", "MAX22216_FIELD_READ"], [0, 0, 1, "c.MAX22216_FIELD_WRITE", "MAX22216_FIELD_WRITE"], [0, 0, 1, "c.MAX22216_FSF_MASK", "MAX22216_FSF_MASK"], [0, 0, 1, "c.MAX22216_FSF_SHIFT", "MAX22216_FSF_SHIFT"], [0, 0, 1, "c.MAX22216_F_AC", "MAX22216_F_AC"], [0, 0, 1, "c.MAX22216_F_PWM_MASK", "MAX22216_F_PWM_MASK"], [0, 0, 1, "c.MAX22216_F_PWM_M_MASK", "MAX22216_F_PWM_M_MASK"], [0, 0, 1, "c.MAX22216_F_PWM_M_SHIFT", "MAX22216_F_PWM_M_SHIFT"], [0, 0, 1, "c.MAX22216_F_PWM_SHIFT", "MAX22216_F_PWM_SHIFT"], [0, 0, 1, "c.MAX22216_GLOBAL_CFG", "MAX22216_GLOBAL_CFG"], [0, 0, 1, "c.MAX22216_GLOBAL_CTRL", "MAX22216_GLOBAL_CTRL"], [0, 0, 1, "c.MAX22216_H2L_EN_MASK", "MAX22216_H2L_EN_MASK"], [0, 0, 1, "c.MAX22216_H2L_EN_SHIFT", "MAX22216_H2L_EN_SHIFT"], [0, 0, 1, "c.MAX22216_HHF0_MASK", "MAX22216_HHF0_MASK"], [0, 0, 1, "c.MAX22216_HHF0_SHIFT", "MAX22216_HHF0_SHIFT"], [0, 0, 1, "c.MAX22216_HHF1_MASK", "MAX22216_HHF1_MASK"], [0, 0, 1, "c.MAX22216_HHF1_SHIFT", "MAX22216_HHF1_SHIFT"], [0, 0, 1, "c.MAX22216_HHF2_MASK", "MAX22216_HHF2_MASK"], [0, 0, 1, "c.MAX22216_HHF2_SHIFT", "MAX22216_HHF2_SHIFT"], [0, 0, 1, "c.MAX22216_HHF3_MASK", "MAX22216_HHF3_MASK"], [0, 0, 1, "c.MAX22216_HHF3_SHIFT", "MAX22216_HHF3_SHIFT"], [0, 0, 1, "c.MAX22216_HHF_EN_MASK", "MAX22216_HHF_EN_MASK"], [0, 0, 1, "c.MAX22216_HHF_EN_SHIFT", "MAX22216_HHF_EN_SHIFT"], [0, 0, 1, "c.MAX22216_HHF_MASK", "MAX22216_HHF_MASK"], [0, 0, 1, "c.MAX22216_HHF_SHIFT", "MAX22216_HHF_SHIFT"], [0, 0, 1, "c.MAX22216_HSNLS_MASK", "MAX22216_HSNLS_MASK"], [0, 0, 1, "c.MAX22216_HSNLS_SHIFT", "MAX22216_HSNLS_SHIFT"], [0, 0, 1, "c.MAX22216_IAC_THLD_MASK", "MAX22216_IAC_THLD_MASK"], [0, 0, 1, "c.MAX22216_IAC_THLD_SHIFT", "MAX22216_IAC_THLD_SHIFT"], [0, 0, 1, "c.MAX22216_IDC_THLD_MASK", "MAX22216_IDC_THLD_MASK"], [0, 0, 1, "c.MAX22216_IDC_THLD_SHIFT", "MAX22216_IDC_THLD_SHIFT"], [0, 0, 1, "c.MAX22216_IND0_MASK", "MAX22216_IND0_MASK"], [0, 0, 1, "c.MAX22216_IND0_SHIFT", "MAX22216_IND0_SHIFT"], [0, 0, 1, "c.MAX22216_IND1_MASK", "MAX22216_IND1_MASK"], [0, 0, 1, "c.MAX22216_IND1_SHIFT", "MAX22216_IND1_SHIFT"], [0, 0, 1, "c.MAX22216_IND2_MASK", "MAX22216_IND2_MASK"], [0, 0, 1, "c.MAX22216_IND2_SHIFT", "MAX22216_IND2_SHIFT"], [0, 0, 1, "c.MAX22216_IND3_MASK", "MAX22216_IND3_MASK"], [0, 0, 1, "c.MAX22216_IND3_SHIFT", "MAX22216_IND3_SHIFT"], [0, 0, 1, "c.MAX22216_IND_MASK", "MAX22216_IND_MASK"], [0, 0, 1, "c.MAX22216_IND_SHIFT", "MAX22216_IND_SHIFT"], [0, 0, 1, "c.MAX22216_I_AC_MASK", "MAX22216_I_AC_MASK"], [0, 0, 1, "c.MAX22216_I_AC_SHIFT", "MAX22216_I_AC_SHIFT"], [0, 0, 1, "c.MAX22216_I_ADC_0", "MAX22216_I_ADC_0"], [0, 0, 1, "c.MAX22216_I_ADC_1", "MAX22216_I_ADC_1"], [0, 0, 1, "c.MAX22216_I_ADC_2", "MAX22216_I_ADC_2"], [0, 0, 1, "c.MAX22216_I_ADC_3", "MAX22216_I_ADC_3"], [0, 0, 1, "c.MAX22216_I_DC_0", "MAX22216_I_DC_0"], [0, 0, 1, "c.MAX22216_I_DC_1", "MAX22216_I_DC_1"], [0, 0, 1, "c.MAX22216_I_DC_2", "MAX22216_I_DC_2"], [0, 0, 1, "c.MAX22216_I_DC_3", "MAX22216_I_DC_3"], [0, 0, 1, "c.MAX22216_I_DC_MASK", "MAX22216_I_DC_MASK"], [0, 0, 1, "c.MAX22216_I_DC_SHIFT", "MAX22216_I_DC_SHIFT"], [0, 0, 1, "c.MAX22216_I_DPM_PEAK_0", "MAX22216_I_DPM_PEAK_0"], [0, 0, 1, "c.MAX22216_I_DPM_PEAK_1", "MAX22216_I_DPM_PEAK_1"], [0, 0, 1, "c.MAX22216_I_DPM_PEAK_2", "MAX22216_I_DPM_PEAK_2"], [0, 0, 1, "c.MAX22216_I_DPM_PEAK_3", "MAX22216_I_DPM_PEAK_3"], [0, 0, 1, "c.MAX22216_I_DPM_PEAK_MASK", "MAX22216_I_DPM_PEAK_MASK"], [0, 0, 1, "c.MAX22216_I_DPM_PEAK_SHIFT", "MAX22216_I_DPM_PEAK_SHIFT"], [0, 0, 1, "c.MAX22216_I_DPM_VALLEY_0", "MAX22216_I_DPM_VALLEY_0"], [0, 0, 1, "c.MAX22216_I_DPM_VALLEY_1", "MAX22216_I_DPM_VALLEY_1"], [0, 0, 1, "c.MAX22216_I_DPM_VALLEY_2", "MAX22216_I_DPM_VALLEY_2"], [0, 0, 1, "c.MAX22216_I_DPM_VALLEY_3", "MAX22216_I_DPM_VALLEY_3"], [0, 0, 1, "c.MAX22216_I_DPM_VALLEY_MASK", "MAX22216_I_DPM_VALLEY_MASK"], [0, 0, 1, "c.MAX22216_I_DPM_VALLEY_SHIFT", "MAX22216_I_DPM_VALLEY_SHIFT"], [0, 0, 1, "c.MAX22216_I_IND_AC_0", "MAX22216_I_IND_AC_0"], [0, 0, 1, "c.MAX22216_I_IND_AC_1", "MAX22216_I_IND_AC_1"], [0, 0, 1, "c.MAX22216_I_IND_AC_2", "MAX22216_I_IND_AC_2"], [0, 0, 1, "c.MAX22216_I_IND_AC_3", "MAX22216_I_IND_AC_3"], [0, 0, 1, "c.MAX22216_I_MONITOR_MASK", "MAX22216_I_MONITOR_MASK"], [0, 0, 1, "c.MAX22216_I_MONITOR_SHIFT", "MAX22216_I_MONITOR_SHIFT"], [0, 0, 1, "c.MAX22216_L_MEAS_EN_MASK", "MAX22216_L_MEAS_EN_MASK"], [0, 0, 1, "c.MAX22216_L_MEAS_EN_SHIFT", "MAX22216_L_MEAS_EN_SHIFT"], [0, 0, 1, "c.MAX22216_L_MEAS_H_MASK", "MAX22216_L_MEAS_H_MASK"], [0, 0, 1, "c.MAX22216_L_MEAS_H_SHIFT", "MAX22216_L_MEAS_H_SHIFT"], [0, 0, 1, "c.MAX22216_L_MEAS_L2H_MASK", "MAX22216_L_MEAS_L2H_MASK"], [0, 0, 1, "c.MAX22216_L_MEAS_L2H_SHIFT", "MAX22216_L_MEAS_L2H_SHIFT"], [0, 0, 1, "c.MAX22216_L_MEAS_WCYCLES_MASK", "MAX22216_L_MEAS_WCYCLES_MASK"], [0, 0, 1, "c.MAX22216_L_MEAS_WCYCLES_SHIFT", "MAX22216_L_MEAS_WCYCLES_SHIFT"], [0, 0, 1, "c.MAX22216_L_NBR_CALC_MASK", "MAX22216_L_NBR_CALC_MASK"], [0, 0, 1, "c.MAX22216_L_NBR_CALC_SHIFT", "MAX22216_L_NBR_CALC_SHIFT"], [0, 0, 1, "c.MAX22216_MASTER_ADDRESS", "MAX22216_MASTER_ADDRESS"], [0, 0, 1, "c.MAX22216_MIN_T_ON_MASK", "MAX22216_MIN_T_ON_MASK"], [0, 0, 1, "c.MAX22216_MIN_T_ON_SHIFT", "MAX22216_MIN_T_ON_SHIFT"], [0, 0, 1, "c.MAX22216_MOTION_MODE_POSITION", "MAX22216_MOTION_MODE_POSITION"], [0, 0, 1, "c.MAX22216_MOTION_MODE_STOPPED", "MAX22216_MOTION_MODE_STOPPED"], [0, 0, 1, "c.MAX22216_MOTION_MODE_TORQUE", "MAX22216_MOTION_MODE_TORQUE"], [0, 0, 1, "c.MAX22216_MOTION_MODE_UQ_UD_EXT", "MAX22216_MOTION_MODE_UQ_UD_EXT"], [0, 0, 1, "c.MAX22216_MOTION_MODE_VELOCITY", "MAX22216_MOTION_MODE_VELOCITY"], [0, 0, 1, "c.MAX22216_M_COMF_MASK", "MAX22216_M_COMF_MASK"], [0, 0, 1, "c.MAX22216_M_COMF_SHIFT", "MAX22216_M_COMF_SHIFT"], [0, 0, 1, "c.MAX22216_M_DPM_MASK", "MAX22216_M_DPM_MASK"], [0, 0, 1, "c.MAX22216_M_DPM_SHIFT", "MAX22216_M_DPM_SHIFT"], [0, 0, 1, "c.MAX22216_M_HHF_MASK", "MAX22216_M_HHF_MASK"], [0, 0, 1, "c.MAX22216_M_HHF_SHIFT", "MAX22216_M_HHF_SHIFT"], [0, 0, 1, "c.MAX22216_M_OCP_MASK", "MAX22216_M_OCP_MASK"], [0, 0, 1, "c.MAX22216_M_OCP_SHIFT", "MAX22216_M_OCP_SHIFT"], [0, 0, 1, "c.MAX22216_M_OLF_MASK", "MAX22216_M_OLF_MASK"], [0, 0, 1, "c.MAX22216_M_OLF_SHIFT", "MAX22216_M_OLF_SHIFT"], [0, 0, 1, "c.MAX22216_M_OVT_MASK", "MAX22216_M_OVT_MASK"], [0, 0, 1, "c.MAX22216_M_OVT_SHIFT", "MAX22216_M_OVT_SHIFT"], [0, 0, 1, "c.MAX22216_M_UVM_CMP_MASK", "MAX22216_M_UVM_CMP_MASK"], [0, 0, 1, "c.MAX22216_M_UVM_CMP_SHIFT", "MAX22216_M_UVM_CMP_SHIFT"], [0, 0, 1, "c.MAX22216_M_UVM_MASK", "MAX22216_M_UVM_MASK"], [0, 0, 1, "c.MAX22216_M_UVM_SHIFT", "MAX22216_M_UVM_SHIFT"], [0, 0, 1, "c.MAX22216_OCP0_MASK", "MAX22216_OCP0_MASK"], [0, 0, 1, "c.MAX22216_OCP0_SHIFT", "MAX22216_OCP0_SHIFT"], [0, 0, 1, "c.MAX22216_OCP1_MASK", "MAX22216_OCP1_MASK"], [0, 0, 1, "c.MAX22216_OCP1_SHIFT", "MAX22216_OCP1_SHIFT"], [0, 0, 1, "c.MAX22216_OCP2_MASK", "MAX22216_OCP2_MASK"], [0, 0, 1, "c.MAX22216_OCP2_SHIFT", "MAX22216_OCP2_SHIFT"], [0, 0, 1, "c.MAX22216_OCP3_MASK", "MAX22216_OCP3_MASK"], [0, 0, 1, "c.MAX22216_OCP3_SHIFT", "MAX22216_OCP3_SHIFT"], [0, 0, 1, "c.MAX22216_OCP_MASK", "MAX22216_OCP_MASK"], [0, 0, 1, "c.MAX22216_OCP_SHIFT", "MAX22216_OCP_SHIFT"], [0, 0, 1, "c.MAX22216_OLF0_MASK", "MAX22216_OLF0_MASK"], [0, 0, 1, "c.MAX22216_OLF0_SHIFT", "MAX22216_OLF0_SHIFT"], [0, 0, 1, "c.MAX22216_OLF1_MASK", "MAX22216_OLF1_MASK"], [0, 0, 1, "c.MAX22216_OLF1_SHIFT", "MAX22216_OLF1_SHIFT"], [0, 0, 1, "c.MAX22216_OLF2_MASK", "MAX22216_OLF2_MASK"], [0, 0, 1, "c.MAX22216_OLF2_SHIFT", "MAX22216_OLF2_SHIFT"], [0, 0, 1, "c.MAX22216_OLF3_MASK", "MAX22216_OLF3_MASK"], [0, 0, 1, "c.MAX22216_OLF3_SHIFT", "MAX22216_OLF3_SHIFT"], [0, 0, 1, "c.MAX22216_OLF_MASK", "MAX22216_OLF_MASK"], [0, 0, 1, "c.MAX22216_OLF_SHIFT", "MAX22216_OLF_SHIFT"], [0, 0, 1, "c.MAX22216_OL_EN_MASK", "MAX22216_OL_EN_MASK"], [0, 0, 1, "c.MAX22216_OL_EN_SHIFT", "MAX22216_OL_EN_SHIFT"], [0, 0, 1, "c.MAX22216_OTP_ADDR", "MAX22216_OTP_ADDR"], [0, 0, 1, "c.MAX22216_OTP_ADDR_MASK", "MAX22216_OTP_ADDR_MASK"], [0, 0, 1, "c.MAX22216_OTP_ADDR_SHIFT", "MAX22216_OTP_ADDR_SHIFT"], [0, 0, 1, "c.MAX22216_OTP_CONTROL", "MAX22216_OTP_CONTROL"], [0, 0, 1, "c.MAX22216_OTP_DATA0", "MAX22216_OTP_DATA0"], [0, 0, 1, "c.MAX22216_OTP_DATA0_MASK", "MAX22216_OTP_DATA0_MASK"], [0, 0, 1, "c.MAX22216_OTP_DATA0_SHIFT", "MAX22216_OTP_DATA0_SHIFT"], [0, 0, 1, "c.MAX22216_OTP_DATA1", "MAX22216_OTP_DATA1"], [0, 0, 1, "c.MAX22216_OTP_DATA1_MASK", "MAX22216_OTP_DATA1_MASK"], [0, 0, 1, "c.MAX22216_OTP_DATA1_SHIFT", "MAX22216_OTP_DATA1_SHIFT"], [0, 0, 1, "c.MAX22216_OTP_FULL_MASK", "MAX22216_OTP_FULL_MASK"], [0, 0, 1, "c.MAX22216_OTP_FULL_SHIFT", "MAX22216_OTP_FULL_SHIFT"], [0, 0, 1, "c.MAX22216_OTP_STATUS", "MAX22216_OTP_STATUS"], [0, 0, 1, "c.MAX22216_OVT_MASK", "MAX22216_OVT_MASK"], [0, 0, 1, "c.MAX22216_OVT_SHIFT", "MAX22216_OVT_SHIFT"], [0, 0, 1, "c.MAX22216_OV_DURING_BURN_PULSE_MASK", "MAX22216_OV_DURING_BURN_PULSE_MASK"], [0, 0, 1, "c.MAX22216_OV_DURING_BURN_PULSE_SHIFT", "MAX22216_OV_DURING_BURN_PULSE_SHIFT"], [0, 0, 1, "c.MAX22216_PHI_A_AENC", "MAX22216_PHI_A_AENC"], [0, 0, 1, "c.MAX22216_PHI_E_ABN", "MAX22216_PHI_E_ABN"], [0, 0, 1, "c.MAX22216_PHI_E_AENC", "MAX22216_PHI_E_AENC"], [0, 0, 1, "c.MAX22216_PHI_E_EXTERNAL", "MAX22216_PHI_E_EXTERNAL"], [0, 0, 1, "c.MAX22216_PHI_E_HALL", "MAX22216_PHI_E_HALL"], [0, 0, 1, "c.MAX22216_PHI_E_OPEN_LOOP", "MAX22216_PHI_E_OPEN_LOOP"], [0, 0, 1, "c.MAX22216_PWM_DUTYCYCLE_MASK", "MAX22216_PWM_DUTYCYCLE_MASK"], [0, 0, 1, "c.MAX22216_PWM_DUTYCYCLE_SHIFT", "MAX22216_PWM_DUTYCYCLE_SHIFT"], [0, 0, 1, "c.MAX22216_PWM_DUTY_0", "MAX22216_PWM_DUTY_0"], [0, 0, 1, "c.MAX22216_PWM_DUTY_1", "MAX22216_PWM_DUTY_1"], [0, 0, 1, "c.MAX22216_PWM_DUTY_2", "MAX22216_PWM_DUTY_2"], [0, 0, 1, "c.MAX22216_PWM_DUTY_3", "MAX22216_PWM_DUTY_3"], [0, 0, 1, "c.MAX22216_RAMP_MASK", "MAX22216_RAMP_MASK"], [0, 0, 1, "c.MAX22216_RAMP_SHIFT", "MAX22216_RAMP_SHIFT"], [0, 0, 1, "c.MAX22216_RDWE_MASK", "MAX22216_RDWE_MASK"], [0, 0, 1, "c.MAX22216_RDWE_SHIFT", "MAX22216_RDWE_SHIFT"], [0, 0, 1, "c.MAX22216_REACTION_TIME_0", "MAX22216_REACTION_TIME_0"], [0, 0, 1, "c.MAX22216_REACTION_TIME_1", "MAX22216_REACTION_TIME_1"], [0, 0, 1, "c.MAX22216_REACTION_TIME_2", "MAX22216_REACTION_TIME_2"], [0, 0, 1, "c.MAX22216_REACTION_TIME_3", "MAX22216_REACTION_TIME_3"], [0, 0, 1, "c.MAX22216_REACTION_TIME_MASK", "MAX22216_REACTION_TIME_MASK"], [0, 0, 1, "c.MAX22216_REACTION_TIME_SHIFT", "MAX22216_REACTION_TIME_SHIFT"], [0, 0, 1, "c.MAX22216_RES0_MASK", "MAX22216_RES0_MASK"], [0, 0, 1, "c.MAX22216_RES0_SHIFT", "MAX22216_RES0_SHIFT"], [0, 0, 1, "c.MAX22216_RES1_MASK", "MAX22216_RES1_MASK"], [0, 0, 1, "c.MAX22216_RES1_SHIFT", "MAX22216_RES1_SHIFT"], [0, 0, 1, "c.MAX22216_RES2_MASK", "MAX22216_RES2_MASK"], [0, 0, 1, "c.MAX22216_RES2_SHIFT", "MAX22216_RES2_SHIFT"], [0, 0, 1, "c.MAX22216_RES3_MASK", "MAX22216_RES3_MASK"], [0, 0, 1, "c.MAX22216_RES3_SHIFT", "MAX22216_RES3_SHIFT"], [0, 0, 1, "c.MAX22216_RES_MASK", "MAX22216_RES_MASK"], [0, 0, 1, "c.MAX22216_RES_SHIFT", "MAX22216_RES_SHIFT"], [0, 0, 1, "c.MAX22216_RES_THLD_MASK", "MAX22216_RES_THLD_MASK"], [0, 0, 1, "c.MAX22216_RES_THLD_SHIFT", "MAX22216_RES_THLD_SHIFT"], [0, 0, 1, "c.MAX22216_RFU_MASK", "MAX22216_RFU_MASK"], [0, 0, 1, "c.MAX22216_RFU_SHIFT", "MAX22216_RFU_SHIFT"], [0, 0, 1, "c.MAX22216_RMDE_MASK", "MAX22216_RMDE_MASK"], [0, 0, 1, "c.MAX22216_RMDE_SHIFT", "MAX22216_RMDE_SHIFT"], [0, 0, 1, "c.MAX22216_RUPE_MASK", "MAX22216_RUPE_MASK"], [0, 0, 1, "c.MAX22216_RUPE_SHIFT", "MAX22216_RUPE_SHIFT"], [0, 0, 1, "c.MAX22216_R_0", "MAX22216_R_0"], [0, 0, 1, "c.MAX22216_R_1", "MAX22216_R_1"], [0, 0, 1, "c.MAX22216_R_2", "MAX22216_R_2"], [0, 0, 1, "c.MAX22216_R_3", "MAX22216_R_3"], [0, 0, 1, "c.MAX22216_R_MASK", "MAX22216_R_MASK"], [0, 0, 1, "c.MAX22216_R_SHIFT", "MAX22216_R_SHIFT"], [0, 0, 1, "c.MAX22216_SHUNT_SCALE_MASK", "MAX22216_SHUNT_SCALE_MASK"], [0, 0, 1, "c.MAX22216_SHUNT_SCALE_SHIFT", "MAX22216_SHUNT_SCALE_SHIFT"], [0, 0, 1, "c.MAX22216_SLEW_RATE_MASK", "MAX22216_SLEW_RATE_MASK"], [0, 0, 1, "c.MAX22216_SLEW_RATE_SHIFT", "MAX22216_SLEW_RATE_SHIFT"], [0, 0, 1, "c.MAX22216_SRT_PROG_MASK", "MAX22216_SRT_PROG_MASK"], [0, 0, 1, "c.MAX22216_SRT_PROG_SHIFT", "MAX22216_SRT_PROG_SHIFT"], [0, 0, 1, "c.MAX22216_STAT0_MASK", "MAX22216_STAT0_MASK"], [0, 0, 1, "c.MAX22216_STAT0_SHIFT", "MAX22216_STAT0_SHIFT"], [0, 0, 1, "c.MAX22216_STAT1_MASK", "MAX22216_STAT1_MASK"], [0, 0, 1, "c.MAX22216_STAT1_SHIFT", "MAX22216_STAT1_SHIFT"], [0, 0, 1, "c.MAX22216_STAT2_MASK", "MAX22216_STAT2_MASK"], [0, 0, 1, "c.MAX22216_STAT2_SHIFT", "MAX22216_STAT2_SHIFT"], [0, 0, 1, "c.MAX22216_STAT3_MASK", "MAX22216_STAT3_MASK"], [0, 0, 1, "c.MAX22216_STAT3_SHIFT", "MAX22216_STAT3_SHIFT"], [0, 0, 1, "c.MAX22216_STATE_ESTIMATE_OFFSET", "MAX22216_STATE_ESTIMATE_OFFSET"], [0, 0, 1, "c.MAX22216_STATE_NOTHING_TO_DO", "MAX22216_STATE_NOTHING_TO_DO"], [0, 0, 1, "c.MAX22216_STATE_START_INIT", "MAX22216_STATE_START_INIT"], [0, 0, 1, "c.MAX22216_STATE_WAIT_INIT_TIME", "MAX22216_STATE_WAIT_INIT_TIME"], [0, 0, 1, "c.MAX22216_STATUS", "MAX22216_STATUS"], [0, 0, 1, "c.MAX22216_STATUS_CFG", "MAX22216_STATUS_CFG"], [0, 0, 1, "c.MAX22216_STAT_FUN_MASK", "MAX22216_STAT_FUN_MASK"], [0, 0, 1, "c.MAX22216_STAT_FUN_SHIFT", "MAX22216_STAT_FUN_SHIFT"], [0, 0, 1, "c.MAX22216_STAT_POL_MASK", "MAX22216_STAT_POL_MASK"], [0, 0, 1, "c.MAX22216_STAT_POL_SHIFT", "MAX22216_STAT_POL_SHIFT"], [0, 0, 1, "c.MAX22216_STAT_SEL0_MASK", "MAX22216_STAT_SEL0_MASK"], [0, 0, 1, "c.MAX22216_STAT_SEL0_SHIFT", "MAX22216_STAT_SEL0_SHIFT"], [0, 0, 1, "c.MAX22216_STAT_SEL1_MASK", "MAX22216_STAT_SEL1_MASK"], [0, 0, 1, "c.MAX22216_STAT_SEL1_SHIFT", "MAX22216_STAT_SEL1_SHIFT"], [0, 0, 1, "c.MAX22216_STOP_PROG_MASK", "MAX22216_STOP_PROG_MASK"], [0, 0, 1, "c.MAX22216_STOP_PROG_SHIFT", "MAX22216_STOP_PROG_SHIFT"], [0, 0, 1, "c.MAX22216_STRETCH_EN_MASK", "MAX22216_STRETCH_EN_MASK"], [0, 0, 1, "c.MAX22216_STRETCH_EN_SHIFT", "MAX22216_STRETCH_EN_SHIFT"], [0, 0, 1, "c.MAX22216_SYNC_BYTE", "MAX22216_SYNC_BYTE"], [0, 0, 1, "c.MAX22216_TIME_L2H_MASK", "MAX22216_TIME_L2H_MASK"], [0, 0, 1, "c.MAX22216_TIME_L2H_SHIFT", "MAX22216_TIME_L2H_SHIFT"], [0, 0, 1, "c.MAX22216_TRAVEL_TIME_0", "MAX22216_TRAVEL_TIME_0"], [0, 0, 1, "c.MAX22216_TRAVEL_TIME_1", "MAX22216_TRAVEL_TIME_1"], [0, 0, 1, "c.MAX22216_TRAVEL_TIME_2", "MAX22216_TRAVEL_TIME_2"], [0, 0, 1, "c.MAX22216_TRAVEL_TIME_3", "MAX22216_TRAVEL_TIME_3"], [0, 0, 1, "c.MAX22216_TRAVEL_TIME_MASK", "MAX22216_TRAVEL_TIME_MASK"], [0, 0, 1, "c.MAX22216_TRAVEL_TIME_SHIFT", "MAX22216_TRAVEL_TIME_SHIFT"], [0, 0, 1, "c.MAX22216_T_BLANKING_MASK", "MAX22216_T_BLANKING_MASK"], [0, 0, 1, "c.MAX22216_T_BLANKING_SHIFT", "MAX22216_T_BLANKING_SHIFT"], [0, 0, 1, "c.MAX22216_UVM_MASK", "MAX22216_UVM_MASK"], [0, 0, 1, "c.MAX22216_UVM_SHIFT", "MAX22216_UVM_SHIFT"], [0, 0, 1, "c.MAX22216_U_AC_MASK", "MAX22216_U_AC_MASK"], [0, 0, 1, "c.MAX22216_U_AC_SCAN", "MAX22216_U_AC_SCAN"], [0, 0, 1, "c.MAX22216_U_AC_SHIFT", "MAX22216_U_AC_SHIFT"], [0, 0, 1, "c.MAX22216_V5_NV3_MASK", "MAX22216_V5_NV3_MASK"], [0, 0, 1, "c.MAX22216_V5_NV3_SHIFT", "MAX22216_V5_NV3_SHIFT"], [0, 0, 1, "c.MAX22216_VDR_NDUTY_MASK", "MAX22216_VDR_NDUTY_MASK"], [0, 0, 1, "c.MAX22216_VDR_NDUTY_SHIFT", "MAX22216_VDR_NDUTY_SHIFT"], [0, 0, 1, "c.MAX22216_VERI_FAIL_MASK", "MAX22216_VERI_FAIL_MASK"], [0, 0, 1, "c.MAX22216_VERI_FAIL_SHIFT", "MAX22216_VERI_FAIL_SHIFT"], [0, 0, 1, "c.MAX22216_VM_THLD_DOWN_MASK", "MAX22216_VM_THLD_DOWN_MASK"], [0, 0, 1, "c.MAX22216_VM_THLD_DOWN_SHIFT", "MAX22216_VM_THLD_DOWN_SHIFT"], [0, 0, 1, "c.MAX22216_VM_THLD_UP_MASK", "MAX22216_VM_THLD_UP_MASK"], [0, 0, 1, "c.MAX22216_VM_THLD_UP_SHIFT", "MAX22216_VM_THLD_UP_SHIFT"], [0, 0, 1, "c.MAX22216_VM_THRESHOLD", "MAX22216_VM_THRESHOLD"], [0, 0, 1, "c.MAX22216_VPP_INIT_FAIL_MASK", "MAX22216_VPP_INIT_FAIL_MASK"], [0, 0, 1, "c.MAX22216_VPP_INIT_FAIL_SHIFT", "MAX22216_VPP_INIT_FAIL_SHIFT"], [0, 0, 1, "c.MIN", "MIN"], [0, 0, 1, "c.MIRROR", "MIRROR"], [0, 0, 1, "c.MOTOR_ADDR", "MOTOR_ADDR"], [0, 0, 1, "c.MOTOR_ADDR", "MOTOR_ADDR"], [0, 0, 1, "c.MOTOR_ADDR", "MOTOR_ADDR"], [0, 0, 1, "c.MOTOR_ADDR_DRV", "MOTOR_ADDR_DRV"], [0, 0, 1, "c.MOTOR_ADDR_DRV", "MOTOR_ADDR_DRV"], [0, 0, 1, "c.MOTOR_ADDR_PWM", "MOTOR_ADDR_PWM"], [0, 0, 1, "c.MOTOR_ADDR_PWM", "MOTOR_ADDR_PWM"], [0, 0, 1, "c.NIBBLE", "NIBBLE"], [0, 0, 1, "c.NULL", "NULL"], [0, 0, 1, "c.N_A", "N_A"], [0, 0, 1, "c.PID_ERROR_ADDR_PID_FLUX_ERROR", "PID_ERROR_ADDR_PID_FLUX_ERROR"], [0, 0, 1, "c.PID_ERROR_ADDR_PID_FLUX_ERROR_SUM", "PID_ERROR_ADDR_PID_FLUX_ERROR_SUM"], [0, 0, 1, "c.PID_ERROR_ADDR_PID_POSITION_ERROR", "PID_ERROR_ADDR_PID_POSITION_ERROR"], [0, 0, 1, "c.PID_ERROR_ADDR_PID_POSITION_ERROR_SUM", "PID_ERROR_ADDR_PID_POSITION_ERROR_SUM"], [0, 0, 1, "c.PID_ERROR_ADDR_PID_TORQUE_ERROR", "PID_ERROR_ADDR_PID_TORQUE_ERROR"], [0, 0, 1, "c.PID_ERROR_ADDR_PID_TORQUE_ERROR_SUM", "PID_ERROR_ADDR_PID_TORQUE_ERROR_SUM"], [0, 0, 1, "c.PID_ERROR_ADDR_PID_VELOCITY_ERROR", "PID_ERROR_ADDR_PID_VELOCITY_ERROR"], [0, 0, 1, "c.PID_ERROR_ADDR_PID_VELOCITY_ERROR_SUM", "PID_ERROR_ADDR_PID_VELOCITY_ERROR_SUM"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R00", "R00"], [0, 0, 1, "c.R09", "R09"], [0, 0, 1, "c.R0A", "R0A"], [0, 0, 1, "c.R0A", "R0A"], [0, 0, 1, "c.R0A", "R0A"], [0, 0, 1, "c.R0A", "R0A"], [0, 0, 1, "c.R0A", "R0A"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R10", "R10"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R11", "R11"], [0, 0, 1, "c.R20", "R20"], [0, 0, 1, "c.R20", "R20"], [0, 0, 1, "c.R20", "R20"], [0, 0, 1, "c.R2A", "R2A"], [0, 0, 1, "c.R2A", "R2A"], [0, 0, 1, "c.R2A", "R2A"], [0, 0, 1, "c.R2B", "R2B"], [0, 0, 1, "c.R2B", "R2B"], [0, 0, 1, "c.R2B", "R2B"], [0, 0, 1, "c.R2B", "R2B"], [0, 0, 1, "c.R2B", "R2B"], [0, 0, 1, "c.R30", "R30"], [0, 0, 1, "c.R30", "R30"], [0, 0, 1, "c.R30", "R30"], [0, 0, 1, "c.R30", "R30"], [0, 0, 1, "c.R30", "R30"], [0, 0, 1, "c.R30", "R30"], [0, 0, 1, "c.R30", "R30"], [0, 0, 1, "c.R32", "R32"], [0, 0, 1, "c.R32", "R32"], [0, 0, 1, "c.R32", "R32"], [0, 0, 1, "c.R32", "R32"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R3A", "R3A"], [0, 0, 1, "c.R50", "R50"], [0, 0, 1, "c.R50", "R50"], [0, 0, 1, "c.R50", "R50"], [0, 0, 1, "c.R52", "R52"], [0, 0, 1, "c.R52", "R52"], [0, 0, 1, "c.R52", "R52"], [0, 0, 1, "c.R52", "R52"], [0, 0, 1, "c.R52", "R52"], [0, 0, 1, "c.R52", "R52"], [0, 0, 1, "c.R52", "R52"], [0, 0, 1, "c.R5A", "R5A"], [0, 0, 1, "c.R5A", "R5A"], [0, 0, 1, "c.R60", "R60"], [0, 0, 1, "c.R60", "R60"], [0, 0, 1, "c.R60", "R60"], [0, 0, 1, "c.R60", "R60"], [0, 0, 1, "c.R60", "R60"], [0, 0, 1, "c.R60", "R60"], [0, 0, 1, "c.R61", "R61"], [0, 0, 1, "c.R61", "R61"], [0, 0, 1, "c.R61", "R61"], [0, 0, 1, "c.R61", "R61"], [0, 0, 1, "c.R61", "R61"], [0, 0, 1, "c.R61", "R61"], [0, 0, 1, "c.R62", "R62"], [0, 0, 1, "c.R62", "R62"], [0, 0, 1, "c.R62", "R62"], [0, 0, 1, "c.R62", "R62"], [0, 0, 1, "c.R62", "R62"], [0, 0, 1, "c.R62", "R62"], [0, 0, 1, "c.R63", "R63"], [0, 0, 1, "c.R63", "R63"], [0, 0, 1, "c.R63", "R63"], [0, 0, 1, "c.R63", "R63"], [0, 0, 1, "c.R63", "R63"], [0, 0, 1, "c.R63", "R63"], [0, 0, 1, "c.R64", "R64"], [0, 0, 1, "c.R64", "R64"], [0, 0, 1, "c.R64", "R64"], [0, 0, 1, "c.R64", "R64"], [0, 0, 1, "c.R64", "R64"], [0, 0, 1, "c.R64", "R64"], [0, 0, 1, "c.R65", "R65"], [0, 0, 1, "c.R65", "R65"], [0, 0, 1, "c.R65", "R65"], [0, 0, 1, "c.R65", "R65"], [0, 0, 1, "c.R65", "R65"], [0, 0, 1, "c.R65", "R65"], [0, 0, 1, "c.R66", "R66"], [0, 0, 1, "c.R66", "R66"], [0, 0, 1, "c.R66", "R66"], [0, 0, 1, "c.R66", "R66"], [0, 0, 1, "c.R66", "R66"], [0, 0, 1, "c.R66", "R66"], [0, 0, 1, "c.R67", "R67"], [0, 0, 1, "c.R67", "R67"], [0, 0, 1, "c.R67", "R67"], [0, 0, 1, "c.R67", "R67"], [0, 0, 1, "c.R67", "R67"], [0, 0, 1, "c.R67", "R67"], [0, 0, 1, "c.R68", "R68"], [0, 0, 1, "c.R68", "R68"], [0, 0, 1, "c.R68", "R68"], [0, 0, 1, "c.R68", "R68"], [0, 0, 1, "c.R68", "R68"], [0, 0, 1, "c.R68", "R68"], [0, 0, 1, "c.R69", "R69"], [0, 0, 1, "c.R69", "R69"], [0, 0, 1, "c.R69", "R69"], [0, 0, 1, "c.R69", "R69"], [0, 0, 1, "c.R69", "R69"], [0, 0, 1, "c.R69", "R69"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R6C", "R6C"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R70", "R70"], [0, 0, 1, "c.R74", "R74"], [0, 0, 1, "c.R74", "R74"], [0, 0, 1, "c.R74", "R74"], [0, 0, 1, "c.R7C", "R7C"], [0, 0, 1, "c.R7C", "R7C"], [0, 0, 1, "c.R7C", "R7C"], [0, 0, 1, "c.SHORT", "SHORT"], [0, 0, 1, "c.SHORT0_MASK", "SHORT0_MASK"], [0, 0, 1, "c.SHORT0_SHIFT", "SHORT0_SHIFT"], [0, 0, 1, "c.SHORT1_MASK", "SHORT1_MASK"], [0, 0, 1, "c.SHORT1_SHIFT", "SHORT1_SHIFT"], [0, 0, 1, "c.SHORT2_MASK", "SHORT2_MASK"], [0, 0, 1, "c.SHORT2_SHIFT", "SHORT2_SHIFT"], [0, 0, 1, "c.SHORT3_MASK", "SHORT3_MASK"], [0, 0, 1, "c.SHORT3_SHIFT", "SHORT3_SHIFT"], [0, 0, 1, "c.STATE_ESTIMATE_OFFSET", "STATE_ESTIMATE_OFFSET"], [0, 0, 1, "c.STATE_NOTHING_TO_DO", "STATE_NOTHING_TO_DO"], [0, 0, 1, "c.STATE_START_INIT", "STATE_START_INIT"], [0, 0, 1, "c.STATE_WAIT_INIT_TIME", "STATE_WAIT_INIT_TIME"], [0, 0, 1, "c.TMC2130_ADDRESS_MASK", "TMC2130_ADDRESS_MASK"], [0, 0, 1, "c.TMC2130_CHM_MASK", "TMC2130_CHM_MASK"], [0, 0, 1, "c.TMC2130_CHM_SHIFT", "TMC2130_CHM_SHIFT"], [0, 0, 1, "c.TMC2130_CHOPCONF", "TMC2130_CHOPCONF"], [0, 0, 1, "c.TMC2130_COOLCONF", "TMC2130_COOLCONF"], [0, 0, 1, "c.TMC2130_CS_ACTUAL_MASK", "TMC2130_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2130_CS_ACTUAL_SHIFT", "TMC2130_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2130_CUR_A_MASK", "TMC2130_CUR_A_MASK"], [0, 0, 1, "c.TMC2130_CUR_A_SHIFT", "TMC2130_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2130_CUR_B_MASK", "TMC2130_CUR_B_MASK"], [0, 0, 1, "c.TMC2130_CUR_B_SHIFT", "TMC2130_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2130_DCCTRL", "TMC2130_DCCTRL"], [0, 0, 1, "c.TMC2130_DC_SG_MASK", "TMC2130_DC_SG_MASK"], [0, 0, 1, "c.TMC2130_DC_SG_SHIFT", "TMC2130_DC_SG_SHIFT"], [0, 0, 1, "c.TMC2130_DC_TIME_MASK", "TMC2130_DC_TIME_MASK"], [0, 0, 1, "c.TMC2130_DC_TIME_SHIFT", "TMC2130_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC2130_DEDGE_MASK", "TMC2130_DEDGE_MASK"], [0, 0, 1, "c.TMC2130_DEDGE_SHIFT", "TMC2130_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK", "TMC2130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK"], [0, 0, 1, "c.TMC2130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT", "TMC2130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG0_INT_PUSHPULL_MASK", "TMC2130_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC2130_DIAG0_INT_PUSHPULL_SHIFT", "TMC2130_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK", "TMC2130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK"], [0, 0, 1, "c.TMC2130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT", "TMC2130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG0_STALL_MASK", "TMC2130_DIAG0_STALL_MASK"], [0, 0, 1, "c.TMC2130_DIAG0_STALL_SHIFT", "TMC2130_DIAG0_STALL_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG1_INDEX_MASK", "TMC2130_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC2130_DIAG1_INDEX_SHIFT", "TMC2130_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG1_ONSTATE_MASK", "TMC2130_DIAG1_ONSTATE_MASK"], [0, 0, 1, "c.TMC2130_DIAG1_ONSTATE_SHIFT", "TMC2130_DIAG1_ONSTATE_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC2130_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC2130_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC2130_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG1_STALL_MASK", "TMC2130_DIAG1_STALL_MASK"], [0, 0, 1, "c.TMC2130_DIAG1_STALL_SHIFT", "TMC2130_DIAG1_STALL_SHIFT"], [0, 0, 1, "c.TMC2130_DIAG1_STEPS_SKIPPED_MASK", "TMC2130_DIAG1_STEPS_SKIPPED_MASK"], [0, 0, 1, "c.TMC2130_DIAG1_STEPS_SKIPPED_SHIFT", "TMC2130_DIAG1_STEPS_SKIPPED_SHIFT"], [0, 0, 1, "c.TMC2130_DIRECT_MODE_MASK", "TMC2130_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC2130_DIRECT_MODE_SHIFT", "TMC2130_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC2130_DISFDCC_MASK", "TMC2130_DISFDCC_MASK"], [0, 0, 1, "c.TMC2130_DISFDCC_SHIFT", "TMC2130_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC2130_DISS2G_MASK", "TMC2130_DISS2G_MASK"], [0, 0, 1, "c.TMC2130_DISS2G_SHIFT", "TMC2130_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2130_DRV_ENN_CFG6_MASK", "TMC2130_DRV_ENN_CFG6_MASK"], [0, 0, 1, "c.TMC2130_DRV_ENN_CFG6_SHIFT", "TMC2130_DRV_ENN_CFG6_SHIFT"], [0, 0, 1, "c.TMC2130_DRV_ERR_MASK", "TMC2130_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2130_DRV_ERR_SHIFT", "TMC2130_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2130_DRV_STATUS", "TMC2130_DRV_STATUS"], [0, 0, 1, "c.TMC2130_ENCA_DCIN_CFG5_MASK", "TMC2130_ENCA_DCIN_CFG5_MASK"], [0, 0, 1, "c.TMC2130_ENCA_DCIN_CFG5_SHIFT", "TMC2130_ENCA_DCIN_CFG5_SHIFT"], [0, 0, 1, "c.TMC2130_ENCB_DCEN_CFG4_MASK", "TMC2130_ENCB_DCEN_CFG4_MASK"], [0, 0, 1, "c.TMC2130_ENCB_DCEN_CFG4_SHIFT", "TMC2130_ENCB_DCEN_CFG4_SHIFT"], [0, 0, 1, "c.TMC2130_ENCM_CTRL", "TMC2130_ENCM_CTRL"], [0, 0, 1, "c.TMC2130_ENC_COMMUTATION_MASK", "TMC2130_ENC_COMMUTATION_MASK"], [0, 0, 1, "c.TMC2130_ENC_COMMUTATION_SHIFT", "TMC2130_ENC_COMMUTATION_SHIFT"], [0, 0, 1, "c.TMC2130_ENC_N_DCO_MASK", "TMC2130_ENC_N_DCO_MASK"], [0, 0, 1, "c.TMC2130_ENC_N_DCO_SHIFT", "TMC2130_ENC_N_DCO_SHIFT"], [0, 0, 1, "c.TMC2130_EN_PWM_MODE_MASK", "TMC2130_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC2130_EN_PWM_MODE_SHIFT", "TMC2130_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC2130_FIELD_READ", "TMC2130_FIELD_READ"], [0, 0, 1, "c.TMC2130_FIELD_WRITE", "TMC2130_FIELD_WRITE"], [0, 0, 1, "c.TMC2130_FREEWHEEL_MASK", "TMC2130_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2130_FREEWHEEL_SHIFT", "TMC2130_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2130_FSACTIVE_MASK", "TMC2130_FSACTIVE_MASK"], [0, 0, 1, "c.TMC2130_FSACTIVE_SHIFT", "TMC2130_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC2130_GCONF", "TMC2130_GCONF"], [0, 0, 1, "c.TMC2130_GSTAT", "TMC2130_GSTAT"], [0, 0, 1, "c.TMC2130_HEND_MASK", "TMC2130_HEND_MASK"], [0, 0, 1, "c.TMC2130_HEND_SHIFT", "TMC2130_HEND_SHIFT"], [0, 0, 1, "c.TMC2130_HSTRT_MASK", "TMC2130_HSTRT_MASK"], [0, 0, 1, "c.TMC2130_HSTRT_SHIFT", "TMC2130_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2130_IHOLDDELAY_MASK", "TMC2130_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2130_IHOLDDELAY_SHIFT", "TMC2130_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2130_IHOLD_IRUN", "TMC2130_IHOLD_IRUN"], [0, 0, 1, "c.TMC2130_IHOLD_MASK", "TMC2130_IHOLD_MASK"], [0, 0, 1, "c.TMC2130_IHOLD_SHIFT", "TMC2130_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2130_INTERNAL_RSENSE_MASK", "TMC2130_INTERNAL_RSENSE_MASK"], [0, 0, 1, "c.TMC2130_INTERNAL_RSENSE_SHIFT", "TMC2130_INTERNAL_RSENSE_SHIFT"], [0, 0, 1, "c.TMC2130_INTPOL_MASK", "TMC2130_INTPOL_MASK"], [0, 0, 1, "c.TMC2130_INTPOL_SHIFT", "TMC2130_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2130_INV_MASK", "TMC2130_INV_MASK"], [0, 0, 1, "c.TMC2130_INV_SHIFT", "TMC2130_INV_SHIFT"], [0, 0, 1, "c.TMC2130_IOIN", "TMC2130_IOIN"], [0, 0, 1, "c.TMC2130_IRUN_MASK", "TMC2130_IRUN_MASK"], [0, 0, 1, "c.TMC2130_IRUN_SHIFT", "TMC2130_IRUN_SHIFT"], [0, 0, 1, "c.TMC2130_I_SCALE_ANALOG_MASK", "TMC2130_I_SCALE_ANALOG_MASK"], [0, 0, 1, "c.TMC2130_I_SCALE_ANALOG_SHIFT", "TMC2130_I_SCALE_ANALOG_SHIFT"], [0, 0, 1, "c.TMC2130_LOST_STEPS", "TMC2130_LOST_STEPS"], [0, 0, 1, "c.TMC2130_LOST_STEPS_MASK", "TMC2130_LOST_STEPS_MASK"], [0, 0, 1, "c.TMC2130_LOST_STEPS_SHIFT", "TMC2130_LOST_STEPS_SHIFT"], [0, 0, 1, "c.TMC2130_MAXSPEED_MASK", "TMC2130_MAXSPEED_MASK"], [0, 0, 1, "c.TMC2130_MAXSPEED_SHIFT", "TMC2130_MAXSPEED_SHIFT"], [0, 0, 1, "c.TMC2130_MAX_ACCELERATION", "TMC2130_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2130_MAX_VELOCITY", "TMC2130_MAX_VELOCITY"], [0, 0, 1, "c.TMC2130_MOTORS", "TMC2130_MOTORS"], [0, 0, 1, "c.TMC2130_MRES_MASK", "TMC2130_MRES_MASK"], [0, 0, 1, "c.TMC2130_MRES_SHIFT", "TMC2130_MRES_SHIFT"], [0, 0, 1, "c.TMC2130_MSCNT", "TMC2130_MSCNT"], [0, 0, 1, "c.TMC2130_MSCNT_MASK", "TMC2130_MSCNT_MASK"], [0, 0, 1, "c.TMC2130_MSCNT_SHIFT", "TMC2130_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2130_MSCURACT", "TMC2130_MSCURACT"], [0, 0, 1, "c.TMC2130_MSLUT0", "TMC2130_MSLUT0"], [0, 0, 1, "c.TMC2130_MSLUT1", "TMC2130_MSLUT1"], [0, 0, 1, "c.TMC2130_MSLUT2", "TMC2130_MSLUT2"], [0, 0, 1, "c.TMC2130_MSLUT3", "TMC2130_MSLUT3"], [0, 0, 1, "c.TMC2130_MSLUT4", "TMC2130_MSLUT4"], [0, 0, 1, "c.TMC2130_MSLUT5", "TMC2130_MSLUT5"], [0, 0, 1, "c.TMC2130_MSLUT6", "TMC2130_MSLUT6"], [0, 0, 1, "c.TMC2130_MSLUT7", "TMC2130_MSLUT7"], [0, 0, 1, "c.TMC2130_MSLUTSEL", "TMC2130_MSLUTSEL"], [0, 0, 1, "c.TMC2130_MSLUTSTART", "TMC2130_MSLUTSTART"], [0, 0, 1, "c.TMC2130_OFFSET_MASK", "TMC2130_OFFSET_MASK"], [0, 0, 1, "c.TMC2130_OFFSET_SHIFT", "TMC2130_OFFSET_SHIFT"], [0, 0, 1, "c.TMC2130_OLA_MASK", "TMC2130_OLA_MASK"], [0, 0, 1, "c.TMC2130_OLA_SHIFT", "TMC2130_OLA_SHIFT"], [0, 0, 1, "c.TMC2130_OLB_MASK", "TMC2130_OLB_MASK"], [0, 0, 1, "c.TMC2130_OLB_SHIFT", "TMC2130_OLB_SHIFT"], [0, 0, 1, "c.TMC2130_OTPW_MASK", "TMC2130_OTPW_MASK"], [0, 0, 1, "c.TMC2130_OTPW_SHIFT", "TMC2130_OTPW_SHIFT"], [0, 0, 1, "c.TMC2130_OT_MASK", "TMC2130_OT_MASK"], [0, 0, 1, "c.TMC2130_OT_SHIFT", "TMC2130_OT_SHIFT"], [0, 0, 1, "c.TMC2130_PWMCONF", "TMC2130_PWMCONF"], [0, 0, 1, "c.TMC2130_PWM_AMPL_MASK", "TMC2130_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC2130_PWM_AMPL_SHIFT", "TMC2130_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC2130_PWM_AUTOSCALE_MASK", "TMC2130_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2130_PWM_AUTOSCALE_SHIFT", "TMC2130_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2130_PWM_FREQ_MASK", "TMC2130_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2130_PWM_FREQ_SHIFT", "TMC2130_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2130_PWM_GRAD_MASK", "TMC2130_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2130_PWM_GRAD_SHIFT", "TMC2130_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2130_PWM_SCALE", "TMC2130_PWM_SCALE"], [0, 0, 1, "c.TMC2130_PWM_SCALE_MASK", "TMC2130_PWM_SCALE_MASK"], [0, 0, 1, "c.TMC2130_PWM_SCALE_SHIFT", "TMC2130_PWM_SCALE_SHIFT"], [0, 0, 1, "c.TMC2130_PWM_SYMMETRIC_MASK", "TMC2130_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC2130_PWM_SYMMETRIC_SHIFT", "TMC2130_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC2130_REFL_STEP_MASK", "TMC2130_REFL_STEP_MASK"], [0, 0, 1, "c.TMC2130_REFL_STEP_SHIFT", "TMC2130_REFL_STEP_SHIFT"], [0, 0, 1, "c.TMC2130_REFR_DIR_MASK", "TMC2130_REFR_DIR_MASK"], [0, 0, 1, "c.TMC2130_REFR_DIR_SHIFT", "TMC2130_REFR_DIR_SHIFT"], [0, 0, 1, "c.TMC2130_REGISTER_COUNT", "TMC2130_REGISTER_COUNT"], [0, 0, 1, "c.TMC2130_RESET_MASK", "TMC2130_RESET_MASK"], [0, 0, 1, "c.TMC2130_RESET_SHIFT", "TMC2130_RESET_SHIFT"], [0, 0, 1, "c.TMC2130_RNDTF_MASK", "TMC2130_RNDTF_MASK"], [0, 0, 1, "c.TMC2130_RNDTF_SHIFT", "TMC2130_RNDTF_SHIFT"], [0, 0, 1, "c.TMC2130_S2GA_MASK", "TMC2130_S2GA_MASK"], [0, 0, 1, "c.TMC2130_S2GA_SHIFT", "TMC2130_S2GA_SHIFT"], [0, 0, 1, "c.TMC2130_S2GB_MASK", "TMC2130_S2GB_MASK"], [0, 0, 1, "c.TMC2130_S2GB_SHIFT", "TMC2130_S2GB_SHIFT"], [0, 0, 1, "c.TMC2130_SEDN_MASK", "TMC2130_SEDN_MASK"], [0, 0, 1, "c.TMC2130_SEDN_SHIFT", "TMC2130_SEDN_SHIFT"], [0, 0, 1, "c.TMC2130_SEIMIN_MASK", "TMC2130_SEIMIN_MASK"], [0, 0, 1, "c.TMC2130_SEIMIN_SHIFT", "TMC2130_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC2130_SEMAX_MASK", "TMC2130_SEMAX_MASK"], [0, 0, 1, "c.TMC2130_SEMAX_SHIFT", "TMC2130_SEMAX_SHIFT"], [0, 0, 1, "c.TMC2130_SEMIN_MASK", "TMC2130_SEMIN_MASK"], [0, 0, 1, "c.TMC2130_SEMIN_SHIFT", "TMC2130_SEMIN_SHIFT"], [0, 0, 1, "c.TMC2130_SEUP_MASK", "TMC2130_SEUP_MASK"], [0, 0, 1, "c.TMC2130_SEUP_SHIFT", "TMC2130_SEUP_SHIFT"], [0, 0, 1, "c.TMC2130_SFILT_MASK", "TMC2130_SFILT_MASK"], [0, 0, 1, "c.TMC2130_SFILT_SHIFT", "TMC2130_SFILT_SHIFT"], [0, 0, 1, "c.TMC2130_SGT_MASK", "TMC2130_SGT_MASK"], [0, 0, 1, "c.TMC2130_SGT_SHIFT", "TMC2130_SGT_SHIFT"], [0, 0, 1, "c.TMC2130_SG_RESULT_MASK", "TMC2130_SG_RESULT_MASK"], [0, 0, 1, "c.TMC2130_SG_RESULT_SHIFT", "TMC2130_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC2130_SHAFT_MASK", "TMC2130_SHAFT_MASK"], [0, 0, 1, "c.TMC2130_SHAFT_SHIFT", "TMC2130_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2130_SMALL_HYSTERESIS_MASK", "TMC2130_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC2130_SMALL_HYSTERESIS_SHIFT", "TMC2130_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC2130_STALLGUARD_MASK", "TMC2130_STALLGUARD_MASK"], [0, 0, 1, "c.TMC2130_STALLGUARD_SHIFT", "TMC2130_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC2130_START_SIN90_MASK", "TMC2130_START_SIN90_MASK"], [0, 0, 1, "c.TMC2130_START_SIN90_SHIFT", "TMC2130_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC2130_START_SIN_MASK", "TMC2130_START_SIN_MASK"], [0, 0, 1, "c.TMC2130_START_SIN_SHIFT", "TMC2130_START_SIN_SHIFT"], [0, 0, 1, "c.TMC2130_STOP_ENABLE_MASK", "TMC2130_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC2130_STOP_ENABLE_SHIFT", "TMC2130_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC2130_STST_MASK", "TMC2130_STST_MASK"], [0, 0, 1, "c.TMC2130_STST_SHIFT", "TMC2130_STST_SHIFT"], [0, 0, 1, "c.TMC2130_SYNC_MASK", "TMC2130_SYNC_MASK"], [0, 0, 1, "c.TMC2130_SYNC_SHIFT", "TMC2130_SYNC_SHIFT"], [0, 0, 1, "c.TMC2130_TBL_MASK", "TMC2130_TBL_MASK"], [0, 0, 1, "c.TMC2130_TBL_SHIFT", "TMC2130_TBL_SHIFT"], [0, 0, 1, "c.TMC2130_TCOOLTHRS", "TMC2130_TCOOLTHRS"], [0, 0, 1, "c.TMC2130_TCOOLTHRS_MASK", "TMC2130_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC2130_TCOOLTHRS_SHIFT", "TMC2130_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC2130_TEST_MODE_MASK", "TMC2130_TEST_MODE_MASK"], [0, 0, 1, "c.TMC2130_TEST_MODE_SHIFT", "TMC2130_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC2130_TFD_3_MASK", "TMC2130_TFD_3_MASK"], [0, 0, 1, "c.TMC2130_TFD_3_SHIFT", "TMC2130_TFD_3_SHIFT"], [0, 0, 1, "c.TMC2130_TFD_ALL_MASK", "TMC2130_TFD_ALL_MASK"], [0, 0, 1, "c.TMC2130_TFD_ALL_SHIFT", "TMC2130_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC2130_THIGH", "TMC2130_THIGH"], [0, 0, 1, "c.TMC2130_THIGH_MASK", "TMC2130_THIGH_MASK"], [0, 0, 1, "c.TMC2130_THIGH_SHIFT", "TMC2130_THIGH_SHIFT"], [0, 0, 1, "c.TMC2130_TOFF_MASK", "TMC2130_TOFF_MASK"], [0, 0, 1, "c.TMC2130_TOFF_SHIFT", "TMC2130_TOFF_SHIFT"], [0, 0, 1, "c.TMC2130_TPOWERDOWN", "TMC2130_TPOWERDOWN"], [0, 0, 1, "c.TMC2130_TPOWERDOWN_MASK", "TMC2130_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2130_TPOWERDOWN_SHIFT", "TMC2130_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2130_TPWMTHRS", "TMC2130_TPWMTHRS"], [0, 0, 1, "c.TMC2130_TPWMTHRS_MASK", "TMC2130_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC2130_TPWMTHRS_SHIFT", "TMC2130_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC2130_TSTEP", "TMC2130_TSTEP"], [0, 0, 1, "c.TMC2130_TSTEP_MASK", "TMC2130_TSTEP_MASK"], [0, 0, 1, "c.TMC2130_TSTEP_SHIFT", "TMC2130_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2130_UV_CP_MASK", "TMC2130_UV_CP_MASK"], [0, 0, 1, "c.TMC2130_UV_CP_SHIFT", "TMC2130_UV_CP_SHIFT"], [0, 0, 1, "c.TMC2130_VDCMIN", "TMC2130_VDCMIN"], [0, 0, 1, "c.TMC2130_VDCMIN_MASK", "TMC2130_VDCMIN_MASK"], [0, 0, 1, "c.TMC2130_VDCMIN_SHIFT", "TMC2130_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC2130_VERSION_MASK", "TMC2130_VERSION_MASK"], [0, 0, 1, "c.TMC2130_VERSION_SHIFT", "TMC2130_VERSION_SHIFT"], [0, 0, 1, "c.TMC2130_VHIGHCHM_MASK", "TMC2130_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC2130_VHIGHCHM_SHIFT", "TMC2130_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC2130_VHIGHFS_MASK", "TMC2130_VHIGHFS_MASK"], [0, 0, 1, "c.TMC2130_VHIGHFS_SHIFT", "TMC2130_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC2130_VSENSE_MASK", "TMC2130_VSENSE_MASK"], [0, 0, 1, "c.TMC2130_VSENSE_SHIFT", "TMC2130_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2130_W0_MASK", "TMC2130_W0_MASK"], [0, 0, 1, "c.TMC2130_W0_SHIFT", "TMC2130_W0_SHIFT"], [0, 0, 1, "c.TMC2130_W1_MASK", "TMC2130_W1_MASK"], [0, 0, 1, "c.TMC2130_W1_SHIFT", "TMC2130_W1_SHIFT"], [0, 0, 1, "c.TMC2130_W2_MASK", "TMC2130_W2_MASK"], [0, 0, 1, "c.TMC2130_W2_SHIFT", "TMC2130_W2_SHIFT"], [0, 0, 1, "c.TMC2130_W3_MASK", "TMC2130_W3_MASK"], [0, 0, 1, "c.TMC2130_W3_SHIFT", "TMC2130_W3_SHIFT"], [0, 0, 1, "c.TMC2130_WRITE_BIT", "TMC2130_WRITE_BIT"], [0, 0, 1, "c.TMC2130_X1_MASK", "TMC2130_X1_MASK"], [0, 0, 1, "c.TMC2130_X1_SHIFT", "TMC2130_X1_SHIFT"], [0, 0, 1, "c.TMC2130_X2_MASK", "TMC2130_X2_MASK"], [0, 0, 1, "c.TMC2130_X2_SHIFT", "TMC2130_X2_SHIFT"], [0, 0, 1, "c.TMC2130_X3_MASK", "TMC2130_X3_MASK"], [0, 0, 1, "c.TMC2130_X3_SHIFT", "TMC2130_X3_SHIFT"], [0, 0, 1, "c.TMC2130_XDIRECT", "TMC2130_XDIRECT"], [0, 0, 1, "c.TMC2160_ADDRESS_MASK", "TMC2160_ADDRESS_MASK"], [0, 0, 1, "c.TMC2160_BBMCLKS_MASK", "TMC2160_BBMCLKS_MASK"], [0, 0, 1, "c.TMC2160_BBMCLKS_SHIFT", "TMC2160_BBMCLKS_SHIFT"], [0, 0, 1, "c.TMC2160_BBMTIME_MASK", "TMC2160_BBMTIME_MASK"], [0, 0, 1, "c.TMC2160_BBMTIME_SHIFT", "TMC2160_BBMTIME_SHIFT"], [0, 0, 1, "c.TMC2160_CHM_MASK", "TMC2160_CHM_MASK"], [0, 0, 1, "c.TMC2160_CHM_SHIFT", "TMC2160_CHM_SHIFT"], [0, 0, 1, "c.TMC2160_CHOPCONF", "TMC2160_CHOPCONF"], [0, 0, 1, "c.TMC2160_COOLCONF", "TMC2160_COOLCONF"], [0, 0, 1, "c.TMC2160_CS_ACTUAL_MASK", "TMC2160_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2160_CS_ACTUAL_SHIFT", "TMC2160_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2160_CUR_A_MASK", "TMC2160_CUR_A_MASK"], [0, 0, 1, "c.TMC2160_CUR_A_SHIFT", "TMC2160_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2160_CUR_B_MASK", "TMC2160_CUR_B_MASK"], [0, 0, 1, "c.TMC2160_CUR_B_SHIFT", "TMC2160_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2160_DCCTRL", "TMC2160_DCCTRL"], [0, 0, 1, "c.TMC2160_DCEN_CFG4_MASK", "TMC2160_DCEN_CFG4_MASK"], [0, 0, 1, "c.TMC2160_DCEN_CFG4_SHIFT", "TMC2160_DCEN_CFG4_SHIFT"], [0, 0, 1, "c.TMC2160_DCIN_CFG5_MASK", "TMC2160_DCIN_CFG5_MASK"], [0, 0, 1, "c.TMC2160_DCIN_CFG5_SHIFT", "TMC2160_DCIN_CFG5_SHIFT"], [0, 0, 1, "c.TMC2160_DCO_CFG6_MASK", "TMC2160_DCO_CFG6_MASK"], [0, 0, 1, "c.TMC2160_DCO_CFG6_SHIFT", "TMC2160_DCO_CFG6_SHIFT"], [0, 0, 1, "c.TMC2160_DC_SG_MASK", "TMC2160_DC_SG_MASK"], [0, 0, 1, "c.TMC2160_DC_SG_SHIFT", "TMC2160_DC_SG_SHIFT"], [0, 0, 1, "c.TMC2160_DC_TIME_MASK", "TMC2160_DC_TIME_MASK"], [0, 0, 1, "c.TMC2160_DC_TIME_SHIFT", "TMC2160_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC2160_DEDGE_MASK", "TMC2160_DEDGE_MASK"], [0, 0, 1, "c.TMC2160_DEDGE_SHIFT", "TMC2160_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG0_ERROR__ONLY_WITH_SD_MODE_1__MASK", "TMC2160_DIAG0_ERROR__ONLY_WITH_SD_MODE_1__MASK"], [0, 0, 1, "c.TMC2160_DIAG0_ERROR__ONLY_WITH_SD_MODE_1__SHIFT", "TMC2160_DIAG0_ERROR__ONLY_WITH_SD_MODE_1__SHIFT"], [0, 0, 1, "c.TMC2160_DIAG0_INT_PUSHPULL_MASK", "TMC2160_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC2160_DIAG0_INT_PUSHPULL_SHIFT", "TMC2160_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG0_OTPW__ONLY_WITH_SD_MODE_1__MASK", "TMC2160_DIAG0_OTPW__ONLY_WITH_SD_MODE_1__MASK"], [0, 0, 1, "c.TMC2160_DIAG0_OTPW__ONLY_WITH_SD_MODE_1__SHIFT", "TMC2160_DIAG0_OTPW__ONLY_WITH_SD_MODE_1__SHIFT"], [0, 0, 1, "c.TMC2160_DIAG0_STALL_MASK", "TMC2160_DIAG0_STALL_MASK"], [0, 0, 1, "c.TMC2160_DIAG0_STALL_SHIFT", "TMC2160_DIAG0_STALL_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG0_STEP_MASK", "TMC2160_DIAG0_STEP_MASK"], [0, 0, 1, "c.TMC2160_DIAG0_STEP_SHIFT", "TMC2160_DIAG0_STEP_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG1_DIR_MASK", "TMC2160_DIAG1_DIR_MASK"], [0, 0, 1, "c.TMC2160_DIAG1_DIR_SHIFT", "TMC2160_DIAG1_DIR_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG1_INDEX_MASK", "TMC2160_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC2160_DIAG1_INDEX_SHIFT", "TMC2160_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG1_ONSTATE_MASK", "TMC2160_DIAG1_ONSTATE_MASK"], [0, 0, 1, "c.TMC2160_DIAG1_ONSTATE_SHIFT", "TMC2160_DIAG1_ONSTATE_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC2160_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC2160_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC2160_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG1_STALL_MASK", "TMC2160_DIAG1_STALL_MASK"], [0, 0, 1, "c.TMC2160_DIAG1_STALL_SHIFT", "TMC2160_DIAG1_STALL_SHIFT"], [0, 0, 1, "c.TMC2160_DIAG1_STEPS_SKIPPED_MASK", "TMC2160_DIAG1_STEPS_SKIPPED_MASK"], [0, 0, 1, "c.TMC2160_DIAG1_STEPS_SKIPPED_SHIFT", "TMC2160_DIAG1_STEPS_SKIPPED_SHIFT"], [0, 0, 1, "c.TMC2160_DIRECT_MODE_MASK", "TMC2160_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC2160_DIRECT_MODE_SHIFT", "TMC2160_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC2160_DIR_MASK", "TMC2160_DIR_MASK"], [0, 0, 1, "c.TMC2160_DIR_SHIFT", "TMC2160_DIR_SHIFT"], [0, 0, 1, "c.TMC2160_DISFDCC_MASK", "TMC2160_DISFDCC_MASK"], [0, 0, 1, "c.TMC2160_DISFDCC_SHIFT", "TMC2160_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC2160_DISS2G_MASK", "TMC2160_DISS2G_MASK"], [0, 0, 1, "c.TMC2160_DISS2G_SHIFT", "TMC2160_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2160_DISS2VS_MASK", "TMC2160_DISS2VS_MASK"], [0, 0, 1, "c.TMC2160_DISS2VS_SHIFT", "TMC2160_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC2160_DRVSTRENGTH_MASK", "TMC2160_DRVSTRENGTH_MASK"], [0, 0, 1, "c.TMC2160_DRVSTRENGTH_SHIFT", "TMC2160_DRVSTRENGTH_SHIFT"], [0, 0, 1, "c.TMC2160_DRV_CONF", "TMC2160_DRV_CONF"], [0, 0, 1, "c.TMC2160_DRV_ENN_MASK", "TMC2160_DRV_ENN_MASK"], [0, 0, 1, "c.TMC2160_DRV_ENN_SHIFT", "TMC2160_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC2160_DRV_ERR_MASK", "TMC2160_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2160_DRV_ERR_SHIFT", "TMC2160_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2160_DRV_STATUS", "TMC2160_DRV_STATUS"], [0, 0, 1, "c.TMC2160_EN_PWM_MODE_MASK", "TMC2160_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC2160_EN_PWM_MODE_SHIFT", "TMC2160_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC2160_FACTORY_CONF", "TMC2160_FACTORY_CONF"], [0, 0, 1, "c.TMC2160_FASTSTANDSTILL_MASK", "TMC2160_FASTSTANDSTILL_MASK"], [0, 0, 1, "c.TMC2160_FASTSTANDSTILL_SHIFT", "TMC2160_FASTSTANDSTILL_SHIFT"], [0, 0, 1, "c.TMC2160_FCLKTRIM_MASK", "TMC2160_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC2160_FCLKTRIM_SHIFT", "TMC2160_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC2160_FIELD_READ", "TMC2160_FIELD_READ"], [0, 0, 1, "c.TMC2160_FIELD_WRITE", "TMC2160_FIELD_WRITE"], [0, 0, 1, "c.TMC2160_FILT_ISENSE_MASK", "TMC2160_FILT_ISENSE_MASK"], [0, 0, 1, "c.TMC2160_FILT_ISENSE_SHIFT", "TMC2160_FILT_ISENSE_SHIFT"], [0, 0, 1, "c.TMC2160_FREEWHEEL_MASK", "TMC2160_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2160_FREEWHEEL_SHIFT", "TMC2160_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2160_FSACTIVE_MASK", "TMC2160_FSACTIVE_MASK"], [0, 0, 1, "c.TMC2160_FSACTIVE_SHIFT", "TMC2160_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC2160_GCONF", "TMC2160_GCONF"], [0, 0, 1, "c.TMC2160_GLOBAL_SCALER", "TMC2160_GLOBAL_SCALER"], [0, 0, 1, "c.TMC2160_GLOBAL_SCALER_MASK", "TMC2160_GLOBAL_SCALER_MASK"], [0, 0, 1, "c.TMC2160_GLOBAL_SCALER_SHIFT", "TMC2160_GLOBAL_SCALER_SHIFT"], [0, 0, 1, "c.TMC2160_GSTAT", "TMC2160_GSTAT"], [0, 0, 1, "c.TMC2160_HEND_MASK", "TMC2160_HEND_MASK"], [0, 0, 1, "c.TMC2160_HEND_SHIFT", "TMC2160_HEND_SHIFT"], [0, 0, 1, "c.TMC2160_HSTRT_MASK", "TMC2160_HSTRT_MASK"], [0, 0, 1, "c.TMC2160_HSTRT_SHIFT", "TMC2160_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2160_IHOLDDELAY_MASK", "TMC2160_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2160_IHOLDDELAY_SHIFT", "TMC2160_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2160_IHOLD_IRUN", "TMC2160_IHOLD_IRUN"], [0, 0, 1, "c.TMC2160_IHOLD_MASK", "TMC2160_IHOLD_MASK"], [0, 0, 1, "c.TMC2160_IHOLD_SHIFT", "TMC2160_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2160_INTPOL_MASK", "TMC2160_INTPOL_MASK"], [0, 0, 1, "c.TMC2160_INTPOL_SHIFT", "TMC2160_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2160_IOIN___OUTPUT", "TMC2160_IOIN___OUTPUT"], [0, 0, 1, "c.TMC2160_IRUN_MASK", "TMC2160_IRUN_MASK"], [0, 0, 1, "c.TMC2160_IRUN_SHIFT", "TMC2160_IRUN_SHIFT"], [0, 0, 1, "c.TMC2160_LOST_STEPS", "TMC2160_LOST_STEPS"], [0, 0, 1, "c.TMC2160_LOST_STEPS_MASK", "TMC2160_LOST_STEPS_MASK"], [0, 0, 1, "c.TMC2160_LOST_STEPS_SHIFT", "TMC2160_LOST_STEPS_SHIFT"], [0, 0, 1, "c.TMC2160_MAX_ACCELERATION", "TMC2160_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2160_MAX_VELOCITY", "TMC2160_MAX_VELOCITY"], [0, 0, 1, "c.TMC2160_MOTORS", "TMC2160_MOTORS"], [0, 0, 1, "c.TMC2160_MRES_MASK", "TMC2160_MRES_MASK"], [0, 0, 1, "c.TMC2160_MRES_SHIFT", "TMC2160_MRES_SHIFT"], [0, 0, 1, "c.TMC2160_MSCNT", "TMC2160_MSCNT"], [0, 0, 1, "c.TMC2160_MSCNT_MASK", "TMC2160_MSCNT_MASK"], [0, 0, 1, "c.TMC2160_MSCNT_SHIFT", "TMC2160_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2160_MSCURACT", "TMC2160_MSCURACT"], [0, 0, 1, "c.TMC2160_MSLUTSEL", "TMC2160_MSLUTSEL"], [0, 0, 1, "c.TMC2160_MSLUTSTART", "TMC2160_MSLUTSTART"], [0, 0, 1, "c.TMC2160_MSLUT__", "TMC2160_MSLUT__"], [0, 0, 1, "c.TMC2160_MULTISTEP_FILT_MASK", "TMC2160_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC2160_MULTISTEP_FILT_SHIFT", "TMC2160_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC2160_OFFSET_MASK", "TMC2160_OFFSET_MASK"], [0, 0, 1, "c.TMC2160_OFFSET_READ", "TMC2160_OFFSET_READ"], [0, 0, 1, "c.TMC2160_OFFSET_READ_A_MASK", "TMC2160_OFFSET_READ_A_MASK"], [0, 0, 1, "c.TMC2160_OFFSET_READ_A_SHIFT", "TMC2160_OFFSET_READ_A_SHIFT"], [0, 0, 1, "c.TMC2160_OFFSET_READ_B_MASK", "TMC2160_OFFSET_READ_B_MASK"], [0, 0, 1, "c.TMC2160_OFFSET_READ_B_SHIFT", "TMC2160_OFFSET_READ_B_SHIFT"], [0, 0, 1, "c.TMC2160_OFFSET_SHIFT", "TMC2160_OFFSET_SHIFT"], [0, 0, 1, "c.TMC2160_OFS0_MASK", "TMC2160_OFS0_MASK"], [0, 0, 1, "c.TMC2160_OFS0_SHIFT", "TMC2160_OFS0_SHIFT"], [0, 0, 1, "c.TMC2160_OFS100_MASK", "TMC2160_OFS100_MASK"], [0, 0, 1, "c.TMC2160_OFS100_SHIFT", "TMC2160_OFS100_SHIFT"], [0, 0, 1, "c.TMC2160_OFS101_MASK", "TMC2160_OFS101_MASK"], [0, 0, 1, "c.TMC2160_OFS101_SHIFT", "TMC2160_OFS101_SHIFT"], [0, 0, 1, "c.TMC2160_OFS102_MASK", "TMC2160_OFS102_MASK"], [0, 0, 1, "c.TMC2160_OFS102_SHIFT", "TMC2160_OFS102_SHIFT"], [0, 0, 1, "c.TMC2160_OFS103_MASK", "TMC2160_OFS103_MASK"], [0, 0, 1, "c.TMC2160_OFS103_SHIFT", "TMC2160_OFS103_SHIFT"], [0, 0, 1, "c.TMC2160_OFS104_MASK", "TMC2160_OFS104_MASK"], [0, 0, 1, "c.TMC2160_OFS104_SHIFT", "TMC2160_OFS104_SHIFT"], [0, 0, 1, "c.TMC2160_OFS105_MASK", "TMC2160_OFS105_MASK"], [0, 0, 1, "c.TMC2160_OFS105_SHIFT", "TMC2160_OFS105_SHIFT"], [0, 0, 1, "c.TMC2160_OFS106_MASK", "TMC2160_OFS106_MASK"], [0, 0, 1, "c.TMC2160_OFS106_SHIFT", "TMC2160_OFS106_SHIFT"], [0, 0, 1, "c.TMC2160_OFS107_MASK", "TMC2160_OFS107_MASK"], [0, 0, 1, "c.TMC2160_OFS107_SHIFT", "TMC2160_OFS107_SHIFT"], [0, 0, 1, "c.TMC2160_OFS108_MASK", "TMC2160_OFS108_MASK"], [0, 0, 1, "c.TMC2160_OFS108_SHIFT", "TMC2160_OFS108_SHIFT"], [0, 0, 1, "c.TMC2160_OFS109_MASK", "TMC2160_OFS109_MASK"], [0, 0, 1, "c.TMC2160_OFS109_SHIFT", "TMC2160_OFS109_SHIFT"], [0, 0, 1, "c.TMC2160_OFS10_MASK", "TMC2160_OFS10_MASK"], [0, 0, 1, "c.TMC2160_OFS10_SHIFT", "TMC2160_OFS10_SHIFT"], [0, 0, 1, "c.TMC2160_OFS110_MASK", "TMC2160_OFS110_MASK"], [0, 0, 1, "c.TMC2160_OFS110_SHIFT", "TMC2160_OFS110_SHIFT"], [0, 0, 1, "c.TMC2160_OFS111_MASK", "TMC2160_OFS111_MASK"], [0, 0, 1, "c.TMC2160_OFS111_SHIFT", "TMC2160_OFS111_SHIFT"], [0, 0, 1, "c.TMC2160_OFS112_MASK", "TMC2160_OFS112_MASK"], [0, 0, 1, "c.TMC2160_OFS112_SHIFT", "TMC2160_OFS112_SHIFT"], [0, 0, 1, "c.TMC2160_OFS113_MASK", "TMC2160_OFS113_MASK"], [0, 0, 1, "c.TMC2160_OFS113_SHIFT", "TMC2160_OFS113_SHIFT"], [0, 0, 1, "c.TMC2160_OFS114_MASK", "TMC2160_OFS114_MASK"], [0, 0, 1, "c.TMC2160_OFS114_SHIFT", "TMC2160_OFS114_SHIFT"], [0, 0, 1, "c.TMC2160_OFS115_MASK", "TMC2160_OFS115_MASK"], [0, 0, 1, "c.TMC2160_OFS115_SHIFT", "TMC2160_OFS115_SHIFT"], [0, 0, 1, "c.TMC2160_OFS116_MASK", "TMC2160_OFS116_MASK"], [0, 0, 1, "c.TMC2160_OFS116_SHIFT", "TMC2160_OFS116_SHIFT"], [0, 0, 1, "c.TMC2160_OFS117_MASK", "TMC2160_OFS117_MASK"], [0, 0, 1, "c.TMC2160_OFS117_SHIFT", "TMC2160_OFS117_SHIFT"], [0, 0, 1, "c.TMC2160_OFS118_MASK", "TMC2160_OFS118_MASK"], [0, 0, 1, "c.TMC2160_OFS118_SHIFT", "TMC2160_OFS118_SHIFT"], [0, 0, 1, "c.TMC2160_OFS119_MASK", "TMC2160_OFS119_MASK"], [0, 0, 1, "c.TMC2160_OFS119_SHIFT", "TMC2160_OFS119_SHIFT"], [0, 0, 1, "c.TMC2160_OFS11_MASK", "TMC2160_OFS11_MASK"], [0, 0, 1, "c.TMC2160_OFS11_SHIFT", "TMC2160_OFS11_SHIFT"], [0, 0, 1, "c.TMC2160_OFS120_MASK", "TMC2160_OFS120_MASK"], [0, 0, 1, "c.TMC2160_OFS120_SHIFT", "TMC2160_OFS120_SHIFT"], [0, 0, 1, "c.TMC2160_OFS121_MASK", "TMC2160_OFS121_MASK"], [0, 0, 1, "c.TMC2160_OFS121_SHIFT", "TMC2160_OFS121_SHIFT"], [0, 0, 1, "c.TMC2160_OFS122_MASK", "TMC2160_OFS122_MASK"], [0, 0, 1, "c.TMC2160_OFS122_SHIFT", "TMC2160_OFS122_SHIFT"], [0, 0, 1, "c.TMC2160_OFS123_MASK", "TMC2160_OFS123_MASK"], [0, 0, 1, "c.TMC2160_OFS123_SHIFT", "TMC2160_OFS123_SHIFT"], [0, 0, 1, "c.TMC2160_OFS124_MASK", "TMC2160_OFS124_MASK"], [0, 0, 1, "c.TMC2160_OFS124_SHIFT", "TMC2160_OFS124_SHIFT"], [0, 0, 1, "c.TMC2160_OFS125_MASK", "TMC2160_OFS125_MASK"], [0, 0, 1, "c.TMC2160_OFS125_SHIFT", "TMC2160_OFS125_SHIFT"], [0, 0, 1, "c.TMC2160_OFS126_MASK", "TMC2160_OFS126_MASK"], [0, 0, 1, "c.TMC2160_OFS126_SHIFT", "TMC2160_OFS126_SHIFT"], [0, 0, 1, "c.TMC2160_OFS127_MASK", "TMC2160_OFS127_MASK"], [0, 0, 1, "c.TMC2160_OFS127_SHIFT", "TMC2160_OFS127_SHIFT"], [0, 0, 1, "c.TMC2160_OFS128_MASK", "TMC2160_OFS128_MASK"], [0, 0, 1, "c.TMC2160_OFS128_SHIFT", "TMC2160_OFS128_SHIFT"], [0, 0, 1, "c.TMC2160_OFS129_MASK", "TMC2160_OFS129_MASK"], [0, 0, 1, "c.TMC2160_OFS129_SHIFT", "TMC2160_OFS129_SHIFT"], [0, 0, 1, "c.TMC2160_OFS12_MASK", "TMC2160_OFS12_MASK"], [0, 0, 1, "c.TMC2160_OFS12_SHIFT", "TMC2160_OFS12_SHIFT"], [0, 0, 1, "c.TMC2160_OFS130_MASK", "TMC2160_OFS130_MASK"], [0, 0, 1, "c.TMC2160_OFS130_SHIFT", "TMC2160_OFS130_SHIFT"], [0, 0, 1, "c.TMC2160_OFS131_MASK", "TMC2160_OFS131_MASK"], [0, 0, 1, "c.TMC2160_OFS131_SHIFT", "TMC2160_OFS131_SHIFT"], [0, 0, 1, "c.TMC2160_OFS132_MASK", "TMC2160_OFS132_MASK"], [0, 0, 1, "c.TMC2160_OFS132_SHIFT", "TMC2160_OFS132_SHIFT"], [0, 0, 1, "c.TMC2160_OFS133_MASK", "TMC2160_OFS133_MASK"], [0, 0, 1, "c.TMC2160_OFS133_SHIFT", "TMC2160_OFS133_SHIFT"], [0, 0, 1, "c.TMC2160_OFS134_MASK", "TMC2160_OFS134_MASK"], [0, 0, 1, "c.TMC2160_OFS134_SHIFT", "TMC2160_OFS134_SHIFT"], [0, 0, 1, "c.TMC2160_OFS135_MASK", "TMC2160_OFS135_MASK"], [0, 0, 1, "c.TMC2160_OFS135_SHIFT", "TMC2160_OFS135_SHIFT"], [0, 0, 1, "c.TMC2160_OFS136_MASK", "TMC2160_OFS136_MASK"], [0, 0, 1, "c.TMC2160_OFS136_SHIFT", "TMC2160_OFS136_SHIFT"], [0, 0, 1, "c.TMC2160_OFS137_MASK", "TMC2160_OFS137_MASK"], [0, 0, 1, "c.TMC2160_OFS137_SHIFT", "TMC2160_OFS137_SHIFT"], [0, 0, 1, "c.TMC2160_OFS138_MASK", "TMC2160_OFS138_MASK"], [0, 0, 1, "c.TMC2160_OFS138_SHIFT", "TMC2160_OFS138_SHIFT"], [0, 0, 1, "c.TMC2160_OFS139_MASK", "TMC2160_OFS139_MASK"], [0, 0, 1, "c.TMC2160_OFS139_SHIFT", "TMC2160_OFS139_SHIFT"], [0, 0, 1, "c.TMC2160_OFS13_MASK", "TMC2160_OFS13_MASK"], [0, 0, 1, "c.TMC2160_OFS13_SHIFT", "TMC2160_OFS13_SHIFT"], [0, 0, 1, "c.TMC2160_OFS140_MASK", "TMC2160_OFS140_MASK"], [0, 0, 1, "c.TMC2160_OFS140_SHIFT", "TMC2160_OFS140_SHIFT"], [0, 0, 1, "c.TMC2160_OFS141_MASK", "TMC2160_OFS141_MASK"], [0, 0, 1, "c.TMC2160_OFS141_SHIFT", "TMC2160_OFS141_SHIFT"], [0, 0, 1, "c.TMC2160_OFS142_MASK", "TMC2160_OFS142_MASK"], [0, 0, 1, "c.TMC2160_OFS142_SHIFT", "TMC2160_OFS142_SHIFT"], [0, 0, 1, "c.TMC2160_OFS143_MASK", "TMC2160_OFS143_MASK"], [0, 0, 1, "c.TMC2160_OFS143_SHIFT", "TMC2160_OFS143_SHIFT"], [0, 0, 1, "c.TMC2160_OFS144_MASK", "TMC2160_OFS144_MASK"], [0, 0, 1, "c.TMC2160_OFS144_SHIFT", "TMC2160_OFS144_SHIFT"], [0, 0, 1, "c.TMC2160_OFS145_MASK", "TMC2160_OFS145_MASK"], [0, 0, 1, "c.TMC2160_OFS145_SHIFT", "TMC2160_OFS145_SHIFT"], [0, 0, 1, "c.TMC2160_OFS146_MASK", "TMC2160_OFS146_MASK"], [0, 0, 1, "c.TMC2160_OFS146_SHIFT", "TMC2160_OFS146_SHIFT"], [0, 0, 1, "c.TMC2160_OFS147_MASK", "TMC2160_OFS147_MASK"], [0, 0, 1, "c.TMC2160_OFS147_SHIFT", "TMC2160_OFS147_SHIFT"], [0, 0, 1, "c.TMC2160_OFS148_MASK", "TMC2160_OFS148_MASK"], [0, 0, 1, "c.TMC2160_OFS148_SHIFT", "TMC2160_OFS148_SHIFT"], [0, 0, 1, "c.TMC2160_OFS149_MASK", "TMC2160_OFS149_MASK"], [0, 0, 1, "c.TMC2160_OFS149_SHIFT", "TMC2160_OFS149_SHIFT"], [0, 0, 1, "c.TMC2160_OFS14_MASK", "TMC2160_OFS14_MASK"], [0, 0, 1, "c.TMC2160_OFS14_SHIFT", "TMC2160_OFS14_SHIFT"], [0, 0, 1, "c.TMC2160_OFS150_MASK", "TMC2160_OFS150_MASK"], [0, 0, 1, "c.TMC2160_OFS150_SHIFT", "TMC2160_OFS150_SHIFT"], [0, 0, 1, "c.TMC2160_OFS151_MASK", "TMC2160_OFS151_MASK"], [0, 0, 1, "c.TMC2160_OFS151_SHIFT", "TMC2160_OFS151_SHIFT"], [0, 0, 1, "c.TMC2160_OFS152_MASK", "TMC2160_OFS152_MASK"], [0, 0, 1, "c.TMC2160_OFS152_SHIFT", "TMC2160_OFS152_SHIFT"], [0, 0, 1, "c.TMC2160_OFS153_MASK", "TMC2160_OFS153_MASK"], [0, 0, 1, "c.TMC2160_OFS153_SHIFT", "TMC2160_OFS153_SHIFT"], [0, 0, 1, "c.TMC2160_OFS154_MASK", "TMC2160_OFS154_MASK"], [0, 0, 1, "c.TMC2160_OFS154_SHIFT", "TMC2160_OFS154_SHIFT"], [0, 0, 1, "c.TMC2160_OFS155_MASK", "TMC2160_OFS155_MASK"], [0, 0, 1, "c.TMC2160_OFS155_SHIFT", "TMC2160_OFS155_SHIFT"], [0, 0, 1, "c.TMC2160_OFS156_MASK", "TMC2160_OFS156_MASK"], [0, 0, 1, "c.TMC2160_OFS156_SHIFT", "TMC2160_OFS156_SHIFT"], [0, 0, 1, "c.TMC2160_OFS157_MASK", "TMC2160_OFS157_MASK"], [0, 0, 1, "c.TMC2160_OFS157_SHIFT", "TMC2160_OFS157_SHIFT"], [0, 0, 1, "c.TMC2160_OFS158_MASK", "TMC2160_OFS158_MASK"], [0, 0, 1, "c.TMC2160_OFS158_SHIFT", "TMC2160_OFS158_SHIFT"], [0, 0, 1, "c.TMC2160_OFS159_MASK", "TMC2160_OFS159_MASK"], [0, 0, 1, "c.TMC2160_OFS159_SHIFT", "TMC2160_OFS159_SHIFT"], [0, 0, 1, "c.TMC2160_OFS15_MASK", "TMC2160_OFS15_MASK"], [0, 0, 1, "c.TMC2160_OFS15_SHIFT", "TMC2160_OFS15_SHIFT"], [0, 0, 1, "c.TMC2160_OFS160_MASK", "TMC2160_OFS160_MASK"], [0, 0, 1, "c.TMC2160_OFS160_SHIFT", "TMC2160_OFS160_SHIFT"], [0, 0, 1, "c.TMC2160_OFS161_MASK", "TMC2160_OFS161_MASK"], [0, 0, 1, "c.TMC2160_OFS161_SHIFT", "TMC2160_OFS161_SHIFT"], [0, 0, 1, "c.TMC2160_OFS162_MASK", "TMC2160_OFS162_MASK"], [0, 0, 1, "c.TMC2160_OFS162_SHIFT", "TMC2160_OFS162_SHIFT"], [0, 0, 1, "c.TMC2160_OFS163_MASK", "TMC2160_OFS163_MASK"], [0, 0, 1, "c.TMC2160_OFS163_SHIFT", "TMC2160_OFS163_SHIFT"], [0, 0, 1, "c.TMC2160_OFS164_MASK", "TMC2160_OFS164_MASK"], [0, 0, 1, "c.TMC2160_OFS164_SHIFT", "TMC2160_OFS164_SHIFT"], [0, 0, 1, "c.TMC2160_OFS165_MASK", "TMC2160_OFS165_MASK"], [0, 0, 1, "c.TMC2160_OFS165_SHIFT", "TMC2160_OFS165_SHIFT"], [0, 0, 1, "c.TMC2160_OFS166_MASK", "TMC2160_OFS166_MASK"], [0, 0, 1, "c.TMC2160_OFS166_SHIFT", "TMC2160_OFS166_SHIFT"], [0, 0, 1, "c.TMC2160_OFS167_MASK", "TMC2160_OFS167_MASK"], [0, 0, 1, "c.TMC2160_OFS167_SHIFT", "TMC2160_OFS167_SHIFT"], [0, 0, 1, "c.TMC2160_OFS168_MASK", "TMC2160_OFS168_MASK"], [0, 0, 1, "c.TMC2160_OFS168_SHIFT", "TMC2160_OFS168_SHIFT"], [0, 0, 1, "c.TMC2160_OFS169_MASK", "TMC2160_OFS169_MASK"], [0, 0, 1, "c.TMC2160_OFS169_SHIFT", "TMC2160_OFS169_SHIFT"], [0, 0, 1, "c.TMC2160_OFS16_MASK", "TMC2160_OFS16_MASK"], [0, 0, 1, "c.TMC2160_OFS16_SHIFT", "TMC2160_OFS16_SHIFT"], [0, 0, 1, "c.TMC2160_OFS170_MASK", "TMC2160_OFS170_MASK"], [0, 0, 1, "c.TMC2160_OFS170_SHIFT", "TMC2160_OFS170_SHIFT"], [0, 0, 1, "c.TMC2160_OFS171_MASK", "TMC2160_OFS171_MASK"], [0, 0, 1, "c.TMC2160_OFS171_SHIFT", "TMC2160_OFS171_SHIFT"], [0, 0, 1, "c.TMC2160_OFS172_MASK", "TMC2160_OFS172_MASK"], [0, 0, 1, "c.TMC2160_OFS172_SHIFT", "TMC2160_OFS172_SHIFT"], [0, 0, 1, "c.TMC2160_OFS173_MASK", "TMC2160_OFS173_MASK"], [0, 0, 1, "c.TMC2160_OFS173_SHIFT", "TMC2160_OFS173_SHIFT"], [0, 0, 1, "c.TMC2160_OFS174_MASK", "TMC2160_OFS174_MASK"], [0, 0, 1, "c.TMC2160_OFS174_SHIFT", "TMC2160_OFS174_SHIFT"], [0, 0, 1, "c.TMC2160_OFS175_MASK", "TMC2160_OFS175_MASK"], [0, 0, 1, "c.TMC2160_OFS175_SHIFT", "TMC2160_OFS175_SHIFT"], [0, 0, 1, "c.TMC2160_OFS176_MASK", "TMC2160_OFS176_MASK"], [0, 0, 1, "c.TMC2160_OFS176_SHIFT", "TMC2160_OFS176_SHIFT"], [0, 0, 1, "c.TMC2160_OFS177_MASK", "TMC2160_OFS177_MASK"], [0, 0, 1, "c.TMC2160_OFS177_SHIFT", "TMC2160_OFS177_SHIFT"], [0, 0, 1, "c.TMC2160_OFS178_MASK", "TMC2160_OFS178_MASK"], [0, 0, 1, "c.TMC2160_OFS178_SHIFT", "TMC2160_OFS178_SHIFT"], [0, 0, 1, "c.TMC2160_OFS179_MASK", "TMC2160_OFS179_MASK"], [0, 0, 1, "c.TMC2160_OFS179_SHIFT", "TMC2160_OFS179_SHIFT"], [0, 0, 1, "c.TMC2160_OFS17_MASK", "TMC2160_OFS17_MASK"], [0, 0, 1, "c.TMC2160_OFS17_SHIFT", "TMC2160_OFS17_SHIFT"], [0, 0, 1, "c.TMC2160_OFS180_MASK", "TMC2160_OFS180_MASK"], [0, 0, 1, "c.TMC2160_OFS180_SHIFT", "TMC2160_OFS180_SHIFT"], [0, 0, 1, "c.TMC2160_OFS181_MASK", "TMC2160_OFS181_MASK"], [0, 0, 1, "c.TMC2160_OFS181_SHIFT", "TMC2160_OFS181_SHIFT"], [0, 0, 1, "c.TMC2160_OFS182_MASK", "TMC2160_OFS182_MASK"], [0, 0, 1, "c.TMC2160_OFS182_SHIFT", "TMC2160_OFS182_SHIFT"], [0, 0, 1, "c.TMC2160_OFS183_MASK", "TMC2160_OFS183_MASK"], [0, 0, 1, "c.TMC2160_OFS183_SHIFT", "TMC2160_OFS183_SHIFT"], [0, 0, 1, "c.TMC2160_OFS184_MASK", "TMC2160_OFS184_MASK"], [0, 0, 1, "c.TMC2160_OFS184_SHIFT", "TMC2160_OFS184_SHIFT"], [0, 0, 1, "c.TMC2160_OFS185_MASK", "TMC2160_OFS185_MASK"], [0, 0, 1, "c.TMC2160_OFS185_SHIFT", "TMC2160_OFS185_SHIFT"], [0, 0, 1, "c.TMC2160_OFS186_MASK", "TMC2160_OFS186_MASK"], [0, 0, 1, "c.TMC2160_OFS186_SHIFT", "TMC2160_OFS186_SHIFT"], [0, 0, 1, "c.TMC2160_OFS187_MASK", "TMC2160_OFS187_MASK"], [0, 0, 1, "c.TMC2160_OFS187_SHIFT", "TMC2160_OFS187_SHIFT"], [0, 0, 1, "c.TMC2160_OFS188_MASK", "TMC2160_OFS188_MASK"], [0, 0, 1, "c.TMC2160_OFS188_SHIFT", "TMC2160_OFS188_SHIFT"], [0, 0, 1, "c.TMC2160_OFS189_MASK", "TMC2160_OFS189_MASK"], [0, 0, 1, "c.TMC2160_OFS189_SHIFT", "TMC2160_OFS189_SHIFT"], [0, 0, 1, "c.TMC2160_OFS18_MASK", "TMC2160_OFS18_MASK"], [0, 0, 1, "c.TMC2160_OFS18_SHIFT", "TMC2160_OFS18_SHIFT"], [0, 0, 1, "c.TMC2160_OFS190_MASK", "TMC2160_OFS190_MASK"], [0, 0, 1, "c.TMC2160_OFS190_SHIFT", "TMC2160_OFS190_SHIFT"], [0, 0, 1, "c.TMC2160_OFS191_MASK", "TMC2160_OFS191_MASK"], [0, 0, 1, "c.TMC2160_OFS191_SHIFT", "TMC2160_OFS191_SHIFT"], [0, 0, 1, "c.TMC2160_OFS192_MASK", "TMC2160_OFS192_MASK"], [0, 0, 1, "c.TMC2160_OFS192_SHIFT", "TMC2160_OFS192_SHIFT"], [0, 0, 1, "c.TMC2160_OFS193_MASK", "TMC2160_OFS193_MASK"], [0, 0, 1, "c.TMC2160_OFS193_SHIFT", "TMC2160_OFS193_SHIFT"], [0, 0, 1, "c.TMC2160_OFS194_MASK", "TMC2160_OFS194_MASK"], [0, 0, 1, "c.TMC2160_OFS194_SHIFT", "TMC2160_OFS194_SHIFT"], [0, 0, 1, "c.TMC2160_OFS195_MASK", "TMC2160_OFS195_MASK"], [0, 0, 1, "c.TMC2160_OFS195_SHIFT", "TMC2160_OFS195_SHIFT"], [0, 0, 1, "c.TMC2160_OFS196_MASK", "TMC2160_OFS196_MASK"], [0, 0, 1, "c.TMC2160_OFS196_SHIFT", "TMC2160_OFS196_SHIFT"], [0, 0, 1, "c.TMC2160_OFS197_MASK", "TMC2160_OFS197_MASK"], [0, 0, 1, "c.TMC2160_OFS197_SHIFT", "TMC2160_OFS197_SHIFT"], [0, 0, 1, "c.TMC2160_OFS198_MASK", "TMC2160_OFS198_MASK"], [0, 0, 1, "c.TMC2160_OFS198_SHIFT", "TMC2160_OFS198_SHIFT"], [0, 0, 1, "c.TMC2160_OFS199_MASK", "TMC2160_OFS199_MASK"], [0, 0, 1, "c.TMC2160_OFS199_SHIFT", "TMC2160_OFS199_SHIFT"], [0, 0, 1, "c.TMC2160_OFS19_MASK", "TMC2160_OFS19_MASK"], [0, 0, 1, "c.TMC2160_OFS19_SHIFT", "TMC2160_OFS19_SHIFT"], [0, 0, 1, "c.TMC2160_OFS1_MASK", "TMC2160_OFS1_MASK"], [0, 0, 1, "c.TMC2160_OFS1_SHIFT", "TMC2160_OFS1_SHIFT"], [0, 0, 1, "c.TMC2160_OFS200_MASK", "TMC2160_OFS200_MASK"], [0, 0, 1, "c.TMC2160_OFS200_SHIFT", "TMC2160_OFS200_SHIFT"], [0, 0, 1, "c.TMC2160_OFS201_MASK", "TMC2160_OFS201_MASK"], [0, 0, 1, "c.TMC2160_OFS201_SHIFT", "TMC2160_OFS201_SHIFT"], [0, 0, 1, "c.TMC2160_OFS202_MASK", "TMC2160_OFS202_MASK"], [0, 0, 1, "c.TMC2160_OFS202_SHIFT", "TMC2160_OFS202_SHIFT"], [0, 0, 1, "c.TMC2160_OFS203_MASK", "TMC2160_OFS203_MASK"], [0, 0, 1, "c.TMC2160_OFS203_SHIFT", "TMC2160_OFS203_SHIFT"], [0, 0, 1, "c.TMC2160_OFS204_MASK", "TMC2160_OFS204_MASK"], [0, 0, 1, "c.TMC2160_OFS204_SHIFT", "TMC2160_OFS204_SHIFT"], [0, 0, 1, "c.TMC2160_OFS205_MASK", "TMC2160_OFS205_MASK"], [0, 0, 1, "c.TMC2160_OFS205_SHIFT", "TMC2160_OFS205_SHIFT"], [0, 0, 1, "c.TMC2160_OFS206_MASK", "TMC2160_OFS206_MASK"], [0, 0, 1, "c.TMC2160_OFS206_SHIFT", "TMC2160_OFS206_SHIFT"], [0, 0, 1, "c.TMC2160_OFS207_MASK", "TMC2160_OFS207_MASK"], [0, 0, 1, "c.TMC2160_OFS207_SHIFT", "TMC2160_OFS207_SHIFT"], [0, 0, 1, "c.TMC2160_OFS208_MASK", "TMC2160_OFS208_MASK"], [0, 0, 1, "c.TMC2160_OFS208_SHIFT", "TMC2160_OFS208_SHIFT"], [0, 0, 1, "c.TMC2160_OFS209_MASK", "TMC2160_OFS209_MASK"], [0, 0, 1, "c.TMC2160_OFS209_SHIFT", "TMC2160_OFS209_SHIFT"], [0, 0, 1, "c.TMC2160_OFS20_MASK", "TMC2160_OFS20_MASK"], [0, 0, 1, "c.TMC2160_OFS20_SHIFT", "TMC2160_OFS20_SHIFT"], [0, 0, 1, "c.TMC2160_OFS210_MASK", "TMC2160_OFS210_MASK"], [0, 0, 1, "c.TMC2160_OFS210_SHIFT", "TMC2160_OFS210_SHIFT"], [0, 0, 1, "c.TMC2160_OFS211_MASK", "TMC2160_OFS211_MASK"], [0, 0, 1, "c.TMC2160_OFS211_SHIFT", "TMC2160_OFS211_SHIFT"], [0, 0, 1, "c.TMC2160_OFS212_MASK", "TMC2160_OFS212_MASK"], [0, 0, 1, "c.TMC2160_OFS212_SHIFT", "TMC2160_OFS212_SHIFT"], [0, 0, 1, "c.TMC2160_OFS213_MASK", "TMC2160_OFS213_MASK"], [0, 0, 1, "c.TMC2160_OFS213_SHIFT", "TMC2160_OFS213_SHIFT"], [0, 0, 1, "c.TMC2160_OFS214_MASK", "TMC2160_OFS214_MASK"], [0, 0, 1, "c.TMC2160_OFS214_SHIFT", "TMC2160_OFS214_SHIFT"], [0, 0, 1, "c.TMC2160_OFS215_MASK", "TMC2160_OFS215_MASK"], [0, 0, 1, "c.TMC2160_OFS215_SHIFT", "TMC2160_OFS215_SHIFT"], [0, 0, 1, "c.TMC2160_OFS216_MASK", "TMC2160_OFS216_MASK"], [0, 0, 1, "c.TMC2160_OFS216_SHIFT", "TMC2160_OFS216_SHIFT"], [0, 0, 1, "c.TMC2160_OFS217_MASK", "TMC2160_OFS217_MASK"], [0, 0, 1, "c.TMC2160_OFS217_SHIFT", "TMC2160_OFS217_SHIFT"], [0, 0, 1, "c.TMC2160_OFS218_MASK", "TMC2160_OFS218_MASK"], [0, 0, 1, "c.TMC2160_OFS218_SHIFT", "TMC2160_OFS218_SHIFT"], [0, 0, 1, "c.TMC2160_OFS219_MASK", "TMC2160_OFS219_MASK"], [0, 0, 1, "c.TMC2160_OFS219_SHIFT", "TMC2160_OFS219_SHIFT"], [0, 0, 1, "c.TMC2160_OFS21_MASK", "TMC2160_OFS21_MASK"], [0, 0, 1, "c.TMC2160_OFS21_SHIFT", "TMC2160_OFS21_SHIFT"], [0, 0, 1, "c.TMC2160_OFS220_MASK", "TMC2160_OFS220_MASK"], [0, 0, 1, "c.TMC2160_OFS220_SHIFT", "TMC2160_OFS220_SHIFT"], [0, 0, 1, "c.TMC2160_OFS221_MASK", "TMC2160_OFS221_MASK"], [0, 0, 1, "c.TMC2160_OFS221_SHIFT", "TMC2160_OFS221_SHIFT"], [0, 0, 1, "c.TMC2160_OFS222_MASK", "TMC2160_OFS222_MASK"], [0, 0, 1, "c.TMC2160_OFS222_SHIFT", "TMC2160_OFS222_SHIFT"], [0, 0, 1, "c.TMC2160_OFS223_MASK", "TMC2160_OFS223_MASK"], [0, 0, 1, "c.TMC2160_OFS223_SHIFT", "TMC2160_OFS223_SHIFT"], [0, 0, 1, "c.TMC2160_OFS224_MASK", "TMC2160_OFS224_MASK"], [0, 0, 1, "c.TMC2160_OFS224_SHIFT", "TMC2160_OFS224_SHIFT"], [0, 0, 1, "c.TMC2160_OFS225_MASK", "TMC2160_OFS225_MASK"], [0, 0, 1, "c.TMC2160_OFS225_SHIFT", "TMC2160_OFS225_SHIFT"], [0, 0, 1, "c.TMC2160_OFS226_MASK", "TMC2160_OFS226_MASK"], [0, 0, 1, "c.TMC2160_OFS226_SHIFT", "TMC2160_OFS226_SHIFT"], [0, 0, 1, "c.TMC2160_OFS227_MASK", "TMC2160_OFS227_MASK"], [0, 0, 1, "c.TMC2160_OFS227_SHIFT", "TMC2160_OFS227_SHIFT"], [0, 0, 1, "c.TMC2160_OFS228_MASK", "TMC2160_OFS228_MASK"], [0, 0, 1, "c.TMC2160_OFS228_SHIFT", "TMC2160_OFS228_SHIFT"], [0, 0, 1, "c.TMC2160_OFS229_MASK", "TMC2160_OFS229_MASK"], [0, 0, 1, "c.TMC2160_OFS229_SHIFT", "TMC2160_OFS229_SHIFT"], [0, 0, 1, "c.TMC2160_OFS22_MASK", "TMC2160_OFS22_MASK"], [0, 0, 1, "c.TMC2160_OFS22_SHIFT", "TMC2160_OFS22_SHIFT"], [0, 0, 1, "c.TMC2160_OFS230_MASK", "TMC2160_OFS230_MASK"], [0, 0, 1, "c.TMC2160_OFS230_SHIFT", "TMC2160_OFS230_SHIFT"], [0, 0, 1, "c.TMC2160_OFS231_MASK", "TMC2160_OFS231_MASK"], [0, 0, 1, "c.TMC2160_OFS231_SHIFT", "TMC2160_OFS231_SHIFT"], [0, 0, 1, "c.TMC2160_OFS232_MASK", "TMC2160_OFS232_MASK"], [0, 0, 1, "c.TMC2160_OFS232_SHIFT", "TMC2160_OFS232_SHIFT"], [0, 0, 1, "c.TMC2160_OFS233_MASK", "TMC2160_OFS233_MASK"], [0, 0, 1, "c.TMC2160_OFS233_SHIFT", "TMC2160_OFS233_SHIFT"], [0, 0, 1, "c.TMC2160_OFS234_MASK", "TMC2160_OFS234_MASK"], [0, 0, 1, "c.TMC2160_OFS234_SHIFT", "TMC2160_OFS234_SHIFT"], [0, 0, 1, "c.TMC2160_OFS235_MASK", "TMC2160_OFS235_MASK"], [0, 0, 1, "c.TMC2160_OFS235_SHIFT", "TMC2160_OFS235_SHIFT"], [0, 0, 1, "c.TMC2160_OFS236_MASK", "TMC2160_OFS236_MASK"], [0, 0, 1, "c.TMC2160_OFS236_SHIFT", "TMC2160_OFS236_SHIFT"], [0, 0, 1, "c.TMC2160_OFS237_MASK", "TMC2160_OFS237_MASK"], [0, 0, 1, "c.TMC2160_OFS237_SHIFT", "TMC2160_OFS237_SHIFT"], [0, 0, 1, "c.TMC2160_OFS238_MASK", "TMC2160_OFS238_MASK"], [0, 0, 1, "c.TMC2160_OFS238_SHIFT", "TMC2160_OFS238_SHIFT"], [0, 0, 1, "c.TMC2160_OFS239_MASK", "TMC2160_OFS239_MASK"], [0, 0, 1, "c.TMC2160_OFS239_SHIFT", "TMC2160_OFS239_SHIFT"], [0, 0, 1, "c.TMC2160_OFS23_MASK", "TMC2160_OFS23_MASK"], [0, 0, 1, "c.TMC2160_OFS23_SHIFT", "TMC2160_OFS23_SHIFT"], [0, 0, 1, "c.TMC2160_OFS240_MASK", "TMC2160_OFS240_MASK"], [0, 0, 1, "c.TMC2160_OFS240_SHIFT", "TMC2160_OFS240_SHIFT"], [0, 0, 1, "c.TMC2160_OFS241_MASK", "TMC2160_OFS241_MASK"], [0, 0, 1, "c.TMC2160_OFS241_SHIFT", "TMC2160_OFS241_SHIFT"], [0, 0, 1, "c.TMC2160_OFS242_MASK", "TMC2160_OFS242_MASK"], [0, 0, 1, "c.TMC2160_OFS242_SHIFT", "TMC2160_OFS242_SHIFT"], [0, 0, 1, "c.TMC2160_OFS243_MASK", "TMC2160_OFS243_MASK"], [0, 0, 1, "c.TMC2160_OFS243_SHIFT", "TMC2160_OFS243_SHIFT"], [0, 0, 1, "c.TMC2160_OFS244_MASK", "TMC2160_OFS244_MASK"], [0, 0, 1, "c.TMC2160_OFS244_SHIFT", "TMC2160_OFS244_SHIFT"], [0, 0, 1, "c.TMC2160_OFS245_MASK", "TMC2160_OFS245_MASK"], [0, 0, 1, "c.TMC2160_OFS245_SHIFT", "TMC2160_OFS245_SHIFT"], [0, 0, 1, "c.TMC2160_OFS246_MASK", "TMC2160_OFS246_MASK"], [0, 0, 1, "c.TMC2160_OFS246_SHIFT", "TMC2160_OFS246_SHIFT"], [0, 0, 1, "c.TMC2160_OFS247_MASK", "TMC2160_OFS247_MASK"], [0, 0, 1, "c.TMC2160_OFS247_SHIFT", "TMC2160_OFS247_SHIFT"], [0, 0, 1, "c.TMC2160_OFS248_MASK", "TMC2160_OFS248_MASK"], [0, 0, 1, "c.TMC2160_OFS248_SHIFT", "TMC2160_OFS248_SHIFT"], [0, 0, 1, "c.TMC2160_OFS249_MASK", "TMC2160_OFS249_MASK"], [0, 0, 1, "c.TMC2160_OFS249_SHIFT", "TMC2160_OFS249_SHIFT"], [0, 0, 1, "c.TMC2160_OFS24_MASK", "TMC2160_OFS24_MASK"], [0, 0, 1, "c.TMC2160_OFS24_SHIFT", "TMC2160_OFS24_SHIFT"], [0, 0, 1, "c.TMC2160_OFS250_MASK", "TMC2160_OFS250_MASK"], [0, 0, 1, "c.TMC2160_OFS250_SHIFT", "TMC2160_OFS250_SHIFT"], [0, 0, 1, "c.TMC2160_OFS251_MASK", "TMC2160_OFS251_MASK"], [0, 0, 1, "c.TMC2160_OFS251_SHIFT", "TMC2160_OFS251_SHIFT"], [0, 0, 1, "c.TMC2160_OFS252_MASK", "TMC2160_OFS252_MASK"], [0, 0, 1, "c.TMC2160_OFS252_SHIFT", "TMC2160_OFS252_SHIFT"], [0, 0, 1, "c.TMC2160_OFS253_MASK", "TMC2160_OFS253_MASK"], [0, 0, 1, "c.TMC2160_OFS253_SHIFT", "TMC2160_OFS253_SHIFT"], [0, 0, 1, "c.TMC2160_OFS254_MASK", "TMC2160_OFS254_MASK"], [0, 0, 1, "c.TMC2160_OFS254_SHIFT", "TMC2160_OFS254_SHIFT"], [0, 0, 1, "c.TMC2160_OFS255_MASK", "TMC2160_OFS255_MASK"], [0, 0, 1, "c.TMC2160_OFS255_SHIFT", "TMC2160_OFS255_SHIFT"], [0, 0, 1, "c.TMC2160_OFS25_MASK", "TMC2160_OFS25_MASK"], [0, 0, 1, "c.TMC2160_OFS25_SHIFT", "TMC2160_OFS25_SHIFT"], [0, 0, 1, "c.TMC2160_OFS26_MASK", "TMC2160_OFS26_MASK"], [0, 0, 1, "c.TMC2160_OFS26_SHIFT", "TMC2160_OFS26_SHIFT"], [0, 0, 1, "c.TMC2160_OFS27_MASK", "TMC2160_OFS27_MASK"], [0, 0, 1, "c.TMC2160_OFS27_SHIFT", "TMC2160_OFS27_SHIFT"], [0, 0, 1, "c.TMC2160_OFS28_MASK", "TMC2160_OFS28_MASK"], [0, 0, 1, "c.TMC2160_OFS28_SHIFT", "TMC2160_OFS28_SHIFT"], [0, 0, 1, "c.TMC2160_OFS29_MASK", "TMC2160_OFS29_MASK"], [0, 0, 1, "c.TMC2160_OFS29_SHIFT", "TMC2160_OFS29_SHIFT"], [0, 0, 1, "c.TMC2160_OFS2_MASK", "TMC2160_OFS2_MASK"], [0, 0, 1, "c.TMC2160_OFS2_SHIFT", "TMC2160_OFS2_SHIFT"], [0, 0, 1, "c.TMC2160_OFS30_MASK", "TMC2160_OFS30_MASK"], [0, 0, 1, "c.TMC2160_OFS30_SHIFT", "TMC2160_OFS30_SHIFT"], [0, 0, 1, "c.TMC2160_OFS31_MASK", "TMC2160_OFS31_MASK"], [0, 0, 1, "c.TMC2160_OFS31_SHIFT", "TMC2160_OFS31_SHIFT"], [0, 0, 1, "c.TMC2160_OFS32_MASK", "TMC2160_OFS32_MASK"], [0, 0, 1, "c.TMC2160_OFS32_SHIFT", "TMC2160_OFS32_SHIFT"], [0, 0, 1, "c.TMC2160_OFS33_MASK", "TMC2160_OFS33_MASK"], [0, 0, 1, "c.TMC2160_OFS33_SHIFT", "TMC2160_OFS33_SHIFT"], [0, 0, 1, "c.TMC2160_OFS34_MASK", "TMC2160_OFS34_MASK"], [0, 0, 1, "c.TMC2160_OFS34_SHIFT", "TMC2160_OFS34_SHIFT"], [0, 0, 1, "c.TMC2160_OFS35_MASK", "TMC2160_OFS35_MASK"], [0, 0, 1, "c.TMC2160_OFS35_SHIFT", "TMC2160_OFS35_SHIFT"], [0, 0, 1, "c.TMC2160_OFS36_MASK", "TMC2160_OFS36_MASK"], [0, 0, 1, "c.TMC2160_OFS36_SHIFT", "TMC2160_OFS36_SHIFT"], [0, 0, 1, "c.TMC2160_OFS37_MASK", "TMC2160_OFS37_MASK"], [0, 0, 1, "c.TMC2160_OFS37_SHIFT", "TMC2160_OFS37_SHIFT"], [0, 0, 1, "c.TMC2160_OFS38_MASK", "TMC2160_OFS38_MASK"], [0, 0, 1, "c.TMC2160_OFS38_SHIFT", "TMC2160_OFS38_SHIFT"], [0, 0, 1, "c.TMC2160_OFS39_MASK", "TMC2160_OFS39_MASK"], [0, 0, 1, "c.TMC2160_OFS39_SHIFT", "TMC2160_OFS39_SHIFT"], [0, 0, 1, "c.TMC2160_OFS3_MASK", "TMC2160_OFS3_MASK"], [0, 0, 1, "c.TMC2160_OFS3_SHIFT", "TMC2160_OFS3_SHIFT"], [0, 0, 1, "c.TMC2160_OFS40_MASK", "TMC2160_OFS40_MASK"], [0, 0, 1, "c.TMC2160_OFS40_SHIFT", "TMC2160_OFS40_SHIFT"], [0, 0, 1, "c.TMC2160_OFS41_MASK", "TMC2160_OFS41_MASK"], [0, 0, 1, "c.TMC2160_OFS41_SHIFT", "TMC2160_OFS41_SHIFT"], [0, 0, 1, "c.TMC2160_OFS42_MASK", "TMC2160_OFS42_MASK"], [0, 0, 1, "c.TMC2160_OFS42_SHIFT", "TMC2160_OFS42_SHIFT"], [0, 0, 1, "c.TMC2160_OFS43_MASK", "TMC2160_OFS43_MASK"], [0, 0, 1, "c.TMC2160_OFS43_SHIFT", "TMC2160_OFS43_SHIFT"], [0, 0, 1, "c.TMC2160_OFS44_MASK", "TMC2160_OFS44_MASK"], [0, 0, 1, "c.TMC2160_OFS44_SHIFT", "TMC2160_OFS44_SHIFT"], [0, 0, 1, "c.TMC2160_OFS45_MASK", "TMC2160_OFS45_MASK"], [0, 0, 1, "c.TMC2160_OFS45_SHIFT", "TMC2160_OFS45_SHIFT"], [0, 0, 1, "c.TMC2160_OFS46_MASK", "TMC2160_OFS46_MASK"], [0, 0, 1, "c.TMC2160_OFS46_SHIFT", "TMC2160_OFS46_SHIFT"], [0, 0, 1, "c.TMC2160_OFS47_MASK", "TMC2160_OFS47_MASK"], [0, 0, 1, "c.TMC2160_OFS47_SHIFT", "TMC2160_OFS47_SHIFT"], [0, 0, 1, "c.TMC2160_OFS48_MASK", "TMC2160_OFS48_MASK"], [0, 0, 1, "c.TMC2160_OFS48_SHIFT", "TMC2160_OFS48_SHIFT"], [0, 0, 1, "c.TMC2160_OFS49_MASK", "TMC2160_OFS49_MASK"], [0, 0, 1, "c.TMC2160_OFS49_SHIFT", "TMC2160_OFS49_SHIFT"], [0, 0, 1, "c.TMC2160_OFS4_MASK", "TMC2160_OFS4_MASK"], [0, 0, 1, "c.TMC2160_OFS4_SHIFT", "TMC2160_OFS4_SHIFT"], [0, 0, 1, "c.TMC2160_OFS50_MASK", "TMC2160_OFS50_MASK"], [0, 0, 1, "c.TMC2160_OFS50_SHIFT", "TMC2160_OFS50_SHIFT"], [0, 0, 1, "c.TMC2160_OFS51_MASK", "TMC2160_OFS51_MASK"], [0, 0, 1, "c.TMC2160_OFS51_SHIFT", "TMC2160_OFS51_SHIFT"], [0, 0, 1, "c.TMC2160_OFS52_MASK", "TMC2160_OFS52_MASK"], [0, 0, 1, "c.TMC2160_OFS52_SHIFT", "TMC2160_OFS52_SHIFT"], [0, 0, 1, "c.TMC2160_OFS53_MASK", "TMC2160_OFS53_MASK"], [0, 0, 1, "c.TMC2160_OFS53_SHIFT", "TMC2160_OFS53_SHIFT"], [0, 0, 1, "c.TMC2160_OFS54_MASK", "TMC2160_OFS54_MASK"], [0, 0, 1, "c.TMC2160_OFS54_SHIFT", "TMC2160_OFS54_SHIFT"], [0, 0, 1, "c.TMC2160_OFS55_MASK", "TMC2160_OFS55_MASK"], [0, 0, 1, "c.TMC2160_OFS55_SHIFT", "TMC2160_OFS55_SHIFT"], [0, 0, 1, "c.TMC2160_OFS56_MASK", "TMC2160_OFS56_MASK"], [0, 0, 1, "c.TMC2160_OFS56_SHIFT", "TMC2160_OFS56_SHIFT"], [0, 0, 1, "c.TMC2160_OFS57_MASK", "TMC2160_OFS57_MASK"], [0, 0, 1, "c.TMC2160_OFS57_SHIFT", "TMC2160_OFS57_SHIFT"], [0, 0, 1, "c.TMC2160_OFS58_MASK", "TMC2160_OFS58_MASK"], [0, 0, 1, "c.TMC2160_OFS58_SHIFT", "TMC2160_OFS58_SHIFT"], [0, 0, 1, "c.TMC2160_OFS59_MASK", "TMC2160_OFS59_MASK"], [0, 0, 1, "c.TMC2160_OFS59_SHIFT", "TMC2160_OFS59_SHIFT"], [0, 0, 1, "c.TMC2160_OFS5_MASK", "TMC2160_OFS5_MASK"], [0, 0, 1, "c.TMC2160_OFS5_SHIFT", "TMC2160_OFS5_SHIFT"], [0, 0, 1, "c.TMC2160_OFS60_MASK", "TMC2160_OFS60_MASK"], [0, 0, 1, "c.TMC2160_OFS60_SHIFT", "TMC2160_OFS60_SHIFT"], [0, 0, 1, "c.TMC2160_OFS61_MASK", "TMC2160_OFS61_MASK"], [0, 0, 1, "c.TMC2160_OFS61_SHIFT", "TMC2160_OFS61_SHIFT"], [0, 0, 1, "c.TMC2160_OFS62_MASK", "TMC2160_OFS62_MASK"], [0, 0, 1, "c.TMC2160_OFS62_SHIFT", "TMC2160_OFS62_SHIFT"], [0, 0, 1, "c.TMC2160_OFS63_MASK", "TMC2160_OFS63_MASK"], [0, 0, 1, "c.TMC2160_OFS63_SHIFT", "TMC2160_OFS63_SHIFT"], [0, 0, 1, "c.TMC2160_OFS64_MASK", "TMC2160_OFS64_MASK"], [0, 0, 1, "c.TMC2160_OFS64_SHIFT", "TMC2160_OFS64_SHIFT"], [0, 0, 1, "c.TMC2160_OFS65_MASK", "TMC2160_OFS65_MASK"], [0, 0, 1, "c.TMC2160_OFS65_SHIFT", "TMC2160_OFS65_SHIFT"], [0, 0, 1, "c.TMC2160_OFS66_MASK", "TMC2160_OFS66_MASK"], [0, 0, 1, "c.TMC2160_OFS66_SHIFT", "TMC2160_OFS66_SHIFT"], [0, 0, 1, "c.TMC2160_OFS67_MASK", "TMC2160_OFS67_MASK"], [0, 0, 1, "c.TMC2160_OFS67_SHIFT", "TMC2160_OFS67_SHIFT"], [0, 0, 1, "c.TMC2160_OFS68_MASK", "TMC2160_OFS68_MASK"], [0, 0, 1, "c.TMC2160_OFS68_SHIFT", "TMC2160_OFS68_SHIFT"], [0, 0, 1, "c.TMC2160_OFS69_MASK", "TMC2160_OFS69_MASK"], [0, 0, 1, "c.TMC2160_OFS69_SHIFT", "TMC2160_OFS69_SHIFT"], [0, 0, 1, "c.TMC2160_OFS6_MASK", "TMC2160_OFS6_MASK"], [0, 0, 1, "c.TMC2160_OFS6_SHIFT", "TMC2160_OFS6_SHIFT"], [0, 0, 1, "c.TMC2160_OFS70_MASK", "TMC2160_OFS70_MASK"], [0, 0, 1, "c.TMC2160_OFS70_SHIFT", "TMC2160_OFS70_SHIFT"], [0, 0, 1, "c.TMC2160_OFS71_MASK", "TMC2160_OFS71_MASK"], [0, 0, 1, "c.TMC2160_OFS71_SHIFT", "TMC2160_OFS71_SHIFT"], [0, 0, 1, "c.TMC2160_OFS72_MASK", "TMC2160_OFS72_MASK"], [0, 0, 1, "c.TMC2160_OFS72_SHIFT", "TMC2160_OFS72_SHIFT"], [0, 0, 1, "c.TMC2160_OFS73_MASK", "TMC2160_OFS73_MASK"], [0, 0, 1, "c.TMC2160_OFS73_SHIFT", "TMC2160_OFS73_SHIFT"], [0, 0, 1, "c.TMC2160_OFS74_MASK", "TMC2160_OFS74_MASK"], [0, 0, 1, "c.TMC2160_OFS74_SHIFT", "TMC2160_OFS74_SHIFT"], [0, 0, 1, "c.TMC2160_OFS75_MASK", "TMC2160_OFS75_MASK"], [0, 0, 1, "c.TMC2160_OFS75_SHIFT", "TMC2160_OFS75_SHIFT"], [0, 0, 1, "c.TMC2160_OFS76_MASK", "TMC2160_OFS76_MASK"], [0, 0, 1, "c.TMC2160_OFS76_SHIFT", "TMC2160_OFS76_SHIFT"], [0, 0, 1, "c.TMC2160_OFS77_MASK", "TMC2160_OFS77_MASK"], [0, 0, 1, "c.TMC2160_OFS77_SHIFT", "TMC2160_OFS77_SHIFT"], [0, 0, 1, "c.TMC2160_OFS78_MASK", "TMC2160_OFS78_MASK"], [0, 0, 1, "c.TMC2160_OFS78_SHIFT", "TMC2160_OFS78_SHIFT"], [0, 0, 1, "c.TMC2160_OFS79_MASK", "TMC2160_OFS79_MASK"], [0, 0, 1, "c.TMC2160_OFS79_SHIFT", "TMC2160_OFS79_SHIFT"], [0, 0, 1, "c.TMC2160_OFS7_MASK", "TMC2160_OFS7_MASK"], [0, 0, 1, "c.TMC2160_OFS7_SHIFT", "TMC2160_OFS7_SHIFT"], [0, 0, 1, "c.TMC2160_OFS80_MASK", "TMC2160_OFS80_MASK"], [0, 0, 1, "c.TMC2160_OFS80_SHIFT", "TMC2160_OFS80_SHIFT"], [0, 0, 1, "c.TMC2160_OFS81_MASK", "TMC2160_OFS81_MASK"], [0, 0, 1, "c.TMC2160_OFS81_SHIFT", "TMC2160_OFS81_SHIFT"], [0, 0, 1, "c.TMC2160_OFS82_MASK", "TMC2160_OFS82_MASK"], [0, 0, 1, "c.TMC2160_OFS82_SHIFT", "TMC2160_OFS82_SHIFT"], [0, 0, 1, "c.TMC2160_OFS83_MASK", "TMC2160_OFS83_MASK"], [0, 0, 1, "c.TMC2160_OFS83_SHIFT", "TMC2160_OFS83_SHIFT"], [0, 0, 1, "c.TMC2160_OFS84_MASK", "TMC2160_OFS84_MASK"], [0, 0, 1, "c.TMC2160_OFS84_SHIFT", "TMC2160_OFS84_SHIFT"], [0, 0, 1, "c.TMC2160_OFS85_MASK", "TMC2160_OFS85_MASK"], [0, 0, 1, "c.TMC2160_OFS85_SHIFT", "TMC2160_OFS85_SHIFT"], [0, 0, 1, "c.TMC2160_OFS86_MASK", "TMC2160_OFS86_MASK"], [0, 0, 1, "c.TMC2160_OFS86_SHIFT", "TMC2160_OFS86_SHIFT"], [0, 0, 1, "c.TMC2160_OFS87_MASK", "TMC2160_OFS87_MASK"], [0, 0, 1, "c.TMC2160_OFS87_SHIFT", "TMC2160_OFS87_SHIFT"], [0, 0, 1, "c.TMC2160_OFS88_MASK", "TMC2160_OFS88_MASK"], [0, 0, 1, "c.TMC2160_OFS88_SHIFT", "TMC2160_OFS88_SHIFT"], [0, 0, 1, "c.TMC2160_OFS89_MASK", "TMC2160_OFS89_MASK"], [0, 0, 1, "c.TMC2160_OFS89_SHIFT", "TMC2160_OFS89_SHIFT"], [0, 0, 1, "c.TMC2160_OFS8_MASK", "TMC2160_OFS8_MASK"], [0, 0, 1, "c.TMC2160_OFS8_SHIFT", "TMC2160_OFS8_SHIFT"], [0, 0, 1, "c.TMC2160_OFS90_MASK", "TMC2160_OFS90_MASK"], [0, 0, 1, "c.TMC2160_OFS90_SHIFT", "TMC2160_OFS90_SHIFT"], [0, 0, 1, "c.TMC2160_OFS91_MASK", "TMC2160_OFS91_MASK"], [0, 0, 1, "c.TMC2160_OFS91_SHIFT", "TMC2160_OFS91_SHIFT"], [0, 0, 1, "c.TMC2160_OFS92_MASK", "TMC2160_OFS92_MASK"], [0, 0, 1, "c.TMC2160_OFS92_SHIFT", "TMC2160_OFS92_SHIFT"], [0, 0, 1, "c.TMC2160_OFS93_MASK", "TMC2160_OFS93_MASK"], [0, 0, 1, "c.TMC2160_OFS93_SHIFT", "TMC2160_OFS93_SHIFT"], [0, 0, 1, "c.TMC2160_OFS94_MASK", "TMC2160_OFS94_MASK"], [0, 0, 1, "c.TMC2160_OFS94_SHIFT", "TMC2160_OFS94_SHIFT"], [0, 0, 1, "c.TMC2160_OFS95_MASK", "TMC2160_OFS95_MASK"], [0, 0, 1, "c.TMC2160_OFS95_SHIFT", "TMC2160_OFS95_SHIFT"], [0, 0, 1, "c.TMC2160_OFS96_MASK", "TMC2160_OFS96_MASK"], [0, 0, 1, "c.TMC2160_OFS96_SHIFT", "TMC2160_OFS96_SHIFT"], [0, 0, 1, "c.TMC2160_OFS97_MASK", "TMC2160_OFS97_MASK"], [0, 0, 1, "c.TMC2160_OFS97_SHIFT", "TMC2160_OFS97_SHIFT"], [0, 0, 1, "c.TMC2160_OFS98_MASK", "TMC2160_OFS98_MASK"], [0, 0, 1, "c.TMC2160_OFS98_SHIFT", "TMC2160_OFS98_SHIFT"], [0, 0, 1, "c.TMC2160_OFS99_MASK", "TMC2160_OFS99_MASK"], [0, 0, 1, "c.TMC2160_OFS99_SHIFT", "TMC2160_OFS99_SHIFT"], [0, 0, 1, "c.TMC2160_OFS9_MASK", "TMC2160_OFS9_MASK"], [0, 0, 1, "c.TMC2160_OFS9_SHIFT", "TMC2160_OFS9_SHIFT"], [0, 0, 1, "c.TMC2160_OLA_MASK", "TMC2160_OLA_MASK"], [0, 0, 1, "c.TMC2160_OLA_SHIFT", "TMC2160_OLA_SHIFT"], [0, 0, 1, "c.TMC2160_OLB_MASK", "TMC2160_OLB_MASK"], [0, 0, 1, "c.TMC2160_OLB_SHIFT", "TMC2160_OLB_SHIFT"], [0, 0, 1, "c.TMC2160_OTPBIT_MASK", "TMC2160_OTPBIT_MASK"], [0, 0, 1, "c.TMC2160_OTPBIT_SHIFT", "TMC2160_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC2160_OTPBYTE_MASK", "TMC2160_OTPBYTE_MASK"], [0, 0, 1, "c.TMC2160_OTPBYTE_SHIFT", "TMC2160_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC2160_OTPMAGIC_MASK", "TMC2160_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC2160_OTPMAGIC_SHIFT", "TMC2160_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC2160_OTPW_MASK", "TMC2160_OTPW_MASK"], [0, 0, 1, "c.TMC2160_OTPW_SHIFT", "TMC2160_OTPW_SHIFT"], [0, 0, 1, "c.TMC2160_OTP_BBM_MASK", "TMC2160_OTP_BBM_MASK"], [0, 0, 1, "c.TMC2160_OTP_BBM_SHIFT", "TMC2160_OTP_BBM_SHIFT"], [0, 0, 1, "c.TMC2160_OTP_FCLKTRIM_MASK", "TMC2160_OTP_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC2160_OTP_FCLKTRIM_SHIFT", "TMC2160_OTP_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC2160_OTP_PROG", "TMC2160_OTP_PROG"], [0, 0, 1, "c.TMC2160_OTP_READ", "TMC2160_OTP_READ"], [0, 0, 1, "c.TMC2160_OTP_S2_LEVEL_MASK", "TMC2160_OTP_S2_LEVEL_MASK"], [0, 0, 1, "c.TMC2160_OTP_S2_LEVEL_SHIFT", "TMC2160_OTP_S2_LEVEL_SHIFT"], [0, 0, 1, "c.TMC2160_OTP_TBL_MASK", "TMC2160_OTP_TBL_MASK"], [0, 0, 1, "c.TMC2160_OTP_TBL_SHIFT", "TMC2160_OTP_TBL_SHIFT"], [0, 0, 1, "c.TMC2160_OTSELECT_MASK", "TMC2160_OTSELECT_MASK"], [0, 0, 1, "c.TMC2160_OTSELECT_SHIFT", "TMC2160_OTSELECT_SHIFT"], [0, 0, 1, "c.TMC2160_OT_MASK", "TMC2160_OT_MASK"], [0, 0, 1, "c.TMC2160_OT_SHIFT", "TMC2160_OT_SHIFT"], [0, 0, 1, "c.TMC2160_OUTPUT_PIN_POLARITY_MASK", "TMC2160_OUTPUT_PIN_POLARITY_MASK"], [0, 0, 1, "c.TMC2160_OUTPUT_PIN_POLARITY_SHIFT", "TMC2160_OUTPUT_PIN_POLARITY_SHIFT"], [0, 0, 1, "c.TMC2160_PWMCONF", "TMC2160_PWMCONF"], [0, 0, 1, "c.TMC2160_PWM_AUTO", "TMC2160_PWM_AUTO"], [0, 0, 1, "c.TMC2160_PWM_AUTOGRAD_MASK", "TMC2160_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC2160_PWM_AUTOGRAD_SHIFT", "TMC2160_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_AUTOSCALE_MASK", "TMC2160_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2160_PWM_AUTOSCALE_SHIFT", "TMC2160_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_FREQ_MASK", "TMC2160_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2160_PWM_FREQ_SHIFT", "TMC2160_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_GRAD_AUTO_MASK", "TMC2160_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC2160_PWM_GRAD_AUTO_SHIFT", "TMC2160_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_GRAD_MASK", "TMC2160_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2160_PWM_GRAD_SHIFT", "TMC2160_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_LIM_MASK", "TMC2160_PWM_LIM_MASK"], [0, 0, 1, "c.TMC2160_PWM_LIM_SHIFT", "TMC2160_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_OFS_AUTO_MASK", "TMC2160_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC2160_PWM_OFS_AUTO_SHIFT", "TMC2160_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_OFS_MASK", "TMC2160_PWM_OFS_MASK"], [0, 0, 1, "c.TMC2160_PWM_OFS_SHIFT", "TMC2160_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_REG_MASK", "TMC2160_PWM_REG_MASK"], [0, 0, 1, "c.TMC2160_PWM_REG_SHIFT", "TMC2160_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_SCALE", "TMC2160_PWM_SCALE"], [0, 0, 1, "c.TMC2160_PWM_SCALE_AUTO_MASK", "TMC2160_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC2160_PWM_SCALE_AUTO_SHIFT", "TMC2160_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC2160_PWM_SCALE_SUM_MASK", "TMC2160_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC2160_PWM_SCALE_SUM_SHIFT", "TMC2160_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC2160_RECALIBRATE_MASK", "TMC2160_RECALIBRATE_MASK"], [0, 0, 1, "c.TMC2160_RECALIBRATE_SHIFT", "TMC2160_RECALIBRATE_SHIFT"], [0, 0, 1, "c.TMC2160_REGISTER_COUNT", "TMC2160_REGISTER_COUNT"], [0, 0, 1, "c.TMC2160_RESET_MASK", "TMC2160_RESET_MASK"], [0, 0, 1, "c.TMC2160_RESET_SHIFT", "TMC2160_RESET_SHIFT"], [0, 0, 1, "c.TMC2160_RNDTF_MASK", "TMC2160_RNDTF_MASK"], [0, 0, 1, "c.TMC2160_RNDTF_SHIFT", "TMC2160_RNDTF_SHIFT"], [0, 0, 1, "c.TMC2160_S2GA_MASK", "TMC2160_S2GA_MASK"], [0, 0, 1, "c.TMC2160_S2GA_SHIFT", "TMC2160_S2GA_SHIFT"], [0, 0, 1, "c.TMC2160_S2GB_MASK", "TMC2160_S2GB_MASK"], [0, 0, 1, "c.TMC2160_S2GB_SHIFT", "TMC2160_S2GB_SHIFT"], [0, 0, 1, "c.TMC2160_S2GND_LEVEL_MASK", "TMC2160_S2GND_LEVEL_MASK"], [0, 0, 1, "c.TMC2160_S2GND_LEVEL_SHIFT", "TMC2160_S2GND_LEVEL_SHIFT"], [0, 0, 1, "c.TMC2160_S2VSA_MASK", "TMC2160_S2VSA_MASK"], [0, 0, 1, "c.TMC2160_S2VSA_SHIFT", "TMC2160_S2VSA_SHIFT"], [0, 0, 1, "c.TMC2160_S2VSB_MASK", "TMC2160_S2VSB_MASK"], [0, 0, 1, "c.TMC2160_S2VSB_SHIFT", "TMC2160_S2VSB_SHIFT"], [0, 0, 1, "c.TMC2160_S2VS_LEVEL_MASK", "TMC2160_S2VS_LEVEL_MASK"], [0, 0, 1, "c.TMC2160_S2VS_LEVEL_SHIFT", "TMC2160_S2VS_LEVEL_SHIFT"], [0, 0, 1, "c.TMC2160_SEDN_MASK", "TMC2160_SEDN_MASK"], [0, 0, 1, "c.TMC2160_SEDN_SHIFT", "TMC2160_SEDN_SHIFT"], [0, 0, 1, "c.TMC2160_SEIMIN_MASK", "TMC2160_SEIMIN_MASK"], [0, 0, 1, "c.TMC2160_SEIMIN_SHIFT", "TMC2160_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC2160_SEMAX_MASK", "TMC2160_SEMAX_MASK"], [0, 0, 1, "c.TMC2160_SEMAX_SHIFT", "TMC2160_SEMAX_SHIFT"], [0, 0, 1, "c.TMC2160_SEMIN_MASK", "TMC2160_SEMIN_MASK"], [0, 0, 1, "c.TMC2160_SEMIN_SHIFT", "TMC2160_SEMIN_SHIFT"], [0, 0, 1, "c.TMC2160_SEUP_MASK", "TMC2160_SEUP_MASK"], [0, 0, 1, "c.TMC2160_SEUP_SHIFT", "TMC2160_SEUP_SHIFT"], [0, 0, 1, "c.TMC2160_SFILT_MASK", "TMC2160_SFILT_MASK"], [0, 0, 1, "c.TMC2160_SFILT_SHIFT", "TMC2160_SFILT_SHIFT"], [0, 0, 1, "c.TMC2160_SGT_MASK", "TMC2160_SGT_MASK"], [0, 0, 1, "c.TMC2160_SGT_SHIFT", "TMC2160_SGT_SHIFT"], [0, 0, 1, "c.TMC2160_SG_RESULT_MASK", "TMC2160_SG_RESULT_MASK"], [0, 0, 1, "c.TMC2160_SG_RESULT_SHIFT", "TMC2160_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC2160_SHAFT_MASK", "TMC2160_SHAFT_MASK"], [0, 0, 1, "c.TMC2160_SHAFT_SHIFT", "TMC2160_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2160_SHORTDELAY_MASK", "TMC2160_SHORTDELAY_MASK"], [0, 0, 1, "c.TMC2160_SHORTDELAY_SHIFT", "TMC2160_SHORTDELAY_SHIFT"], [0, 0, 1, "c.TMC2160_SHORTFILTER_MASK", "TMC2160_SHORTFILTER_MASK"], [0, 0, 1, "c.TMC2160_SHORTFILTER_SHIFT", "TMC2160_SHORTFILTER_SHIFT"], [0, 0, 1, "c.TMC2160_SHORT_CONF", "TMC2160_SHORT_CONF"], [0, 0, 1, "c.TMC2160_SMALL_HYSTERESIS_MASK", "TMC2160_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC2160_SMALL_HYSTERESIS_SHIFT", "TMC2160_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC2160_STALLGUARD_MASK", "TMC2160_STALLGUARD_MASK"], [0, 0, 1, "c.TMC2160_STALLGUARD_SHIFT", "TMC2160_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC2160_START_SIN90_MASK", "TMC2160_START_SIN90_MASK"], [0, 0, 1, "c.TMC2160_START_SIN90_SHIFT", "TMC2160_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC2160_START_SIN_MASK", "TMC2160_START_SIN_MASK"], [0, 0, 1, "c.TMC2160_START_SIN_SHIFT", "TMC2160_START_SIN_SHIFT"], [0, 0, 1, "c.TMC2160_STEALTH_MASK", "TMC2160_STEALTH_MASK"], [0, 0, 1, "c.TMC2160_STEALTH_SHIFT", "TMC2160_STEALTH_SHIFT"], [0, 0, 1, "c.TMC2160_STEP_MASK", "TMC2160_STEP_MASK"], [0, 0, 1, "c.TMC2160_STEP_SHIFT", "TMC2160_STEP_SHIFT"], [0, 0, 1, "c.TMC2160_STOP_ENABLE_MASK", "TMC2160_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC2160_STOP_ENABLE_SHIFT", "TMC2160_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC2160_STST_MASK", "TMC2160_STST_MASK"], [0, 0, 1, "c.TMC2160_STST_SHIFT", "TMC2160_STST_SHIFT"], [0, 0, 1, "c.TMC2160_TBL_MASK", "TMC2160_TBL_MASK"], [0, 0, 1, "c.TMC2160_TBL_SHIFT", "TMC2160_TBL_SHIFT"], [0, 0, 1, "c.TMC2160_TCOOLTHRS", "TMC2160_TCOOLTHRS"], [0, 0, 1, "c.TMC2160_TCOOLTHRS_MASK", "TMC2160_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC2160_TCOOLTHRS_SHIFT", "TMC2160_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC2160_TEST_MODE_MASK", "TMC2160_TEST_MODE_MASK"], [0, 0, 1, "c.TMC2160_TEST_MODE_SHIFT", "TMC2160_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC2160_TFD_3_MASK", "TMC2160_TFD_3_MASK"], [0, 0, 1, "c.TMC2160_TFD_3_SHIFT", "TMC2160_TFD_3_SHIFT"], [0, 0, 1, "c.TMC2160_TFD_ALL_MASK", "TMC2160_TFD_ALL_MASK"], [0, 0, 1, "c.TMC2160_TFD_ALL_SHIFT", "TMC2160_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC2160_THIGH", "TMC2160_THIGH"], [0, 0, 1, "c.TMC2160_THIGH_MASK", "TMC2160_THIGH_MASK"], [0, 0, 1, "c.TMC2160_THIGH_SHIFT", "TMC2160_THIGH_SHIFT"], [0, 0, 1, "c.TMC2160_TOFF_MASK", "TMC2160_TOFF_MASK"], [0, 0, 1, "c.TMC2160_TOFF_SHIFT", "TMC2160_TOFF_SHIFT"], [0, 0, 1, "c.TMC2160_TPFD_MASK", "TMC2160_TPFD_MASK"], [0, 0, 1, "c.TMC2160_TPFD_SHIFT", "TMC2160_TPFD_SHIFT"], [0, 0, 1, "c.TMC2160_TPOWERDOWN", "TMC2160_TPOWERDOWN"], [0, 0, 1, "c.TMC2160_TPOWERDOWN_MASK", "TMC2160_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2160_TPOWERDOWN_SHIFT", "TMC2160_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2160_TPWMTHRS", "TMC2160_TPWMTHRS"], [0, 0, 1, "c.TMC2160_TPWMTHRS_MASK", "TMC2160_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC2160_TPWMTHRS_SHIFT", "TMC2160_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC2160_TSTEP", "TMC2160_TSTEP"], [0, 0, 1, "c.TMC2160_TSTEP_MASK", "TMC2160_TSTEP_MASK"], [0, 0, 1, "c.TMC2160_TSTEP_SHIFT", "TMC2160_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2160_UV_CP_MASK", "TMC2160_UV_CP_MASK"], [0, 0, 1, "c.TMC2160_UV_CP_SHIFT", "TMC2160_UV_CP_SHIFT"], [0, 0, 1, "c.TMC2160_VDCMIN", "TMC2160_VDCMIN"], [0, 0, 1, "c.TMC2160_VDCMIN_MASK", "TMC2160_VDCMIN_MASK"], [0, 0, 1, "c.TMC2160_VDCMIN_SHIFT", "TMC2160_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC2160_VERSION_MASK", "TMC2160_VERSION_MASK"], [0, 0, 1, "c.TMC2160_VERSION_SHIFT", "TMC2160_VERSION_SHIFT"], [0, 0, 1, "c.TMC2160_VHIGHCHM_MASK", "TMC2160_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC2160_VHIGHCHM_SHIFT", "TMC2160_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC2160_VHIGHFS_MASK", "TMC2160_VHIGHFS_MASK"], [0, 0, 1, "c.TMC2160_VHIGHFS_SHIFT", "TMC2160_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC2160_VSENSE_MASK", "TMC2160_VSENSE_MASK"], [0, 0, 1, "c.TMC2160_VSENSE_SHIFT", "TMC2160_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2160_W0_MASK", "TMC2160_W0_MASK"], [0, 0, 1, "c.TMC2160_W0_SHIFT", "TMC2160_W0_SHIFT"], [0, 0, 1, "c.TMC2160_W1_MASK", "TMC2160_W1_MASK"], [0, 0, 1, "c.TMC2160_W1_SHIFT", "TMC2160_W1_SHIFT"], [0, 0, 1, "c.TMC2160_W2_MASK", "TMC2160_W2_MASK"], [0, 0, 1, "c.TMC2160_W2_SHIFT", "TMC2160_W2_SHIFT"], [0, 0, 1, "c.TMC2160_W3_MASK", "TMC2160_W3_MASK"], [0, 0, 1, "c.TMC2160_W3_SHIFT", "TMC2160_W3_SHIFT"], [0, 0, 1, "c.TMC2160_WRITE_BIT", "TMC2160_WRITE_BIT"], [0, 0, 1, "c.TMC2160_X1_MASK", "TMC2160_X1_MASK"], [0, 0, 1, "c.TMC2160_X1_SHIFT", "TMC2160_X1_SHIFT"], [0, 0, 1, "c.TMC2160_X2_MASK", "TMC2160_X2_MASK"], [0, 0, 1, "c.TMC2160_X2_SHIFT", "TMC2160_X2_SHIFT"], [0, 0, 1, "c.TMC2160_X3_MASK", "TMC2160_X3_MASK"], [0, 0, 1, "c.TMC2160_X3_SHIFT", "TMC2160_X3_SHIFT"], [0, 0, 1, "c.TMC2160_XDIRECT", "TMC2160_XDIRECT"], [0, 0, 1, "c.TMC2160_XDIRECT_MASK", "TMC2160_XDIRECT_MASK"], [0, 0, 1, "c.TMC2160_XDIRECT_SHIFT", "TMC2160_XDIRECT_SHIFT"], [0, 0, 1, "c.TMC2160_X_COMPARE", "TMC2160_X_COMPARE"], [0, 0, 1, "c.TMC2160_X_COMPARE_MASK", "TMC2160_X_COMPARE_MASK"], [0, 0, 1, "c.TMC2160_X_COMPARE_SHIFT", "TMC2160_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC2208_ADDRESS_MASK", "TMC2208_ADDRESS_MASK"], [0, 0, 1, "c.TMC2208_CHOPCONF", "TMC2208_CHOPCONF"], [0, 0, 1, "c.TMC2208_CS_ACTUAL_MASK", "TMC2208_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2208_CS_ACTUAL_SHIFT", "TMC2208_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2208_CUR_A_MASK", "TMC2208_CUR_A_MASK"], [0, 0, 1, "c.TMC2208_CUR_A_SHIFT", "TMC2208_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2208_CUR_B_MASK", "TMC2208_CUR_B_MASK"], [0, 0, 1, "c.TMC2208_CUR_B_SHIFT", "TMC2208_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2208_DEDGE_MASK", "TMC2208_DEDGE_MASK"], [0, 0, 1, "c.TMC2208_DEDGE_SHIFT", "TMC2208_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2208_DIAG_MASK", "TMC2208_DIAG_MASK"], [0, 0, 1, "c.TMC2208_DIAG_SHIFT", "TMC2208_DIAG_SHIFT"], [0, 0, 1, "c.TMC2208_DIR_MASK", "TMC2208_DIR_MASK"], [0, 0, 1, "c.TMC2208_DIR_SHIFT", "TMC2208_DIR_SHIFT"], [0, 0, 1, "c.TMC2208_DISS2G_MASK", "TMC2208_DISS2G_MASK"], [0, 0, 1, "c.TMC2208_DISS2G_SHIFT", "TMC2208_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2208_DISS2VS_MASK", "TMC2208_DISS2VS_MASK"], [0, 0, 1, "c.TMC2208_DISS2VS_SHIFT", "TMC2208_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC2208_DRVSTATUS", "TMC2208_DRVSTATUS"], [0, 0, 1, "c.TMC2208_DRV_ERR_MASK", "TMC2208_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2208_DRV_ERR_SHIFT", "TMC2208_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2208_ENN_MASK", "TMC2208_ENN_MASK"], [0, 0, 1, "c.TMC2208_ENN_SHIFT", "TMC2208_ENN_SHIFT"], [0, 0, 1, "c.TMC2208_EN_SPREADCYCLE_MASK", "TMC2208_EN_SPREADCYCLE_MASK"], [0, 0, 1, "c.TMC2208_EN_SPREADCYCLE_SHIFT", "TMC2208_EN_SPREADCYCLE_SHIFT"], [0, 0, 1, "c.TMC2208_FACTORY_CONF", "TMC2208_FACTORY_CONF"], [0, 0, 1, "c.TMC2208_FCLKTRIM_MASK", "TMC2208_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC2208_FCLKTRIM_SHIFT", "TMC2208_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC2208_FREEWHEEL_MASK", "TMC2208_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2208_FREEWHEEL_SHIFT", "TMC2208_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2208_GCONF", "TMC2208_GCONF"], [0, 0, 1, "c.TMC2208_GSTAT", "TMC2208_GSTAT"], [0, 0, 1, "c.TMC2208_HEND_MASK", "TMC2208_HEND_MASK"], [0, 0, 1, "c.TMC2208_HEND_SHIFT", "TMC2208_HEND_SHIFT"], [0, 0, 1, "c.TMC2208_HSTRT_MASK", "TMC2208_HSTRT_MASK"], [0, 0, 1, "c.TMC2208_HSTRT_SHIFT", "TMC2208_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2208_IFCNT", "TMC2208_IFCNT"], [0, 0, 1, "c.TMC2208_IFCNT_MASK", "TMC2208_IFCNT_MASK"], [0, 0, 1, "c.TMC2208_IFCNT_SHIFT", "TMC2208_IFCNT_SHIFT"], [0, 0, 1, "c.TMC2208_IHOLDDELAY_MASK", "TMC2208_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2208_IHOLDDELAY_SHIFT", "TMC2208_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2208_IHOLD_IRUN", "TMC2208_IHOLD_IRUN"], [0, 0, 1, "c.TMC2208_IHOLD_MASK", "TMC2208_IHOLD_MASK"], [0, 0, 1, "c.TMC2208_IHOLD_SHIFT", "TMC2208_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2208_INDEX_OTPW_MASK", "TMC2208_INDEX_OTPW_MASK"], [0, 0, 1, "c.TMC2208_INDEX_OTPW_SHIFT", "TMC2208_INDEX_OTPW_SHIFT"], [0, 0, 1, "c.TMC2208_INDEX_STEP_MASK", "TMC2208_INDEX_STEP_MASK"], [0, 0, 1, "c.TMC2208_INDEX_STEP_SHIFT", "TMC2208_INDEX_STEP_SHIFT"], [0, 0, 1, "c.TMC2208_INTERNAL_RSENSE_MASK", "TMC2208_INTERNAL_RSENSE_MASK"], [0, 0, 1, "c.TMC2208_INTERNAL_RSENSE_SHIFT", "TMC2208_INTERNAL_RSENSE_SHIFT"], [0, 0, 1, "c.TMC2208_INTPOL_MASK", "TMC2208_INTPOL_MASK"], [0, 0, 1, "c.TMC2208_INTPOL_SHIFT", "TMC2208_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2208_IOIN", "TMC2208_IOIN"], [0, 0, 1, "c.TMC2208_IRUN_MASK", "TMC2208_IRUN_MASK"], [0, 0, 1, "c.TMC2208_IRUN_SHIFT", "TMC2208_IRUN_SHIFT"], [0, 0, 1, "c.TMC2208_I_SCALE_ANALOG_MASK", "TMC2208_I_SCALE_ANALOG_MASK"], [0, 0, 1, "c.TMC2208_I_SCALE_ANALOG_SHIFT", "TMC2208_I_SCALE_ANALOG_SHIFT"], [0, 0, 1, "c.TMC2208_MAX_ACCELERATION", "TMC2208_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2208_MAX_VELOCITY", "TMC2208_MAX_VELOCITY"], [0, 0, 1, "c.TMC2208_MOTORS", "TMC2208_MOTORS"], [0, 0, 1, "c.TMC2208_MRES_MASK", "TMC2208_MRES_MASK"], [0, 0, 1, "c.TMC2208_MRES_SHIFT", "TMC2208_MRES_SHIFT"], [0, 0, 1, "c.TMC2208_MS1_MASK", "TMC2208_MS1_MASK"], [0, 0, 1, "c.TMC2208_MS1_SHIFT", "TMC2208_MS1_SHIFT"], [0, 0, 1, "c.TMC2208_MS2_MASK", "TMC2208_MS2_MASK"], [0, 0, 1, "c.TMC2208_MS2_SHIFT", "TMC2208_MS2_SHIFT"], [0, 0, 1, "c.TMC2208_MSCNT", "TMC2208_MSCNT"], [0, 0, 1, "c.TMC2208_MSCNT_MASK", "TMC2208_MSCNT_MASK"], [0, 0, 1, "c.TMC2208_MSCNT_SHIFT", "TMC2208_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2208_MSCURACT", "TMC2208_MSCURACT"], [0, 0, 1, "c.TMC2208_MSTEP_REG_SELECT_MASK", "TMC2208_MSTEP_REG_SELECT_MASK"], [0, 0, 1, "c.TMC2208_MSTEP_REG_SELECT_SHIFT", "TMC2208_MSTEP_REG_SELECT_SHIFT"], [0, 0, 1, "c.TMC2208_MULTISTEP_FILT_MASK", "TMC2208_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC2208_MULTISTEP_FILT_SHIFT", "TMC2208_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC2208_OLA_MASK", "TMC2208_OLA_MASK"], [0, 0, 1, "c.TMC2208_OLA_SHIFT", "TMC2208_OLA_SHIFT"], [0, 0, 1, "c.TMC2208_OLB_MASK", "TMC2208_OLB_MASK"], [0, 0, 1, "c.TMC2208_OLB_SHIFT", "TMC2208_OLB_SHIFT"], [0, 0, 1, "c.TMC2208_OTP0_BYTE_0_READ_DATA_MASK", "TMC2208_OTP0_BYTE_0_READ_DATA_MASK"], [0, 0, 1, "c.TMC2208_OTP0_BYTE_0_READ_DATA_SHIFT", "TMC2208_OTP0_BYTE_0_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2208_OTP1_BYTE_1_READ_DATA_MASK", "TMC2208_OTP1_BYTE_1_READ_DATA_MASK"], [0, 0, 1, "c.TMC2208_OTP1_BYTE_1_READ_DATA_SHIFT", "TMC2208_OTP1_BYTE_1_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2208_OTP2_BYTE_2_READ_DATA_MASK", "TMC2208_OTP2_BYTE_2_READ_DATA_MASK"], [0, 0, 1, "c.TMC2208_OTP2_BYTE_2_READ_DATA_SHIFT", "TMC2208_OTP2_BYTE_2_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2208_OTPBIT_MASK", "TMC2208_OTPBIT_MASK"], [0, 0, 1, "c.TMC2208_OTPBIT_SHIFT", "TMC2208_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC2208_OTPBYTE_MASK", "TMC2208_OTPBYTE_MASK"], [0, 0, 1, "c.TMC2208_OTPBYTE_SHIFT", "TMC2208_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC2208_OTPMAGIC_MASK", "TMC2208_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC2208_OTPMAGIC_SHIFT", "TMC2208_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC2208_OTPW_MASK", "TMC2208_OTPW_MASK"], [0, 0, 1, "c.TMC2208_OTPW_SHIFT", "TMC2208_OTPW_SHIFT"], [0, 0, 1, "c.TMC2208_OTP_PROG", "TMC2208_OTP_PROG"], [0, 0, 1, "c.TMC2208_OTP_READ", "TMC2208_OTP_READ"], [0, 0, 1, "c.TMC2208_OTTRIM_MASK", "TMC2208_OTTRIM_MASK"], [0, 0, 1, "c.TMC2208_OTTRIM_SHIFT", "TMC2208_OTTRIM_SHIFT"], [0, 0, 1, "c.TMC2208_OT_MASK", "TMC2208_OT_MASK"], [0, 0, 1, "c.TMC2208_OT_SHIFT", "TMC2208_OT_SHIFT"], [0, 0, 1, "c.TMC2208_PDN_DISABLE_MASK", "TMC2208_PDN_DISABLE_MASK"], [0, 0, 1, "c.TMC2208_PDN_DISABLE_SHIFT", "TMC2208_PDN_DISABLE_SHIFT"], [0, 0, 1, "c.TMC2208_PDN_UART_MASK", "TMC2208_PDN_UART_MASK"], [0, 0, 1, "c.TMC2208_PDN_UART_SHIFT", "TMC2208_PDN_UART_SHIFT"], [0, 0, 1, "c.TMC2208_PWMCONF", "TMC2208_PWMCONF"], [0, 0, 1, "c.TMC2208_PWMSCALE", "TMC2208_PWMSCALE"], [0, 0, 1, "c.TMC2208_PWM_AUTO", "TMC2208_PWM_AUTO"], [0, 0, 1, "c.TMC2208_PWM_AUTOGRAD_MASK", "TMC2208_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC2208_PWM_AUTOGRAD_SHIFT", "TMC2208_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_AUTOSCALE_MASK", "TMC2208_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2208_PWM_AUTOSCALE_SHIFT", "TMC2208_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_FREQ_MASK", "TMC2208_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2208_PWM_FREQ_SHIFT", "TMC2208_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_GRAD_AUTO_MASK", "TMC2208_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC2208_PWM_GRAD_AUTO_SHIFT", "TMC2208_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_GRAD_MASK", "TMC2208_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2208_PWM_GRAD_SHIFT", "TMC2208_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_LIM_MASK", "TMC2208_PWM_LIM_MASK"], [0, 0, 1, "c.TMC2208_PWM_LIM_SHIFT", "TMC2208_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_OFS_AUTO_MASK", "TMC2208_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC2208_PWM_OFS_AUTO_SHIFT", "TMC2208_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_OFS_MASK", "TMC2208_PWM_OFS_MASK"], [0, 0, 1, "c.TMC2208_PWM_OFS_SHIFT", "TMC2208_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_REG_MASK", "TMC2208_PWM_REG_MASK"], [0, 0, 1, "c.TMC2208_PWM_REG_SHIFT", "TMC2208_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_SCALE_AUTO_MASK", "TMC2208_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC2208_PWM_SCALE_AUTO_SHIFT", "TMC2208_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC2208_PWM_SCALE_SUM_MASK", "TMC2208_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC2208_PWM_SCALE_SUM_SHIFT", "TMC2208_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC2208_REGISTER_COUNT", "TMC2208_REGISTER_COUNT"], [0, 0, 1, "c.TMC2208_RESET_MASK", "TMC2208_RESET_MASK"], [0, 0, 1, "c.TMC2208_RESET_SHIFT", "TMC2208_RESET_SHIFT"], [0, 0, 1, "c.TMC2208_S2GA_MASK", "TMC2208_S2GA_MASK"], [0, 0, 1, "c.TMC2208_S2GA_SHIFT", "TMC2208_S2GA_SHIFT"], [0, 0, 1, "c.TMC2208_S2GB_MASK", "TMC2208_S2GB_MASK"], [0, 0, 1, "c.TMC2208_S2GB_SHIFT", "TMC2208_S2GB_SHIFT"], [0, 0, 1, "c.TMC2208_S2VSA_MASK", "TMC2208_S2VSA_MASK"], [0, 0, 1, "c.TMC2208_S2VSA_SHIFT", "TMC2208_S2VSA_SHIFT"], [0, 0, 1, "c.TMC2208_S2VSB_MASK", "TMC2208_S2VSB_MASK"], [0, 0, 1, "c.TMC2208_S2VSB_SHIFT", "TMC2208_S2VSB_SHIFT"], [0, 0, 1, "c.TMC2208_SEL_A_MASK", "TMC2208_SEL_A_MASK"], [0, 0, 1, "c.TMC2208_SEL_A_SHIFT", "TMC2208_SEL_A_SHIFT"], [0, 0, 1, "c.TMC2208_SHAFT_MASK", "TMC2208_SHAFT_MASK"], [0, 0, 1, "c.TMC2208_SHAFT_SHIFT", "TMC2208_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2208_SLAVECONF", "TMC2208_SLAVECONF"], [0, 0, 1, "c.TMC2208_SLAVECONF_MASK", "TMC2208_SLAVECONF_MASK"], [0, 0, 1, "c.TMC2208_SLAVECONF_SHIFT", "TMC2208_SLAVECONF_SHIFT"], [0, 0, 1, "c.TMC2208_STEALTH_MASK", "TMC2208_STEALTH_MASK"], [0, 0, 1, "c.TMC2208_STEALTH_SHIFT", "TMC2208_STEALTH_SHIFT"], [0, 0, 1, "c.TMC2208_STEP_MASK", "TMC2208_STEP_MASK"], [0, 0, 1, "c.TMC2208_STEP_SHIFT", "TMC2208_STEP_SHIFT"], [0, 0, 1, "c.TMC2208_STST_MASK", "TMC2208_STST_MASK"], [0, 0, 1, "c.TMC2208_STST_SHIFT", "TMC2208_STST_SHIFT"], [0, 0, 1, "c.TMC2208_T120_MASK", "TMC2208_T120_MASK"], [0, 0, 1, "c.TMC2208_T120_SHIFT", "TMC2208_T120_SHIFT"], [0, 0, 1, "c.TMC2208_T143_MASK", "TMC2208_T143_MASK"], [0, 0, 1, "c.TMC2208_T143_SHIFT", "TMC2208_T143_SHIFT"], [0, 0, 1, "c.TMC2208_T150_MASK", "TMC2208_T150_MASK"], [0, 0, 1, "c.TMC2208_T150_SHIFT", "TMC2208_T150_SHIFT"], [0, 0, 1, "c.TMC2208_T157_MASK", "TMC2208_T157_MASK"], [0, 0, 1, "c.TMC2208_T157_SHIFT", "TMC2208_T157_SHIFT"], [0, 0, 1, "c.TMC2208_TBL_MASK", "TMC2208_TBL_MASK"], [0, 0, 1, "c.TMC2208_TBL_SHIFT", "TMC2208_TBL_SHIFT"], [0, 0, 1, "c.TMC2208_TEST_MODE_MASK", "TMC2208_TEST_MODE_MASK"], [0, 0, 1, "c.TMC2208_TEST_MODE_SHIFT", "TMC2208_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC2208_TOFF_MASK", "TMC2208_TOFF_MASK"], [0, 0, 1, "c.TMC2208_TOFF_SHIFT", "TMC2208_TOFF_SHIFT"], [0, 0, 1, "c.TMC2208_TPOWERDOWN", "TMC2208_TPOWERDOWN"], [0, 0, 1, "c.TMC2208_TPOWERDOWN_MASK", "TMC2208_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2208_TPOWERDOWN_SHIFT", "TMC2208_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2208_TPWMTHRS", "TMC2208_TPWMTHRS"], [0, 0, 1, "c.TMC2208_TPWMTHRS_MASK", "TMC2208_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC2208_TPWMTHRS_SHIFT", "TMC2208_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC2208_TSTEP", "TMC2208_TSTEP"], [0, 0, 1, "c.TMC2208_TSTEP_MASK", "TMC2208_TSTEP_MASK"], [0, 0, 1, "c.TMC2208_TSTEP_SHIFT", "TMC2208_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2208_UV_CP_MASK", "TMC2208_UV_CP_MASK"], [0, 0, 1, "c.TMC2208_UV_CP_SHIFT", "TMC2208_UV_CP_SHIFT"], [0, 0, 1, "c.TMC2208_VACTUAL", "TMC2208_VACTUAL"], [0, 0, 1, "c.TMC2208_VACTUAL_MASK", "TMC2208_VACTUAL_MASK"], [0, 0, 1, "c.TMC2208_VACTUAL_SHIFT", "TMC2208_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC2208_VERSION_MASK", "TMC2208_VERSION_MASK"], [0, 0, 1, "c.TMC2208_VERSION_SHIFT", "TMC2208_VERSION_SHIFT"], [0, 0, 1, "c.TMC2208_VSENSE_MASK", "TMC2208_VSENSE_MASK"], [0, 0, 1, "c.TMC2208_VSENSE_SHIFT", "TMC2208_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2208_WRITE_BIT", "TMC2208_WRITE_BIT"], [0, 0, 1, "c.TMC2209_ADDRESS_MASK", "TMC2209_ADDRESS_MASK"], [0, 0, 1, "c.TMC2209_CHOPCONF", "TMC2209_CHOPCONF"], [0, 0, 1, "c.TMC2209_COOLCONF", "TMC2209_COOLCONF"], [0, 0, 1, "c.TMC2209_CS_ACTUAL_MASK", "TMC2209_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2209_CS_ACTUAL_SHIFT", "TMC2209_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2209_CUR_A_MASK", "TMC2209_CUR_A_MASK"], [0, 0, 1, "c.TMC2209_CUR_A_SHIFT", "TMC2209_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2209_CUR_B_MASK", "TMC2209_CUR_B_MASK"], [0, 0, 1, "c.TMC2209_CUR_B_SHIFT", "TMC2209_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2209_DEDGE_MASK", "TMC2209_DEDGE_MASK"], [0, 0, 1, "c.TMC2209_DEDGE_SHIFT", "TMC2209_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2209_DIAG_MASK", "TMC2209_DIAG_MASK"], [0, 0, 1, "c.TMC2209_DIAG_SHIFT", "TMC2209_DIAG_SHIFT"], [0, 0, 1, "c.TMC2209_DIR_MASK", "TMC2209_DIR_MASK"], [0, 0, 1, "c.TMC2209_DIR_SHIFT", "TMC2209_DIR_SHIFT"], [0, 0, 1, "c.TMC2209_DISS2G_MASK", "TMC2209_DISS2G_MASK"], [0, 0, 1, "c.TMC2209_DISS2G_SHIFT", "TMC2209_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2209_DISS2VS_MASK", "TMC2209_DISS2VS_MASK"], [0, 0, 1, "c.TMC2209_DISS2VS_SHIFT", "TMC2209_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC2209_DRVSTATUS", "TMC2209_DRVSTATUS"], [0, 0, 1, "c.TMC2209_DRV_ERR_MASK", "TMC2209_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2209_DRV_ERR_SHIFT", "TMC2209_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2209_ENN_MASK", "TMC2209_ENN_MASK"], [0, 0, 1, "c.TMC2209_ENN_SHIFT", "TMC2209_ENN_SHIFT"], [0, 0, 1, "c.TMC2209_EN_SPREADCYCLE_MASK", "TMC2209_EN_SPREADCYCLE_MASK"], [0, 0, 1, "c.TMC2209_EN_SPREADCYCLE_SHIFT", "TMC2209_EN_SPREADCYCLE_SHIFT"], [0, 0, 1, "c.TMC2209_FACTORY_CONF", "TMC2209_FACTORY_CONF"], [0, 0, 1, "c.TMC2209_FCLKTRIM_MASK", "TMC2209_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC2209_FCLKTRIM_SHIFT", "TMC2209_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC2209_FIELD_READ", "TMC2209_FIELD_READ"], [0, 0, 1, "c.TMC2209_FIELD_UPDATE", "TMC2209_FIELD_UPDATE"], [0, 0, 1, "c.TMC2209_FREEWHEEL_MASK", "TMC2209_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2209_FREEWHEEL_SHIFT", "TMC2209_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2209_GCONF", "TMC2209_GCONF"], [0, 0, 1, "c.TMC2209_GSTAT", "TMC2209_GSTAT"], [0, 0, 1, "c.TMC2209_HEND_MASK", "TMC2209_HEND_MASK"], [0, 0, 1, "c.TMC2209_HEND_SHIFT", "TMC2209_HEND_SHIFT"], [0, 0, 1, "c.TMC2209_HSTRT_MASK", "TMC2209_HSTRT_MASK"], [0, 0, 1, "c.TMC2209_HSTRT_SHIFT", "TMC2209_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2209_IFCNT", "TMC2209_IFCNT"], [0, 0, 1, "c.TMC2209_IFCNT_MASK", "TMC2209_IFCNT_MASK"], [0, 0, 1, "c.TMC2209_IFCNT_SHIFT", "TMC2209_IFCNT_SHIFT"], [0, 0, 1, "c.TMC2209_IHOLDDELAY_MASK", "TMC2209_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2209_IHOLDDELAY_SHIFT", "TMC2209_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2209_IHOLD_IRUN", "TMC2209_IHOLD_IRUN"], [0, 0, 1, "c.TMC2209_IHOLD_MASK", "TMC2209_IHOLD_MASK"], [0, 0, 1, "c.TMC2209_IHOLD_SHIFT", "TMC2209_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2209_INDEX_OTPW_MASK", "TMC2209_INDEX_OTPW_MASK"], [0, 0, 1, "c.TMC2209_INDEX_OTPW_SHIFT", "TMC2209_INDEX_OTPW_SHIFT"], [0, 0, 1, "c.TMC2209_INDEX_STEP_MASK", "TMC2209_INDEX_STEP_MASK"], [0, 0, 1, "c.TMC2209_INDEX_STEP_SHIFT", "TMC2209_INDEX_STEP_SHIFT"], [0, 0, 1, "c.TMC2209_INTERNAL_RSENSE_MASK", "TMC2209_INTERNAL_RSENSE_MASK"], [0, 0, 1, "c.TMC2209_INTERNAL_RSENSE_SHIFT", "TMC2209_INTERNAL_RSENSE_SHIFT"], [0, 0, 1, "c.TMC2209_INTPOL_MASK", "TMC2209_INTPOL_MASK"], [0, 0, 1, "c.TMC2209_INTPOL_SHIFT", "TMC2209_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2209_IOIN", "TMC2209_IOIN"], [0, 0, 1, "c.TMC2209_IRUN_MASK", "TMC2209_IRUN_MASK"], [0, 0, 1, "c.TMC2209_IRUN_SHIFT", "TMC2209_IRUN_SHIFT"], [0, 0, 1, "c.TMC2209_I_SCALE_ANALOG_MASK", "TMC2209_I_SCALE_ANALOG_MASK"], [0, 0, 1, "c.TMC2209_I_SCALE_ANALOG_SHIFT", "TMC2209_I_SCALE_ANALOG_SHIFT"], [0, 0, 1, "c.TMC2209_MAX_ACCELERATION", "TMC2209_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2209_MAX_VELOCITY", "TMC2209_MAX_VELOCITY"], [0, 0, 1, "c.TMC2209_MOTORS", "TMC2209_MOTORS"], [0, 0, 1, "c.TMC2209_MRES_MASK", "TMC2209_MRES_MASK"], [0, 0, 1, "c.TMC2209_MRES_SHIFT", "TMC2209_MRES_SHIFT"], [0, 0, 1, "c.TMC2209_MS1_MASK", "TMC2209_MS1_MASK"], [0, 0, 1, "c.TMC2209_MS1_SHIFT", "TMC2209_MS1_SHIFT"], [0, 0, 1, "c.TMC2209_MS2_MASK", "TMC2209_MS2_MASK"], [0, 0, 1, "c.TMC2209_MS2_SHIFT", "TMC2209_MS2_SHIFT"], [0, 0, 1, "c.TMC2209_MSCNT", "TMC2209_MSCNT"], [0, 0, 1, "c.TMC2209_MSCNT_MASK", "TMC2209_MSCNT_MASK"], [0, 0, 1, "c.TMC2209_MSCNT_SHIFT", "TMC2209_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2209_MSCURACT", "TMC2209_MSCURACT"], [0, 0, 1, "c.TMC2209_MSTEP_REG_SELECT_MASK", "TMC2209_MSTEP_REG_SELECT_MASK"], [0, 0, 1, "c.TMC2209_MSTEP_REG_SELECT_SHIFT", "TMC2209_MSTEP_REG_SELECT_SHIFT"], [0, 0, 1, "c.TMC2209_MULTISTEP_FILT_MASK", "TMC2209_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC2209_MULTISTEP_FILT_SHIFT", "TMC2209_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC2209_OLA_MASK", "TMC2209_OLA_MASK"], [0, 0, 1, "c.TMC2209_OLA_SHIFT", "TMC2209_OLA_SHIFT"], [0, 0, 1, "c.TMC2209_OLB_MASK", "TMC2209_OLB_MASK"], [0, 0, 1, "c.TMC2209_OLB_SHIFT", "TMC2209_OLB_SHIFT"], [0, 0, 1, "c.TMC2209_OTP0_BYTE_0_READ_DATA_MASK", "TMC2209_OTP0_BYTE_0_READ_DATA_MASK"], [0, 0, 1, "c.TMC2209_OTP0_BYTE_0_READ_DATA_SHIFT", "TMC2209_OTP0_BYTE_0_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2209_OTP1_BYTE_1_READ_DATA_MASK", "TMC2209_OTP1_BYTE_1_READ_DATA_MASK"], [0, 0, 1, "c.TMC2209_OTP1_BYTE_1_READ_DATA_SHIFT", "TMC2209_OTP1_BYTE_1_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2209_OTP2_BYTE_2_READ_DATA_MASK", "TMC2209_OTP2_BYTE_2_READ_DATA_MASK"], [0, 0, 1, "c.TMC2209_OTP2_BYTE_2_READ_DATA_SHIFT", "TMC2209_OTP2_BYTE_2_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2209_OTPBIT_MASK", "TMC2209_OTPBIT_MASK"], [0, 0, 1, "c.TMC2209_OTPBIT_SHIFT", "TMC2209_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC2209_OTPBYTE_MASK", "TMC2209_OTPBYTE_MASK"], [0, 0, 1, "c.TMC2209_OTPBYTE_SHIFT", "TMC2209_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC2209_OTPMAGIC_MASK", "TMC2209_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC2209_OTPMAGIC_SHIFT", "TMC2209_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC2209_OTPW_MASK", "TMC2209_OTPW_MASK"], [0, 0, 1, "c.TMC2209_OTPW_SHIFT", "TMC2209_OTPW_SHIFT"], [0, 0, 1, "c.TMC2209_OTP_PROG", "TMC2209_OTP_PROG"], [0, 0, 1, "c.TMC2209_OTP_READ", "TMC2209_OTP_READ"], [0, 0, 1, "c.TMC2209_OTTRIM_MASK", "TMC2209_OTTRIM_MASK"], [0, 0, 1, "c.TMC2209_OTTRIM_SHIFT", "TMC2209_OTTRIM_SHIFT"], [0, 0, 1, "c.TMC2209_OT_MASK", "TMC2209_OT_MASK"], [0, 0, 1, "c.TMC2209_OT_SHIFT", "TMC2209_OT_SHIFT"], [0, 0, 1, "c.TMC2209_PDN_DISABLE_MASK", "TMC2209_PDN_DISABLE_MASK"], [0, 0, 1, "c.TMC2209_PDN_DISABLE_SHIFT", "TMC2209_PDN_DISABLE_SHIFT"], [0, 0, 1, "c.TMC2209_PDN_UART_MASK", "TMC2209_PDN_UART_MASK"], [0, 0, 1, "c.TMC2209_PDN_UART_SHIFT", "TMC2209_PDN_UART_SHIFT"], [0, 0, 1, "c.TMC2209_PWMCONF", "TMC2209_PWMCONF"], [0, 0, 1, "c.TMC2209_PWMSCALE", "TMC2209_PWMSCALE"], [0, 0, 1, "c.TMC2209_PWM_AUTO", "TMC2209_PWM_AUTO"], [0, 0, 1, "c.TMC2209_PWM_AUTOGRAD_MASK", "TMC2209_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC2209_PWM_AUTOGRAD_SHIFT", "TMC2209_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_AUTOSCALE_MASK", "TMC2209_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2209_PWM_AUTOSCALE_SHIFT", "TMC2209_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_FREQ_MASK", "TMC2209_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2209_PWM_FREQ_SHIFT", "TMC2209_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_GRAD_AUTO_MASK", "TMC2209_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC2209_PWM_GRAD_AUTO_SHIFT", "TMC2209_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_GRAD_MASK", "TMC2209_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2209_PWM_GRAD_SHIFT", "TMC2209_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_LIM_MASK", "TMC2209_PWM_LIM_MASK"], [0, 0, 1, "c.TMC2209_PWM_LIM_SHIFT", "TMC2209_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_OFS_AUTO_MASK", "TMC2209_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC2209_PWM_OFS_AUTO_SHIFT", "TMC2209_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_OFS_MASK", "TMC2209_PWM_OFS_MASK"], [0, 0, 1, "c.TMC2209_PWM_OFS_SHIFT", "TMC2209_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_REG_MASK", "TMC2209_PWM_REG_MASK"], [0, 0, 1, "c.TMC2209_PWM_REG_SHIFT", "TMC2209_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_SCALE_AUTO_MASK", "TMC2209_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC2209_PWM_SCALE_AUTO_SHIFT", "TMC2209_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC2209_PWM_SCALE_SUM_MASK", "TMC2209_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC2209_PWM_SCALE_SUM_SHIFT", "TMC2209_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC2209_REGISTER_COUNT", "TMC2209_REGISTER_COUNT"], [0, 0, 1, "c.TMC2209_RESET_MASK", "TMC2209_RESET_MASK"], [0, 0, 1, "c.TMC2209_RESET_SHIFT", "TMC2209_RESET_SHIFT"], [0, 0, 1, "c.TMC2209_S2GA_MASK", "TMC2209_S2GA_MASK"], [0, 0, 1, "c.TMC2209_S2GA_SHIFT", "TMC2209_S2GA_SHIFT"], [0, 0, 1, "c.TMC2209_S2GB_MASK", "TMC2209_S2GB_MASK"], [0, 0, 1, "c.TMC2209_S2GB_SHIFT", "TMC2209_S2GB_SHIFT"], [0, 0, 1, "c.TMC2209_S2VSA_MASK", "TMC2209_S2VSA_MASK"], [0, 0, 1, "c.TMC2209_S2VSA_SHIFT", "TMC2209_S2VSA_SHIFT"], [0, 0, 1, "c.TMC2209_S2VSB_MASK", "TMC2209_S2VSB_MASK"], [0, 0, 1, "c.TMC2209_S2VSB_SHIFT", "TMC2209_S2VSB_SHIFT"], [0, 0, 1, "c.TMC2209_SEDN_MASK", "TMC2209_SEDN_MASK"], [0, 0, 1, "c.TMC2209_SEDN_SHIFT", "TMC2209_SEDN_SHIFT"], [0, 0, 1, "c.TMC2209_SEIMIN_MASK", "TMC2209_SEIMIN_MASK"], [0, 0, 1, "c.TMC2209_SEIMIN_SHIFT", "TMC2209_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC2209_SEL_A_MASK", "TMC2209_SEL_A_MASK"], [0, 0, 1, "c.TMC2209_SEL_A_SHIFT", "TMC2209_SEL_A_SHIFT"], [0, 0, 1, "c.TMC2209_SEMAX_MASK", "TMC2209_SEMAX_MASK"], [0, 0, 1, "c.TMC2209_SEMAX_SHIFT", "TMC2209_SEMAX_SHIFT"], [0, 0, 1, "c.TMC2209_SEMIN_MASK", "TMC2209_SEMIN_MASK"], [0, 0, 1, "c.TMC2209_SEMIN_SHIFT", "TMC2209_SEMIN_SHIFT"], [0, 0, 1, "c.TMC2209_SEUP_MASK", "TMC2209_SEUP_MASK"], [0, 0, 1, "c.TMC2209_SEUP_SHIFT", "TMC2209_SEUP_SHIFT"], [0, 0, 1, "c.TMC2209_SGTHRS", "TMC2209_SGTHRS"], [0, 0, 1, "c.TMC2209_SG_RESULT", "TMC2209_SG_RESULT"], [0, 0, 1, "c.TMC2209_SHAFT_MASK", "TMC2209_SHAFT_MASK"], [0, 0, 1, "c.TMC2209_SHAFT_SHIFT", "TMC2209_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2209_SLAVECONF", "TMC2209_SLAVECONF"], [0, 0, 1, "c.TMC2209_SLAVECONF_MASK", "TMC2209_SLAVECONF_MASK"], [0, 0, 1, "c.TMC2209_SLAVECONF_SHIFT", "TMC2209_SLAVECONF_SHIFT"], [0, 0, 1, "c.TMC2209_STEALTH_MASK", "TMC2209_STEALTH_MASK"], [0, 0, 1, "c.TMC2209_STEALTH_SHIFT", "TMC2209_STEALTH_SHIFT"], [0, 0, 1, "c.TMC2209_STEP_MASK", "TMC2209_STEP_MASK"], [0, 0, 1, "c.TMC2209_STEP_SHIFT", "TMC2209_STEP_SHIFT"], [0, 0, 1, "c.TMC2209_STST_MASK", "TMC2209_STST_MASK"], [0, 0, 1, "c.TMC2209_STST_SHIFT", "TMC2209_STST_SHIFT"], [0, 0, 1, "c.TMC2209_T120_MASK", "TMC2209_T120_MASK"], [0, 0, 1, "c.TMC2209_T120_SHIFT", "TMC2209_T120_SHIFT"], [0, 0, 1, "c.TMC2209_T143_MASK", "TMC2209_T143_MASK"], [0, 0, 1, "c.TMC2209_T143_SHIFT", "TMC2209_T143_SHIFT"], [0, 0, 1, "c.TMC2209_T150_MASK", "TMC2209_T150_MASK"], [0, 0, 1, "c.TMC2209_T150_SHIFT", "TMC2209_T150_SHIFT"], [0, 0, 1, "c.TMC2209_T157_MASK", "TMC2209_T157_MASK"], [0, 0, 1, "c.TMC2209_T157_SHIFT", "TMC2209_T157_SHIFT"], [0, 0, 1, "c.TMC2209_TBL_MASK", "TMC2209_TBL_MASK"], [0, 0, 1, "c.TMC2209_TBL_SHIFT", "TMC2209_TBL_SHIFT"], [0, 0, 1, "c.TMC2209_TCOOLTHRS", "TMC2209_TCOOLTHRS"], [0, 0, 1, "c.TMC2209_TEST_MODE_MASK", "TMC2209_TEST_MODE_MASK"], [0, 0, 1, "c.TMC2209_TEST_MODE_SHIFT", "TMC2209_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC2209_TOFF_MASK", "TMC2209_TOFF_MASK"], [0, 0, 1, "c.TMC2209_TOFF_SHIFT", "TMC2209_TOFF_SHIFT"], [0, 0, 1, "c.TMC2209_TPOWERDOWN", "TMC2209_TPOWERDOWN"], [0, 0, 1, "c.TMC2209_TPOWERDOWN_MASK", "TMC2209_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2209_TPOWERDOWN_SHIFT", "TMC2209_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2209_TPWMTHRS", "TMC2209_TPWMTHRS"], [0, 0, 1, "c.TMC2209_TPWMTHRS_MASK", "TMC2209_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC2209_TPWMTHRS_SHIFT", "TMC2209_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC2209_TSTEP", "TMC2209_TSTEP"], [0, 0, 1, "c.TMC2209_TSTEP_MASK", "TMC2209_TSTEP_MASK"], [0, 0, 1, "c.TMC2209_TSTEP_SHIFT", "TMC2209_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2209_UV_CP_MASK", "TMC2209_UV_CP_MASK"], [0, 0, 1, "c.TMC2209_UV_CP_SHIFT", "TMC2209_UV_CP_SHIFT"], [0, 0, 1, "c.TMC2209_VACTUAL", "TMC2209_VACTUAL"], [0, 0, 1, "c.TMC2209_VACTUAL_MASK", "TMC2209_VACTUAL_MASK"], [0, 0, 1, "c.TMC2209_VACTUAL_SHIFT", "TMC2209_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC2209_VERSION_MASK", "TMC2209_VERSION_MASK"], [0, 0, 1, "c.TMC2209_VERSION_SHIFT", "TMC2209_VERSION_SHIFT"], [0, 0, 1, "c.TMC2209_VSENSE_MASK", "TMC2209_VSENSE_MASK"], [0, 0, 1, "c.TMC2209_VSENSE_SHIFT", "TMC2209_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2209_WRITE_BIT", "TMC2209_WRITE_BIT"], [0, 0, 1, "c.TMC2224_ADDRESS_MASK", "TMC2224_ADDRESS_MASK"], [0, 0, 1, "c.TMC2224_CHOPCONF", "TMC2224_CHOPCONF"], [0, 0, 1, "c.TMC2224_CS_ACTUAL_MASK", "TMC2224_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2224_CS_ACTUAL_SHIFT", "TMC2224_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2224_CUR_A_MASK", "TMC2224_CUR_A_MASK"], [0, 0, 1, "c.TMC2224_CUR_A_SHIFT", "TMC2224_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2224_CUR_B_MASK", "TMC2224_CUR_B_MASK"], [0, 0, 1, "c.TMC2224_CUR_B_SHIFT", "TMC2224_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2224_DEDGE_MASK", "TMC2224_DEDGE_MASK"], [0, 0, 1, "c.TMC2224_DEDGE_SHIFT", "TMC2224_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2224_DIR_MASK", "TMC2224_DIR_MASK"], [0, 0, 1, "c.TMC2224_DIR_SHIFT", "TMC2224_DIR_SHIFT"], [0, 0, 1, "c.TMC2224_DISS2G_MASK", "TMC2224_DISS2G_MASK"], [0, 0, 1, "c.TMC2224_DISS2G_SHIFT", "TMC2224_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2224_DISS2VS_MASK", "TMC2224_DISS2VS_MASK"], [0, 0, 1, "c.TMC2224_DISS2VS_SHIFT", "TMC2224_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC2224_DRVSTATUS", "TMC2224_DRVSTATUS"], [0, 0, 1, "c.TMC2224_DRV_ERR_MASK", "TMC2224_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2224_DRV_ERR_SHIFT", "TMC2224_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2224_ENN_MASK", "TMC2224_ENN_MASK"], [0, 0, 1, "c.TMC2224_ENN_SHIFT", "TMC2224_ENN_SHIFT"], [0, 0, 1, "c.TMC2224_EN_SPREADCYCLE_MASK", "TMC2224_EN_SPREADCYCLE_MASK"], [0, 0, 1, "c.TMC2224_EN_SPREADCYCLE_SHIFT", "TMC2224_EN_SPREADCYCLE_SHIFT"], [0, 0, 1, "c.TMC2224_FACTORY_CONF", "TMC2224_FACTORY_CONF"], [0, 0, 1, "c.TMC2224_FCLKTRIM_MASK", "TMC2224_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC2224_FCLKTRIM_SHIFT", "TMC2224_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC2224_FREEWHEEL_MASK", "TMC2224_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2224_FREEWHEEL_SHIFT", "TMC2224_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2224_GCONF", "TMC2224_GCONF"], [0, 0, 1, "c.TMC2224_GSTAT", "TMC2224_GSTAT"], [0, 0, 1, "c.TMC2224_HEND_MASK", "TMC2224_HEND_MASK"], [0, 0, 1, "c.TMC2224_HEND_SHIFT", "TMC2224_HEND_SHIFT"], [0, 0, 1, "c.TMC2224_HSTRT_MASK", "TMC2224_HSTRT_MASK"], [0, 0, 1, "c.TMC2224_HSTRT_SHIFT", "TMC2224_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2224_IFCNT", "TMC2224_IFCNT"], [0, 0, 1, "c.TMC2224_IFCNT_MASK", "TMC2224_IFCNT_MASK"], [0, 0, 1, "c.TMC2224_IFCNT_SHIFT", "TMC2224_IFCNT_SHIFT"], [0, 0, 1, "c.TMC2224_IHOLDDELAY_MASK", "TMC2224_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2224_IHOLDDELAY_SHIFT", "TMC2224_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2224_IHOLD_IRUN", "TMC2224_IHOLD_IRUN"], [0, 0, 1, "c.TMC2224_IHOLD_MASK", "TMC2224_IHOLD_MASK"], [0, 0, 1, "c.TMC2224_IHOLD_SHIFT", "TMC2224_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2224_INDEX_OTPW_MASK", "TMC2224_INDEX_OTPW_MASK"], [0, 0, 1, "c.TMC2224_INDEX_OTPW_SHIFT", "TMC2224_INDEX_OTPW_SHIFT"], [0, 0, 1, "c.TMC2224_INDEX_STEP_MASK", "TMC2224_INDEX_STEP_MASK"], [0, 0, 1, "c.TMC2224_INDEX_STEP_SHIFT", "TMC2224_INDEX_STEP_SHIFT"], [0, 0, 1, "c.TMC2224_INTERNAL_RSENSE_MASK", "TMC2224_INTERNAL_RSENSE_MASK"], [0, 0, 1, "c.TMC2224_INTERNAL_RSENSE_SHIFT", "TMC2224_INTERNAL_RSENSE_SHIFT"], [0, 0, 1, "c.TMC2224_INTPOL_MASK", "TMC2224_INTPOL_MASK"], [0, 0, 1, "c.TMC2224_INTPOL_SHIFT", "TMC2224_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2224_IOIN", "TMC2224_IOIN"], [0, 0, 1, "c.TMC2224_IRUN_MASK", "TMC2224_IRUN_MASK"], [0, 0, 1, "c.TMC2224_IRUN_SHIFT", "TMC2224_IRUN_SHIFT"], [0, 0, 1, "c.TMC2224_I_SCALE_ANALOG_MASK", "TMC2224_I_SCALE_ANALOG_MASK"], [0, 0, 1, "c.TMC2224_I_SCALE_ANALOG_SHIFT", "TMC2224_I_SCALE_ANALOG_SHIFT"], [0, 0, 1, "c.TMC2224_MAX_ACCELERATION", "TMC2224_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2224_MAX_VELOCITY", "TMC2224_MAX_VELOCITY"], [0, 0, 1, "c.TMC2224_MOTORS", "TMC2224_MOTORS"], [0, 0, 1, "c.TMC2224_MRES_MASK", "TMC2224_MRES_MASK"], [0, 0, 1, "c.TMC2224_MRES_SHIFT", "TMC2224_MRES_SHIFT"], [0, 0, 1, "c.TMC2224_MS1_MASK", "TMC2224_MS1_MASK"], [0, 0, 1, "c.TMC2224_MS1_SHIFT", "TMC2224_MS1_SHIFT"], [0, 0, 1, "c.TMC2224_MS2_MASK", "TMC2224_MS2_MASK"], [0, 0, 1, "c.TMC2224_MS2_SHIFT", "TMC2224_MS2_SHIFT"], [0, 0, 1, "c.TMC2224_MSCNT", "TMC2224_MSCNT"], [0, 0, 1, "c.TMC2224_MSCNT_MASK", "TMC2224_MSCNT_MASK"], [0, 0, 1, "c.TMC2224_MSCNT_SHIFT", "TMC2224_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2224_MSCURACT", "TMC2224_MSCURACT"], [0, 0, 1, "c.TMC2224_MSTEP_REG_SELECT_MASK", "TMC2224_MSTEP_REG_SELECT_MASK"], [0, 0, 1, "c.TMC2224_MSTEP_REG_SELECT_SHIFT", "TMC2224_MSTEP_REG_SELECT_SHIFT"], [0, 0, 1, "c.TMC2224_MULTISTEP_FILT_MASK", "TMC2224_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC2224_MULTISTEP_FILT_SHIFT", "TMC2224_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC2224_OLA_MASK", "TMC2224_OLA_MASK"], [0, 0, 1, "c.TMC2224_OLA_SHIFT", "TMC2224_OLA_SHIFT"], [0, 0, 1, "c.TMC2224_OLB_MASK", "TMC2224_OLB_MASK"], [0, 0, 1, "c.TMC2224_OLB_SHIFT", "TMC2224_OLB_SHIFT"], [0, 0, 1, "c.TMC2224_OTP0_BYTE_0_READ_DATA_MASK", "TMC2224_OTP0_BYTE_0_READ_DATA_MASK"], [0, 0, 1, "c.TMC2224_OTP0_BYTE_0_READ_DATA_SHIFT", "TMC2224_OTP0_BYTE_0_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2224_OTP1_BYTE_1_READ_DATA_MASK", "TMC2224_OTP1_BYTE_1_READ_DATA_MASK"], [0, 0, 1, "c.TMC2224_OTP1_BYTE_1_READ_DATA_SHIFT", "TMC2224_OTP1_BYTE_1_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2224_OTP2_BYTE_2_READ_DATA_MASK", "TMC2224_OTP2_BYTE_2_READ_DATA_MASK"], [0, 0, 1, "c.TMC2224_OTP2_BYTE_2_READ_DATA_SHIFT", "TMC2224_OTP2_BYTE_2_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2224_OTPBIT_MASK", "TMC2224_OTPBIT_MASK"], [0, 0, 1, "c.TMC2224_OTPBIT_SHIFT", "TMC2224_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC2224_OTPBYTE_MASK", "TMC2224_OTPBYTE_MASK"], [0, 0, 1, "c.TMC2224_OTPBYTE_SHIFT", "TMC2224_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC2224_OTPMAGIC_MASK", "TMC2224_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC2224_OTPMAGIC_SHIFT", "TMC2224_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC2224_OTPW_MASK", "TMC2224_OTPW_MASK"], [0, 0, 1, "c.TMC2224_OTPW_SHIFT", "TMC2224_OTPW_SHIFT"], [0, 0, 1, "c.TMC2224_OTP_PROG", "TMC2224_OTP_PROG"], [0, 0, 1, "c.TMC2224_OTP_READ", "TMC2224_OTP_READ"], [0, 0, 1, "c.TMC2224_OTTRIM_MASK", "TMC2224_OTTRIM_MASK"], [0, 0, 1, "c.TMC2224_OTTRIM_SHIFT", "TMC2224_OTTRIM_SHIFT"], [0, 0, 1, "c.TMC2224_OT_MASK", "TMC2224_OT_MASK"], [0, 0, 1, "c.TMC2224_OT_SHIFT", "TMC2224_OT_SHIFT"], [0, 0, 1, "c.TMC2224_PDN_DISABLE_MASK", "TMC2224_PDN_DISABLE_MASK"], [0, 0, 1, "c.TMC2224_PDN_DISABLE_SHIFT", "TMC2224_PDN_DISABLE_SHIFT"], [0, 0, 1, "c.TMC2224_PDN_UART_MASK", "TMC2224_PDN_UART_MASK"], [0, 0, 1, "c.TMC2224_PDN_UART_SHIFT", "TMC2224_PDN_UART_SHIFT"], [0, 0, 1, "c.TMC2224_PWMCONF", "TMC2224_PWMCONF"], [0, 0, 1, "c.TMC2224_PWMSCALE", "TMC2224_PWMSCALE"], [0, 0, 1, "c.TMC2224_PWM_AUTO", "TMC2224_PWM_AUTO"], [0, 0, 1, "c.TMC2224_PWM_AUTOGRAD_MASK", "TMC2224_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC2224_PWM_AUTOGRAD_SHIFT", "TMC2224_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_AUTOSCALE_MASK", "TMC2224_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2224_PWM_AUTOSCALE_SHIFT", "TMC2224_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_FREQ_MASK", "TMC2224_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2224_PWM_FREQ_SHIFT", "TMC2224_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_GRAD_AUTO_MASK", "TMC2224_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC2224_PWM_GRAD_AUTO_SHIFT", "TMC2224_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_GRAD_MASK", "TMC2224_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2224_PWM_GRAD_SHIFT", "TMC2224_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_LIM_MASK", "TMC2224_PWM_LIM_MASK"], [0, 0, 1, "c.TMC2224_PWM_LIM_SHIFT", "TMC2224_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_OFS_AUTO_MASK", "TMC2224_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC2224_PWM_OFS_AUTO_SHIFT", "TMC2224_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_OFS_MASK", "TMC2224_PWM_OFS_MASK"], [0, 0, 1, "c.TMC2224_PWM_OFS_SHIFT", "TMC2224_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_REG_MASK", "TMC2224_PWM_REG_MASK"], [0, 0, 1, "c.TMC2224_PWM_REG_SHIFT", "TMC2224_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_SCALE_AUTO_MASK", "TMC2224_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC2224_PWM_SCALE_AUTO_SHIFT", "TMC2224_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC2224_PWM_SCALE_SUM_MASK", "TMC2224_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC2224_PWM_SCALE_SUM_SHIFT", "TMC2224_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC2224_REGISTER_COUNT", "TMC2224_REGISTER_COUNT"], [0, 0, 1, "c.TMC2224_RESET_MASK", "TMC2224_RESET_MASK"], [0, 0, 1, "c.TMC2224_RESET_SHIFT", "TMC2224_RESET_SHIFT"], [0, 0, 1, "c.TMC2224_S2GA_MASK", "TMC2224_S2GA_MASK"], [0, 0, 1, "c.TMC2224_S2GA_SHIFT", "TMC2224_S2GA_SHIFT"], [0, 0, 1, "c.TMC2224_S2GB_MASK", "TMC2224_S2GB_MASK"], [0, 0, 1, "c.TMC2224_S2GB_SHIFT", "TMC2224_S2GB_SHIFT"], [0, 0, 1, "c.TMC2224_S2VSA_MASK", "TMC2224_S2VSA_MASK"], [0, 0, 1, "c.TMC2224_S2VSA_SHIFT", "TMC2224_S2VSA_SHIFT"], [0, 0, 1, "c.TMC2224_S2VSB_MASK", "TMC2224_S2VSB_MASK"], [0, 0, 1, "c.TMC2224_S2VSB_SHIFT", "TMC2224_S2VSB_SHIFT"], [0, 0, 1, "c.TMC2224_SEL_A_MASK", "TMC2224_SEL_A_MASK"], [0, 0, 1, "c.TMC2224_SEL_A_SHIFT", "TMC2224_SEL_A_SHIFT"], [0, 0, 1, "c.TMC2224_SHAFT_MASK", "TMC2224_SHAFT_MASK"], [0, 0, 1, "c.TMC2224_SHAFT_SHIFT", "TMC2224_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2224_SLAVECONF", "TMC2224_SLAVECONF"], [0, 0, 1, "c.TMC2224_SLAVECONF_MASK", "TMC2224_SLAVECONF_MASK"], [0, 0, 1, "c.TMC2224_SLAVECONF_SHIFT", "TMC2224_SLAVECONF_SHIFT"], [0, 0, 1, "c.TMC2224_SPREAD_MASK", "TMC2224_SPREAD_MASK"], [0, 0, 1, "c.TMC2224_SPREAD_SHIFT", "TMC2224_SPREAD_SHIFT"], [0, 0, 1, "c.TMC2224_STEALTH_MASK", "TMC2224_STEALTH_MASK"], [0, 0, 1, "c.TMC2224_STEALTH_SHIFT", "TMC2224_STEALTH_SHIFT"], [0, 0, 1, "c.TMC2224_STEP_MASK", "TMC2224_STEP_MASK"], [0, 0, 1, "c.TMC2224_STEP_SHIFT", "TMC2224_STEP_SHIFT"], [0, 0, 1, "c.TMC2224_STST_MASK", "TMC2224_STST_MASK"], [0, 0, 1, "c.TMC2224_STST_SHIFT", "TMC2224_STST_SHIFT"], [0, 0, 1, "c.TMC2224_T120_MASK", "TMC2224_T120_MASK"], [0, 0, 1, "c.TMC2224_T120_SHIFT", "TMC2224_T120_SHIFT"], [0, 0, 1, "c.TMC2224_T143_MASK", "TMC2224_T143_MASK"], [0, 0, 1, "c.TMC2224_T143_SHIFT", "TMC2224_T143_SHIFT"], [0, 0, 1, "c.TMC2224_T150_MASK", "TMC2224_T150_MASK"], [0, 0, 1, "c.TMC2224_T150_SHIFT", "TMC2224_T150_SHIFT"], [0, 0, 1, "c.TMC2224_T157_MASK", "TMC2224_T157_MASK"], [0, 0, 1, "c.TMC2224_T157_SHIFT", "TMC2224_T157_SHIFT"], [0, 0, 1, "c.TMC2224_TBL_MASK", "TMC2224_TBL_MASK"], [0, 0, 1, "c.TMC2224_TBL_SHIFT", "TMC2224_TBL_SHIFT"], [0, 0, 1, "c.TMC2224_TEST_MODE_MASK", "TMC2224_TEST_MODE_MASK"], [0, 0, 1, "c.TMC2224_TEST_MODE_SHIFT", "TMC2224_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC2224_TOFF_MASK", "TMC2224_TOFF_MASK"], [0, 0, 1, "c.TMC2224_TOFF_SHIFT", "TMC2224_TOFF_SHIFT"], [0, 0, 1, "c.TMC2224_TPOWERDOWN", "TMC2224_TPOWERDOWN"], [0, 0, 1, "c.TMC2224_TPOWERDOWN_MASK", "TMC2224_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2224_TPOWERDOWN_SHIFT", "TMC2224_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2224_TPWMTHRS", "TMC2224_TPWMTHRS"], [0, 0, 1, "c.TMC2224_TPWMTHRS_MASK", "TMC2224_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC2224_TPWMTHRS_SHIFT", "TMC2224_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC2224_TSTEP", "TMC2224_TSTEP"], [0, 0, 1, "c.TMC2224_TSTEP_MASK", "TMC2224_TSTEP_MASK"], [0, 0, 1, "c.TMC2224_TSTEP_SHIFT", "TMC2224_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2224_UV_CP_MASK", "TMC2224_UV_CP_MASK"], [0, 0, 1, "c.TMC2224_UV_CP_SHIFT", "TMC2224_UV_CP_SHIFT"], [0, 0, 1, "c.TMC2224_VACTUAL", "TMC2224_VACTUAL"], [0, 0, 1, "c.TMC2224_VACTUAL_MASK", "TMC2224_VACTUAL_MASK"], [0, 0, 1, "c.TMC2224_VACTUAL_SHIFT", "TMC2224_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC2224_VERSION_MASK", "TMC2224_VERSION_MASK"], [0, 0, 1, "c.TMC2224_VERSION_SHIFT", "TMC2224_VERSION_SHIFT"], [0, 0, 1, "c.TMC2224_VSENSE_MASK", "TMC2224_VSENSE_MASK"], [0, 0, 1, "c.TMC2224_VSENSE_SHIFT", "TMC2224_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2224_WRITE_BIT", "TMC2224_WRITE_BIT"], [0, 0, 1, "c.TMC2225_ADDRESS_MASK", "TMC2225_ADDRESS_MASK"], [0, 0, 1, "c.TMC2225_CHOPCONF", "TMC2225_CHOPCONF"], [0, 0, 1, "c.TMC2225_CS_ACTUAL_MASK", "TMC2225_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2225_CS_ACTUAL_SHIFT", "TMC2225_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2225_CUR_A_MASK", "TMC2225_CUR_A_MASK"], [0, 0, 1, "c.TMC2225_CUR_A_SHIFT", "TMC2225_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2225_CUR_B_MASK", "TMC2225_CUR_B_MASK"], [0, 0, 1, "c.TMC2225_CUR_B_SHIFT", "TMC2225_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2225_DEDGE_MASK", "TMC2225_DEDGE_MASK"], [0, 0, 1, "c.TMC2225_DEDGE_SHIFT", "TMC2225_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2225_DIAG_MASK", "TMC2225_DIAG_MASK"], [0, 0, 1, "c.TMC2225_DIAG_SHIFT", "TMC2225_DIAG_SHIFT"], [0, 0, 1, "c.TMC2225_DIR_MASK", "TMC2225_DIR_MASK"], [0, 0, 1, "c.TMC2225_DIR_SHIFT", "TMC2225_DIR_SHIFT"], [0, 0, 1, "c.TMC2225_DISS2G_MASK", "TMC2225_DISS2G_MASK"], [0, 0, 1, "c.TMC2225_DISS2G_SHIFT", "TMC2225_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2225_DISS2VS_MASK", "TMC2225_DISS2VS_MASK"], [0, 0, 1, "c.TMC2225_DISS2VS_SHIFT", "TMC2225_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC2225_DRVSTATUS", "TMC2225_DRVSTATUS"], [0, 0, 1, "c.TMC2225_DRV_ERR_MASK", "TMC2225_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2225_DRV_ERR_SHIFT", "TMC2225_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2225_ENN_MASK", "TMC2225_ENN_MASK"], [0, 0, 1, "c.TMC2225_ENN_SHIFT", "TMC2225_ENN_SHIFT"], [0, 0, 1, "c.TMC2225_EN_SPREADCYCLE_MASK", "TMC2225_EN_SPREADCYCLE_MASK"], [0, 0, 1, "c.TMC2225_EN_SPREADCYCLE_SHIFT", "TMC2225_EN_SPREADCYCLE_SHIFT"], [0, 0, 1, "c.TMC2225_FACTORY_CONF", "TMC2225_FACTORY_CONF"], [0, 0, 1, "c.TMC2225_FCLKTRIM_MASK", "TMC2225_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC2225_FCLKTRIM_SHIFT", "TMC2225_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC2225_FIELD_READ", "TMC2225_FIELD_READ"], [0, 0, 1, "c.TMC2225_FIELD_UPDATE", "TMC2225_FIELD_UPDATE"], [0, 0, 1, "c.TMC2225_FREEWHEEL_MASK", "TMC2225_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2225_FREEWHEEL_SHIFT", "TMC2225_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2225_GCONF", "TMC2225_GCONF"], [0, 0, 1, "c.TMC2225_GSTAT", "TMC2225_GSTAT"], [0, 0, 1, "c.TMC2225_HEND_MASK", "TMC2225_HEND_MASK"], [0, 0, 1, "c.TMC2225_HEND_SHIFT", "TMC2225_HEND_SHIFT"], [0, 0, 1, "c.TMC2225_HSTRT_MASK", "TMC2225_HSTRT_MASK"], [0, 0, 1, "c.TMC2225_HSTRT_SHIFT", "TMC2225_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2225_IFCNT", "TMC2225_IFCNT"], [0, 0, 1, "c.TMC2225_IFCNT_MASK", "TMC2225_IFCNT_MASK"], [0, 0, 1, "c.TMC2225_IFCNT_SHIFT", "TMC2225_IFCNT_SHIFT"], [0, 0, 1, "c.TMC2225_IHOLDDELAY_MASK", "TMC2225_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2225_IHOLDDELAY_SHIFT", "TMC2225_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2225_IHOLD_IRUN", "TMC2225_IHOLD_IRUN"], [0, 0, 1, "c.TMC2225_IHOLD_MASK", "TMC2225_IHOLD_MASK"], [0, 0, 1, "c.TMC2225_IHOLD_SHIFT", "TMC2225_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2225_INDEX_OTPW_MASK", "TMC2225_INDEX_OTPW_MASK"], [0, 0, 1, "c.TMC2225_INDEX_OTPW_SHIFT", "TMC2225_INDEX_OTPW_SHIFT"], [0, 0, 1, "c.TMC2225_INDEX_STEP_MASK", "TMC2225_INDEX_STEP_MASK"], [0, 0, 1, "c.TMC2225_INDEX_STEP_SHIFT", "TMC2225_INDEX_STEP_SHIFT"], [0, 0, 1, "c.TMC2225_INTERNAL_RSENSE_MASK", "TMC2225_INTERNAL_RSENSE_MASK"], [0, 0, 1, "c.TMC2225_INTERNAL_RSENSE_SHIFT", "TMC2225_INTERNAL_RSENSE_SHIFT"], [0, 0, 1, "c.TMC2225_INTPOL_MASK", "TMC2225_INTPOL_MASK"], [0, 0, 1, "c.TMC2225_INTPOL_SHIFT", "TMC2225_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2225_IOIN", "TMC2225_IOIN"], [0, 0, 1, "c.TMC2225_IRUN_MASK", "TMC2225_IRUN_MASK"], [0, 0, 1, "c.TMC2225_IRUN_SHIFT", "TMC2225_IRUN_SHIFT"], [0, 0, 1, "c.TMC2225_I_SCALE_ANALOG_MASK", "TMC2225_I_SCALE_ANALOG_MASK"], [0, 0, 1, "c.TMC2225_I_SCALE_ANALOG_SHIFT", "TMC2225_I_SCALE_ANALOG_SHIFT"], [0, 0, 1, "c.TMC2225_MAX_ACCELERATION", "TMC2225_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2225_MAX_VELOCITY", "TMC2225_MAX_VELOCITY"], [0, 0, 1, "c.TMC2225_MOTORS", "TMC2225_MOTORS"], [0, 0, 1, "c.TMC2225_MRES_MASK", "TMC2225_MRES_MASK"], [0, 0, 1, "c.TMC2225_MRES_SHIFT", "TMC2225_MRES_SHIFT"], [0, 0, 1, "c.TMC2225_MS1_MASK", "TMC2225_MS1_MASK"], [0, 0, 1, "c.TMC2225_MS1_SHIFT", "TMC2225_MS1_SHIFT"], [0, 0, 1, "c.TMC2225_MS2_MASK", "TMC2225_MS2_MASK"], [0, 0, 1, "c.TMC2225_MS2_SHIFT", "TMC2225_MS2_SHIFT"], [0, 0, 1, "c.TMC2225_MSCNT", "TMC2225_MSCNT"], [0, 0, 1, "c.TMC2225_MSCNT_MASK", "TMC2225_MSCNT_MASK"], [0, 0, 1, "c.TMC2225_MSCNT_SHIFT", "TMC2225_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2225_MSCURACT", "TMC2225_MSCURACT"], [0, 0, 1, "c.TMC2225_MSTEP_REG_SELECT_MASK", "TMC2225_MSTEP_REG_SELECT_MASK"], [0, 0, 1, "c.TMC2225_MSTEP_REG_SELECT_SHIFT", "TMC2225_MSTEP_REG_SELECT_SHIFT"], [0, 0, 1, "c.TMC2225_MULTISTEP_FILT_MASK", "TMC2225_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC2225_MULTISTEP_FILT_SHIFT", "TMC2225_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC2225_OLA_MASK", "TMC2225_OLA_MASK"], [0, 0, 1, "c.TMC2225_OLA_SHIFT", "TMC2225_OLA_SHIFT"], [0, 0, 1, "c.TMC2225_OLB_MASK", "TMC2225_OLB_MASK"], [0, 0, 1, "c.TMC2225_OLB_SHIFT", "TMC2225_OLB_SHIFT"], [0, 0, 1, "c.TMC2225_OTP0_BYTE_0_READ_DATA_MASK", "TMC2225_OTP0_BYTE_0_READ_DATA_MASK"], [0, 0, 1, "c.TMC2225_OTP0_BYTE_0_READ_DATA_SHIFT", "TMC2225_OTP0_BYTE_0_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2225_OTP1_BYTE_1_READ_DATA_MASK", "TMC2225_OTP1_BYTE_1_READ_DATA_MASK"], [0, 0, 1, "c.TMC2225_OTP1_BYTE_1_READ_DATA_SHIFT", "TMC2225_OTP1_BYTE_1_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2225_OTP2_BYTE_2_READ_DATA_MASK", "TMC2225_OTP2_BYTE_2_READ_DATA_MASK"], [0, 0, 1, "c.TMC2225_OTP2_BYTE_2_READ_DATA_SHIFT", "TMC2225_OTP2_BYTE_2_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2225_OTPBIT_MASK", "TMC2225_OTPBIT_MASK"], [0, 0, 1, "c.TMC2225_OTPBIT_SHIFT", "TMC2225_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC2225_OTPBYTE_MASK", "TMC2225_OTPBYTE_MASK"], [0, 0, 1, "c.TMC2225_OTPBYTE_SHIFT", "TMC2225_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC2225_OTPMAGIC_MASK", "TMC2225_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC2225_OTPMAGIC_SHIFT", "TMC2225_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC2225_OTPW_MASK", "TMC2225_OTPW_MASK"], [0, 0, 1, "c.TMC2225_OTPW_SHIFT", "TMC2225_OTPW_SHIFT"], [0, 0, 1, "c.TMC2225_OTP_PROG", "TMC2225_OTP_PROG"], [0, 0, 1, "c.TMC2225_OTP_READ", "TMC2225_OTP_READ"], [0, 0, 1, "c.TMC2225_OTTRIM_MASK", "TMC2225_OTTRIM_MASK"], [0, 0, 1, "c.TMC2225_OTTRIM_SHIFT", "TMC2225_OTTRIM_SHIFT"], [0, 0, 1, "c.TMC2225_OT_MASK", "TMC2225_OT_MASK"], [0, 0, 1, "c.TMC2225_OT_SHIFT", "TMC2225_OT_SHIFT"], [0, 0, 1, "c.TMC2225_PDN_DISABLE_MASK", "TMC2225_PDN_DISABLE_MASK"], [0, 0, 1, "c.TMC2225_PDN_DISABLE_SHIFT", "TMC2225_PDN_DISABLE_SHIFT"], [0, 0, 1, "c.TMC2225_PDN_UART_MASK", "TMC2225_PDN_UART_MASK"], [0, 0, 1, "c.TMC2225_PDN_UART_SHIFT", "TMC2225_PDN_UART_SHIFT"], [0, 0, 1, "c.TMC2225_PWMCONF", "TMC2225_PWMCONF"], [0, 0, 1, "c.TMC2225_PWMSCALE", "TMC2225_PWMSCALE"], [0, 0, 1, "c.TMC2225_PWM_AUTO", "TMC2225_PWM_AUTO"], [0, 0, 1, "c.TMC2225_PWM_AUTOGRAD_MASK", "TMC2225_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC2225_PWM_AUTOGRAD_SHIFT", "TMC2225_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_AUTOSCALE_MASK", "TMC2225_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2225_PWM_AUTOSCALE_SHIFT", "TMC2225_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_FREQ_MASK", "TMC2225_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2225_PWM_FREQ_SHIFT", "TMC2225_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_GRAD_AUTO_MASK", "TMC2225_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC2225_PWM_GRAD_AUTO_SHIFT", "TMC2225_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_GRAD_MASK", "TMC2225_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2225_PWM_GRAD_SHIFT", "TMC2225_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_LIM_MASK", "TMC2225_PWM_LIM_MASK"], [0, 0, 1, "c.TMC2225_PWM_LIM_SHIFT", "TMC2225_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_OFS_AUTO_MASK", "TMC2225_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC2225_PWM_OFS_AUTO_SHIFT", "TMC2225_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_OFS_MASK", "TMC2225_PWM_OFS_MASK"], [0, 0, 1, "c.TMC2225_PWM_OFS_SHIFT", "TMC2225_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_REG_MASK", "TMC2225_PWM_REG_MASK"], [0, 0, 1, "c.TMC2225_PWM_REG_SHIFT", "TMC2225_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_SCALE_AUTO_MASK", "TMC2225_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC2225_PWM_SCALE_AUTO_SHIFT", "TMC2225_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC2225_PWM_SCALE_SUM_MASK", "TMC2225_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC2225_PWM_SCALE_SUM_SHIFT", "TMC2225_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC2225_REGISTER_COUNT", "TMC2225_REGISTER_COUNT"], [0, 0, 1, "c.TMC2225_RESET_MASK", "TMC2225_RESET_MASK"], [0, 0, 1, "c.TMC2225_RESET_SHIFT", "TMC2225_RESET_SHIFT"], [0, 0, 1, "c.TMC2225_S2GA_MASK", "TMC2225_S2GA_MASK"], [0, 0, 1, "c.TMC2225_S2GA_SHIFT", "TMC2225_S2GA_SHIFT"], [0, 0, 1, "c.TMC2225_S2GB_MASK", "TMC2225_S2GB_MASK"], [0, 0, 1, "c.TMC2225_S2GB_SHIFT", "TMC2225_S2GB_SHIFT"], [0, 0, 1, "c.TMC2225_S2VSA_MASK", "TMC2225_S2VSA_MASK"], [0, 0, 1, "c.TMC2225_S2VSA_SHIFT", "TMC2225_S2VSA_SHIFT"], [0, 0, 1, "c.TMC2225_S2VSB_MASK", "TMC2225_S2VSB_MASK"], [0, 0, 1, "c.TMC2225_S2VSB_SHIFT", "TMC2225_S2VSB_SHIFT"], [0, 0, 1, "c.TMC2225_SEL_A_MASK", "TMC2225_SEL_A_MASK"], [0, 0, 1, "c.TMC2225_SEL_A_SHIFT", "TMC2225_SEL_A_SHIFT"], [0, 0, 1, "c.TMC2225_SHAFT_MASK", "TMC2225_SHAFT_MASK"], [0, 0, 1, "c.TMC2225_SHAFT_SHIFT", "TMC2225_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2225_SLAVECONF", "TMC2225_SLAVECONF"], [0, 0, 1, "c.TMC2225_SLAVECONF_MASK", "TMC2225_SLAVECONF_MASK"], [0, 0, 1, "c.TMC2225_SLAVECONF_SHIFT", "TMC2225_SLAVECONF_SHIFT"], [0, 0, 1, "c.TMC2225_STEALTH_MASK", "TMC2225_STEALTH_MASK"], [0, 0, 1, "c.TMC2225_STEALTH_SHIFT", "TMC2225_STEALTH_SHIFT"], [0, 0, 1, "c.TMC2225_STEP_MASK", "TMC2225_STEP_MASK"], [0, 0, 1, "c.TMC2225_STEP_SHIFT", "TMC2225_STEP_SHIFT"], [0, 0, 1, "c.TMC2225_STST_MASK", "TMC2225_STST_MASK"], [0, 0, 1, "c.TMC2225_STST_SHIFT", "TMC2225_STST_SHIFT"], [0, 0, 1, "c.TMC2225_T120_MASK", "TMC2225_T120_MASK"], [0, 0, 1, "c.TMC2225_T120_SHIFT", "TMC2225_T120_SHIFT"], [0, 0, 1, "c.TMC2225_T143_MASK", "TMC2225_T143_MASK"], [0, 0, 1, "c.TMC2225_T143_SHIFT", "TMC2225_T143_SHIFT"], [0, 0, 1, "c.TMC2225_T150_MASK", "TMC2225_T150_MASK"], [0, 0, 1, "c.TMC2225_T150_SHIFT", "TMC2225_T150_SHIFT"], [0, 0, 1, "c.TMC2225_T157_MASK", "TMC2225_T157_MASK"], [0, 0, 1, "c.TMC2225_T157_SHIFT", "TMC2225_T157_SHIFT"], [0, 0, 1, "c.TMC2225_TBL_MASK", "TMC2225_TBL_MASK"], [0, 0, 1, "c.TMC2225_TBL_SHIFT", "TMC2225_TBL_SHIFT"], [0, 0, 1, "c.TMC2225_TEST_MODE_MASK", "TMC2225_TEST_MODE_MASK"], [0, 0, 1, "c.TMC2225_TEST_MODE_SHIFT", "TMC2225_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC2225_TOFF_MASK", "TMC2225_TOFF_MASK"], [0, 0, 1, "c.TMC2225_TOFF_SHIFT", "TMC2225_TOFF_SHIFT"], [0, 0, 1, "c.TMC2225_TPOWERDOWN", "TMC2225_TPOWERDOWN"], [0, 0, 1, "c.TMC2225_TPOWERDOWN_MASK", "TMC2225_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2225_TPOWERDOWN_SHIFT", "TMC2225_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2225_TPWMTHRS", "TMC2225_TPWMTHRS"], [0, 0, 1, "c.TMC2225_TPWMTHRS_MASK", "TMC2225_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC2225_TPWMTHRS_SHIFT", "TMC2225_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC2225_TSTEP", "TMC2225_TSTEP"], [0, 0, 1, "c.TMC2225_TSTEP_MASK", "TMC2225_TSTEP_MASK"], [0, 0, 1, "c.TMC2225_TSTEP_SHIFT", "TMC2225_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2225_UV_CP_MASK", "TMC2225_UV_CP_MASK"], [0, 0, 1, "c.TMC2225_UV_CP_SHIFT", "TMC2225_UV_CP_SHIFT"], [0, 0, 1, "c.TMC2225_VACTUAL", "TMC2225_VACTUAL"], [0, 0, 1, "c.TMC2225_VACTUAL_MASK", "TMC2225_VACTUAL_MASK"], [0, 0, 1, "c.TMC2225_VACTUAL_SHIFT", "TMC2225_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC2225_VERSION_MASK", "TMC2225_VERSION_MASK"], [0, 0, 1, "c.TMC2225_VERSION_SHIFT", "TMC2225_VERSION_SHIFT"], [0, 0, 1, "c.TMC2225_VSENSE_MASK", "TMC2225_VSENSE_MASK"], [0, 0, 1, "c.TMC2225_VSENSE_SHIFT", "TMC2225_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2225_WRITE_BIT", "TMC2225_WRITE_BIT"], [0, 0, 1, "c.TMC2226_ADDRESS_MASK", "TMC2226_ADDRESS_MASK"], [0, 0, 1, "c.TMC2226_CHOPCONF", "TMC2226_CHOPCONF"], [0, 0, 1, "c.TMC2226_COOLCONF", "TMC2226_COOLCONF"], [0, 0, 1, "c.TMC2226_CS_ACTUAL_MASK", "TMC2226_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2226_CS_ACTUAL_SHIFT", "TMC2226_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2226_CUR_A_MASK", "TMC2226_CUR_A_MASK"], [0, 0, 1, "c.TMC2226_CUR_A_SHIFT", "TMC2226_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2226_CUR_B_MASK", "TMC2226_CUR_B_MASK"], [0, 0, 1, "c.TMC2226_CUR_B_SHIFT", "TMC2226_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2226_DEDGE_MASK", "TMC2226_DEDGE_MASK"], [0, 0, 1, "c.TMC2226_DEDGE_SHIFT", "TMC2226_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2226_DIAG_MASK", "TMC2226_DIAG_MASK"], [0, 0, 1, "c.TMC2226_DIAG_SHIFT", "TMC2226_DIAG_SHIFT"], [0, 0, 1, "c.TMC2226_DIR_MASK", "TMC2226_DIR_MASK"], [0, 0, 1, "c.TMC2226_DIR_SHIFT", "TMC2226_DIR_SHIFT"], [0, 0, 1, "c.TMC2226_DISS2G_MASK", "TMC2226_DISS2G_MASK"], [0, 0, 1, "c.TMC2226_DISS2G_SHIFT", "TMC2226_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2226_DISS2VS_MASK", "TMC2226_DISS2VS_MASK"], [0, 0, 1, "c.TMC2226_DISS2VS_SHIFT", "TMC2226_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC2226_DRVSTATUS", "TMC2226_DRVSTATUS"], [0, 0, 1, "c.TMC2226_DRV_ERR_MASK", "TMC2226_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2226_DRV_ERR_SHIFT", "TMC2226_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2226_ENN_MASK", "TMC2226_ENN_MASK"], [0, 0, 1, "c.TMC2226_ENN_SHIFT", "TMC2226_ENN_SHIFT"], [0, 0, 1, "c.TMC2226_EN_SPREADCYCLE_MASK", "TMC2226_EN_SPREADCYCLE_MASK"], [0, 0, 1, "c.TMC2226_EN_SPREADCYCLE_SHIFT", "TMC2226_EN_SPREADCYCLE_SHIFT"], [0, 0, 1, "c.TMC2226_FACTORY_CONF", "TMC2226_FACTORY_CONF"], [0, 0, 1, "c.TMC2226_FCLKTRIM_MASK", "TMC2226_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC2226_FCLKTRIM_SHIFT", "TMC2226_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC2226_FIELD_READ", "TMC2226_FIELD_READ"], [0, 0, 1, "c.TMC2226_FIELD_UPDATE", "TMC2226_FIELD_UPDATE"], [0, 0, 1, "c.TMC2226_FREEWHEEL_MASK", "TMC2226_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2226_FREEWHEEL_SHIFT", "TMC2226_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2226_GCONF", "TMC2226_GCONF"], [0, 0, 1, "c.TMC2226_GSTAT", "TMC2226_GSTAT"], [0, 0, 1, "c.TMC2226_HEND_MASK", "TMC2226_HEND_MASK"], [0, 0, 1, "c.TMC2226_HEND_SHIFT", "TMC2226_HEND_SHIFT"], [0, 0, 1, "c.TMC2226_HSTRT_MASK", "TMC2226_HSTRT_MASK"], [0, 0, 1, "c.TMC2226_HSTRT_SHIFT", "TMC2226_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2226_IFCNT", "TMC2226_IFCNT"], [0, 0, 1, "c.TMC2226_IFCNT_MASK", "TMC2226_IFCNT_MASK"], [0, 0, 1, "c.TMC2226_IFCNT_SHIFT", "TMC2226_IFCNT_SHIFT"], [0, 0, 1, "c.TMC2226_IHOLDDELAY_MASK", "TMC2226_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2226_IHOLDDELAY_SHIFT", "TMC2226_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2226_IHOLD_IRUN", "TMC2226_IHOLD_IRUN"], [0, 0, 1, "c.TMC2226_IHOLD_MASK", "TMC2226_IHOLD_MASK"], [0, 0, 1, "c.TMC2226_IHOLD_SHIFT", "TMC2226_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2226_INDEX_OTPW_MASK", "TMC2226_INDEX_OTPW_MASK"], [0, 0, 1, "c.TMC2226_INDEX_OTPW_SHIFT", "TMC2226_INDEX_OTPW_SHIFT"], [0, 0, 1, "c.TMC2226_INDEX_STEP_MASK", "TMC2226_INDEX_STEP_MASK"], [0, 0, 1, "c.TMC2226_INDEX_STEP_SHIFT", "TMC2226_INDEX_STEP_SHIFT"], [0, 0, 1, "c.TMC2226_INTERNAL_RSENSE_MASK", "TMC2226_INTERNAL_RSENSE_MASK"], [0, 0, 1, "c.TMC2226_INTERNAL_RSENSE_SHIFT", "TMC2226_INTERNAL_RSENSE_SHIFT"], [0, 0, 1, "c.TMC2226_INTPOL_MASK", "TMC2226_INTPOL_MASK"], [0, 0, 1, "c.TMC2226_INTPOL_SHIFT", "TMC2226_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2226_IOIN", "TMC2226_IOIN"], [0, 0, 1, "c.TMC2226_IRUN_MASK", "TMC2226_IRUN_MASK"], [0, 0, 1, "c.TMC2226_IRUN_SHIFT", "TMC2226_IRUN_SHIFT"], [0, 0, 1, "c.TMC2226_I_SCALE_ANALOG_MASK", "TMC2226_I_SCALE_ANALOG_MASK"], [0, 0, 1, "c.TMC2226_I_SCALE_ANALOG_SHIFT", "TMC2226_I_SCALE_ANALOG_SHIFT"], [0, 0, 1, "c.TMC2226_MAX_ACCELERATION", "TMC2226_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2226_MAX_VELOCITY", "TMC2226_MAX_VELOCITY"], [0, 0, 1, "c.TMC2226_MOTORS", "TMC2226_MOTORS"], [0, 0, 1, "c.TMC2226_MRES_MASK", "TMC2226_MRES_MASK"], [0, 0, 1, "c.TMC2226_MRES_SHIFT", "TMC2226_MRES_SHIFT"], [0, 0, 1, "c.TMC2226_MS1_MASK", "TMC2226_MS1_MASK"], [0, 0, 1, "c.TMC2226_MS1_SHIFT", "TMC2226_MS1_SHIFT"], [0, 0, 1, "c.TMC2226_MS2_MASK", "TMC2226_MS2_MASK"], [0, 0, 1, "c.TMC2226_MS2_SHIFT", "TMC2226_MS2_SHIFT"], [0, 0, 1, "c.TMC2226_MSCNT", "TMC2226_MSCNT"], [0, 0, 1, "c.TMC2226_MSCNT_MASK", "TMC2226_MSCNT_MASK"], [0, 0, 1, "c.TMC2226_MSCNT_SHIFT", "TMC2226_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2226_MSCURACT", "TMC2226_MSCURACT"], [0, 0, 1, "c.TMC2226_MSTEP_REG_SELECT_MASK", "TMC2226_MSTEP_REG_SELECT_MASK"], [0, 0, 1, "c.TMC2226_MSTEP_REG_SELECT_SHIFT", "TMC2226_MSTEP_REG_SELECT_SHIFT"], [0, 0, 1, "c.TMC2226_MULTISTEP_FILT_MASK", "TMC2226_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC2226_MULTISTEP_FILT_SHIFT", "TMC2226_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC2226_OLA_MASK", "TMC2226_OLA_MASK"], [0, 0, 1, "c.TMC2226_OLA_SHIFT", "TMC2226_OLA_SHIFT"], [0, 0, 1, "c.TMC2226_OLB_MASK", "TMC2226_OLB_MASK"], [0, 0, 1, "c.TMC2226_OLB_SHIFT", "TMC2226_OLB_SHIFT"], [0, 0, 1, "c.TMC2226_OTP0_BYTE_0_READ_DATA_MASK", "TMC2226_OTP0_BYTE_0_READ_DATA_MASK"], [0, 0, 1, "c.TMC2226_OTP0_BYTE_0_READ_DATA_SHIFT", "TMC2226_OTP0_BYTE_0_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2226_OTP1_BYTE_1_READ_DATA_MASK", "TMC2226_OTP1_BYTE_1_READ_DATA_MASK"], [0, 0, 1, "c.TMC2226_OTP1_BYTE_1_READ_DATA_SHIFT", "TMC2226_OTP1_BYTE_1_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2226_OTP2_BYTE_2_READ_DATA_MASK", "TMC2226_OTP2_BYTE_2_READ_DATA_MASK"], [0, 0, 1, "c.TMC2226_OTP2_BYTE_2_READ_DATA_SHIFT", "TMC2226_OTP2_BYTE_2_READ_DATA_SHIFT"], [0, 0, 1, "c.TMC2226_OTPBIT_MASK", "TMC2226_OTPBIT_MASK"], [0, 0, 1, "c.TMC2226_OTPBIT_SHIFT", "TMC2226_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC2226_OTPBYTE_MASK", "TMC2226_OTPBYTE_MASK"], [0, 0, 1, "c.TMC2226_OTPBYTE_SHIFT", "TMC2226_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC2226_OTPMAGIC_MASK", "TMC2226_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC2226_OTPMAGIC_SHIFT", "TMC2226_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC2226_OTPW_MASK", "TMC2226_OTPW_MASK"], [0, 0, 1, "c.TMC2226_OTPW_SHIFT", "TMC2226_OTPW_SHIFT"], [0, 0, 1, "c.TMC2226_OTP_PROG", "TMC2226_OTP_PROG"], [0, 0, 1, "c.TMC2226_OTP_READ", "TMC2226_OTP_READ"], [0, 0, 1, "c.TMC2226_OTTRIM_MASK", "TMC2226_OTTRIM_MASK"], [0, 0, 1, "c.TMC2226_OTTRIM_SHIFT", "TMC2226_OTTRIM_SHIFT"], [0, 0, 1, "c.TMC2226_OT_MASK", "TMC2226_OT_MASK"], [0, 0, 1, "c.TMC2226_OT_SHIFT", "TMC2226_OT_SHIFT"], [0, 0, 1, "c.TMC2226_PDN_DISABLE_MASK", "TMC2226_PDN_DISABLE_MASK"], [0, 0, 1, "c.TMC2226_PDN_DISABLE_SHIFT", "TMC2226_PDN_DISABLE_SHIFT"], [0, 0, 1, "c.TMC2226_PDN_UART_MASK", "TMC2226_PDN_UART_MASK"], [0, 0, 1, "c.TMC2226_PDN_UART_SHIFT", "TMC2226_PDN_UART_SHIFT"], [0, 0, 1, "c.TMC2226_PWMCONF", "TMC2226_PWMCONF"], [0, 0, 1, "c.TMC2226_PWMSCALE", "TMC2226_PWMSCALE"], [0, 0, 1, "c.TMC2226_PWM_AUTO", "TMC2226_PWM_AUTO"], [0, 0, 1, "c.TMC2226_PWM_AUTOGRAD_MASK", "TMC2226_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC2226_PWM_AUTOGRAD_SHIFT", "TMC2226_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_AUTOSCALE_MASK", "TMC2226_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2226_PWM_AUTOSCALE_SHIFT", "TMC2226_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_FREQ_MASK", "TMC2226_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2226_PWM_FREQ_SHIFT", "TMC2226_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_GRAD_AUTO_MASK", "TMC2226_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC2226_PWM_GRAD_AUTO_SHIFT", "TMC2226_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_GRAD_MASK", "TMC2226_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2226_PWM_GRAD_SHIFT", "TMC2226_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_LIM_MASK", "TMC2226_PWM_LIM_MASK"], [0, 0, 1, "c.TMC2226_PWM_LIM_SHIFT", "TMC2226_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_OFS_AUTO_MASK", "TMC2226_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC2226_PWM_OFS_AUTO_SHIFT", "TMC2226_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_OFS_MASK", "TMC2226_PWM_OFS_MASK"], [0, 0, 1, "c.TMC2226_PWM_OFS_SHIFT", "TMC2226_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_REG_MASK", "TMC2226_PWM_REG_MASK"], [0, 0, 1, "c.TMC2226_PWM_REG_SHIFT", "TMC2226_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_SCALE_AUTO_MASK", "TMC2226_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC2226_PWM_SCALE_AUTO_SHIFT", "TMC2226_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC2226_PWM_SCALE_SUM_MASK", "TMC2226_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC2226_PWM_SCALE_SUM_SHIFT", "TMC2226_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC2226_REGISTER_COUNT", "TMC2226_REGISTER_COUNT"], [0, 0, 1, "c.TMC2226_RESET_MASK", "TMC2226_RESET_MASK"], [0, 0, 1, "c.TMC2226_RESET_SHIFT", "TMC2226_RESET_SHIFT"], [0, 0, 1, "c.TMC2226_S2GA_MASK", "TMC2226_S2GA_MASK"], [0, 0, 1, "c.TMC2226_S2GA_SHIFT", "TMC2226_S2GA_SHIFT"], [0, 0, 1, "c.TMC2226_S2GB_MASK", "TMC2226_S2GB_MASK"], [0, 0, 1, "c.TMC2226_S2GB_SHIFT", "TMC2226_S2GB_SHIFT"], [0, 0, 1, "c.TMC2226_S2VSA_MASK", "TMC2226_S2VSA_MASK"], [0, 0, 1, "c.TMC2226_S2VSA_SHIFT", "TMC2226_S2VSA_SHIFT"], [0, 0, 1, "c.TMC2226_S2VSB_MASK", "TMC2226_S2VSB_MASK"], [0, 0, 1, "c.TMC2226_S2VSB_SHIFT", "TMC2226_S2VSB_SHIFT"], [0, 0, 1, "c.TMC2226_SEDN_MASK", "TMC2226_SEDN_MASK"], [0, 0, 1, "c.TMC2226_SEDN_SHIFT", "TMC2226_SEDN_SHIFT"], [0, 0, 1, "c.TMC2226_SEIMIN_MASK", "TMC2226_SEIMIN_MASK"], [0, 0, 1, "c.TMC2226_SEIMIN_SHIFT", "TMC2226_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC2226_SEL_A_MASK", "TMC2226_SEL_A_MASK"], [0, 0, 1, "c.TMC2226_SEL_A_SHIFT", "TMC2226_SEL_A_SHIFT"], [0, 0, 1, "c.TMC2226_SEMAX_MASK", "TMC2226_SEMAX_MASK"], [0, 0, 1, "c.TMC2226_SEMAX_SHIFT", "TMC2226_SEMAX_SHIFT"], [0, 0, 1, "c.TMC2226_SEMIN_MASK", "TMC2226_SEMIN_MASK"], [0, 0, 1, "c.TMC2226_SEMIN_SHIFT", "TMC2226_SEMIN_SHIFT"], [0, 0, 1, "c.TMC2226_SEUP_MASK", "TMC2226_SEUP_MASK"], [0, 0, 1, "c.TMC2226_SEUP_SHIFT", "TMC2226_SEUP_SHIFT"], [0, 0, 1, "c.TMC2226_SGTHRS", "TMC2226_SGTHRS"], [0, 0, 1, "c.TMC2226_SG_RESULT", "TMC2226_SG_RESULT"], [0, 0, 1, "c.TMC2226_SHAFT_MASK", "TMC2226_SHAFT_MASK"], [0, 0, 1, "c.TMC2226_SHAFT_SHIFT", "TMC2226_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2226_SLAVECONF", "TMC2226_SLAVECONF"], [0, 0, 1, "c.TMC2226_SLAVECONF_MASK", "TMC2226_SLAVECONF_MASK"], [0, 0, 1, "c.TMC2226_SLAVECONF_SHIFT", "TMC2226_SLAVECONF_SHIFT"], [0, 0, 1, "c.TMC2226_STEALTH_MASK", "TMC2226_STEALTH_MASK"], [0, 0, 1, "c.TMC2226_STEALTH_SHIFT", "TMC2226_STEALTH_SHIFT"], [0, 0, 1, "c.TMC2226_STEP_MASK", "TMC2226_STEP_MASK"], [0, 0, 1, "c.TMC2226_STEP_SHIFT", "TMC2226_STEP_SHIFT"], [0, 0, 1, "c.TMC2226_STST_MASK", "TMC2226_STST_MASK"], [0, 0, 1, "c.TMC2226_STST_SHIFT", "TMC2226_STST_SHIFT"], [0, 0, 1, "c.TMC2226_T120_MASK", "TMC2226_T120_MASK"], [0, 0, 1, "c.TMC2226_T120_SHIFT", "TMC2226_T120_SHIFT"], [0, 0, 1, "c.TMC2226_T143_MASK", "TMC2226_T143_MASK"], [0, 0, 1, "c.TMC2226_T143_SHIFT", "TMC2226_T143_SHIFT"], [0, 0, 1, "c.TMC2226_T150_MASK", "TMC2226_T150_MASK"], [0, 0, 1, "c.TMC2226_T150_SHIFT", "TMC2226_T150_SHIFT"], [0, 0, 1, "c.TMC2226_T157_MASK", "TMC2226_T157_MASK"], [0, 0, 1, "c.TMC2226_T157_SHIFT", "TMC2226_T157_SHIFT"], [0, 0, 1, "c.TMC2226_TBL_MASK", "TMC2226_TBL_MASK"], [0, 0, 1, "c.TMC2226_TBL_SHIFT", "TMC2226_TBL_SHIFT"], [0, 0, 1, "c.TMC2226_TCOOLTHRS", "TMC2226_TCOOLTHRS"], [0, 0, 1, "c.TMC2226_TEST_MODE_MASK", "TMC2226_TEST_MODE_MASK"], [0, 0, 1, "c.TMC2226_TEST_MODE_SHIFT", "TMC2226_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC2226_TOFF_MASK", "TMC2226_TOFF_MASK"], [0, 0, 1, "c.TMC2226_TOFF_SHIFT", "TMC2226_TOFF_SHIFT"], [0, 0, 1, "c.TMC2226_TPOWERDOWN", "TMC2226_TPOWERDOWN"], [0, 0, 1, "c.TMC2226_TPOWERDOWN_MASK", "TMC2226_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2226_TPOWERDOWN_SHIFT", "TMC2226_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2226_TPWMTHRS", "TMC2226_TPWMTHRS"], [0, 0, 1, "c.TMC2226_TPWMTHRS_MASK", "TMC2226_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC2226_TPWMTHRS_SHIFT", "TMC2226_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC2226_TSTEP", "TMC2226_TSTEP"], [0, 0, 1, "c.TMC2226_TSTEP_MASK", "TMC2226_TSTEP_MASK"], [0, 0, 1, "c.TMC2226_TSTEP_SHIFT", "TMC2226_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2226_UV_CP_MASK", "TMC2226_UV_CP_MASK"], [0, 0, 1, "c.TMC2226_UV_CP_SHIFT", "TMC2226_UV_CP_SHIFT"], [0, 0, 1, "c.TMC2226_VACTUAL", "TMC2226_VACTUAL"], [0, 0, 1, "c.TMC2226_VACTUAL_MASK", "TMC2226_VACTUAL_MASK"], [0, 0, 1, "c.TMC2226_VACTUAL_SHIFT", "TMC2226_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC2226_VERSION_MASK", "TMC2226_VERSION_MASK"], [0, 0, 1, "c.TMC2226_VERSION_SHIFT", "TMC2226_VERSION_SHIFT"], [0, 0, 1, "c.TMC2226_VSENSE_MASK", "TMC2226_VSENSE_MASK"], [0, 0, 1, "c.TMC2226_VSENSE_SHIFT", "TMC2226_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2226_WRITE_BIT", "TMC2226_WRITE_BIT"], [0, 0, 1, "c.TMC2240_ADC_AIN_MASK", "TMC2240_ADC_AIN_MASK"], [0, 0, 1, "c.TMC2240_ADC_AIN_SHIFT", "TMC2240_ADC_AIN_SHIFT"], [0, 0, 1, "c.TMC2240_ADC_ERR_MASK", "TMC2240_ADC_ERR_MASK"], [0, 0, 1, "c.TMC2240_ADC_ERR_SHIFT", "TMC2240_ADC_ERR_SHIFT"], [0, 0, 1, "c.TMC2240_ADC_TEMP", "TMC2240_ADC_TEMP"], [0, 0, 1, "c.TMC2240_ADC_TEMP_MASK", "TMC2240_ADC_TEMP_MASK"], [0, 0, 1, "c.TMC2240_ADC_TEMP_SHIFT", "TMC2240_ADC_TEMP_SHIFT"], [0, 0, 1, "c.TMC2240_ADC_VSUPPLY_AIN", "TMC2240_ADC_VSUPPLY_AIN"], [0, 0, 1, "c.TMC2240_ADC_VSUPPLY_MASK", "TMC2240_ADC_VSUPPLY_MASK"], [0, 0, 1, "c.TMC2240_ADC_VSUPPLY_SHIFT", "TMC2240_ADC_VSUPPLY_SHIFT"], [0, 0, 1, "c.TMC2240_ADDRESS_MASK", "TMC2240_ADDRESS_MASK"], [0, 0, 1, "c.TMC2240_CHM_MASK", "TMC2240_CHM_MASK"], [0, 0, 1, "c.TMC2240_CHM_SHIFT", "TMC2240_CHM_SHIFT"], [0, 0, 1, "c.TMC2240_CHOPCONF", "TMC2240_CHOPCONF"], [0, 0, 1, "c.TMC2240_CLR_CONT_MASK", "TMC2240_CLR_CONT_MASK"], [0, 0, 1, "c.TMC2240_CLR_CONT_SHIFT", "TMC2240_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC2240_CLR_ENC_X_MASK", "TMC2240_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC2240_CLR_ENC_X_SHIFT", "TMC2240_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC2240_CLR_ONCE_MASK", "TMC2240_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC2240_CLR_ONCE_SHIFT", "TMC2240_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC2240_COMP_A1_A2_MASK", "TMC2240_COMP_A1_A2_MASK"], [0, 0, 1, "c.TMC2240_COMP_A1_A2_SHIFT", "TMC2240_COMP_A1_A2_SHIFT"], [0, 0, 1, "c.TMC2240_COMP_A_MASK", "TMC2240_COMP_A_MASK"], [0, 0, 1, "c.TMC2240_COMP_A_SHIFT", "TMC2240_COMP_A_SHIFT"], [0, 0, 1, "c.TMC2240_COMP_B1_B2_MASK", "TMC2240_COMP_B1_B2_MASK"], [0, 0, 1, "c.TMC2240_COMP_B1_B2_SHIFT", "TMC2240_COMP_B1_B2_SHIFT"], [0, 0, 1, "c.TMC2240_COMP_B_MASK", "TMC2240_COMP_B_MASK"], [0, 0, 1, "c.TMC2240_COMP_B_SHIFT", "TMC2240_COMP_B_SHIFT"], [0, 0, 1, "c.TMC2240_COOLCONF", "TMC2240_COOLCONF"], [0, 0, 1, "c.TMC2240_CS_ACTUAL_MASK", "TMC2240_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2240_CS_ACTUAL_SHIFT", "TMC2240_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2240_CURRENT_RANGE_MASK", "TMC2240_CURRENT_RANGE_MASK"], [0, 0, 1, "c.TMC2240_CURRENT_RANGE_SHIFT", "TMC2240_CURRENT_RANGE_SHIFT"], [0, 0, 1, "c.TMC2240_CUR_A_MASK", "TMC2240_CUR_A_MASK"], [0, 0, 1, "c.TMC2240_CUR_A_SHIFT", "TMC2240_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2240_CUR_B_MASK", "TMC2240_CUR_B_MASK"], [0, 0, 1, "c.TMC2240_CUR_B_SHIFT", "TMC2240_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2240_DCCTRL", "TMC2240_DCCTRL"], [0, 0, 1, "c.TMC2240_DC_SG_MASK", "TMC2240_DC_SG_MASK"], [0, 0, 1, "c.TMC2240_DC_SG_SHIFT", "TMC2240_DC_SG_SHIFT"], [0, 0, 1, "c.TMC2240_DC_TIME_MASK", "TMC2240_DC_TIME_MASK"], [0, 0, 1, "c.TMC2240_DC_TIME_SHIFT", "TMC2240_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC2240_DEDGE_MASK", "TMC2240_DEDGE_MASK"], [0, 0, 1, "c.TMC2240_DEDGE_SHIFT", "TMC2240_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2240_DEVIATION_WARN_MASK", "TMC2240_DEVIATION_WARN_MASK"], [0, 0, 1, "c.TMC2240_DEVIATION_WARN_SHIFT", "TMC2240_DEVIATION_WARN_SHIFT"], [0, 0, 1, "c.TMC2240_DIAG0_ERROR_MASK", "TMC2240_DIAG0_ERROR_MASK"], [0, 0, 1, "c.TMC2240_DIAG0_ERROR_SHIFT", "TMC2240_DIAG0_ERROR_SHIFT"], [0, 0, 1, "c.TMC2240_DIAG0_OTPW_MASK", "TMC2240_DIAG0_OTPW_MASK"], [0, 0, 1, "c.TMC2240_DIAG0_OTPW_SHIFT", "TMC2240_DIAG0_OTPW_SHIFT"], [0, 0, 1, "c.TMC2240_DIAG0_PUSHPULL_MASK", "TMC2240_DIAG0_PUSHPULL_MASK"], [0, 0, 1, "c.TMC2240_DIAG0_PUSHPULL_SHIFT", "TMC2240_DIAG0_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC2240_DIAG0_STALL_MASK", "TMC2240_DIAG0_STALL_MASK"], [0, 0, 1, "c.TMC2240_DIAG0_STALL_SHIFT", "TMC2240_DIAG0_STALL_SHIFT"], [0, 0, 1, "c.TMC2240_DIAG1_INDEX_MASK", "TMC2240_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC2240_DIAG1_INDEX_SHIFT", "TMC2240_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC2240_DIAG1_ONSTATE_MASK", "TMC2240_DIAG1_ONSTATE_MASK"], [0, 0, 1, "c.TMC2240_DIAG1_ONSTATE_SHIFT", "TMC2240_DIAG1_ONSTATE_SHIFT"], [0, 0, 1, "c.TMC2240_DIAG1_PUSHPULL_MASK", "TMC2240_DIAG1_PUSHPULL_MASK"], [0, 0, 1, "c.TMC2240_DIAG1_PUSHPULL_SHIFT", "TMC2240_DIAG1_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC2240_DIAG1_STALL_MASK", "TMC2240_DIAG1_STALL_MASK"], [0, 0, 1, "c.TMC2240_DIAG1_STALL_SHIFT", "TMC2240_DIAG1_STALL_SHIFT"], [0, 0, 1, "c.TMC2240_DIRECT_COIL_A_MASK", "TMC2240_DIRECT_COIL_A_MASK"], [0, 0, 1, "c.TMC2240_DIRECT_COIL_A_SHIFT", "TMC2240_DIRECT_COIL_A_SHIFT"], [0, 0, 1, "c.TMC2240_DIRECT_COIL_B_MASK", "TMC2240_DIRECT_COIL_B_MASK"], [0, 0, 1, "c.TMC2240_DIRECT_COIL_B_SHIFT", "TMC2240_DIRECT_COIL_B_SHIFT"], [0, 0, 1, "c.TMC2240_DIRECT_MODE", "TMC2240_DIRECT_MODE"], [0, 0, 1, "c.TMC2240_DIRECT_MODE_MASK", "TMC2240_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC2240_DIRECT_MODE_SHIFT", "TMC2240_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC2240_DISFDCC_MASK", "TMC2240_DISFDCC_MASK"], [0, 0, 1, "c.TMC2240_DISFDCC_SHIFT", "TMC2240_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC2240_DISS2G_MASK", "TMC2240_DISS2G_MASK"], [0, 0, 1, "c.TMC2240_DISS2G_SHIFT", "TMC2240_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2240_DISS2VS_MASK", "TMC2240_DISS2VS_MASK"], [0, 0, 1, "c.TMC2240_DISS2VS_SHIFT", "TMC2240_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC2240_DRVSTATUS", "TMC2240_DRVSTATUS"], [0, 0, 1, "c.TMC2240_DRV_CONF", "TMC2240_DRV_CONF"], [0, 0, 1, "c.TMC2240_DRV_ENN_MASK", "TMC2240_DRV_ENN_MASK"], [0, 0, 1, "c.TMC2240_DRV_ENN_SHIFT", "TMC2240_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC2240_DRV_ERR_MASK", "TMC2240_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2240_DRV_ERR_SHIFT", "TMC2240_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2240_EM_CLR_CONT", "TMC2240_EM_CLR_CONT"], [0, 0, 1, "c.TMC2240_EM_CLR_ONCE", "TMC2240_EM_CLR_ONCE"], [0, 0, 1, "c.TMC2240_EM_CLR_XENC", "TMC2240_EM_CLR_XENC"], [0, 0, 1, "c.TMC2240_EM_DECIMAL", "TMC2240_EM_DECIMAL"], [0, 0, 1, "c.TMC2240_EM_IGNORE_AB", "TMC2240_EM_IGNORE_AB"], [0, 0, 1, "c.TMC2240_EM_LATCH_XACT", "TMC2240_EM_LATCH_XACT"], [0, 0, 1, "c.TMC2240_EM_NEG_EDGE", "TMC2240_EM_NEG_EDGE"], [0, 0, 1, "c.TMC2240_EM_POL_A", "TMC2240_EM_POL_A"], [0, 0, 1, "c.TMC2240_EM_POL_B", "TMC2240_EM_POL_B"], [0, 0, 1, "c.TMC2240_EM_POL_N", "TMC2240_EM_POL_N"], [0, 0, 1, "c.TMC2240_EM_POS_EDGE", "TMC2240_EM_POS_EDGE"], [0, 0, 1, "c.TMC2240_ENCA_CFG5_MASK", "TMC2240_ENCA_CFG5_MASK"], [0, 0, 1, "c.TMC2240_ENCA_CFG5_SHIFT", "TMC2240_ENCA_CFG5_SHIFT"], [0, 0, 1, "c.TMC2240_ENCB_CFG4_MASK", "TMC2240_ENCB_CFG4_MASK"], [0, 0, 1, "c.TMC2240_ENCB_CFG4_SHIFT", "TMC2240_ENCB_CFG4_SHIFT"], [0, 0, 1, "c.TMC2240_ENCMODE", "TMC2240_ENCMODE"], [0, 0, 1, "c.TMC2240_ENCN_CFG6_MASK", "TMC2240_ENCN_CFG6_MASK"], [0, 0, 1, "c.TMC2240_ENCN_CFG6_SHIFT", "TMC2240_ENCN_CFG6_SHIFT"], [0, 0, 1, "c.TMC2240_ENC_CONST", "TMC2240_ENC_CONST"], [0, 0, 1, "c.TMC2240_ENC_CONST_MASK", "TMC2240_ENC_CONST_MASK"], [0, 0, 1, "c.TMC2240_ENC_CONST_SHIFT", "TMC2240_ENC_CONST_SHIFT"], [0, 0, 1, "c.TMC2240_ENC_LATCH", "TMC2240_ENC_LATCH"], [0, 0, 1, "c.TMC2240_ENC_LATCH_MASK", "TMC2240_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC2240_ENC_LATCH_SHIFT", "TMC2240_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC2240_ENC_SEL_DECIMAL_MASK", "TMC2240_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC2240_ENC_SEL_DECIMAL_SHIFT", "TMC2240_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC2240_ENC_STATUS", "TMC2240_ENC_STATUS"], [0, 0, 1, "c.TMC2240_EN_PWM_MODE_MASK", "TMC2240_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC2240_EN_PWM_MODE_SHIFT", "TMC2240_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC2240_EXT_CLK_MASK", "TMC2240_EXT_CLK_MASK"], [0, 0, 1, "c.TMC2240_EXT_CLK_SHIFT", "TMC2240_EXT_CLK_SHIFT"], [0, 0, 1, "c.TMC2240_EXT_RES_DET_MASK", "TMC2240_EXT_RES_DET_MASK"], [0, 0, 1, "c.TMC2240_EXT_RES_DET_SHIFT", "TMC2240_EXT_RES_DET_SHIFT"], [0, 0, 1, "c.TMC2240_FAST_STANDSTILL_MASK", "TMC2240_FAST_STANDSTILL_MASK"], [0, 0, 1, "c.TMC2240_FAST_STANDSTILL_SHIFT", "TMC2240_FAST_STANDSTILL_SHIFT"], [0, 0, 1, "c.TMC2240_FD3_MASK", "TMC2240_FD3_MASK"], [0, 0, 1, "c.TMC2240_FD3_SHIFT", "TMC2240_FD3_SHIFT"], [0, 0, 1, "c.TMC2240_FIELD_READ", "TMC2240_FIELD_READ"], [0, 0, 1, "c.TMC2240_FIELD_WRITE", "TMC2240_FIELD_WRITE"], [0, 0, 1, "c.TMC2240_FREEWHEEL_MASK", "TMC2240_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2240_FREEWHEEL_SHIFT", "TMC2240_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2240_FSACTIVE_MASK", "TMC2240_FSACTIVE_MASK"], [0, 0, 1, "c.TMC2240_FSACTIVE_SHIFT", "TMC2240_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC2240_GCONF", "TMC2240_GCONF"], [0, 0, 1, "c.TMC2240_GLOBALSCALER_MASK", "TMC2240_GLOBALSCALER_MASK"], [0, 0, 1, "c.TMC2240_GLOBALSCALER_SHIFT", "TMC2240_GLOBALSCALER_SHIFT"], [0, 0, 1, "c.TMC2240_GLOBAL_SCALER", "TMC2240_GLOBAL_SCALER"], [0, 0, 1, "c.TMC2240_GSTAT", "TMC2240_GSTAT"], [0, 0, 1, "c.TMC2240_HEND_OFFSET_MASK", "TMC2240_HEND_OFFSET_MASK"], [0, 0, 1, "c.TMC2240_HEND_OFFSET_SHIFT", "TMC2240_HEND_OFFSET_SHIFT"], [0, 0, 1, "c.TMC2240_HSTRT_TFD210_MASK", "TMC2240_HSTRT_TFD210_MASK"], [0, 0, 1, "c.TMC2240_HSTRT_TFD210_SHIFT", "TMC2240_HSTRT_TFD210_SHIFT"], [0, 0, 1, "c.TMC2240_IFCNT", "TMC2240_IFCNT"], [0, 0, 1, "c.TMC2240_IFCNT_MASK", "TMC2240_IFCNT_MASK"], [0, 0, 1, "c.TMC2240_IFCNT_SHIFT", "TMC2240_IFCNT_SHIFT"], [0, 0, 1, "c.TMC2240_IGNORE_AB_MASK", "TMC2240_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC2240_IGNORE_AB_SHIFT", "TMC2240_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC2240_IHOLDDELAY_MASK", "TMC2240_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2240_IHOLDDELAY_SHIFT", "TMC2240_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2240_IHOLD_IRUN", "TMC2240_IHOLD_IRUN"], [0, 0, 1, "c.TMC2240_IHOLD_MASK", "TMC2240_IHOLD_MASK"], [0, 0, 1, "c.TMC2240_IHOLD_SHIFT", "TMC2240_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2240_INTPOL_MASK", "TMC2240_INTPOL_MASK"], [0, 0, 1, "c.TMC2240_INTPOL_SHIFT", "TMC2240_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2240_IOIN", "TMC2240_IOIN"], [0, 0, 1, "c.TMC2240_IRUNDELAY_MASK", "TMC2240_IRUNDELAY_MASK"], [0, 0, 1, "c.TMC2240_IRUNDELAY_SHIFT", "TMC2240_IRUNDELAY_SHIFT"], [0, 0, 1, "c.TMC2240_IRUN_MASK", "TMC2240_IRUN_MASK"], [0, 0, 1, "c.TMC2240_IRUN_SHIFT", "TMC2240_IRUN_SHIFT"], [0, 0, 1, "c.TMC2240_LATCH_X_ACT_MASK", "TMC2240_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC2240_LATCH_X_ACT_SHIFT", "TMC2240_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC2240_MAX_ACCELERATION", "TMC2240_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2240_MAX_VELOCITY", "TMC2240_MAX_VELOCITY"], [0, 0, 1, "c.TMC2240_MODE_HOLD", "TMC2240_MODE_HOLD"], [0, 0, 1, "c.TMC2240_MODE_POSITION", "TMC2240_MODE_POSITION"], [0, 0, 1, "c.TMC2240_MODE_VELNEG", "TMC2240_MODE_VELNEG"], [0, 0, 1, "c.TMC2240_MODE_VELPOS", "TMC2240_MODE_VELPOS"], [0, 0, 1, "c.TMC2240_MOTORS", "TMC2240_MOTORS"], [0, 0, 1, "c.TMC2240_MRES_MASK", "TMC2240_MRES_MASK"], [0, 0, 1, "c.TMC2240_MRES_SHIFT", "TMC2240_MRES_SHIFT"], [0, 0, 1, "c.TMC2240_MSCNT", "TMC2240_MSCNT"], [0, 0, 1, "c.TMC2240_MSCNT_MASK", "TMC2240_MSCNT_MASK"], [0, 0, 1, "c.TMC2240_MSCNT_SHIFT", "TMC2240_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2240_MSCURACT", "TMC2240_MSCURACT"], [0, 0, 1, "c.TMC2240_MSLUT0", "TMC2240_MSLUT0"], [0, 0, 1, "c.TMC2240_MSLUT1", "TMC2240_MSLUT1"], [0, 0, 1, "c.TMC2240_MSLUT2", "TMC2240_MSLUT2"], [0, 0, 1, "c.TMC2240_MSLUT3", "TMC2240_MSLUT3"], [0, 0, 1, "c.TMC2240_MSLUT4", "TMC2240_MSLUT4"], [0, 0, 1, "c.TMC2240_MSLUT5", "TMC2240_MSLUT5"], [0, 0, 1, "c.TMC2240_MSLUT6", "TMC2240_MSLUT6"], [0, 0, 1, "c.TMC2240_MSLUT7", "TMC2240_MSLUT7"], [0, 0, 1, "c.TMC2240_MSLUTSEL", "TMC2240_MSLUTSEL"], [0, 0, 1, "c.TMC2240_MSLUTSTART", "TMC2240_MSLUTSTART"], [0, 0, 1, "c.TMC2240_MSLUT_0_MASK", "TMC2240_MSLUT_0_MASK"], [0, 0, 1, "c.TMC2240_MSLUT_0_SHIFT", "TMC2240_MSLUT_0_SHIFT"], [0, 0, 1, "c.TMC2240_MSLUT_1_MASK", "TMC2240_MSLUT_1_MASK"], [0, 0, 1, "c.TMC2240_MSLUT_1_SHIFT", "TMC2240_MSLUT_1_SHIFT"], [0, 0, 1, "c.TMC2240_MSLUT_2_MASK", "TMC2240_MSLUT_2_MASK"], [0, 0, 1, "c.TMC2240_MSLUT_2_SHIFT", "TMC2240_MSLUT_2_SHIFT"], [0, 0, 1, "c.TMC2240_MSLUT_3_MASK", "TMC2240_MSLUT_3_MASK"], [0, 0, 1, "c.TMC2240_MSLUT_3_SHIFT", "TMC2240_MSLUT_3_SHIFT"], [0, 0, 1, "c.TMC2240_MSLUT_4_MASK", "TMC2240_MSLUT_4_MASK"], [0, 0, 1, "c.TMC2240_MSLUT_4_SHIFT", "TMC2240_MSLUT_4_SHIFT"], [0, 0, 1, "c.TMC2240_MSLUT_5_MASK", "TMC2240_MSLUT_5_MASK"], [0, 0, 1, "c.TMC2240_MSLUT_5_SHIFT", "TMC2240_MSLUT_5_SHIFT"], [0, 0, 1, "c.TMC2240_MSLUT_6_MASK", "TMC2240_MSLUT_6_MASK"], [0, 0, 1, "c.TMC2240_MSLUT_6_SHIFT", "TMC2240_MSLUT_6_SHIFT"], [0, 0, 1, "c.TMC2240_MSLUT_7_MASK", "TMC2240_MSLUT_7_MASK"], [0, 0, 1, "c.TMC2240_MSLUT_7_SHIFT", "TMC2240_MSLUT_7_SHIFT"], [0, 0, 1, "c.TMC2240_MULTISTEP_FILT_MASK", "TMC2240_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC2240_MULTISTEP_FILT_SHIFT", "TMC2240_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC2240_N_EVENT_MASK", "TMC2240_N_EVENT_MASK"], [0, 0, 1, "c.TMC2240_N_EVENT_SHIFT", "TMC2240_N_EVENT_SHIFT"], [0, 0, 1, "c.TMC2240_OFFSET_SIN90_MASK", "TMC2240_OFFSET_SIN90_MASK"], [0, 0, 1, "c.TMC2240_OFFSET_SIN90_SHIFT", "TMC2240_OFFSET_SIN90_SHIFT"], [0, 0, 1, "c.TMC2240_OLA_MASK", "TMC2240_OLA_MASK"], [0, 0, 1, "c.TMC2240_OLA_SHIFT", "TMC2240_OLA_SHIFT"], [0, 0, 1, "c.TMC2240_OLB_MASK", "TMC2240_OLB_MASK"], [0, 0, 1, "c.TMC2240_OLB_SHIFT", "TMC2240_OLB_SHIFT"], [0, 0, 1, "c.TMC2240_OTPW_MASK", "TMC2240_OTPW_MASK"], [0, 0, 1, "c.TMC2240_OTPW_SHIFT", "TMC2240_OTPW_SHIFT"], [0, 0, 1, "c.TMC2240_OTW_OV_VTH", "TMC2240_OTW_OV_VTH"], [0, 0, 1, "c.TMC2240_OT_MASK", "TMC2240_OT_MASK"], [0, 0, 1, "c.TMC2240_OT_SHIFT", "TMC2240_OT_SHIFT"], [0, 0, 1, "c.TMC2240_OUTPUT_MASK", "TMC2240_OUTPUT_MASK"], [0, 0, 1, "c.TMC2240_OUTPUT_SHIFT", "TMC2240_OUTPUT_SHIFT"], [0, 0, 1, "c.TMC2240_OVERTEMPPREWARNING_VTH_MASK", "TMC2240_OVERTEMPPREWARNING_VTH_MASK"], [0, 0, 1, "c.TMC2240_OVERTEMPPREWARNING_VTH_SHIFT", "TMC2240_OVERTEMPPREWARNING_VTH_SHIFT"], [0, 0, 1, "c.TMC2240_OVERVOLTAGE_VTH_MASK", "TMC2240_OVERVOLTAGE_VTH_MASK"], [0, 0, 1, "c.TMC2240_OVERVOLTAGE_VTH_SHIFT", "TMC2240_OVERVOLTAGE_VTH_SHIFT"], [0, 0, 1, "c.TMC2240_POL_A_MASK", "TMC2240_POL_A_MASK"], [0, 0, 1, "c.TMC2240_POL_A_SHIFT", "TMC2240_POL_A_SHIFT"], [0, 0, 1, "c.TMC2240_POL_B_MASK", "TMC2240_POL_B_MASK"], [0, 0, 1, "c.TMC2240_POL_B_SHIFT", "TMC2240_POL_B_SHIFT"], [0, 0, 1, "c.TMC2240_POL_N_MASK", "TMC2240_POL_N_MASK"], [0, 0, 1, "c.TMC2240_POL_N_SHIFT", "TMC2240_POL_N_SHIFT"], [0, 0, 1, "c.TMC2240_POS_NEG_EDGE_MASK", "TMC2240_POS_NEG_EDGE_MASK"], [0, 0, 1, "c.TMC2240_POS_NEG_EDGE_SHIFT", "TMC2240_POS_NEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC2240_PWMCONF", "TMC2240_PWMCONF"], [0, 0, 1, "c.TMC2240_PWMSCALE", "TMC2240_PWMSCALE"], [0, 0, 1, "c.TMC2240_PWM_AUTO", "TMC2240_PWM_AUTO"], [0, 0, 1, "c.TMC2240_PWM_AUTOGRAD_MASK", "TMC2240_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC2240_PWM_AUTOGRAD_SHIFT", "TMC2240_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_AUTOSCALE_MASK", "TMC2240_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2240_PWM_AUTOSCALE_SHIFT", "TMC2240_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_DIS_REG_STST_MASK", "TMC2240_PWM_DIS_REG_STST_MASK"], [0, 0, 1, "c.TMC2240_PWM_DIS_REG_STST_SHIFT", "TMC2240_PWM_DIS_REG_STST_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_FREQ_MASK", "TMC2240_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2240_PWM_FREQ_SHIFT", "TMC2240_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_GRAD_AUTO_MASK", "TMC2240_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC2240_PWM_GRAD_AUTO_SHIFT", "TMC2240_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_GRAD_MASK", "TMC2240_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2240_PWM_GRAD_SHIFT", "TMC2240_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_LIM_MASK", "TMC2240_PWM_LIM_MASK"], [0, 0, 1, "c.TMC2240_PWM_LIM_SHIFT", "TMC2240_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_MEAS_SD_ENABLE_MASK", "TMC2240_PWM_MEAS_SD_ENABLE_MASK"], [0, 0, 1, "c.TMC2240_PWM_MEAS_SD_ENABLE_SHIFT", "TMC2240_PWM_MEAS_SD_ENABLE_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_OFS_AUTO_MASK", "TMC2240_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC2240_PWM_OFS_AUTO_SHIFT", "TMC2240_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_OFS_MASK", "TMC2240_PWM_OFS_MASK"], [0, 0, 1, "c.TMC2240_PWM_OFS_SHIFT", "TMC2240_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_REG_MASK", "TMC2240_PWM_REG_MASK"], [0, 0, 1, "c.TMC2240_PWM_REG_SHIFT", "TMC2240_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_SCALE_AUTO_MASK", "TMC2240_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC2240_PWM_SCALE_AUTO_SHIFT", "TMC2240_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC2240_PWM_SCALE_SUM_MASK", "TMC2240_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC2240_PWM_SCALE_SUM_SHIFT", "TMC2240_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC2240_REFL_STEP_MASK", "TMC2240_REFL_STEP_MASK"], [0, 0, 1, "c.TMC2240_REFL_STEP_SHIFT", "TMC2240_REFL_STEP_SHIFT"], [0, 0, 1, "c.TMC2240_REFR_DIR_MASK", "TMC2240_REFR_DIR_MASK"], [0, 0, 1, "c.TMC2240_REFR_DIR_SHIFT", "TMC2240_REFR_DIR_SHIFT"], [0, 0, 1, "c.TMC2240_REGISTER_COUNT", "TMC2240_REGISTER_COUNT"], [0, 0, 1, "c.TMC2240_REGISTER_RESET_MASK", "TMC2240_REGISTER_RESET_MASK"], [0, 0, 1, "c.TMC2240_REGISTER_RESET_SHIFT", "TMC2240_REGISTER_RESET_SHIFT"], [0, 0, 1, "c.TMC2240_RESET_MASK", "TMC2240_RESET_MASK"], [0, 0, 1, "c.TMC2240_RESET_SHIFT", "TMC2240_RESET_SHIFT"], [0, 0, 1, "c.TMC2240_RS_EV_POSREACHED", "TMC2240_RS_EV_POSREACHED"], [0, 0, 1, "c.TMC2240_RS_EV_STOPL", "TMC2240_RS_EV_STOPL"], [0, 0, 1, "c.TMC2240_RS_EV_STOPR", "TMC2240_RS_EV_STOPR"], [0, 0, 1, "c.TMC2240_RS_EV_STOP_SG", "TMC2240_RS_EV_STOP_SG"], [0, 0, 1, "c.TMC2240_RS_LATCHL", "TMC2240_RS_LATCHL"], [0, 0, 1, "c.TMC2240_RS_LATCHR", "TMC2240_RS_LATCHR"], [0, 0, 1, "c.TMC2240_RS_POSREACHED", "TMC2240_RS_POSREACHED"], [0, 0, 1, "c.TMC2240_RS_SECONDMOVE", "TMC2240_RS_SECONDMOVE"], [0, 0, 1, "c.TMC2240_RS_SG", "TMC2240_RS_SG"], [0, 0, 1, "c.TMC2240_RS_STOPL", "TMC2240_RS_STOPL"], [0, 0, 1, "c.TMC2240_RS_STOPR", "TMC2240_RS_STOPR"], [0, 0, 1, "c.TMC2240_RS_VELREACHED", "TMC2240_RS_VELREACHED"], [0, 0, 1, "c.TMC2240_RS_VZERO", "TMC2240_RS_VZERO"], [0, 0, 1, "c.TMC2240_RS_ZEROWAIT", "TMC2240_RS_ZEROWAIT"], [0, 0, 1, "c.TMC2240_S2GA_MASK", "TMC2240_S2GA_MASK"], [0, 0, 1, "c.TMC2240_S2GA_SHIFT", "TMC2240_S2GA_SHIFT"], [0, 0, 1, "c.TMC2240_S2GB_MASK", "TMC2240_S2GB_MASK"], [0, 0, 1, "c.TMC2240_S2GB_SHIFT", "TMC2240_S2GB_SHIFT"], [0, 0, 1, "c.TMC2240_S2VSA_MASK", "TMC2240_S2VSA_MASK"], [0, 0, 1, "c.TMC2240_S2VSA_SHIFT", "TMC2240_S2VSA_SHIFT"], [0, 0, 1, "c.TMC2240_S2VSB_MASK", "TMC2240_S2VSB_MASK"], [0, 0, 1, "c.TMC2240_S2VSB_SHIFT", "TMC2240_S2VSB_SHIFT"], [0, 0, 1, "c.TMC2240_SEDN_MASK", "TMC2240_SEDN_MASK"], [0, 0, 1, "c.TMC2240_SEDN_SHIFT", "TMC2240_SEDN_SHIFT"], [0, 0, 1, "c.TMC2240_SEIMIN_MASK", "TMC2240_SEIMIN_MASK"], [0, 0, 1, "c.TMC2240_SEIMIN_SHIFT", "TMC2240_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC2240_SEMAX_MASK", "TMC2240_SEMAX_MASK"], [0, 0, 1, "c.TMC2240_SEMAX_SHIFT", "TMC2240_SEMAX_SHIFT"], [0, 0, 1, "c.TMC2240_SEMIN_MASK", "TMC2240_SEMIN_MASK"], [0, 0, 1, "c.TMC2240_SEMIN_SHIFT", "TMC2240_SEMIN_SHIFT"], [0, 0, 1, "c.TMC2240_SENDDELAY_MASK", "TMC2240_SENDDELAY_MASK"], [0, 0, 1, "c.TMC2240_SENDDELAY_SHIFT", "TMC2240_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC2240_SEUP_MASK", "TMC2240_SEUP_MASK"], [0, 0, 1, "c.TMC2240_SEUP_SHIFT", "TMC2240_SEUP_SHIFT"], [0, 0, 1, "c.TMC2240_SFILT_MASK", "TMC2240_SFILT_MASK"], [0, 0, 1, "c.TMC2240_SFILT_SHIFT", "TMC2240_SFILT_SHIFT"], [0, 0, 1, "c.TMC2240_SG4_FILT_EN_MASK", "TMC2240_SG4_FILT_EN_MASK"], [0, 0, 1, "c.TMC2240_SG4_FILT_EN_SHIFT", "TMC2240_SG4_FILT_EN_SHIFT"], [0, 0, 1, "c.TMC2240_SG4_IND", "TMC2240_SG4_IND"], [0, 0, 1, "c.TMC2240_SG4_IND_0_MASK", "TMC2240_SG4_IND_0_MASK"], [0, 0, 1, "c.TMC2240_SG4_IND_0_SHIFT", "TMC2240_SG4_IND_0_SHIFT"], [0, 0, 1, "c.TMC2240_SG4_IND_1_MASK", "TMC2240_SG4_IND_1_MASK"], [0, 0, 1, "c.TMC2240_SG4_IND_1_SHIFT", "TMC2240_SG4_IND_1_SHIFT"], [0, 0, 1, "c.TMC2240_SG4_IND_2_MASK", "TMC2240_SG4_IND_2_MASK"], [0, 0, 1, "c.TMC2240_SG4_IND_2_SHIFT", "TMC2240_SG4_IND_2_SHIFT"], [0, 0, 1, "c.TMC2240_SG4_IND_3_MASK", "TMC2240_SG4_IND_3_MASK"], [0, 0, 1, "c.TMC2240_SG4_IND_3_SHIFT", "TMC2240_SG4_IND_3_SHIFT"], [0, 0, 1, "c.TMC2240_SG4_RESULT", "TMC2240_SG4_RESULT"], [0, 0, 1, "c.TMC2240_SG4_RESULT_MASK", "TMC2240_SG4_RESULT_MASK"], [0, 0, 1, "c.TMC2240_SG4_RESULT_SHIFT", "TMC2240_SG4_RESULT_SHIFT"], [0, 0, 1, "c.TMC2240_SG4_THRS", "TMC2240_SG4_THRS"], [0, 0, 1, "c.TMC2240_SG4_THRS_MASK", "TMC2240_SG4_THRS_MASK"], [0, 0, 1, "c.TMC2240_SG4_THRS_SHIFT", "TMC2240_SG4_THRS_SHIFT"], [0, 0, 1, "c.TMC2240_SGT_MASK", "TMC2240_SGT_MASK"], [0, 0, 1, "c.TMC2240_SGT_SHIFT", "TMC2240_SGT_SHIFT"], [0, 0, 1, "c.TMC2240_SG_ANGLE_OFFSET_MASK", "TMC2240_SG_ANGLE_OFFSET_MASK"], [0, 0, 1, "c.TMC2240_SG_ANGLE_OFFSET_SHIFT", "TMC2240_SG_ANGLE_OFFSET_SHIFT"], [0, 0, 1, "c.TMC2240_SG_RESULT_MASK", "TMC2240_SG_RESULT_MASK"], [0, 0, 1, "c.TMC2240_SG_RESULT_SHIFT", "TMC2240_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC2240_SHAFT_MASK", "TMC2240_SHAFT_MASK"], [0, 0, 1, "c.TMC2240_SHAFT_SHIFT", "TMC2240_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2240_SILICON_RV_MASK", "TMC2240_SILICON_RV_MASK"], [0, 0, 1, "c.TMC2240_SILICON_RV_SHIFT", "TMC2240_SILICON_RV_SHIFT"], [0, 0, 1, "c.TMC2240_SLAVEADDR_MASK", "TMC2240_SLAVEADDR_MASK"], [0, 0, 1, "c.TMC2240_SLAVEADDR_SHIFT", "TMC2240_SLAVEADDR_SHIFT"], [0, 0, 1, "c.TMC2240_SLAVECONF", "TMC2240_SLAVECONF"], [0, 0, 1, "c.TMC2240_SLOPE_CONTROL_MASK", "TMC2240_SLOPE_CONTROL_MASK"], [0, 0, 1, "c.TMC2240_SLOPE_CONTROL_SHIFT", "TMC2240_SLOPE_CONTROL_SHIFT"], [0, 0, 1, "c.TMC2240_SMALL_HYSTERESIS_MASK", "TMC2240_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC2240_SMALL_HYSTERESIS_SHIFT", "TMC2240_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC2240_SPI_STATUS_DRIVER_ERROR_MASK", "TMC2240_SPI_STATUS_DRIVER_ERROR_MASK"], [0, 0, 1, "c.TMC2240_SPI_STATUS_DRIVER_ERROR_SHIFT", "TMC2240_SPI_STATUS_DRIVER_ERROR_SHIFT"], [0, 0, 1, "c.TMC2240_SPI_STATUS_POSITION_REACHED_MASK", "TMC2240_SPI_STATUS_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC2240_SPI_STATUS_POSITION_REACHED_SHIFT", "TMC2240_SPI_STATUS_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC2240_SPI_STATUS_RESET_FLAG_MASK", "TMC2240_SPI_STATUS_RESET_FLAG_MASK"], [0, 0, 1, "c.TMC2240_SPI_STATUS_RESET_FLAG_SHIFT", "TMC2240_SPI_STATUS_RESET_FLAG_SHIFT"], [0, 0, 1, "c.TMC2240_SPI_STATUS_SG2_MASK", "TMC2240_SPI_STATUS_SG2_MASK"], [0, 0, 1, "c.TMC2240_SPI_STATUS_SG2_SHIFT", "TMC2240_SPI_STATUS_SG2_SHIFT"], [0, 0, 1, "c.TMC2240_SPI_STATUS_STANDSTILL_MASK", "TMC2240_SPI_STATUS_STANDSTILL_MASK"], [0, 0, 1, "c.TMC2240_SPI_STATUS_STANDSTILL_SHIFT", "TMC2240_SPI_STATUS_STANDSTILL_SHIFT"], [0, 0, 1, "c.TMC2240_SPI_STATUS_STATUS_STOP_L_MASK", "TMC2240_SPI_STATUS_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC2240_SPI_STATUS_STATUS_STOP_L_SHIFT", "TMC2240_SPI_STATUS_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC2240_SPI_STATUS_STATUS_STOP_R_MASK", "TMC2240_SPI_STATUS_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC2240_SPI_STATUS_STATUS_STOP_R_SHIFT", "TMC2240_SPI_STATUS_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC2240_SPI_STATUS_VELOCITY_REACHED_MASK", "TMC2240_SPI_STATUS_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC2240_SPI_STATUS_VELOCITY_REACHED_SHIFT", "TMC2240_SPI_STATUS_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC2240_STALLGUARD_MASK", "TMC2240_STALLGUARD_MASK"], [0, 0, 1, "c.TMC2240_STALLGUARD_SHIFT", "TMC2240_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC2240_START_SIN90_MASK", "TMC2240_START_SIN90_MASK"], [0, 0, 1, "c.TMC2240_START_SIN90_SHIFT", "TMC2240_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC2240_START_SIN_MASK", "TMC2240_START_SIN_MASK"], [0, 0, 1, "c.TMC2240_START_SIN_SHIFT", "TMC2240_START_SIN_SHIFT"], [0, 0, 1, "c.TMC2240_STEALTH_MASK", "TMC2240_STEALTH_MASK"], [0, 0, 1, "c.TMC2240_STEALTH_SHIFT", "TMC2240_STEALTH_SHIFT"], [0, 0, 1, "c.TMC2240_STOP_ENABLE_MASK", "TMC2240_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC2240_STOP_ENABLE_SHIFT", "TMC2240_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC2240_STST_MASK", "TMC2240_STST_MASK"], [0, 0, 1, "c.TMC2240_STST_SHIFT", "TMC2240_STST_SHIFT"], [0, 0, 1, "c.TMC2240_SW_LATCH_ENC", "TMC2240_SW_LATCH_ENC"], [0, 0, 1, "c.TMC2240_SW_LATCH_L_ACT", "TMC2240_SW_LATCH_L_ACT"], [0, 0, 1, "c.TMC2240_SW_LATCH_L_INACT", "TMC2240_SW_LATCH_L_INACT"], [0, 0, 1, "c.TMC2240_SW_LATCH_R_ACT", "TMC2240_SW_LATCH_R_ACT"], [0, 0, 1, "c.TMC2240_SW_LATCH_R_INACT", "TMC2240_SW_LATCH_R_INACT"], [0, 0, 1, "c.TMC2240_SW_SG_STOP", "TMC2240_SW_SG_STOP"], [0, 0, 1, "c.TMC2240_SW_SOFTSTOP", "TMC2240_SW_SOFTSTOP"], [0, 0, 1, "c.TMC2240_SW_STOPL_ENABLE", "TMC2240_SW_STOPL_ENABLE"], [0, 0, 1, "c.TMC2240_SW_STOPL_POLARITY", "TMC2240_SW_STOPL_POLARITY"], [0, 0, 1, "c.TMC2240_SW_STOPR_ENABLE", "TMC2240_SW_STOPR_ENABLE"], [0, 0, 1, "c.TMC2240_SW_STOPR_POLARITY", "TMC2240_SW_STOPR_POLARITY"], [0, 0, 1, "c.TMC2240_SW_SWAP_LR", "TMC2240_SW_SWAP_LR"], [0, 0, 1, "c.TMC2240_TBL_MASK", "TMC2240_TBL_MASK"], [0, 0, 1, "c.TMC2240_TBL_SHIFT", "TMC2240_TBL_SHIFT"], [0, 0, 1, "c.TMC2240_TCOOLTHRS", "TMC2240_TCOOLTHRS"], [0, 0, 1, "c.TMC2240_TCOOLTHRS_MASK", "TMC2240_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC2240_TCOOLTHRS_SHIFT", "TMC2240_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC2240_THIGH", "TMC2240_THIGH"], [0, 0, 1, "c.TMC2240_THIGH_MASK", "TMC2240_THIGH_MASK"], [0, 0, 1, "c.TMC2240_THIGH_SHIFT", "TMC2240_THIGH_SHIFT"], [0, 0, 1, "c.TMC2240_TOFF_MASK", "TMC2240_TOFF_MASK"], [0, 0, 1, "c.TMC2240_TOFF_SHIFT", "TMC2240_TOFF_SHIFT"], [0, 0, 1, "c.TMC2240_TPFD_MASK", "TMC2240_TPFD_MASK"], [0, 0, 1, "c.TMC2240_TPFD_SHIFT", "TMC2240_TPFD_SHIFT"], [0, 0, 1, "c.TMC2240_TPOWERDOWN", "TMC2240_TPOWERDOWN"], [0, 0, 1, "c.TMC2240_TPOWERDOWN_MASK", "TMC2240_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2240_TPOWERDOWN_SHIFT", "TMC2240_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2240_TPWMTHRS", "TMC2240_TPWMTHRS"], [0, 0, 1, "c.TMC2240_TPWMTHRS_MASK", "TMC2240_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC2240_TPWMTHRS_SHIFT", "TMC2240_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC2240_TSTEP", "TMC2240_TSTEP"], [0, 0, 1, "c.TMC2240_TSTEP_MASK", "TMC2240_TSTEP_MASK"], [0, 0, 1, "c.TMC2240_TSTEP_SHIFT", "TMC2240_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2240_UART_EN_MASK", "TMC2240_UART_EN_MASK"], [0, 0, 1, "c.TMC2240_UART_EN_SHIFT", "TMC2240_UART_EN_SHIFT"], [0, 0, 1, "c.TMC2240_UV_CP_MASK", "TMC2240_UV_CP_MASK"], [0, 0, 1, "c.TMC2240_UV_CP_SHIFT", "TMC2240_UV_CP_SHIFT"], [0, 0, 1, "c.TMC2240_VERSION_MASK", "TMC2240_VERSION_MASK"], [0, 0, 1, "c.TMC2240_VERSION_SHIFT", "TMC2240_VERSION_SHIFT"], [0, 0, 1, "c.TMC2240_VHIGHCHM_MASK", "TMC2240_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC2240_VHIGHCHM_SHIFT", "TMC2240_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC2240_VHIGHFS_MASK", "TMC2240_VHIGHFS_MASK"], [0, 0, 1, "c.TMC2240_VHIGHFS_SHIFT", "TMC2240_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC2240_VM_UVLO_MASK", "TMC2240_VM_UVLO_MASK"], [0, 0, 1, "c.TMC2240_VM_UVLO_SHIFT", "TMC2240_VM_UVLO_SHIFT"], [0, 0, 1, "c.TMC2240_W0_MASK", "TMC2240_W0_MASK"], [0, 0, 1, "c.TMC2240_W0_SHIFT", "TMC2240_W0_SHIFT"], [0, 0, 1, "c.TMC2240_W1_MASK", "TMC2240_W1_MASK"], [0, 0, 1, "c.TMC2240_W1_SHIFT", "TMC2240_W1_SHIFT"], [0, 0, 1, "c.TMC2240_W2_MASK", "TMC2240_W2_MASK"], [0, 0, 1, "c.TMC2240_W2_SHIFT", "TMC2240_W2_SHIFT"], [0, 0, 1, "c.TMC2240_W3_MASK", "TMC2240_W3_MASK"], [0, 0, 1, "c.TMC2240_W3_SHIFT", "TMC2240_W3_SHIFT"], [0, 0, 1, "c.TMC2240_WRITE_BIT", "TMC2240_WRITE_BIT"], [0, 0, 1, "c.TMC2240_X1_MASK", "TMC2240_X1_MASK"], [0, 0, 1, "c.TMC2240_X1_SHIFT", "TMC2240_X1_SHIFT"], [0, 0, 1, "c.TMC2240_X2_MASK", "TMC2240_X2_MASK"], [0, 0, 1, "c.TMC2240_X2_SHIFT", "TMC2240_X2_SHIFT"], [0, 0, 1, "c.TMC2240_X3_MASK", "TMC2240_X3_MASK"], [0, 0, 1, "c.TMC2240_X3_SHIFT", "TMC2240_X3_SHIFT"], [0, 0, 1, "c.TMC2240_XENC", "TMC2240_XENC"], [0, 0, 1, "c.TMC2240_X_ENC_MASK", "TMC2240_X_ENC_MASK"], [0, 0, 1, "c.TMC2240_X_ENC_SHIFT", "TMC2240_X_ENC_SHIFT"], [0, 0, 1, "c.TMC2300_ADDRESS_MASK", "TMC2300_ADDRESS_MASK"], [0, 0, 1, "c.TMC2300_CHOPCONF", "TMC2300_CHOPCONF"], [0, 0, 1, "c.TMC2300_COMP_A1A2_MASK", "TMC2300_COMP_A1A2_MASK"], [0, 0, 1, "c.TMC2300_COMP_A1A2_SHIFT", "TMC2300_COMP_A1A2_SHIFT"], [0, 0, 1, "c.TMC2300_COMP_B1B2_MASK", "TMC2300_COMP_B1B2_MASK"], [0, 0, 1, "c.TMC2300_COMP_B1B2_SHIFT", "TMC2300_COMP_B1B2_SHIFT"], [0, 0, 1, "c.TMC2300_COOLCONF", "TMC2300_COOLCONF"], [0, 0, 1, "c.TMC2300_CS_ACTUAL_MASK", "TMC2300_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC2300_CS_ACTUAL_SHIFT", "TMC2300_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC2300_CUR_A_MASK", "TMC2300_CUR_A_MASK"], [0, 0, 1, "c.TMC2300_CUR_A_SHIFT", "TMC2300_CUR_A_SHIFT"], [0, 0, 1, "c.TMC2300_CUR_B_MASK", "TMC2300_CUR_B_MASK"], [0, 0, 1, "c.TMC2300_CUR_B_SHIFT", "TMC2300_CUR_B_SHIFT"], [0, 0, 1, "c.TMC2300_DEDGE_MASK", "TMC2300_DEDGE_MASK"], [0, 0, 1, "c.TMC2300_DEDGE_SHIFT", "TMC2300_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2300_DIAG_INDEX_MASK", "TMC2300_DIAG_INDEX_MASK"], [0, 0, 1, "c.TMC2300_DIAG_INDEX_SHIFT", "TMC2300_DIAG_INDEX_SHIFT"], [0, 0, 1, "c.TMC2300_DIAG_MASK", "TMC2300_DIAG_MASK"], [0, 0, 1, "c.TMC2300_DIAG_SHIFT", "TMC2300_DIAG_SHIFT"], [0, 0, 1, "c.TMC2300_DIAG_STEP_MASK", "TMC2300_DIAG_STEP_MASK"], [0, 0, 1, "c.TMC2300_DIAG_STEP_SHIFT", "TMC2300_DIAG_STEP_SHIFT"], [0, 0, 1, "c.TMC2300_DIR_MASK", "TMC2300_DIR_MASK"], [0, 0, 1, "c.TMC2300_DIR_SHIFT", "TMC2300_DIR_SHIFT"], [0, 0, 1, "c.TMC2300_DISS2G_MASK", "TMC2300_DISS2G_MASK"], [0, 0, 1, "c.TMC2300_DISS2G_SHIFT", "TMC2300_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2300_DISS2VS_MASK", "TMC2300_DISS2VS_MASK"], [0, 0, 1, "c.TMC2300_DISS2VS_SHIFT", "TMC2300_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC2300_DRVSTATUS", "TMC2300_DRVSTATUS"], [0, 0, 1, "c.TMC2300_DRV_ERR_MASK", "TMC2300_DRV_ERR_MASK"], [0, 0, 1, "c.TMC2300_DRV_ERR_SHIFT", "TMC2300_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC2300_ENABLEDRV_MASK", "TMC2300_ENABLEDRV_MASK"], [0, 0, 1, "c.TMC2300_ENABLEDRV_SHIFT", "TMC2300_ENABLEDRV_SHIFT"], [0, 0, 1, "c.TMC2300_EN_MASK", "TMC2300_EN_MASK"], [0, 0, 1, "c.TMC2300_EN_SHIFT", "TMC2300_EN_SHIFT"], [0, 0, 1, "c.TMC2300_EN_SPREADCYCLE_MASK", "TMC2300_EN_SPREADCYCLE_MASK"], [0, 0, 1, "c.TMC2300_EN_SPREADCYCLE_SHIFT", "TMC2300_EN_SPREADCYCLE_SHIFT"], [0, 0, 1, "c.TMC2300_EXTCAP_MASK", "TMC2300_EXTCAP_MASK"], [0, 0, 1, "c.TMC2300_EXTCAP_SHIFT", "TMC2300_EXTCAP_SHIFT"], [0, 0, 1, "c.TMC2300_FIELD_READ", "TMC2300_FIELD_READ"], [0, 0, 1, "c.TMC2300_FIELD_WRITE", "TMC2300_FIELD_WRITE"], [0, 0, 1, "c.TMC2300_FREEWHEEL_MASK", "TMC2300_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC2300_FREEWHEEL_SHIFT", "TMC2300_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC2300_GCONF", "TMC2300_GCONF"], [0, 0, 1, "c.TMC2300_GSTAT", "TMC2300_GSTAT"], [0, 0, 1, "c.TMC2300_IFCNT", "TMC2300_IFCNT"], [0, 0, 1, "c.TMC2300_IFCNT_MASK", "TMC2300_IFCNT_MASK"], [0, 0, 1, "c.TMC2300_IFCNT_SHIFT", "TMC2300_IFCNT_SHIFT"], [0, 0, 1, "c.TMC2300_IHOLDDELAY_MASK", "TMC2300_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC2300_IHOLDDELAY_SHIFT", "TMC2300_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC2300_IHOLD_IRUN", "TMC2300_IHOLD_IRUN"], [0, 0, 1, "c.TMC2300_IHOLD_MASK", "TMC2300_IHOLD_MASK"], [0, 0, 1, "c.TMC2300_IHOLD_SHIFT", "TMC2300_IHOLD_SHIFT"], [0, 0, 1, "c.TMC2300_INTPOL_MASK", "TMC2300_INTPOL_MASK"], [0, 0, 1, "c.TMC2300_INTPOL_SHIFT", "TMC2300_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2300_IOIN", "TMC2300_IOIN"], [0, 0, 1, "c.TMC2300_IRUN_MASK", "TMC2300_IRUN_MASK"], [0, 0, 1, "c.TMC2300_IRUN_SHIFT", "TMC2300_IRUN_SHIFT"], [0, 0, 1, "c.TMC2300_MAX_ACCELERATION", "TMC2300_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2300_MAX_VELOCITY", "TMC2300_MAX_VELOCITY"], [0, 0, 1, "c.TMC2300_MODE_INPUT_MASK", "TMC2300_MODE_INPUT_MASK"], [0, 0, 1, "c.TMC2300_MODE_INPUT_SHIFT", "TMC2300_MODE_INPUT_SHIFT"], [0, 0, 1, "c.TMC2300_MOTORS", "TMC2300_MOTORS"], [0, 0, 1, "c.TMC2300_MRES_MASK", "TMC2300_MRES_MASK"], [0, 0, 1, "c.TMC2300_MRES_SHIFT", "TMC2300_MRES_SHIFT"], [0, 0, 1, "c.TMC2300_MS1_MASK", "TMC2300_MS1_MASK"], [0, 0, 1, "c.TMC2300_MS1_SHIFT", "TMC2300_MS1_SHIFT"], [0, 0, 1, "c.TMC2300_MS2_MASK", "TMC2300_MS2_MASK"], [0, 0, 1, "c.TMC2300_MS2_SHIFT", "TMC2300_MS2_SHIFT"], [0, 0, 1, "c.TMC2300_MSCNT", "TMC2300_MSCNT"], [0, 0, 1, "c.TMC2300_MSCNT_MASK", "TMC2300_MSCNT_MASK"], [0, 0, 1, "c.TMC2300_MSCNT_SHIFT", "TMC2300_MSCNT_SHIFT"], [0, 0, 1, "c.TMC2300_MSTEP_REG_SELECT_MASK", "TMC2300_MSTEP_REG_SELECT_MASK"], [0, 0, 1, "c.TMC2300_MSTEP_REG_SELECT_SHIFT", "TMC2300_MSTEP_REG_SELECT_SHIFT"], [0, 0, 1, "c.TMC2300_MULTISTEP_FILT_MASK", "TMC2300_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC2300_MULTISTEP_FILT_SHIFT", "TMC2300_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC2300_NSTDBY_MASK", "TMC2300_NSTDBY_MASK"], [0, 0, 1, "c.TMC2300_NSTDBY_SHIFT", "TMC2300_NSTDBY_SHIFT"], [0, 0, 1, "c.TMC2300_OLA_MASK", "TMC2300_OLA_MASK"], [0, 0, 1, "c.TMC2300_OLA_SHIFT", "TMC2300_OLA_SHIFT"], [0, 0, 1, "c.TMC2300_OLB_MASK", "TMC2300_OLB_MASK"], [0, 0, 1, "c.TMC2300_OLB_SHIFT", "TMC2300_OLB_SHIFT"], [0, 0, 1, "c.TMC2300_OTPW_MASK", "TMC2300_OTPW_MASK"], [0, 0, 1, "c.TMC2300_OTPW_SHIFT", "TMC2300_OTPW_SHIFT"], [0, 0, 1, "c.TMC2300_OT_MASK", "TMC2300_OT_MASK"], [0, 0, 1, "c.TMC2300_OT_SHIFT", "TMC2300_OT_SHIFT"], [0, 0, 1, "c.TMC2300_PDN_DISABLE_MASK", "TMC2300_PDN_DISABLE_MASK"], [0, 0, 1, "c.TMC2300_PDN_DISABLE_SHIFT", "TMC2300_PDN_DISABLE_SHIFT"], [0, 0, 1, "c.TMC2300_PDN_UART_MASK", "TMC2300_PDN_UART_MASK"], [0, 0, 1, "c.TMC2300_PDN_UART_SHIFT", "TMC2300_PDN_UART_SHIFT"], [0, 0, 1, "c.TMC2300_PWMCONF", "TMC2300_PWMCONF"], [0, 0, 1, "c.TMC2300_PWMSCALE", "TMC2300_PWMSCALE"], [0, 0, 1, "c.TMC2300_PWM_AUTO", "TMC2300_PWM_AUTO"], [0, 0, 1, "c.TMC2300_PWM_AUTOGRAD_MASK", "TMC2300_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC2300_PWM_AUTOGRAD_SHIFT", "TMC2300_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_AUTOSCALE_MASK", "TMC2300_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC2300_PWM_AUTOSCALE_SHIFT", "TMC2300_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_DIRECT_MASK", "TMC2300_PWM_DIRECT_MASK"], [0, 0, 1, "c.TMC2300_PWM_DIRECT_SHIFT", "TMC2300_PWM_DIRECT_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_FREQ_MASK", "TMC2300_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC2300_PWM_FREQ_SHIFT", "TMC2300_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_GRAD_AUTO_MASK", "TMC2300_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC2300_PWM_GRAD_AUTO_SHIFT", "TMC2300_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_GRAD_MASK", "TMC2300_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC2300_PWM_GRAD_SHIFT", "TMC2300_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_LIM_MASK", "TMC2300_PWM_LIM_MASK"], [0, 0, 1, "c.TMC2300_PWM_LIM_SHIFT", "TMC2300_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_OFS_AUTO_MASK", "TMC2300_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC2300_PWM_OFS_AUTO_SHIFT", "TMC2300_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_OFS_MASK", "TMC2300_PWM_OFS_MASK"], [0, 0, 1, "c.TMC2300_PWM_OFS_SHIFT", "TMC2300_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_REG_MASK", "TMC2300_PWM_REG_MASK"], [0, 0, 1, "c.TMC2300_PWM_REG_SHIFT", "TMC2300_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_SCALE_AUTO_MASK", "TMC2300_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC2300_PWM_SCALE_AUTO_SHIFT", "TMC2300_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC2300_PWM_SCALE_SUM_MASK", "TMC2300_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC2300_PWM_SCALE_SUM_SHIFT", "TMC2300_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC2300_REGISTER_COUNT", "TMC2300_REGISTER_COUNT"], [0, 0, 1, "c.TMC2300_RESET_MASK", "TMC2300_RESET_MASK"], [0, 0, 1, "c.TMC2300_RESET_SHIFT", "TMC2300_RESET_SHIFT"], [0, 0, 1, "c.TMC2300_S2GA_MASK", "TMC2300_S2GA_MASK"], [0, 0, 1, "c.TMC2300_S2GA_SHIFT", "TMC2300_S2GA_SHIFT"], [0, 0, 1, "c.TMC2300_S2GB_MASK", "TMC2300_S2GB_MASK"], [0, 0, 1, "c.TMC2300_S2GB_SHIFT", "TMC2300_S2GB_SHIFT"], [0, 0, 1, "c.TMC2300_S2VSA_MASK", "TMC2300_S2VSA_MASK"], [0, 0, 1, "c.TMC2300_S2VSA_SHIFT", "TMC2300_S2VSA_SHIFT"], [0, 0, 1, "c.TMC2300_S2VSB_MASK", "TMC2300_S2VSB_MASK"], [0, 0, 1, "c.TMC2300_S2VSB_SHIFT", "TMC2300_S2VSB_SHIFT"], [0, 0, 1, "c.TMC2300_SEDN_MASK", "TMC2300_SEDN_MASK"], [0, 0, 1, "c.TMC2300_SEDN_SHIFT", "TMC2300_SEDN_SHIFT"], [0, 0, 1, "c.TMC2300_SEIMIN_MASK", "TMC2300_SEIMIN_MASK"], [0, 0, 1, "c.TMC2300_SEIMIN_SHIFT", "TMC2300_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC2300_SEMAX_MASK", "TMC2300_SEMAX_MASK"], [0, 0, 1, "c.TMC2300_SEMAX_SHIFT", "TMC2300_SEMAX_SHIFT"], [0, 0, 1, "c.TMC2300_SEMIN_MASK", "TMC2300_SEMIN_MASK"], [0, 0, 1, "c.TMC2300_SEMIN_SHIFT", "TMC2300_SEMIN_SHIFT"], [0, 0, 1, "c.TMC2300_SEUP_MASK", "TMC2300_SEUP_MASK"], [0, 0, 1, "c.TMC2300_SEUP_SHIFT", "TMC2300_SEUP_SHIFT"], [0, 0, 1, "c.TMC2300_SGTHRS", "TMC2300_SGTHRS"], [0, 0, 1, "c.TMC2300_SGTHRS_MASK", "TMC2300_SGTHRS_MASK"], [0, 0, 1, "c.TMC2300_SGTHRS_SHIFT", "TMC2300_SGTHRS_SHIFT"], [0, 0, 1, "c.TMC2300_SG_VALUE", "TMC2300_SG_VALUE"], [0, 0, 1, "c.TMC2300_SG_VALUE_MASK", "TMC2300_SG_VALUE_MASK"], [0, 0, 1, "c.TMC2300_SG_VALUE_SHIFT", "TMC2300_SG_VALUE_SHIFT"], [0, 0, 1, "c.TMC2300_SHAFT_MASK", "TMC2300_SHAFT_MASK"], [0, 0, 1, "c.TMC2300_SHAFT_SHIFT", "TMC2300_SHAFT_SHIFT"], [0, 0, 1, "c.TMC2300_SLAVECONF", "TMC2300_SLAVECONF"], [0, 0, 1, "c.TMC2300_SLAVECONF_MASK", "TMC2300_SLAVECONF_MASK"], [0, 0, 1, "c.TMC2300_SLAVECONF_SHIFT", "TMC2300_SLAVECONF_SHIFT"], [0, 0, 1, "c.TMC2300_STEPPERCLK_INPUT_MASK", "TMC2300_STEPPERCLK_INPUT_MASK"], [0, 0, 1, "c.TMC2300_STEPPERCLK_INPUT_SHIFT", "TMC2300_STEPPERCLK_INPUT_SHIFT"], [0, 0, 1, "c.TMC2300_STEP_MASK", "TMC2300_STEP_MASK"], [0, 0, 1, "c.TMC2300_STEP_SHIFT", "TMC2300_STEP_SHIFT"], [0, 0, 1, "c.TMC2300_STST_MASK", "TMC2300_STST_MASK"], [0, 0, 1, "c.TMC2300_STST_SHIFT", "TMC2300_STST_SHIFT"], [0, 0, 1, "c.TMC2300_T120_MASK", "TMC2300_T120_MASK"], [0, 0, 1, "c.TMC2300_T120_SHIFT", "TMC2300_T120_SHIFT"], [0, 0, 1, "c.TMC2300_T143_MASK", "TMC2300_T143_MASK"], [0, 0, 1, "c.TMC2300_T143_SHIFT", "TMC2300_T143_SHIFT"], [0, 0, 1, "c.TMC2300_T150_MASK", "TMC2300_T150_MASK"], [0, 0, 1, "c.TMC2300_T150_SHIFT", "TMC2300_T150_SHIFT"], [0, 0, 1, "c.TMC2300_T157_MASK", "TMC2300_T157_MASK"], [0, 0, 1, "c.TMC2300_T157_SHIFT", "TMC2300_T157_SHIFT"], [0, 0, 1, "c.TMC2300_TBL_MASK", "TMC2300_TBL_MASK"], [0, 0, 1, "c.TMC2300_TBL_SHIFT", "TMC2300_TBL_SHIFT"], [0, 0, 1, "c.TMC2300_TCOOLTHRS", "TMC2300_TCOOLTHRS"], [0, 0, 1, "c.TMC2300_TCOOLTHRS_MASK", "TMC2300_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC2300_TCOOLTHRS_SHIFT", "TMC2300_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC2300_TEST_MODE_MASK", "TMC2300_TEST_MODE_MASK"], [0, 0, 1, "c.TMC2300_TEST_MODE_SHIFT", "TMC2300_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC2300_TPOWERDOWN", "TMC2300_TPOWERDOWN"], [0, 0, 1, "c.TMC2300_TPOWERDOWN_MASK", "TMC2300_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC2300_TPOWERDOWN_SHIFT", "TMC2300_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC2300_TSTEP", "TMC2300_TSTEP"], [0, 0, 1, "c.TMC2300_TSTEP_MASK", "TMC2300_TSTEP_MASK"], [0, 0, 1, "c.TMC2300_TSTEP_SHIFT", "TMC2300_TSTEP_SHIFT"], [0, 0, 1, "c.TMC2300_U3V5_MASK", "TMC2300_U3V5_MASK"], [0, 0, 1, "c.TMC2300_U3V5_SHIFT", "TMC2300_U3V5_SHIFT"], [0, 0, 1, "c.TMC2300_VACTUAL", "TMC2300_VACTUAL"], [0, 0, 1, "c.TMC2300_VACTUAL_MASK", "TMC2300_VACTUAL_MASK"], [0, 0, 1, "c.TMC2300_VACTUAL_SHIFT", "TMC2300_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC2300_VERSION_MASK", "TMC2300_VERSION_MASK"], [0, 0, 1, "c.TMC2300_VERSION_SHIFT", "TMC2300_VERSION_SHIFT"], [0, 0, 1, "c.TMC2300_WRITE_BIT", "TMC2300_WRITE_BIT"], [0, 0, 1, "c.TMC2300_XDIRECT", "TMC2300_XDIRECT"], [0, 0, 1, "c.TMC2590_ADDRESS_MASK", "TMC2590_ADDRESS_MASK"], [0, 0, 1, "c.TMC2590_ADDRESS_SHIFT", "TMC2590_ADDRESS_SHIFT"], [0, 0, 1, "c.TMC2590_CA_MASK", "TMC2590_CA_MASK"], [0, 0, 1, "c.TMC2590_CA_SHIFT", "TMC2590_CA_SHIFT"], [0, 0, 1, "c.TMC2590_CB_MASK", "TMC2590_CB_MASK"], [0, 0, 1, "c.TMC2590_CB_SHIFT", "TMC2590_CB_SHIFT"], [0, 0, 1, "c.TMC2590_CHM_MASK", "TMC2590_CHM_MASK"], [0, 0, 1, "c.TMC2590_CHM_SHIFT", "TMC2590_CHM_SHIFT"], [0, 0, 1, "c.TMC2590_CHOPCONF", "TMC2590_CHOPCONF"], [0, 0, 1, "c.TMC2590_CHOPCONF_MASK", "TMC2590_CHOPCONF_MASK"], [0, 0, 1, "c.TMC2590_CS_MASK", "TMC2590_CS_MASK"], [0, 0, 1, "c.TMC2590_CS_SHIFT", "TMC2590_CS_SHIFT"], [0, 0, 1, "c.TMC2590_DEDGE_MASK", "TMC2590_DEDGE_MASK"], [0, 0, 1, "c.TMC2590_DEDGE_SHIFT", "TMC2590_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2590_DISS2G_MASK", "TMC2590_DISS2G_MASK"], [0, 0, 1, "c.TMC2590_DISS2G_SHIFT", "TMC2590_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2590_DRVCONF", "TMC2590_DRVCONF"], [0, 0, 1, "c.TMC2590_DRVCONF_MASK", "TMC2590_DRVCONF_MASK"], [0, 0, 1, "c.TMC2590_DRVCTRL", "TMC2590_DRVCTRL"], [0, 0, 1, "c.TMC2590_DRVCTRL_MASK", "TMC2590_DRVCTRL_MASK"], [0, 0, 1, "c.TMC2590_DRVCTRL_SDOFF_MASK", "TMC2590_DRVCTRL_SDOFF_MASK"], [0, 0, 1, "c.TMC2590_FIELD_READ", "TMC2590_FIELD_READ"], [0, 0, 1, "c.TMC2590_FIELD_WRITE", "TMC2590_FIELD_WRITE"], [0, 0, 1, "c.TMC2590_GET_ADDRESS", "TMC2590_GET_ADDRESS"], [0, 0, 1, "c.TMC2590_GET_CA", "TMC2590_GET_CA"], [0, 0, 1, "c.TMC2590_GET_CB", "TMC2590_GET_CB"], [0, 0, 1, "c.TMC2590_GET_CHM", "TMC2590_GET_CHM"], [0, 0, 1, "c.TMC2590_GET_CS", "TMC2590_GET_CS"], [0, 0, 1, "c.TMC2590_GET_DEDGE", "TMC2590_GET_DEDGE"], [0, 0, 1, "c.TMC2590_GET_DISS2G", "TMC2590_GET_DISS2G"], [0, 0, 1, "c.TMC2590_GET_HDEC", "TMC2590_GET_HDEC"], [0, 0, 1, "c.TMC2590_GET_HEND", "TMC2590_GET_HEND"], [0, 0, 1, "c.TMC2590_GET_HSTRT", "TMC2590_GET_HSTRT"], [0, 0, 1, "c.TMC2590_GET_INTERPOL", "TMC2590_GET_INTERPOL"], [0, 0, 1, "c.TMC2590_GET_MRES", "TMC2590_GET_MRES"], [0, 0, 1, "c.TMC2590_GET_MSTEP", "TMC2590_GET_MSTEP"], [0, 0, 1, "c.TMC2590_GET_OLA", "TMC2590_GET_OLA"], [0, 0, 1, "c.TMC2590_GET_OLB", "TMC2590_GET_OLB"], [0, 0, 1, "c.TMC2590_GET_OT", "TMC2590_GET_OT"], [0, 0, 1, "c.TMC2590_GET_OTPW", "TMC2590_GET_OTPW"], [0, 0, 1, "c.TMC2590_GET_PHA", "TMC2590_GET_PHA"], [0, 0, 1, "c.TMC2590_GET_PHB", "TMC2590_GET_PHB"], [0, 0, 1, "c.TMC2590_GET_RDSEL", "TMC2590_GET_RDSEL"], [0, 0, 1, "c.TMC2590_GET_RNDTF", "TMC2590_GET_RNDTF"], [0, 0, 1, "c.TMC2590_GET_S2GA", "TMC2590_GET_S2GA"], [0, 0, 1, "c.TMC2590_GET_S2GB", "TMC2590_GET_S2GB"], [0, 0, 1, "c.TMC2590_GET_SDOFF", "TMC2590_GET_SDOFF"], [0, 0, 1, "c.TMC2590_GET_SE", "TMC2590_GET_SE"], [0, 0, 1, "c.TMC2590_GET_SEDN", "TMC2590_GET_SEDN"], [0, 0, 1, "c.TMC2590_GET_SEIMIN", "TMC2590_GET_SEIMIN"], [0, 0, 1, "c.TMC2590_GET_SEMAX", "TMC2590_GET_SEMAX"], [0, 0, 1, "c.TMC2590_GET_SEMIN", "TMC2590_GET_SEMIN"], [0, 0, 1, "c.TMC2590_GET_SEUP", "TMC2590_GET_SEUP"], [0, 0, 1, "c.TMC2590_GET_SFILT", "TMC2590_GET_SFILT"], [0, 0, 1, "c.TMC2590_GET_SG", "TMC2590_GET_SG"], [0, 0, 1, "c.TMC2590_GET_SGF", "TMC2590_GET_SGF"], [0, 0, 1, "c.TMC2590_GET_SGT", "TMC2590_GET_SGT"], [0, 0, 1, "c.TMC2590_GET_SGU", "TMC2590_GET_SGU"], [0, 0, 1, "c.TMC2590_GET_SLPH", "TMC2590_GET_SLPH"], [0, 0, 1, "c.TMC2590_GET_SLPL", "TMC2590_GET_SLPL"], [0, 0, 1, "c.TMC2590_GET_STST", "TMC2590_GET_STST"], [0, 0, 1, "c.TMC2590_GET_TBL", "TMC2590_GET_TBL"], [0, 0, 1, "c.TMC2590_GET_TOFF", "TMC2590_GET_TOFF"], [0, 0, 1, "c.TMC2590_GET_TS2G", "TMC2590_GET_TS2G"], [0, 0, 1, "c.TMC2590_GET_TST", "TMC2590_GET_TST"], [0, 0, 1, "c.TMC2590_GET_VSENSE", "TMC2590_GET_VSENSE"], [0, 0, 1, "c.TMC2590_HDEC0_MASK", "TMC2590_HDEC0_MASK"], [0, 0, 1, "c.TMC2590_HDEC0_SHIFT", "TMC2590_HDEC0_SHIFT"], [0, 0, 1, "c.TMC2590_HDEC1_MASK", "TMC2590_HDEC1_MASK"], [0, 0, 1, "c.TMC2590_HDEC1_SHIFT", "TMC2590_HDEC1_SHIFT"], [0, 0, 1, "c.TMC2590_HDEC_MASK", "TMC2590_HDEC_MASK"], [0, 0, 1, "c.TMC2590_HDEC_SHIFT", "TMC2590_HDEC_SHIFT"], [0, 0, 1, "c.TMC2590_HEND_MASK", "TMC2590_HEND_MASK"], [0, 0, 1, "c.TMC2590_HEND_MASK", "TMC2590_HEND_MASK"], [0, 0, 1, "c.TMC2590_HEND_SHIFT", "TMC2590_HEND_SHIFT"], [0, 0, 1, "c.TMC2590_HEND_SHIFT", "TMC2590_HEND_SHIFT"], [0, 0, 1, "c.TMC2590_HSTRT_MASK", "TMC2590_HSTRT_MASK"], [0, 0, 1, "c.TMC2590_HSTRT_SHIFT", "TMC2590_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2590_INTPOL_MASK", "TMC2590_INTPOL_MASK"], [0, 0, 1, "c.TMC2590_INTPOL_SHIFT", "TMC2590_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2590_MAX_ACCELERATION", "TMC2590_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2590_MAX_VELOCITY", "TMC2590_MAX_VELOCITY"], [0, 0, 1, "c.TMC2590_MOTORS", "TMC2590_MOTORS"], [0, 0, 1, "c.TMC2590_MRES_MASK", "TMC2590_MRES_MASK"], [0, 0, 1, "c.TMC2590_MRES_SHIFT", "TMC2590_MRES_SHIFT"], [0, 0, 1, "c.TMC2590_MSTEP_MASK", "TMC2590_MSTEP_MASK"], [0, 0, 1, "c.TMC2590_MSTEP_SHIFT", "TMC2590_MSTEP_SHIFT"], [0, 0, 1, "c.TMC2590_OLA_MASK", "TMC2590_OLA_MASK"], [0, 0, 1, "c.TMC2590_OLA_MASK", "TMC2590_OLA_MASK"], [0, 0, 1, "c.TMC2590_OLA_MASK", "TMC2590_OLA_MASK"], [0, 0, 1, "c.TMC2590_OLA_SHIFT", "TMC2590_OLA_SHIFT"], [0, 0, 1, "c.TMC2590_OLA_SHIFT", "TMC2590_OLA_SHIFT"], [0, 0, 1, "c.TMC2590_OLA_SHIFT", "TMC2590_OLA_SHIFT"], [0, 0, 1, "c.TMC2590_OLB_MASK", "TMC2590_OLB_MASK"], [0, 0, 1, "c.TMC2590_OLB_MASK", "TMC2590_OLB_MASK"], [0, 0, 1, "c.TMC2590_OLB_MASK", "TMC2590_OLB_MASK"], [0, 0, 1, "c.TMC2590_OLB_SHIFT", "TMC2590_OLB_SHIFT"], [0, 0, 1, "c.TMC2590_OLB_SHIFT", "TMC2590_OLB_SHIFT"], [0, 0, 1, "c.TMC2590_OLB_SHIFT", "TMC2590_OLB_SHIFT"], [0, 0, 1, "c.TMC2590_OTPW_MASK", "TMC2590_OTPW_MASK"], [0, 0, 1, "c.TMC2590_OTPW_MASK", "TMC2590_OTPW_MASK"], [0, 0, 1, "c.TMC2590_OTPW_MASK", "TMC2590_OTPW_MASK"], [0, 0, 1, "c.TMC2590_OTPW_SHIFT", "TMC2590_OTPW_SHIFT"], [0, 0, 1, "c.TMC2590_OTPW_SHIFT", "TMC2590_OTPW_SHIFT"], [0, 0, 1, "c.TMC2590_OTPW_SHIFT", "TMC2590_OTPW_SHIFT"], [0, 0, 1, "c.TMC2590_OT_MASK", "TMC2590_OT_MASK"], [0, 0, 1, "c.TMC2590_OT_MASK", "TMC2590_OT_MASK"], [0, 0, 1, "c.TMC2590_OT_MASK", "TMC2590_OT_MASK"], [0, 0, 1, "c.TMC2590_OT_SHIFT", "TMC2590_OT_SHIFT"], [0, 0, 1, "c.TMC2590_OT_SHIFT", "TMC2590_OT_SHIFT"], [0, 0, 1, "c.TMC2590_OT_SHIFT", "TMC2590_OT_SHIFT"], [0, 0, 1, "c.TMC2590_PHA_MASK", "TMC2590_PHA_MASK"], [0, 0, 1, "c.TMC2590_PHA_SHIFT", "TMC2590_PHA_SHIFT"], [0, 0, 1, "c.TMC2590_PHB_MASK", "TMC2590_PHB_MASK"], [0, 0, 1, "c.TMC2590_PHB_SHIFT", "TMC2590_PHB_SHIFT"], [0, 0, 1, "c.TMC2590_RDSEL_MASK", "TMC2590_RDSEL_MASK"], [0, 0, 1, "c.TMC2590_RDSEL_SHIFT", "TMC2590_RDSEL_SHIFT"], [0, 0, 1, "c.TMC2590_REGISTER_ADDRESS_BITS_MASK", "TMC2590_REGISTER_ADDRESS_BITS_MASK"], [0, 0, 1, "c.TMC2590_REGISTER_ADDRESS_BITS_SHIFT", "TMC2590_REGISTER_ADDRESS_BITS_SHIFT"], [0, 0, 1, "c.TMC2590_REGISTER_COUNT", "TMC2590_REGISTER_COUNT"], [0, 0, 1, "c.TMC2590_RESPONSE0", "TMC2590_RESPONSE0"], [0, 0, 1, "c.TMC2590_RESPONSE1", "TMC2590_RESPONSE1"], [0, 0, 1, "c.TMC2590_RESPONSE2", "TMC2590_RESPONSE2"], [0, 0, 1, "c.TMC2590_RESPONSE_LATEST", "TMC2590_RESPONSE_LATEST"], [0, 0, 1, "c.TMC2590_RNDTF_MASK", "TMC2590_RNDTF_MASK"], [0, 0, 1, "c.TMC2590_RNDTF_SHIFT", "TMC2590_RNDTF_SHIFT"], [0, 0, 1, "c.TMC2590_S2GA_MASK", "TMC2590_S2GA_MASK"], [0, 0, 1, "c.TMC2590_S2GA_MASK", "TMC2590_S2GA_MASK"], [0, 0, 1, "c.TMC2590_S2GA_MASK", "TMC2590_S2GA_MASK"], [0, 0, 1, "c.TMC2590_S2GA_SHIFT", "TMC2590_S2GA_SHIFT"], [0, 0, 1, "c.TMC2590_S2GA_SHIFT", "TMC2590_S2GA_SHIFT"], [0, 0, 1, "c.TMC2590_S2GA_SHIFT", "TMC2590_S2GA_SHIFT"], [0, 0, 1, "c.TMC2590_S2GB_MASK", "TMC2590_S2GB_MASK"], [0, 0, 1, "c.TMC2590_S2GB_MASK", "TMC2590_S2GB_MASK"], [0, 0, 1, "c.TMC2590_S2GB_MASK", "TMC2590_S2GB_MASK"], [0, 0, 1, "c.TMC2590_S2GB_SHIFT", "TMC2590_S2GB_SHIFT"], [0, 0, 1, "c.TMC2590_S2GB_SHIFT", "TMC2590_S2GB_SHIFT"], [0, 0, 1, "c.TMC2590_S2GB_SHIFT", "TMC2590_S2GB_SHIFT"], [0, 0, 1, "c.TMC2590_SDOFF_MASK", "TMC2590_SDOFF_MASK"], [0, 0, 1, "c.TMC2590_SDOFF_SHIFT", "TMC2590_SDOFF_SHIFT"], [0, 0, 1, "c.TMC2590_SEDN_MASK", "TMC2590_SEDN_MASK"], [0, 0, 1, "c.TMC2590_SEDN_SHIFT", "TMC2590_SEDN_SHIFT"], [0, 0, 1, "c.TMC2590_SEIMIN_MASK", "TMC2590_SEIMIN_MASK"], [0, 0, 1, "c.TMC2590_SEIMIN_SHIFT", "TMC2590_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC2590_SEMAX_MASK", "TMC2590_SEMAX_MASK"], [0, 0, 1, "c.TMC2590_SEMAX_SHIFT", "TMC2590_SEMAX_SHIFT"], [0, 0, 1, "c.TMC2590_SEMIN_MASK", "TMC2590_SEMIN_MASK"], [0, 0, 1, "c.TMC2590_SEMIN_SHIFT", "TMC2590_SEMIN_SHIFT"], [0, 0, 1, "c.TMC2590_SET_CA", "TMC2590_SET_CA"], [0, 0, 1, "c.TMC2590_SET_CB", "TMC2590_SET_CB"], [0, 0, 1, "c.TMC2590_SET_CHM", "TMC2590_SET_CHM"], [0, 0, 1, "c.TMC2590_SET_CS", "TMC2590_SET_CS"], [0, 0, 1, "c.TMC2590_SET_DEDGE", "TMC2590_SET_DEDGE"], [0, 0, 1, "c.TMC2590_SET_DISS2G", "TMC2590_SET_DISS2G"], [0, 0, 1, "c.TMC2590_SET_HDEC", "TMC2590_SET_HDEC"], [0, 0, 1, "c.TMC2590_SET_HEND", "TMC2590_SET_HEND"], [0, 0, 1, "c.TMC2590_SET_HSTRT", "TMC2590_SET_HSTRT"], [0, 0, 1, "c.TMC2590_SET_INTERPOL", "TMC2590_SET_INTERPOL"], [0, 0, 1, "c.TMC2590_SET_MRES", "TMC2590_SET_MRES"], [0, 0, 1, "c.TMC2590_SET_PHA", "TMC2590_SET_PHA"], [0, 0, 1, "c.TMC2590_SET_PHB", "TMC2590_SET_PHB"], [0, 0, 1, "c.TMC2590_SET_RDSEL", "TMC2590_SET_RDSEL"], [0, 0, 1, "c.TMC2590_SET_RNDTF", "TMC2590_SET_RNDTF"], [0, 0, 1, "c.TMC2590_SET_SDOFF", "TMC2590_SET_SDOFF"], [0, 0, 1, "c.TMC2590_SET_SEDN", "TMC2590_SET_SEDN"], [0, 0, 1, "c.TMC2590_SET_SEIMIN", "TMC2590_SET_SEIMIN"], [0, 0, 1, "c.TMC2590_SET_SEMAX", "TMC2590_SET_SEMAX"], [0, 0, 1, "c.TMC2590_SET_SEMIN", "TMC2590_SET_SEMIN"], [0, 0, 1, "c.TMC2590_SET_SEUP", "TMC2590_SET_SEUP"], [0, 0, 1, "c.TMC2590_SET_SFILT", "TMC2590_SET_SFILT"], [0, 0, 1, "c.TMC2590_SET_SGT", "TMC2590_SET_SGT"], [0, 0, 1, "c.TMC2590_SET_SLPH", "TMC2590_SET_SLPH"], [0, 0, 1, "c.TMC2590_SET_SLPL", "TMC2590_SET_SLPL"], [0, 0, 1, "c.TMC2590_SET_TBL", "TMC2590_SET_TBL"], [0, 0, 1, "c.TMC2590_SET_TOFF", "TMC2590_SET_TOFF"], [0, 0, 1, "c.TMC2590_SET_TS2G", "TMC2590_SET_TS2G"], [0, 0, 1, "c.TMC2590_SET_TST", "TMC2590_SET_TST"], [0, 0, 1, "c.TMC2590_SET_VSENSE", "TMC2590_SET_VSENSE"], [0, 0, 1, "c.TMC2590_SEUP_MASK", "TMC2590_SEUP_MASK"], [0, 0, 1, "c.TMC2590_SEUP_SHIFT", "TMC2590_SEUP_SHIFT"], [0, 0, 1, "c.TMC2590_SE_MASK", "TMC2590_SE_MASK"], [0, 0, 1, "c.TMC2590_SE_SHIFT", "TMC2590_SE_SHIFT"], [0, 0, 1, "c.TMC2590_SFILT_MASK", "TMC2590_SFILT_MASK"], [0, 0, 1, "c.TMC2590_SFILT_SHIFT", "TMC2590_SFILT_SHIFT"], [0, 0, 1, "c.TMC2590_SG2_MASK", "TMC2590_SG2_MASK"], [0, 0, 1, "c.TMC2590_SG2_SHIFT", "TMC2590_SG2_SHIFT"], [0, 0, 1, "c.TMC2590_SGCSCONF", "TMC2590_SGCSCONF"], [0, 0, 1, "c.TMC2590_SGCSCONF_MASK", "TMC2590_SGCSCONF_MASK"], [0, 0, 1, "c.TMC2590_SGT_MASK", "TMC2590_SGT_MASK"], [0, 0, 1, "c.TMC2590_SGT_SHIFT", "TMC2590_SGT_SHIFT"], [0, 0, 1, "c.TMC2590_SGU_MASK", "TMC2590_SGU_MASK"], [0, 0, 1, "c.TMC2590_SGU_SHIFT", "TMC2590_SGU_SHIFT"], [0, 0, 1, "c.TMC2590_SG_MASK", "TMC2590_SG_MASK"], [0, 0, 1, "c.TMC2590_SG_MASK", "TMC2590_SG_MASK"], [0, 0, 1, "c.TMC2590_SG_MASK", "TMC2590_SG_MASK"], [0, 0, 1, "c.TMC2590_SG_SHIFT", "TMC2590_SG_SHIFT"], [0, 0, 1, "c.TMC2590_SG_SHIFT", "TMC2590_SG_SHIFT"], [0, 0, 1, "c.TMC2590_SG_SHIFT", "TMC2590_SG_SHIFT"], [0, 0, 1, "c.TMC2590_SLPH_MASK", "TMC2590_SLPH_MASK"], [0, 0, 1, "c.TMC2590_SLPH_SHIFT", "TMC2590_SLPH_SHIFT"], [0, 0, 1, "c.TMC2590_SLPL_MASK", "TMC2590_SLPL_MASK"], [0, 0, 1, "c.TMC2590_SLPL_SHIFT", "TMC2590_SLPL_SHIFT"], [0, 0, 1, "c.TMC2590_SMARTEN", "TMC2590_SMARTEN"], [0, 0, 1, "c.TMC2590_SMARTEN_MASK", "TMC2590_SMARTEN_MASK"], [0, 0, 1, "c.TMC2590_STATUS_MASK", "TMC2590_STATUS_MASK"], [0, 0, 1, "c.TMC2590_STATUS_SHIFT", "TMC2590_STATUS_SHIFT"], [0, 0, 1, "c.TMC2590_STST_MASK", "TMC2590_STST_MASK"], [0, 0, 1, "c.TMC2590_STST_MASK", "TMC2590_STST_MASK"], [0, 0, 1, "c.TMC2590_STST_MASK", "TMC2590_STST_MASK"], [0, 0, 1, "c.TMC2590_STST_SHIFT", "TMC2590_STST_SHIFT"], [0, 0, 1, "c.TMC2590_STST_SHIFT", "TMC2590_STST_SHIFT"], [0, 0, 1, "c.TMC2590_STST_SHIFT", "TMC2590_STST_SHIFT"], [0, 0, 1, "c.TMC2590_TBL_MASK", "TMC2590_TBL_MASK"], [0, 0, 1, "c.TMC2590_TBL_SHIFT", "TMC2590_TBL_SHIFT"], [0, 0, 1, "c.TMC2590_TOFF_MASK", "TMC2590_TOFF_MASK"], [0, 0, 1, "c.TMC2590_TOFF_SHIFT", "TMC2590_TOFF_SHIFT"], [0, 0, 1, "c.TMC2590_TS2G_MASK", "TMC2590_TS2G_MASK"], [0, 0, 1, "c.TMC2590_TS2G_SHIFT", "TMC2590_TS2G_SHIFT"], [0, 0, 1, "c.TMC2590_TST_MASK", "TMC2590_TST_MASK"], [0, 0, 1, "c.TMC2590_TST_SHIFT", "TMC2590_TST_SHIFT"], [0, 0, 1, "c.TMC2590_VALUE", "TMC2590_VALUE"], [0, 0, 1, "c.TMC2590_VSENSE_MASK", "TMC2590_VSENSE_MASK"], [0, 0, 1, "c.TMC2590_VSENSE_SHIFT", "TMC2590_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2590_WRITE_BIT", "TMC2590_WRITE_BIT"], [0, 0, 1, "c.TMC262_CHOPCONF", "TMC262_CHOPCONF"], [0, 0, 1, "c.TMC262_CHOPCONF_MASK", "TMC262_CHOPCONF_MASK"], [0, 0, 1, "c.TMC262_DRVCONF", "TMC262_DRVCONF"], [0, 0, 1, "c.TMC262_DRVCONF_MASK", "TMC262_DRVCONF_MASK"], [0, 0, 1, "c.TMC262_DRVCTRL", "TMC262_DRVCTRL"], [0, 0, 1, "c.TMC262_DRVCTRL_MASK", "TMC262_DRVCTRL_MASK"], [0, 0, 1, "c.TMC262_DRVCTRL_SDOFF_MASK", "TMC262_DRVCTRL_SDOFF_MASK"], [0, 0, 1, "c.TMC262_FLAG_OLA", "TMC262_FLAG_OLA"], [0, 0, 1, "c.TMC262_FLAG_OLB", "TMC262_FLAG_OLB"], [0, 0, 1, "c.TMC262_FLAG_OT", "TMC262_FLAG_OT"], [0, 0, 1, "c.TMC262_FLAG_OTPW", "TMC262_FLAG_OTPW"], [0, 0, 1, "c.TMC262_FLAG_S2GA", "TMC262_FLAG_S2GA"], [0, 0, 1, "c.TMC262_FLAG_S2GB", "TMC262_FLAG_S2GB"], [0, 0, 1, "c.TMC262_FLAG_SG", "TMC262_FLAG_SG"], [0, 0, 1, "c.TMC262_FLAG_STST", "TMC262_FLAG_STST"], [0, 0, 1, "c.TMC262_GET_ADDRESS", "TMC262_GET_ADDRESS"], [0, 0, 1, "c.TMC262_GET_CA", "TMC262_GET_CA"], [0, 0, 1, "c.TMC262_GET_CB", "TMC262_GET_CB"], [0, 0, 1, "c.TMC262_GET_CHM", "TMC262_GET_CHM"], [0, 0, 1, "c.TMC262_GET_CS", "TMC262_GET_CS"], [0, 0, 1, "c.TMC262_GET_DEDGE", "TMC262_GET_DEDGE"], [0, 0, 1, "c.TMC262_GET_DISS2G", "TMC262_GET_DISS2G"], [0, 0, 1, "c.TMC262_GET_HDEC", "TMC262_GET_HDEC"], [0, 0, 1, "c.TMC262_GET_HEND", "TMC262_GET_HEND"], [0, 0, 1, "c.TMC262_GET_HSTRT", "TMC262_GET_HSTRT"], [0, 0, 1, "c.TMC262_GET_INTERPOL", "TMC262_GET_INTERPOL"], [0, 0, 1, "c.TMC262_GET_MRES", "TMC262_GET_MRES"], [0, 0, 1, "c.TMC262_GET_MSTEP", "TMC262_GET_MSTEP"], [0, 0, 1, "c.TMC262_GET_OLA", "TMC262_GET_OLA"], [0, 0, 1, "c.TMC262_GET_OLB", "TMC262_GET_OLB"], [0, 0, 1, "c.TMC262_GET_OT", "TMC262_GET_OT"], [0, 0, 1, "c.TMC262_GET_OTPW", "TMC262_GET_OTPW"], [0, 0, 1, "c.TMC262_GET_PHA", "TMC262_GET_PHA"], [0, 0, 1, "c.TMC262_GET_PHB", "TMC262_GET_PHB"], [0, 0, 1, "c.TMC262_GET_RDSEL", "TMC262_GET_RDSEL"], [0, 0, 1, "c.TMC262_GET_RNDTF", "TMC262_GET_RNDTF"], [0, 0, 1, "c.TMC262_GET_S2GA", "TMC262_GET_S2GA"], [0, 0, 1, "c.TMC262_GET_S2GB", "TMC262_GET_S2GB"], [0, 0, 1, "c.TMC262_GET_SDOFF", "TMC262_GET_SDOFF"], [0, 0, 1, "c.TMC262_GET_SE", "TMC262_GET_SE"], [0, 0, 1, "c.TMC262_GET_SEDN", "TMC262_GET_SEDN"], [0, 0, 1, "c.TMC262_GET_SEIMIN", "TMC262_GET_SEIMIN"], [0, 0, 1, "c.TMC262_GET_SEMAX", "TMC262_GET_SEMAX"], [0, 0, 1, "c.TMC262_GET_SEMIN", "TMC262_GET_SEMIN"], [0, 0, 1, "c.TMC262_GET_SEUP", "TMC262_GET_SEUP"], [0, 0, 1, "c.TMC262_GET_SFILT", "TMC262_GET_SFILT"], [0, 0, 1, "c.TMC262_GET_SG", "TMC262_GET_SG"], [0, 0, 1, "c.TMC262_GET_SGF", "TMC262_GET_SGF"], [0, 0, 1, "c.TMC262_GET_SGT", "TMC262_GET_SGT"], [0, 0, 1, "c.TMC262_GET_SGU", "TMC262_GET_SGU"], [0, 0, 1, "c.TMC262_GET_SLPH", "TMC262_GET_SLPH"], [0, 0, 1, "c.TMC262_GET_SLPL", "TMC262_GET_SLPL"], [0, 0, 1, "c.TMC262_GET_STST", "TMC262_GET_STST"], [0, 0, 1, "c.TMC262_GET_TBL", "TMC262_GET_TBL"], [0, 0, 1, "c.TMC262_GET_TOFF", "TMC262_GET_TOFF"], [0, 0, 1, "c.TMC262_GET_TS2G", "TMC262_GET_TS2G"], [0, 0, 1, "c.TMC262_GET_TST", "TMC262_GET_TST"], [0, 0, 1, "c.TMC262_GET_VSENSE", "TMC262_GET_VSENSE"], [0, 0, 1, "c.TMC262_RB_ENCODER", "TMC262_RB_ENCODER"], [0, 0, 1, "c.TMC262_RB_MSTEP", "TMC262_RB_MSTEP"], [0, 0, 1, "c.TMC262_RB_SMART_ENERGY", "TMC262_RB_SMART_ENERGY"], [0, 0, 1, "c.TMC262_RB_STALL_GUARD", "TMC262_RB_STALL_GUARD"], [0, 0, 1, "c.TMC262_RESPONSE0", "TMC262_RESPONSE0"], [0, 0, 1, "c.TMC262_RESPONSE1", "TMC262_RESPONSE1"], [0, 0, 1, "c.TMC262_RESPONSE2", "TMC262_RESPONSE2"], [0, 0, 1, "c.TMC262_RESPONSE_LATEST", "TMC262_RESPONSE_LATEST"], [0, 0, 1, "c.TMC262_SET_CA", "TMC262_SET_CA"], [0, 0, 1, "c.TMC262_SET_CB", "TMC262_SET_CB"], [0, 0, 1, "c.TMC262_SET_CHM", "TMC262_SET_CHM"], [0, 0, 1, "c.TMC262_SET_CS", "TMC262_SET_CS"], [0, 0, 1, "c.TMC262_SET_DEDGE", "TMC262_SET_DEDGE"], [0, 0, 1, "c.TMC262_SET_DISS2G", "TMC262_SET_DISS2G"], [0, 0, 1, "c.TMC262_SET_HDEC", "TMC262_SET_HDEC"], [0, 0, 1, "c.TMC262_SET_HEND", "TMC262_SET_HEND"], [0, 0, 1, "c.TMC262_SET_HSTRT", "TMC262_SET_HSTRT"], [0, 0, 1, "c.TMC262_SET_INTERPOL", "TMC262_SET_INTERPOL"], [0, 0, 1, "c.TMC262_SET_MRES", "TMC262_SET_MRES"], [0, 0, 1, "c.TMC262_SET_PHA", "TMC262_SET_PHA"], [0, 0, 1, "c.TMC262_SET_PHB", "TMC262_SET_PHB"], [0, 0, 1, "c.TMC262_SET_RDSEL", "TMC262_SET_RDSEL"], [0, 0, 1, "c.TMC262_SET_RNDTF", "TMC262_SET_RNDTF"], [0, 0, 1, "c.TMC262_SET_SDOFF", "TMC262_SET_SDOFF"], [0, 0, 1, "c.TMC262_SET_SEDN", "TMC262_SET_SEDN"], [0, 0, 1, "c.TMC262_SET_SEIMIN", "TMC262_SET_SEIMIN"], [0, 0, 1, "c.TMC262_SET_SEMAX", "TMC262_SET_SEMAX"], [0, 0, 1, "c.TMC262_SET_SEMIN", "TMC262_SET_SEMIN"], [0, 0, 1, "c.TMC262_SET_SEUP", "TMC262_SET_SEUP"], [0, 0, 1, "c.TMC262_SET_SFILT", "TMC262_SET_SFILT"], [0, 0, 1, "c.TMC262_SET_SGT", "TMC262_SET_SGT"], [0, 0, 1, "c.TMC262_SET_SLPH", "TMC262_SET_SLPH"], [0, 0, 1, "c.TMC262_SET_SLPL", "TMC262_SET_SLPL"], [0, 0, 1, "c.TMC262_SET_TBL", "TMC262_SET_TBL"], [0, 0, 1, "c.TMC262_SET_TOFF", "TMC262_SET_TOFF"], [0, 0, 1, "c.TMC262_SET_TS2G", "TMC262_SET_TS2G"], [0, 0, 1, "c.TMC262_SET_TST", "TMC262_SET_TST"], [0, 0, 1, "c.TMC262_SET_VSENSE", "TMC262_SET_VSENSE"], [0, 0, 1, "c.TMC262_SGCSCONF", "TMC262_SGCSCONF"], [0, 0, 1, "c.TMC262_SGCSCONF_MASK", "TMC262_SGCSCONF_MASK"], [0, 0, 1, "c.TMC262_SMARTEN", "TMC262_SMARTEN"], [0, 0, 1, "c.TMC262_SMARTEN_MASK", "TMC262_SMARTEN_MASK"], [0, 0, 1, "c.TMC262_WRITE", "TMC262_WRITE"], [0, 0, 1, "c.TMC2660_ADDRESS", "TMC2660_ADDRESS"], [0, 0, 1, "c.TMC2660_ADDRESS_MASK", "TMC2660_ADDRESS_MASK"], [0, 0, 1, "c.TMC2660_ADDRESS_SHIFT", "TMC2660_ADDRESS_SHIFT"], [0, 0, 1, "c.TMC2660_CA_MASK", "TMC2660_CA_MASK"], [0, 0, 1, "c.TMC2660_CA_SHIFT", "TMC2660_CA_SHIFT"], [0, 0, 1, "c.TMC2660_CB_MASK", "TMC2660_CB_MASK"], [0, 0, 1, "c.TMC2660_CB_SHIFT", "TMC2660_CB_SHIFT"], [0, 0, 1, "c.TMC2660_CHM_MASK", "TMC2660_CHM_MASK"], [0, 0, 1, "c.TMC2660_CHM_SHIFT", "TMC2660_CHM_SHIFT"], [0, 0, 1, "c.TMC2660_CHOPCONF", "TMC2660_CHOPCONF"], [0, 0, 1, "c.TMC2660_CHOPCONF_MASK", "TMC2660_CHOPCONF_MASK"], [0, 0, 1, "c.TMC2660_CS_MASK", "TMC2660_CS_MASK"], [0, 0, 1, "c.TMC2660_CS_SHIFT", "TMC2660_CS_SHIFT"], [0, 0, 1, "c.TMC2660_DATAGRAM", "TMC2660_DATAGRAM"], [0, 0, 1, "c.TMC2660_DEDGE_MASK", "TMC2660_DEDGE_MASK"], [0, 0, 1, "c.TMC2660_DEDGE_SHIFT", "TMC2660_DEDGE_SHIFT"], [0, 0, 1, "c.TMC2660_DISS2G_MASK", "TMC2660_DISS2G_MASK"], [0, 0, 1, "c.TMC2660_DISS2G_SHIFT", "TMC2660_DISS2G_SHIFT"], [0, 0, 1, "c.TMC2660_DRVCONF", "TMC2660_DRVCONF"], [0, 0, 1, "c.TMC2660_DRVCONF_MASK", "TMC2660_DRVCONF_MASK"], [0, 0, 1, "c.TMC2660_DRVCTRL", "TMC2660_DRVCTRL"], [0, 0, 1, "c.TMC2660_DRVCTRL_MASK", "TMC2660_DRVCTRL_MASK"], [0, 0, 1, "c.TMC2660_DRVCTRL_SDOFF_MASK", "TMC2660_DRVCTRL_SDOFF_MASK"], [0, 0, 1, "c.TMC2660_FIELD_READ", "TMC2660_FIELD_READ"], [0, 0, 1, "c.TMC2660_FIELD_UPDATE", "TMC2660_FIELD_UPDATE"], [0, 0, 1, "c.TMC2660_FIELD_WRITE", "TMC2660_FIELD_WRITE"], [0, 0, 1, "c.TMC2660_GET_ADDRESS", "TMC2660_GET_ADDRESS"], [0, 0, 1, "c.TMC2660_GET_CA", "TMC2660_GET_CA"], [0, 0, 1, "c.TMC2660_GET_CB", "TMC2660_GET_CB"], [0, 0, 1, "c.TMC2660_GET_CHM", "TMC2660_GET_CHM"], [0, 0, 1, "c.TMC2660_GET_CS", "TMC2660_GET_CS"], [0, 0, 1, "c.TMC2660_GET_DEDGE", "TMC2660_GET_DEDGE"], [0, 0, 1, "c.TMC2660_GET_DISS2G", "TMC2660_GET_DISS2G"], [0, 0, 1, "c.TMC2660_GET_HDEC", "TMC2660_GET_HDEC"], [0, 0, 1, "c.TMC2660_GET_HEND", "TMC2660_GET_HEND"], [0, 0, 1, "c.TMC2660_GET_HSTRT", "TMC2660_GET_HSTRT"], [0, 0, 1, "c.TMC2660_GET_INTERPOL", "TMC2660_GET_INTERPOL"], [0, 0, 1, "c.TMC2660_GET_MRES", "TMC2660_GET_MRES"], [0, 0, 1, "c.TMC2660_GET_MSTEP", "TMC2660_GET_MSTEP"], [0, 0, 1, "c.TMC2660_GET_OLA", "TMC2660_GET_OLA"], [0, 0, 1, "c.TMC2660_GET_OLB", "TMC2660_GET_OLB"], [0, 0, 1, "c.TMC2660_GET_OT", "TMC2660_GET_OT"], [0, 0, 1, "c.TMC2660_GET_OTPW", "TMC2660_GET_OTPW"], [0, 0, 1, "c.TMC2660_GET_PHA", "TMC2660_GET_PHA"], [0, 0, 1, "c.TMC2660_GET_PHB", "TMC2660_GET_PHB"], [0, 0, 1, "c.TMC2660_GET_RDSEL", "TMC2660_GET_RDSEL"], [0, 0, 1, "c.TMC2660_GET_RNDTF", "TMC2660_GET_RNDTF"], [0, 0, 1, "c.TMC2660_GET_S2GA", "TMC2660_GET_S2GA"], [0, 0, 1, "c.TMC2660_GET_S2GB", "TMC2660_GET_S2GB"], [0, 0, 1, "c.TMC2660_GET_SDOFF", "TMC2660_GET_SDOFF"], [0, 0, 1, "c.TMC2660_GET_SE", "TMC2660_GET_SE"], [0, 0, 1, "c.TMC2660_GET_SEDN", "TMC2660_GET_SEDN"], [0, 0, 1, "c.TMC2660_GET_SEIMIN", "TMC2660_GET_SEIMIN"], [0, 0, 1, "c.TMC2660_GET_SEMAX", "TMC2660_GET_SEMAX"], [0, 0, 1, "c.TMC2660_GET_SEMIN", "TMC2660_GET_SEMIN"], [0, 0, 1, "c.TMC2660_GET_SEUP", "TMC2660_GET_SEUP"], [0, 0, 1, "c.TMC2660_GET_SFILT", "TMC2660_GET_SFILT"], [0, 0, 1, "c.TMC2660_GET_SG", "TMC2660_GET_SG"], [0, 0, 1, "c.TMC2660_GET_SGF", "TMC2660_GET_SGF"], [0, 0, 1, "c.TMC2660_GET_SGT", "TMC2660_GET_SGT"], [0, 0, 1, "c.TMC2660_GET_SGU", "TMC2660_GET_SGU"], [0, 0, 1, "c.TMC2660_GET_SLPH", "TMC2660_GET_SLPH"], [0, 0, 1, "c.TMC2660_GET_SLPL", "TMC2660_GET_SLPL"], [0, 0, 1, "c.TMC2660_GET_STST", "TMC2660_GET_STST"], [0, 0, 1, "c.TMC2660_GET_TBL", "TMC2660_GET_TBL"], [0, 0, 1, "c.TMC2660_GET_TOFF", "TMC2660_GET_TOFF"], [0, 0, 1, "c.TMC2660_GET_TS2G", "TMC2660_GET_TS2G"], [0, 0, 1, "c.TMC2660_GET_TST", "TMC2660_GET_TST"], [0, 0, 1, "c.TMC2660_GET_VSENSE", "TMC2660_GET_VSENSE"], [0, 0, 1, "c.TMC2660_HDEC0_MASK", "TMC2660_HDEC0_MASK"], [0, 0, 1, "c.TMC2660_HDEC0_SHIFT", "TMC2660_HDEC0_SHIFT"], [0, 0, 1, "c.TMC2660_HDEC1_MASK", "TMC2660_HDEC1_MASK"], [0, 0, 1, "c.TMC2660_HDEC1_SHIFT", "TMC2660_HDEC1_SHIFT"], [0, 0, 1, "c.TMC2660_HDEC_MASK", "TMC2660_HDEC_MASK"], [0, 0, 1, "c.TMC2660_HDEC_SHIFT", "TMC2660_HDEC_SHIFT"], [0, 0, 1, "c.TMC2660_HEND_MASK", "TMC2660_HEND_MASK"], [0, 0, 1, "c.TMC2660_HEND_MASK", "TMC2660_HEND_MASK"], [0, 0, 1, "c.TMC2660_HEND_SHIFT", "TMC2660_HEND_SHIFT"], [0, 0, 1, "c.TMC2660_HEND_SHIFT", "TMC2660_HEND_SHIFT"], [0, 0, 1, "c.TMC2660_HSTRT_MASK", "TMC2660_HSTRT_MASK"], [0, 0, 1, "c.TMC2660_HSTRT_SHIFT", "TMC2660_HSTRT_SHIFT"], [0, 0, 1, "c.TMC2660_INTPOL_MASK", "TMC2660_INTPOL_MASK"], [0, 0, 1, "c.TMC2660_INTPOL_SHIFT", "TMC2660_INTPOL_SHIFT"], [0, 0, 1, "c.TMC2660_IS_WRITE", "TMC2660_IS_WRITE"], [0, 0, 1, "c.TMC2660_MAX_ACCELERATION", "TMC2660_MAX_ACCELERATION"], [0, 0, 1, "c.TMC2660_MAX_VELOCITY", "TMC2660_MAX_VELOCITY"], [0, 0, 1, "c.TMC2660_MOTORS", "TMC2660_MOTORS"], [0, 0, 1, "c.TMC2660_MRES_MASK", "TMC2660_MRES_MASK"], [0, 0, 1, "c.TMC2660_MRES_SHIFT", "TMC2660_MRES_SHIFT"], [0, 0, 1, "c.TMC2660_MSTEP_MASK", "TMC2660_MSTEP_MASK"], [0, 0, 1, "c.TMC2660_MSTEP_SHIFT", "TMC2660_MSTEP_SHIFT"], [0, 0, 1, "c.TMC2660_OLA_MASK", "TMC2660_OLA_MASK"], [0, 0, 1, "c.TMC2660_OLA_MASK", "TMC2660_OLA_MASK"], [0, 0, 1, "c.TMC2660_OLA_MASK", "TMC2660_OLA_MASK"], [0, 0, 1, "c.TMC2660_OLA_SHIFT", "TMC2660_OLA_SHIFT"], [0, 0, 1, "c.TMC2660_OLA_SHIFT", "TMC2660_OLA_SHIFT"], [0, 0, 1, "c.TMC2660_OLA_SHIFT", "TMC2660_OLA_SHIFT"], [0, 0, 1, "c.TMC2660_OLB_MASK", "TMC2660_OLB_MASK"], [0, 0, 1, "c.TMC2660_OLB_MASK", "TMC2660_OLB_MASK"], [0, 0, 1, "c.TMC2660_OLB_MASK", "TMC2660_OLB_MASK"], [0, 0, 1, "c.TMC2660_OLB_SHIFT", "TMC2660_OLB_SHIFT"], [0, 0, 1, "c.TMC2660_OLB_SHIFT", "TMC2660_OLB_SHIFT"], [0, 0, 1, "c.TMC2660_OLB_SHIFT", "TMC2660_OLB_SHIFT"], [0, 0, 1, "c.TMC2660_OTPW_MASK", "TMC2660_OTPW_MASK"], [0, 0, 1, "c.TMC2660_OTPW_MASK", "TMC2660_OTPW_MASK"], [0, 0, 1, "c.TMC2660_OTPW_MASK", "TMC2660_OTPW_MASK"], [0, 0, 1, "c.TMC2660_OTPW_SHIFT", "TMC2660_OTPW_SHIFT"], [0, 0, 1, "c.TMC2660_OTPW_SHIFT", "TMC2660_OTPW_SHIFT"], [0, 0, 1, "c.TMC2660_OTPW_SHIFT", "TMC2660_OTPW_SHIFT"], [0, 0, 1, "c.TMC2660_OT_MASK", "TMC2660_OT_MASK"], [0, 0, 1, "c.TMC2660_OT_MASK", "TMC2660_OT_MASK"], [0, 0, 1, "c.TMC2660_OT_MASK", "TMC2660_OT_MASK"], [0, 0, 1, "c.TMC2660_OT_SHIFT", "TMC2660_OT_SHIFT"], [0, 0, 1, "c.TMC2660_OT_SHIFT", "TMC2660_OT_SHIFT"], [0, 0, 1, "c.TMC2660_OT_SHIFT", "TMC2660_OT_SHIFT"], [0, 0, 1, "c.TMC2660_PHA_MASK", "TMC2660_PHA_MASK"], [0, 0, 1, "c.TMC2660_PHA_SHIFT", "TMC2660_PHA_SHIFT"], [0, 0, 1, "c.TMC2660_PHB_MASK", "TMC2660_PHB_MASK"], [0, 0, 1, "c.TMC2660_PHB_SHIFT", "TMC2660_PHB_SHIFT"], [0, 0, 1, "c.TMC2660_RDSEL_MASK", "TMC2660_RDSEL_MASK"], [0, 0, 1, "c.TMC2660_RDSEL_SHIFT", "TMC2660_RDSEL_SHIFT"], [0, 0, 1, "c.TMC2660_REGISTER_ADDRESS_BITS_MASK", "TMC2660_REGISTER_ADDRESS_BITS_MASK"], [0, 0, 1, "c.TMC2660_REGISTER_ADDRESS_BITS_SHIFT", "TMC2660_REGISTER_ADDRESS_BITS_SHIFT"], [0, 0, 1, "c.TMC2660_REGISTER_COUNT", "TMC2660_REGISTER_COUNT"], [0, 0, 1, "c.TMC2660_RESPONSE0", "TMC2660_RESPONSE0"], [0, 0, 1, "c.TMC2660_RESPONSE1", "TMC2660_RESPONSE1"], [0, 0, 1, "c.TMC2660_RESPONSE2", "TMC2660_RESPONSE2"], [0, 0, 1, "c.TMC2660_RESPONSE_LATEST", "TMC2660_RESPONSE_LATEST"], [0, 0, 1, "c.TMC2660_RNDTF_MASK", "TMC2660_RNDTF_MASK"], [0, 0, 1, "c.TMC2660_RNDTF_SHIFT", "TMC2660_RNDTF_SHIFT"], [0, 0, 1, "c.TMC2660_S2GA_MASK", "TMC2660_S2GA_MASK"], [0, 0, 1, "c.TMC2660_S2GA_MASK", "TMC2660_S2GA_MASK"], [0, 0, 1, "c.TMC2660_S2GA_MASK", "TMC2660_S2GA_MASK"], [0, 0, 1, "c.TMC2660_S2GA_SHIFT", "TMC2660_S2GA_SHIFT"], [0, 0, 1, "c.TMC2660_S2GA_SHIFT", "TMC2660_S2GA_SHIFT"], [0, 0, 1, "c.TMC2660_S2GA_SHIFT", "TMC2660_S2GA_SHIFT"], [0, 0, 1, "c.TMC2660_S2GB_MASK", "TMC2660_S2GB_MASK"], [0, 0, 1, "c.TMC2660_S2GB_MASK", "TMC2660_S2GB_MASK"], [0, 0, 1, "c.TMC2660_S2GB_MASK", "TMC2660_S2GB_MASK"], [0, 0, 1, "c.TMC2660_S2GB_SHIFT", "TMC2660_S2GB_SHIFT"], [0, 0, 1, "c.TMC2660_S2GB_SHIFT", "TMC2660_S2GB_SHIFT"], [0, 0, 1, "c.TMC2660_S2GB_SHIFT", "TMC2660_S2GB_SHIFT"], [0, 0, 1, "c.TMC2660_SDOFF_MASK", "TMC2660_SDOFF_MASK"], [0, 0, 1, "c.TMC2660_SDOFF_SHIFT", "TMC2660_SDOFF_SHIFT"], [0, 0, 1, "c.TMC2660_SEDN_MASK", "TMC2660_SEDN_MASK"], [0, 0, 1, "c.TMC2660_SEDN_SHIFT", "TMC2660_SEDN_SHIFT"], [0, 0, 1, "c.TMC2660_SEIMIN_MASK", "TMC2660_SEIMIN_MASK"], [0, 0, 1, "c.TMC2660_SEIMIN_SHIFT", "TMC2660_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC2660_SEMAX_MASK", "TMC2660_SEMAX_MASK"], [0, 0, 1, "c.TMC2660_SEMAX_SHIFT", "TMC2660_SEMAX_SHIFT"], [0, 0, 1, "c.TMC2660_SEMIN_MASK", "TMC2660_SEMIN_MASK"], [0, 0, 1, "c.TMC2660_SEMIN_SHIFT", "TMC2660_SEMIN_SHIFT"], [0, 0, 1, "c.TMC2660_SET_CA", "TMC2660_SET_CA"], [0, 0, 1, "c.TMC2660_SET_CB", "TMC2660_SET_CB"], [0, 0, 1, "c.TMC2660_SET_CHM", "TMC2660_SET_CHM"], [0, 0, 1, "c.TMC2660_SET_CS", "TMC2660_SET_CS"], [0, 0, 1, "c.TMC2660_SET_DEDGE", "TMC2660_SET_DEDGE"], [0, 0, 1, "c.TMC2660_SET_DISS2G", "TMC2660_SET_DISS2G"], [0, 0, 1, "c.TMC2660_SET_HDEC", "TMC2660_SET_HDEC"], [0, 0, 1, "c.TMC2660_SET_HEND", "TMC2660_SET_HEND"], [0, 0, 1, "c.TMC2660_SET_HSTRT", "TMC2660_SET_HSTRT"], [0, 0, 1, "c.TMC2660_SET_INTERPOL", "TMC2660_SET_INTERPOL"], [0, 0, 1, "c.TMC2660_SET_MRES", "TMC2660_SET_MRES"], [0, 0, 1, "c.TMC2660_SET_PHA", "TMC2660_SET_PHA"], [0, 0, 1, "c.TMC2660_SET_PHB", "TMC2660_SET_PHB"], [0, 0, 1, "c.TMC2660_SET_RDSEL", "TMC2660_SET_RDSEL"], [0, 0, 1, "c.TMC2660_SET_RNDTF", "TMC2660_SET_RNDTF"], [0, 0, 1, "c.TMC2660_SET_SDOFF", "TMC2660_SET_SDOFF"], [0, 0, 1, "c.TMC2660_SET_SEDN", "TMC2660_SET_SEDN"], [0, 0, 1, "c.TMC2660_SET_SEIMIN", "TMC2660_SET_SEIMIN"], [0, 0, 1, "c.TMC2660_SET_SEMAX", "TMC2660_SET_SEMAX"], [0, 0, 1, "c.TMC2660_SET_SEMIN", "TMC2660_SET_SEMIN"], [0, 0, 1, "c.TMC2660_SET_SEUP", "TMC2660_SET_SEUP"], [0, 0, 1, "c.TMC2660_SET_SFILT", "TMC2660_SET_SFILT"], [0, 0, 1, "c.TMC2660_SET_SGT", "TMC2660_SET_SGT"], [0, 0, 1, "c.TMC2660_SET_SLPH", "TMC2660_SET_SLPH"], [0, 0, 1, "c.TMC2660_SET_SLPL", "TMC2660_SET_SLPL"], [0, 0, 1, "c.TMC2660_SET_TBL", "TMC2660_SET_TBL"], [0, 0, 1, "c.TMC2660_SET_TOFF", "TMC2660_SET_TOFF"], [0, 0, 1, "c.TMC2660_SET_TS2G", "TMC2660_SET_TS2G"], [0, 0, 1, "c.TMC2660_SET_TST", "TMC2660_SET_TST"], [0, 0, 1, "c.TMC2660_SET_VSENSE", "TMC2660_SET_VSENSE"], [0, 0, 1, "c.TMC2660_SEUP_MASK", "TMC2660_SEUP_MASK"], [0, 0, 1, "c.TMC2660_SEUP_SHIFT", "TMC2660_SEUP_SHIFT"], [0, 0, 1, "c.TMC2660_SE_MASK", "TMC2660_SE_MASK"], [0, 0, 1, "c.TMC2660_SE_SHIFT", "TMC2660_SE_SHIFT"], [0, 0, 1, "c.TMC2660_SFILT_MASK", "TMC2660_SFILT_MASK"], [0, 0, 1, "c.TMC2660_SFILT_SHIFT", "TMC2660_SFILT_SHIFT"], [0, 0, 1, "c.TMC2660_SG2_MASK", "TMC2660_SG2_MASK"], [0, 0, 1, "c.TMC2660_SG2_SHIFT", "TMC2660_SG2_SHIFT"], [0, 0, 1, "c.TMC2660_SGCSCONF", "TMC2660_SGCSCONF"], [0, 0, 1, "c.TMC2660_SGCSCONF_MASK", "TMC2660_SGCSCONF_MASK"], [0, 0, 1, "c.TMC2660_SGT_MASK", "TMC2660_SGT_MASK"], [0, 0, 1, "c.TMC2660_SGT_SHIFT", "TMC2660_SGT_SHIFT"], [0, 0, 1, "c.TMC2660_SGU_MASK", "TMC2660_SGU_MASK"], [0, 0, 1, "c.TMC2660_SGU_SHIFT", "TMC2660_SGU_SHIFT"], [0, 0, 1, "c.TMC2660_SG_MASK", "TMC2660_SG_MASK"], [0, 0, 1, "c.TMC2660_SG_MASK", "TMC2660_SG_MASK"], [0, 0, 1, "c.TMC2660_SG_MASK", "TMC2660_SG_MASK"], [0, 0, 1, "c.TMC2660_SG_SHIFT", "TMC2660_SG_SHIFT"], [0, 0, 1, "c.TMC2660_SG_SHIFT", "TMC2660_SG_SHIFT"], [0, 0, 1, "c.TMC2660_SG_SHIFT", "TMC2660_SG_SHIFT"], [0, 0, 1, "c.TMC2660_SLPH_MASK", "TMC2660_SLPH_MASK"], [0, 0, 1, "c.TMC2660_SLPH_SHIFT", "TMC2660_SLPH_SHIFT"], [0, 0, 1, "c.TMC2660_SLPL_MASK", "TMC2660_SLPL_MASK"], [0, 0, 1, "c.TMC2660_SLPL_SHIFT", "TMC2660_SLPL_SHIFT"], [0, 0, 1, "c.TMC2660_SMARTEN", "TMC2660_SMARTEN"], [0, 0, 1, "c.TMC2660_SMARTEN_MASK", "TMC2660_SMARTEN_MASK"], [0, 0, 1, "c.TMC2660_STATUS_MASK", "TMC2660_STATUS_MASK"], [0, 0, 1, "c.TMC2660_STATUS_SHIFT", "TMC2660_STATUS_SHIFT"], [0, 0, 1, "c.TMC2660_STST_MASK", "TMC2660_STST_MASK"], [0, 0, 1, "c.TMC2660_STST_MASK", "TMC2660_STST_MASK"], [0, 0, 1, "c.TMC2660_STST_MASK", "TMC2660_STST_MASK"], [0, 0, 1, "c.TMC2660_STST_SHIFT", "TMC2660_STST_SHIFT"], [0, 0, 1, "c.TMC2660_STST_SHIFT", "TMC2660_STST_SHIFT"], [0, 0, 1, "c.TMC2660_STST_SHIFT", "TMC2660_STST_SHIFT"], [0, 0, 1, "c.TMC2660_TBL_MASK", "TMC2660_TBL_MASK"], [0, 0, 1, "c.TMC2660_TBL_SHIFT", "TMC2660_TBL_SHIFT"], [0, 0, 1, "c.TMC2660_TOFF_MASK", "TMC2660_TOFF_MASK"], [0, 0, 1, "c.TMC2660_TOFF_SHIFT", "TMC2660_TOFF_SHIFT"], [0, 0, 1, "c.TMC2660_TS2G_MASK", "TMC2660_TS2G_MASK"], [0, 0, 1, "c.TMC2660_TS2G_SHIFT", "TMC2660_TS2G_SHIFT"], [0, 0, 1, "c.TMC2660_TST_MASK", "TMC2660_TST_MASK"], [0, 0, 1, "c.TMC2660_TST_SHIFT", "TMC2660_TST_SHIFT"], [0, 0, 1, "c.TMC2660_VALUE", "TMC2660_VALUE"], [0, 0, 1, "c.TMC2660_VALUE_MASK", "TMC2660_VALUE_MASK"], [0, 0, 1, "c.TMC2660_VALUE_SHIFT", "TMC2660_VALUE_SHIFT"], [0, 0, 1, "c.TMC2660_VSENSE_MASK", "TMC2660_VSENSE_MASK"], [0, 0, 1, "c.TMC2660_VSENSE_SHIFT", "TMC2660_VSENSE_SHIFT"], [0, 0, 1, "c.TMC2660_WRITE_BIT", "TMC2660_WRITE_BIT"], [0, 0, 1, "c.TMC389_CHOPCONF", "TMC389_CHOPCONF"], [0, 0, 1, "c.TMC389_CHOPCONF_MASK", "TMC389_CHOPCONF_MASK"], [0, 0, 1, "c.TMC389_DRVCONF", "TMC389_DRVCONF"], [0, 0, 1, "c.TMC389_DRVCONF_MASK", "TMC389_DRVCONF_MASK"], [0, 0, 1, "c.TMC389_DRVCTRL", "TMC389_DRVCTRL"], [0, 0, 1, "c.TMC389_DRVCTRL_MASK", "TMC389_DRVCTRL_MASK"], [0, 0, 1, "c.TMC389_DRVCTRL_SDOFF_MASK", "TMC389_DRVCTRL_SDOFF_MASK"], [0, 0, 1, "c.TMC389_GET_ADDRESS", "TMC389_GET_ADDRESS"], [0, 0, 1, "c.TMC389_GET_CDIR", "TMC389_GET_CDIR"], [0, 0, 1, "c.TMC389_GET_CS", "TMC389_GET_CS"], [0, 0, 1, "c.TMC389_GET_CSYNC", "TMC389_GET_CSYNC"], [0, 0, 1, "c.TMC389_GET_CU", "TMC389_GET_CU"], [0, 0, 1, "c.TMC389_GET_CV", "TMC389_GET_CV"], [0, 0, 1, "c.TMC389_GET_DEDGE", "TMC389_GET_DEDGE"], [0, 0, 1, "c.TMC389_GET_DISS2G", "TMC389_GET_DISS2G"], [0, 0, 1, "c.TMC389_GET_HYST", "TMC389_GET_HYST"], [0, 0, 1, "c.TMC389_GET_INTERPOL", "TMC389_GET_INTERPOL"], [0, 0, 1, "c.TMC389_GET_MRES", "TMC389_GET_MRES"], [0, 0, 1, "c.TMC389_GET_MSTEP", "TMC389_GET_MSTEP"], [0, 0, 1, "c.TMC389_GET_NOSD", "TMC389_GET_NOSD"], [0, 0, 1, "c.TMC389_GET_OL", "TMC389_GET_OL"], [0, 0, 1, "c.TMC389_GET_OT", "TMC389_GET_OT"], [0, 0, 1, "c.TMC389_GET_OTPW", "TMC389_GET_OTPW"], [0, 0, 1, "c.TMC389_GET_PHU", "TMC389_GET_PHU"], [0, 0, 1, "c.TMC389_GET_PHV", "TMC389_GET_PHV"], [0, 0, 1, "c.TMC389_GET_RDSEL", "TMC389_GET_RDSEL"], [0, 0, 1, "c.TMC389_GET_RNDTF", "TMC389_GET_RNDTF"], [0, 0, 1, "c.TMC389_GET_S2G", "TMC389_GET_S2G"], [0, 0, 1, "c.TMC389_GET_SDOFF", "TMC389_GET_SDOFF"], [0, 0, 1, "c.TMC389_GET_SE", "TMC389_GET_SE"], [0, 0, 1, "c.TMC389_GET_SEDN", "TMC389_GET_SEDN"], [0, 0, 1, "c.TMC389_GET_SEIMIN", "TMC389_GET_SEIMIN"], [0, 0, 1, "c.TMC389_GET_SEMAX", "TMC389_GET_SEMAX"], [0, 0, 1, "c.TMC389_GET_SEMIN", "TMC389_GET_SEMIN"], [0, 0, 1, "c.TMC389_GET_SEUP", "TMC389_GET_SEUP"], [0, 0, 1, "c.TMC389_GET_SFILT", "TMC389_GET_SFILT"], [0, 0, 1, "c.TMC389_GET_SG", "TMC389_GET_SG"], [0, 0, 1, "c.TMC389_GET_SG", "TMC389_GET_SG"], [0, 0, 1, "c.TMC389_GET_SGT", "TMC389_GET_SGT"], [0, 0, 1, "c.TMC389_GET_SGU", "TMC389_GET_SGU"], [0, 0, 1, "c.TMC389_GET_SLPH", "TMC389_GET_SLPH"], [0, 0, 1, "c.TMC389_GET_SLPL", "TMC389_GET_SLPL"], [0, 0, 1, "c.TMC389_GET_SSPD", "TMC389_GET_SSPD"], [0, 0, 1, "c.TMC389_GET_STST", "TMC389_GET_STST"], [0, 0, 1, "c.TMC389_GET_TBL", "TMC389_GET_TBL"], [0, 0, 1, "c.TMC389_GET_TOFF", "TMC389_GET_TOFF"], [0, 0, 1, "c.TMC389_GET_TS2G", "TMC389_GET_TS2G"], [0, 0, 1, "c.TMC389_GET_TST", "TMC389_GET_TST"], [0, 0, 1, "c.TMC389_GET_VSENSE", "TMC389_GET_VSENSE"], [0, 0, 1, "c.TMC389_RESPONSE0", "TMC389_RESPONSE0"], [0, 0, 1, "c.TMC389_RESPONSE1", "TMC389_RESPONSE1"], [0, 0, 1, "c.TMC389_RESPONSE2", "TMC389_RESPONSE2"], [0, 0, 1, "c.TMC389_RESPONSE_LATEST", "TMC389_RESPONSE_LATEST"], [0, 0, 1, "c.TMC389_SET_CDIR", "TMC389_SET_CDIR"], [0, 0, 1, "c.TMC389_SET_CS", "TMC389_SET_CS"], [0, 0, 1, "c.TMC389_SET_CSYNC", "TMC389_SET_CSYNC"], [0, 0, 1, "c.TMC389_SET_CU", "TMC389_SET_CU"], [0, 0, 1, "c.TMC389_SET_CV", "TMC389_SET_CV"], [0, 0, 1, "c.TMC389_SET_DEDGE", "TMC389_SET_DEDGE"], [0, 0, 1, "c.TMC389_SET_DISS2G", "TMC389_SET_DISS2G"], [0, 0, 1, "c.TMC389_SET_HYST", "TMC389_SET_HYST"], [0, 0, 1, "c.TMC389_SET_INTERPOL", "TMC389_SET_INTERPOL"], [0, 0, 1, "c.TMC389_SET_MRES", "TMC389_SET_MRES"], [0, 0, 1, "c.TMC389_SET_NOSD", "TMC389_SET_NOSD"], [0, 0, 1, "c.TMC389_SET_PHU", "TMC389_SET_PHU"], [0, 0, 1, "c.TMC389_SET_PHV", "TMC389_SET_PHV"], [0, 0, 1, "c.TMC389_SET_RDSEL", "TMC389_SET_RDSEL"], [0, 0, 1, "c.TMC389_SET_RNDTF", "TMC389_SET_RNDTF"], [0, 0, 1, "c.TMC389_SET_SDOFF", "TMC389_SET_SDOFF"], [0, 0, 1, "c.TMC389_SET_SEDN", "TMC389_SET_SEDN"], [0, 0, 1, "c.TMC389_SET_SEIMIN", "TMC389_SET_SEIMIN"], [0, 0, 1, "c.TMC389_SET_SEMAX", "TMC389_SET_SEMAX"], [0, 0, 1, "c.TMC389_SET_SEMIN", "TMC389_SET_SEMIN"], [0, 0, 1, "c.TMC389_SET_SEUP", "TMC389_SET_SEUP"], [0, 0, 1, "c.TMC389_SET_SFILT", "TMC389_SET_SFILT"], [0, 0, 1, "c.TMC389_SET_SGT", "TMC389_SET_SGT"], [0, 0, 1, "c.TMC389_SET_SLPH", "TMC389_SET_SLPH"], [0, 0, 1, "c.TMC389_SET_SLPL", "TMC389_SET_SLPL"], [0, 0, 1, "c.TMC389_SET_SSPD", "TMC389_SET_SSPD"], [0, 0, 1, "c.TMC389_SET_TBL", "TMC389_SET_TBL"], [0, 0, 1, "c.TMC389_SET_TOFF", "TMC389_SET_TOFF"], [0, 0, 1, "c.TMC389_SET_TS2G", "TMC389_SET_TS2G"], [0, 0, 1, "c.TMC389_SET_TST", "TMC389_SET_TST"], [0, 0, 1, "c.TMC389_SET_VSENSE", "TMC389_SET_VSENSE"], [0, 0, 1, "c.TMC389_SGCSCONF", "TMC389_SGCSCONF"], [0, 0, 1, "c.TMC389_SGCSCONF_MASK", "TMC389_SGCSCONF_MASK"], [0, 0, 1, "c.TMC389_SMARTEN", "TMC389_SMARTEN"], [0, 0, 1, "c.TMC389_SMARTEN_MASK", "TMC389_SMARTEN_MASK"], [0, 0, 1, "c.TMC389_WRITE", "TMC389_WRITE"], [0, 0, 1, "c.TMC4210_HARD_LIMIT", "TMC4210_HARD_LIMIT"], [0, 0, 1, "c.TMC4210_IDX_AACTUAL", "TMC4210_IDX_AACTUAL"], [0, 0, 1, "c.TMC4210_IDX_AGTAT_ALEAT", "TMC4210_IDX_AGTAT_ALEAT"], [0, 0, 1, "c.TMC4210_IDX_AMAX", "TMC4210_IDX_AMAX"], [0, 0, 1, "c.TMC4210_IDX_COVER_DATA", "TMC4210_IDX_COVER_DATA"], [0, 0, 1, "c.TMC4210_IDX_COVER_POS_LEN", "TMC4210_IDX_COVER_POS_LEN"], [0, 0, 1, "c.TMC4210_IDX_DX_REFTOLERANCE", "TMC4210_IDX_DX_REFTOLERANCE"], [0, 0, 1, "c.TMC4210_IDX_HIGH_WORD", "TMC4210_IDX_HIGH_WORD"], [0, 0, 1, "c.TMC4210_IDX_IF_CONFIG_4210", "TMC4210_IDX_IF_CONFIG_4210"], [0, 0, 1, "c.TMC4210_IDX_IMASK_IFLAGS", "TMC4210_IDX_IMASK_IFLAGS"], [0, 0, 1, "c.TMC4210_IDX_LOW_WORD", "TMC4210_IDX_LOW_WORD"], [0, 0, 1, "c.TMC4210_IDX_PMUL_PDIV", "TMC4210_IDX_PMUL_PDIV"], [0, 0, 1, "c.TMC4210_IDX_POS_COMP_4210", "TMC4210_IDX_POS_COMP_4210"], [0, 0, 1, "c.TMC4210_IDX_POS_COMP_INT_4210", "TMC4210_IDX_POS_COMP_INT_4210"], [0, 0, 1, "c.TMC4210_IDX_PULSEDIV_RAMPDIV", "TMC4210_IDX_PULSEDIV_RAMPDIV"], [0, 0, 1, "c.TMC4210_IDX_REFCONF_RM", "TMC4210_IDX_REFCONF_RM"], [0, 0, 1, "c.TMC4210_IDX_REF_SWITCHES", "TMC4210_IDX_REF_SWITCHES"], [0, 0, 1, "c.TMC4210_IDX_SMGP", "TMC4210_IDX_SMGP"], [0, 0, 1, "c.TMC4210_IDX_TYPE_VERSION_4210", "TMC4210_IDX_TYPE_VERSION_4210"], [0, 0, 1, "c.TMC4210_IDX_USTEP_COUNT_4210", "TMC4210_IDX_USTEP_COUNT_4210"], [0, 0, 1, "c.TMC4210_IDX_VACTUAL", "TMC4210_IDX_VACTUAL"], [0, 0, 1, "c.TMC4210_IDX_VMAX", "TMC4210_IDX_VMAX"], [0, 0, 1, "c.TMC4210_IDX_VMIN", "TMC4210_IDX_VMIN"], [0, 0, 1, "c.TMC4210_IDX_VTARGET", "TMC4210_IDX_VTARGET"], [0, 0, 1, "c.TMC4210_IDX_XACTUAL", "TMC4210_IDX_XACTUAL"], [0, 0, 1, "c.TMC4210_IDX_XLATCHED", "TMC4210_IDX_XLATCHED"], [0, 0, 1, "c.TMC4210_IDX_XTARGET", "TMC4210_IDX_XTARGET"], [0, 0, 1, "c.TMC4210_IFCONF_EN_REFR", "TMC4210_IFCONF_EN_REFR"], [0, 0, 1, "c.TMC4210_IFCONF_EN_SD", "TMC4210_IFCONF_EN_SD"], [0, 0, 1, "c.TMC4210_IFCONF_INV_DIR", "TMC4210_IFCONF_INV_DIR"], [0, 0, 1, "c.TMC4210_IFCONF_INV_REF", "TMC4210_IFCONF_INV_REF"], [0, 0, 1, "c.TMC4210_IFCONF_INV_STEP", "TMC4210_IFCONF_INV_STEP"], [0, 0, 1, "c.TMC4210_IFCONF_POS_COMP_0", "TMC4210_IFCONF_POS_COMP_0"], [0, 0, 1, "c.TMC4210_IFCONF_POS_COMP_1", "TMC4210_IFCONF_POS_COMP_1"], [0, 0, 1, "c.TMC4210_IFCONF_POS_COMP_2", "TMC4210_IFCONF_POS_COMP_2"], [0, 0, 1, "c.TMC4210_IFCONF_POS_COMP_OFF", "TMC4210_IFCONF_POS_COMP_OFF"], [0, 0, 1, "c.TMC4210_IFCONF_SDO_INT", "TMC4210_IFCONF_SDO_INT"], [0, 0, 1, "c.TMC4210_IFCONF_STEP_HALF", "TMC4210_IFCONF_STEP_HALF"], [0, 0, 1, "c.TMC4210_IFLAG_POS_REACHED", "TMC4210_IFLAG_POS_REACHED"], [0, 0, 1, "c.TMC4210_IFLAG_REF_MISS", "TMC4210_IFLAG_REF_MISS"], [0, 0, 1, "c.TMC4210_IFLAG_REF_WRONG", "TMC4210_IFLAG_REF_WRONG"], [0, 0, 1, "c.TMC4210_IFLAG_STOP", "TMC4210_IFLAG_STOP"], [0, 0, 1, "c.TMC4210_IFLAG_STOP_LEFT_HIGH", "TMC4210_IFLAG_STOP_LEFT_HIGH"], [0, 0, 1, "c.TMC4210_IFLAG_STOP_LEFT_LOW", "TMC4210_IFLAG_STOP_LEFT_LOW"], [0, 0, 1, "c.TMC4210_IFLAG_STOP_RIGHT_HIGH", "TMC4210_IFLAG_STOP_RIGHT_HIGH"], [0, 0, 1, "c.TMC4210_IFLAG_STOP_RIGHT_LOW", "TMC4210_IFLAG_STOP_RIGHT_LOW"], [0, 0, 1, "c.TMC4210_NO_LIMIT", "TMC4210_NO_LIMIT"], [0, 0, 1, "c.TMC4210_NO_REF", "TMC4210_NO_REF"], [0, 0, 1, "c.TMC4210_POS_REACHED", "TMC4210_POS_REACHED"], [0, 0, 1, "c.TMC4210_READ", "TMC4210_READ"], [0, 0, 1, "c.TMC4210_REFSW_LEFT", "TMC4210_REFSW_LEFT"], [0, 0, 1, "c.TMC4210_REFSW_RIGHT", "TMC4210_REFSW_RIGHT"], [0, 0, 1, "c.TMC4210_RM_HOLD", "TMC4210_RM_HOLD"], [0, 0, 1, "c.TMC4210_RM_RAMP", "TMC4210_RM_RAMP"], [0, 0, 1, "c.TMC4210_RM_SOFT", "TMC4210_RM_SOFT"], [0, 0, 1, "c.TMC4210_RM_VELOCITY", "TMC4210_RM_VELOCITY"], [0, 0, 1, "c.TMC4210_SOFT_LIMIT", "TMC4210_SOFT_LIMIT"], [0, 0, 1, "c.TMC4210_SOFT_REF", "TMC4210_SOFT_REF"], [0, 0, 1, "c.TMC4210_STATUS_CDGW", "TMC4210_STATUS_CDGW"], [0, 0, 1, "c.TMC4210_STATUS_INT", "TMC4210_STATUS_INT"], [0, 0, 1, "c.TMC424_ADD_CCW", "TMC424_ADD_CCW"], [0, 0, 1, "c.TMC424_CLEAR_ON_N", "TMC424_CLEAR_ON_N"], [0, 0, 1, "c.TMC424_CLR_FLAGS", "TMC424_CLR_FLAGS"], [0, 0, 1, "c.TMC424_ENC_CONF_1", "TMC424_ENC_CONF_1"], [0, 0, 1, "c.TMC424_ENC_CONF_2", "TMC424_ENC_CONF_2"], [0, 0, 1, "c.TMC424_ENC_CONF_3", "TMC424_ENC_CONF_3"], [0, 0, 1, "c.TMC424_ENC_CONF_ALL", "TMC424_ENC_CONF_ALL"], [0, 0, 1, "c.TMC424_ENC_DATA_1", "TMC424_ENC_DATA_1"], [0, 0, 1, "c.TMC424_ENC_DATA_2", "TMC424_ENC_DATA_2"], [0, 0, 1, "c.TMC424_ENC_DATA_3", "TMC424_ENC_DATA_3"], [0, 0, 1, "c.TMC424_FREEZE", "TMC424_FREEZE"], [0, 0, 1, "c.TMC424_HOLD_ON_N", "TMC424_HOLD_ON_N"], [0, 0, 1, "c.TMC424_INT_CTRL", "TMC424_INT_CTRL"], [0, 0, 1, "c.TMC424_INT_ON_N", "TMC424_INT_ON_N"], [0, 0, 1, "c.TMC424_POL_ACTHI", "TMC424_POL_ACTHI"], [0, 0, 1, "c.TMC424_STEP_PULSE_DELAY", "TMC424_STEP_PULSE_DELAY"], [0, 0, 1, "c.TMC424_TRIG_ALWAYS", "TMC424_TRIG_ALWAYS"], [0, 0, 1, "c.TMC424_WRITE", "TMC424_WRITE"], [0, 0, 1, "c.TMC429_HARD_LIMIT", "TMC429_HARD_LIMIT"], [0, 0, 1, "c.TMC429_IDX_AACTUAL", "TMC429_IDX_AACTUAL"], [0, 0, 1, "c.TMC429_IDX_AGTAT_ALEAT", "TMC429_IDX_AGTAT_ALEAT"], [0, 0, 1, "c.TMC429_IDX_AMAX", "TMC429_IDX_AMAX"], [0, 0, 1, "c.TMC429_IDX_COVER_DATA", "TMC429_IDX_COVER_DATA"], [0, 0, 1, "c.TMC429_IDX_COVER_POS_LEN", "TMC429_IDX_COVER_POS_LEN"], [0, 0, 1, "c.TMC429_IDX_DX_REFTOLERANCE", "TMC429_IDX_DX_REFTOLERANCE"], [0, 0, 1, "c.TMC429_IDX_HIGH_WORD", "TMC429_IDX_HIGH_WORD"], [0, 0, 1, "c.TMC429_IDX_IF_CONFIG_429", "TMC429_IDX_IF_CONFIG_429"], [0, 0, 1, "c.TMC429_IDX_IMASK_IFLAGS", "TMC429_IDX_IMASK_IFLAGS"], [0, 0, 1, "c.TMC429_IDX_LOW_WORD", "TMC429_IDX_LOW_WORD"], [0, 0, 1, "c.TMC429_IDX_PMUL_PDIV", "TMC429_IDX_PMUL_PDIV"], [0, 0, 1, "c.TMC429_IDX_POS_COMP_429", "TMC429_IDX_POS_COMP_429"], [0, 0, 1, "c.TMC429_IDX_POS_COMP_INT_429", "TMC429_IDX_POS_COMP_INT_429"], [0, 0, 1, "c.TMC429_IDX_PULSEDIV_RAMPDIV", "TMC429_IDX_PULSEDIV_RAMPDIV"], [0, 0, 1, "c.TMC429_IDX_REFCONF_RM", "TMC429_IDX_REFCONF_RM"], [0, 0, 1, "c.TMC429_IDX_REF_SWITCHES", "TMC429_IDX_REF_SWITCHES"], [0, 0, 1, "c.TMC429_IDX_SMGP", "TMC429_IDX_SMGP"], [0, 0, 1, "c.TMC429_IDX_TYPE_VERSION_429", "TMC429_IDX_TYPE_VERSION_429"], [0, 0, 1, "c.TMC429_IDX_USTEP_COUNT_429", "TMC429_IDX_USTEP_COUNT_429"], [0, 0, 1, "c.TMC429_IDX_VACTUAL", "TMC429_IDX_VACTUAL"], [0, 0, 1, "c.TMC429_IDX_VMAX", "TMC429_IDX_VMAX"], [0, 0, 1, "c.TMC429_IDX_VMIN", "TMC429_IDX_VMIN"], [0, 0, 1, "c.TMC429_IDX_VTARGET", "TMC429_IDX_VTARGET"], [0, 0, 1, "c.TMC429_IDX_XACTUAL", "TMC429_IDX_XACTUAL"], [0, 0, 1, "c.TMC429_IDX_XLATCHED", "TMC429_IDX_XLATCHED"], [0, 0, 1, "c.TMC429_IDX_XTARGET", "TMC429_IDX_XTARGET"], [0, 0, 1, "c.TMC429_IFCONF_EN_REFR", "TMC429_IFCONF_EN_REFR"], [0, 0, 1, "c.TMC429_IFCONF_EN_SD", "TMC429_IFCONF_EN_SD"], [0, 0, 1, "c.TMC429_IFCONF_INV_DIR", "TMC429_IFCONF_INV_DIR"], [0, 0, 1, "c.TMC429_IFCONF_INV_REF", "TMC429_IFCONF_INV_REF"], [0, 0, 1, "c.TMC429_IFCONF_INV_STEP", "TMC429_IFCONF_INV_STEP"], [0, 0, 1, "c.TMC429_IFCONF_POS_COMP_0", "TMC429_IFCONF_POS_COMP_0"], [0, 0, 1, "c.TMC429_IFCONF_POS_COMP_1", "TMC429_IFCONF_POS_COMP_1"], [0, 0, 1, "c.TMC429_IFCONF_POS_COMP_2", "TMC429_IFCONF_POS_COMP_2"], [0, 0, 1, "c.TMC429_IFCONF_POS_COMP_OFF", "TMC429_IFCONF_POS_COMP_OFF"], [0, 0, 1, "c.TMC429_IFCONF_SDO_INT", "TMC429_IFCONF_SDO_INT"], [0, 0, 1, "c.TMC429_IFCONF_STEP_HALF", "TMC429_IFCONF_STEP_HALF"], [0, 0, 1, "c.TMC429_IFLAG_POS_REACHED", "TMC429_IFLAG_POS_REACHED"], [0, 0, 1, "c.TMC429_IFLAG_REF_MISS", "TMC429_IFLAG_REF_MISS"], [0, 0, 1, "c.TMC429_IFLAG_REF_WRONG", "TMC429_IFLAG_REF_WRONG"], [0, 0, 1, "c.TMC429_IFLAG_STOP", "TMC429_IFLAG_STOP"], [0, 0, 1, "c.TMC429_IFLAG_STOP_LEFT_HIGH", "TMC429_IFLAG_STOP_LEFT_HIGH"], [0, 0, 1, "c.TMC429_IFLAG_STOP_LEFT_LOW", "TMC429_IFLAG_STOP_LEFT_LOW"], [0, 0, 1, "c.TMC429_IFLAG_STOP_RIGHT_HIGH", "TMC429_IFLAG_STOP_RIGHT_HIGH"], [0, 0, 1, "c.TMC429_IFLAG_STOP_RIGHT_LOW", "TMC429_IFLAG_STOP_RIGHT_LOW"], [0, 0, 1, "c.TMC429_M0_POS_REACHED", "TMC429_M0_POS_REACHED"], [0, 0, 1, "c.TMC429_M1_POS_REACHED", "TMC429_M1_POS_REACHED"], [0, 0, 1, "c.TMC429_M2_POS_REACHED", "TMC429_M2_POS_REACHED"], [0, 0, 1, "c.TMC429_MOTOR", "TMC429_MOTOR"], [0, 0, 1, "c.TMC429_MOTOR0", "TMC429_MOTOR0"], [0, 0, 1, "c.TMC429_MOTOR1", "TMC429_MOTOR1"], [0, 0, 1, "c.TMC429_MOTOR2", "TMC429_MOTOR2"], [0, 0, 1, "c.TMC429_NO_LIMIT", "TMC429_NO_LIMIT"], [0, 0, 1, "c.TMC429_NO_REF", "TMC429_NO_REF"], [0, 0, 1, "c.TMC429_READ", "TMC429_READ"], [0, 0, 1, "c.TMC429_REFSW_LEFT", "TMC429_REFSW_LEFT"], [0, 0, 1, "c.TMC429_REFSW_RIGHT", "TMC429_REFSW_RIGHT"], [0, 0, 1, "c.TMC429_RM_HOLD", "TMC429_RM_HOLD"], [0, 0, 1, "c.TMC429_RM_RAMP", "TMC429_RM_RAMP"], [0, 0, 1, "c.TMC429_RM_SOFT", "TMC429_RM_SOFT"], [0, 0, 1, "c.TMC429_RM_VELOCITY", "TMC429_RM_VELOCITY"], [0, 0, 1, "c.TMC429_SOFT_LIMIT", "TMC429_SOFT_LIMIT"], [0, 0, 1, "c.TMC429_SOFT_REF", "TMC429_SOFT_REF"], [0, 0, 1, "c.TMC429_STATUS_CDGW", "TMC429_STATUS_CDGW"], [0, 0, 1, "c.TMC429_STATUS_INT", "TMC429_STATUS_INT"], [0, 0, 1, "c.TMC4330_AACTUAL", "TMC4330_AACTUAL"], [0, 0, 1, "c.TMC4330_AACTUAL", "TMC4330_AACTUAL"], [0, 0, 1, "c.TMC4330_AACTUAL_MASK", "TMC4330_AACTUAL_MASK"], [0, 0, 1, "c.TMC4330_AACTUAL_SHIFT", "TMC4330_AACTUAL_SHIFT"], [0, 0, 1, "c.TMC4330_ADDRESS_MASK", "TMC4330_ADDRESS_MASK"], [0, 0, 1, "c.TMC4330_ADDR_FROM_ENC", "TMC4330_ADDR_FROM_ENC"], [0, 0, 1, "c.TMC4330_ADDR_FROM_ENC", "TMC4330_ADDR_FROM_ENC"], [0, 0, 1, "c.TMC4330_ADDR_FROM_ENC_MASK", "TMC4330_ADDR_FROM_ENC_MASK"], [0, 0, 1, "c.TMC4330_ADDR_FROM_ENC_SHIFT", "TMC4330_ADDR_FROM_ENC_SHIFT"], [0, 0, 1, "c.TMC4330_ADDR_TO_ENC", "TMC4330_ADDR_TO_ENC"], [0, 0, 1, "c.TMC4330_ADDR_TO_ENC", "TMC4330_ADDR_TO_ENC"], [0, 0, 1, "c.TMC4330_ADDR_TO_ENC_MASK", "TMC4330_ADDR_TO_ENC_MASK"], [0, 0, 1, "c.TMC4330_ADDR_TO_ENC_SHIFT", "TMC4330_ADDR_TO_ENC_SHIFT"], [0, 0, 1, "c.TMC4330_AMAX", "TMC4330_AMAX"], [0, 0, 1, "c.TMC4330_AMAX", "TMC4330_AMAX"], [0, 0, 1, "c.TMC4330_ASTART", "TMC4330_ASTART"], [0, 0, 1, "c.TMC4330_ASTART", "TMC4330_ASTART"], [0, 0, 1, "c.TMC4330_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK", "TMC4330_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK"], [0, 0, 1, "c.TMC4330_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT", "TMC4330_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT"], [0, 0, 1, "c.TMC4330_BOW1", "TMC4330_BOW1"], [0, 0, 1, "c.TMC4330_BOW1", "TMC4330_BOW1"], [0, 0, 1, "c.TMC4330_BOW2", "TMC4330_BOW2"], [0, 0, 1, "c.TMC4330_BOW2", "TMC4330_BOW2"], [0, 0, 1, "c.TMC4330_BOW3", "TMC4330_BOW3"], [0, 0, 1, "c.TMC4330_BOW3", "TMC4330_BOW3"], [0, 0, 1, "c.TMC4330_BOW4", "TMC4330_BOW4"], [0, 0, 1, "c.TMC4330_BOW4", "TMC4330_BOW4"], [0, 0, 1, "c.TMC4330_BUSY_STATE_EN_MASK", "TMC4330_BUSY_STATE_EN_MASK"], [0, 0, 1, "c.TMC4330_BUSY_STATE_EN_SHIFT", "TMC4330_BUSY_STATE_EN_SHIFT"], [0, 0, 1, "c.TMC4330_CALC_MULTI_TURN_BEHAV_MASK", "TMC4330_CALC_MULTI_TURN_BEHAV_MASK"], [0, 0, 1, "c.TMC4330_CALC_MULTI_TURN_BEHAV_SHIFT", "TMC4330_CALC_MULTI_TURN_BEHAV_SHIFT"], [0, 0, 1, "c.TMC4330_CIRCULAR_CNT_AS_XLATCH_MASK", "TMC4330_CIRCULAR_CNT_AS_XLATCH_MASK"], [0, 0, 1, "c.TMC4330_CIRCULAR_CNT_AS_XLATCH_SHIFT", "TMC4330_CIRCULAR_CNT_AS_XLATCH_SHIFT"], [0, 0, 1, "c.TMC4330_CIRCULAR_DEC_MASK", "TMC4330_CIRCULAR_DEC_MASK"], [0, 0, 1, "c.TMC4330_CIRCULAR_DEC_SHIFT", "TMC4330_CIRCULAR_DEC_SHIFT"], [0, 0, 1, "c.TMC4330_CIRCULAR_DEC_WR", "TMC4330_CIRCULAR_DEC_WR"], [0, 0, 1, "c.TMC4330_CIRCULAR_DEC_WR", "TMC4330_CIRCULAR_DEC_WR"], [0, 0, 1, "c.TMC4330_CIRCULAR_ENC_EN_MASK", "TMC4330_CIRCULAR_ENC_EN_MASK"], [0, 0, 1, "c.TMC4330_CIRCULAR_ENC_EN_SHIFT", "TMC4330_CIRCULAR_ENC_EN_SHIFT"], [0, 0, 1, "c.TMC4330_CIRCULAR_MOVEMENT_EN_MASK", "TMC4330_CIRCULAR_MOVEMENT_EN_MASK"], [0, 0, 1, "c.TMC4330_CIRCULAR_MOVEMENT_EN_SHIFT", "TMC4330_CIRCULAR_MOVEMENT_EN_SHIFT"], [0, 0, 1, "c.TMC4330_CLEAR_ON_N_MASK", "TMC4330_CLEAR_ON_N_MASK"], [0, 0, 1, "c.TMC4330_CLEAR_ON_N_SHIFT", "TMC4330_CLEAR_ON_N_SHIFT"], [0, 0, 1, "c.TMC4330_CLK_FREQ", "TMC4330_CLK_FREQ"], [0, 0, 1, "c.TMC4330_CLK_FREQ", "TMC4330_CLK_FREQ"], [0, 0, 1, "c.TMC4330_CLK_FREQ_MASK", "TMC4330_CLK_FREQ_MASK"], [0, 0, 1, "c.TMC4330_CLK_FREQ_SHIFT", "TMC4330_CLK_FREQ_SHIFT"], [0, 0, 1, "c.TMC4330_CLK_GATING_DELAY", "TMC4330_CLK_GATING_DELAY"], [0, 0, 1, "c.TMC4330_CLK_GATING_DELAY", "TMC4330_CLK_GATING_DELAY"], [0, 0, 1, "c.TMC4330_CLK_GATING_DELAY_MASK", "TMC4330_CLK_GATING_DELAY_MASK"], [0, 0, 1, "c.TMC4330_CLK_GATING_DELAY_SHIFT", "TMC4330_CLK_GATING_DELAY_SHIFT"], [0, 0, 1, "c.TMC4330_CLK_GATING_REG", "TMC4330_CLK_GATING_REG"], [0, 0, 1, "c.TMC4330_CLK_GATING_REG", "TMC4330_CLK_GATING_REG"], [0, 0, 1, "c.TMC4330_CLK_GATING_REG_MASK", "TMC4330_CLK_GATING_REG_MASK"], [0, 0, 1, "c.TMC4330_CLK_GATING_REG_SHIFT", "TMC4330_CLK_GATING_REG_SHIFT"], [0, 0, 1, "c.TMC4330_CLR_LATCH_CONT_ON_N_MASK", "TMC4330_CLR_LATCH_CONT_ON_N_MASK"], [0, 0, 1, "c.TMC4330_CLR_LATCH_CONT_ON_N_SHIFT", "TMC4330_CLR_LATCH_CONT_ON_N_SHIFT"], [0, 0, 1, "c.TMC4330_CLR_LATCH_ONCE_ON_N_MASK", "TMC4330_CLR_LATCH_ONCE_ON_N_MASK"], [0, 0, 1, "c.TMC4330_CLR_LATCH_ONCE_ON_N_SHIFT", "TMC4330_CLR_LATCH_ONCE_ON_N_SHIFT"], [0, 0, 1, "c.TMC4330_CLR_POS_AT_TARGET_MASK", "TMC4330_CLR_POS_AT_TARGET_MASK"], [0, 0, 1, "c.TMC4330_CLR_POS_AT_TARGET_SHIFT", "TMC4330_CLR_POS_AT_TARGET_SHIFT"], [0, 0, 1, "c.TMC4330_CL_BETA", "TMC4330_CL_BETA"], [0, 0, 1, "c.TMC4330_CL_BETA", "TMC4330_CL_BETA"], [0, 0, 1, "c.TMC4330_CL_BETA_MASK", "TMC4330_CL_BETA_MASK"], [0, 0, 1, "c.TMC4330_CL_BETA_MASK", "TMC4330_CL_BETA_MASK"], [0, 0, 1, "c.TMC4330_CL_BETA_SHIFT", "TMC4330_CL_BETA_SHIFT"], [0, 0, 1, "c.TMC4330_CL_BETA_SHIFT", "TMC4330_CL_BETA_SHIFT"], [0, 0, 1, "c.TMC4330_CL_CALIBRATION_EN_MASK", "TMC4330_CL_CALIBRATION_EN_MASK"], [0, 0, 1, "c.TMC4330_CL_CALIBRATION_EN_SHIFT", "TMC4330_CL_CALIBRATION_EN_SHIFT"], [0, 0, 1, "c.TMC4330_CL_CLR_XACT_MASK", "TMC4330_CL_CLR_XACT_MASK"], [0, 0, 1, "c.TMC4330_CL_CLR_XACT_SHIFT", "TMC4330_CL_CLR_XACT_SHIFT"], [0, 0, 1, "c.TMC4330_CL_CYCLE_MASK", "TMC4330_CL_CYCLE_MASK"], [0, 0, 1, "c.TMC4330_CL_CYCLE_SHIFT", "TMC4330_CL_CYCLE_SHIFT"], [0, 0, 1, "c.TMC4330_CL_DELTA_P_MASK", "TMC4330_CL_DELTA_P_MASK"], [0, 0, 1, "c.TMC4330_CL_DELTA_P_SHIFT", "TMC4330_CL_DELTA_P_SHIFT"], [0, 0, 1, "c.TMC4330_CL_DELTA_P_WR", "TMC4330_CL_DELTA_P_WR"], [0, 0, 1, "c.TMC4330_CL_DELTA_P_WR", "TMC4330_CL_DELTA_P_WR"], [0, 0, 1, "c.TMC4330_CL_EMF_EN_MASK", "TMC4330_CL_EMF_EN_MASK"], [0, 0, 1, "c.TMC4330_CL_EMF_EN_SHIFT", "TMC4330_CL_EMF_EN_SHIFT"], [0, 0, 1, "c.TMC4330_CL_FIT_MASK", "TMC4330_CL_FIT_MASK"], [0, 0, 1, "c.TMC4330_CL_FIT_MASK", "TMC4330_CL_FIT_MASK"], [0, 0, 1, "c.TMC4330_CL_FIT_MASK", "TMC4330_CL_FIT_MASK"], [0, 0, 1, "c.TMC4330_CL_FIT_MASK", "TMC4330_CL_FIT_MASK"], [0, 0, 1, "c.TMC4330_CL_FIT_SHIFT", "TMC4330_CL_FIT_SHIFT"], [0, 0, 1, "c.TMC4330_CL_FIT_SHIFT", "TMC4330_CL_FIT_SHIFT"], [0, 0, 1, "c.TMC4330_CL_FIT_SHIFT", "TMC4330_CL_FIT_SHIFT"], [0, 0, 1, "c.TMC4330_CL_FIT_SHIFT", "TMC4330_CL_FIT_SHIFT"], [0, 0, 1, "c.TMC4330_CL_GAMMA", "TMC4330_CL_GAMMA"], [0, 0, 1, "c.TMC4330_CL_GAMMA", "TMC4330_CL_GAMMA"], [0, 0, 1, "c.TMC4330_CL_GAMMA_MASK", "TMC4330_CL_GAMMA_MASK"], [0, 0, 1, "c.TMC4330_CL_GAMMA_SHIFT", "TMC4330_CL_GAMMA_SHIFT"], [0, 0, 1, "c.TMC4330_CL_MAX_MASK", "TMC4330_CL_MAX_MASK"], [0, 0, 1, "c.TMC4330_CL_MAX_MASK", "TMC4330_CL_MAX_MASK"], [0, 0, 1, "c.TMC4330_CL_MAX_MASK", "TMC4330_CL_MAX_MASK"], [0, 0, 1, "c.TMC4330_CL_MAX_MASK", "TMC4330_CL_MAX_MASK"], [0, 0, 1, "c.TMC4330_CL_MAX_SHIFT", "TMC4330_CL_MAX_SHIFT"], [0, 0, 1, "c.TMC4330_CL_MAX_SHIFT", "TMC4330_CL_MAX_SHIFT"], [0, 0, 1, "c.TMC4330_CL_MAX_SHIFT", "TMC4330_CL_MAX_SHIFT"], [0, 0, 1, "c.TMC4330_CL_MAX_SHIFT", "TMC4330_CL_MAX_SHIFT"], [0, 0, 1, "c.TMC4330_CL_OFFSET", "TMC4330_CL_OFFSET"], [0, 0, 1, "c.TMC4330_CL_OFFSET", "TMC4330_CL_OFFSET"], [0, 0, 1, "c.TMC4330_CL_OFFSET_MASK", "TMC4330_CL_OFFSET_MASK"], [0, 0, 1, "c.TMC4330_CL_OFFSET_SHIFT", "TMC4330_CL_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4330_CL_TOLERANCE_MASK", "TMC4330_CL_TOLERANCE_MASK"], [0, 0, 1, "c.TMC4330_CL_TOLERANCE_SHIFT", "TMC4330_CL_TOLERANCE_SHIFT"], [0, 0, 1, "c.TMC4330_CL_TOLERANCE_WR", "TMC4330_CL_TOLERANCE_WR"], [0, 0, 1, "c.TMC4330_CL_TOLERANCE_WR", "TMC4330_CL_TOLERANCE_WR"], [0, 0, 1, "c.TMC4330_CL_TR_TOLERANCE_MASK", "TMC4330_CL_TR_TOLERANCE_MASK"], [0, 0, 1, "c.TMC4330_CL_TR_TOLERANCE_SHIFT", "TMC4330_CL_TR_TOLERANCE_SHIFT"], [0, 0, 1, "c.TMC4330_CL_TR_TOLERANCE_WR", "TMC4330_CL_TR_TOLERANCE_WR"], [0, 0, 1, "c.TMC4330_CL_TR_TOLERANCE_WR", "TMC4330_CL_TR_TOLERANCE_WR"], [0, 0, 1, "c.TMC4330_CL_VADD_EMF", "TMC4330_CL_VADD_EMF"], [0, 0, 1, "c.TMC4330_CL_VADD_EMF", "TMC4330_CL_VADD_EMF"], [0, 0, 1, "c.TMC4330_CL_VADD_EMF_MASK", "TMC4330_CL_VADD_EMF_MASK"], [0, 0, 1, "c.TMC4330_CL_VADD_EMF_SHIFT", "TMC4330_CL_VADD_EMF_SHIFT"], [0, 0, 1, "c.TMC4330_CL_VELOCITY_MODE_EN_MASK", "TMC4330_CL_VELOCITY_MODE_EN_MASK"], [0, 0, 1, "c.TMC4330_CL_VELOCITY_MODE_EN_SHIFT", "TMC4330_CL_VELOCITY_MODE_EN_SHIFT"], [0, 0, 1, "c.TMC4330_CL_VLIMIT_EN_MASK", "TMC4330_CL_VLIMIT_EN_MASK"], [0, 0, 1, "c.TMC4330_CL_VLIMIT_EN_SHIFT", "TMC4330_CL_VLIMIT_EN_SHIFT"], [0, 0, 1, "c.TMC4330_CL_VMAX_CALC_I_MASK", "TMC4330_CL_VMAX_CALC_I_MASK"], [0, 0, 1, "c.TMC4330_CL_VMAX_CALC_I_SHIFT", "TMC4330_CL_VMAX_CALC_I_SHIFT"], [0, 0, 1, "c.TMC4330_CL_VMAX_CALC_I_WR", "TMC4330_CL_VMAX_CALC_I_WR"], [0, 0, 1, "c.TMC4330_CL_VMAX_CALC_I_WR", "TMC4330_CL_VMAX_CALC_I_WR"], [0, 0, 1, "c.TMC4330_CL_VMAX_CALC_P_MASK", "TMC4330_CL_VMAX_CALC_P_MASK"], [0, 0, 1, "c.TMC4330_CL_VMAX_CALC_P_SHIFT", "TMC4330_CL_VMAX_CALC_P_SHIFT"], [0, 0, 1, "c.TMC4330_CL_VMAX_CALC_P_WR", "TMC4330_CL_VMAX_CALC_P_WR"], [0, 0, 1, "c.TMC4330_CL_VMAX_CALC_P_WR", "TMC4330_CL_VMAX_CALC_P_WR"], [0, 0, 1, "c.TMC4330_CL_VMIN_EMF_MASK", "TMC4330_CL_VMIN_EMF_MASK"], [0, 0, 1, "c.TMC4330_CL_VMIN_EMF_SHIFT", "TMC4330_CL_VMIN_EMF_SHIFT"], [0, 0, 1, "c.TMC4330_CL_VMIN_EMF_WR", "TMC4330_CL_VMIN_EMF_WR"], [0, 0, 1, "c.TMC4330_CL_VMIN_EMF_WR", "TMC4330_CL_VMIN_EMF_WR"], [0, 0, 1, "c.TMC4330_CURRENTA_MASK", "TMC4330_CURRENTA_MASK"], [0, 0, 1, "c.TMC4330_CURRENTA_SHIFT", "TMC4330_CURRENTA_SHIFT"], [0, 0, 1, "c.TMC4330_CURRENTA_SPI_MASK", "TMC4330_CURRENTA_SPI_MASK"], [0, 0, 1, "c.TMC4330_CURRENTA_SPI_SHIFT", "TMC4330_CURRENTA_SPI_SHIFT"], [0, 0, 1, "c.TMC4330_CURRENTB_MASK", "TMC4330_CURRENTB_MASK"], [0, 0, 1, "c.TMC4330_CURRENTB_SHIFT", "TMC4330_CURRENTB_SHIFT"], [0, 0, 1, "c.TMC4330_CURRENTB_SPI_MASK", "TMC4330_CURRENTB_SPI_MASK"], [0, 0, 1, "c.TMC4330_CURRENTB_SPI_SHIFT", "TMC4330_CURRENTB_SPI_SHIFT"], [0, 0, 1, "c.TMC4330_CYCLIC_SHADOW_REGS_MASK", "TMC4330_CYCLIC_SHADOW_REGS_MASK"], [0, 0, 1, "c.TMC4330_CYCLIC_SHADOW_REGS_SHIFT", "TMC4330_CYCLIC_SHADOW_REGS_SHIFT"], [0, 0, 1, "c.TMC4330_DATA_FROM_ENC", "TMC4330_DATA_FROM_ENC"], [0, 0, 1, "c.TMC4330_DATA_FROM_ENC", "TMC4330_DATA_FROM_ENC"], [0, 0, 1, "c.TMC4330_DATA_FROM_ENC_MASK", "TMC4330_DATA_FROM_ENC_MASK"], [0, 0, 1, "c.TMC4330_DATA_FROM_ENC_SHIFT", "TMC4330_DATA_FROM_ENC_SHIFT"], [0, 0, 1, "c.TMC4330_DATA_TO_ENC", "TMC4330_DATA_TO_ENC"], [0, 0, 1, "c.TMC4330_DATA_TO_ENC", "TMC4330_DATA_TO_ENC"], [0, 0, 1, "c.TMC4330_DATA_TO_ENC_MASK", "TMC4330_DATA_TO_ENC_MASK"], [0, 0, 1, "c.TMC4330_DATA_TO_ENC_SHIFT", "TMC4330_DATA_TO_ENC_SHIFT"], [0, 0, 1, "c.TMC4330_DFINAL", "TMC4330_DFINAL"], [0, 0, 1, "c.TMC4330_DFINAL", "TMC4330_DFINAL"], [0, 0, 1, "c.TMC4330_DIFF_ENC_IN_DISABLE_MASK", "TMC4330_DIFF_ENC_IN_DISABLE_MASK"], [0, 0, 1, "c.TMC4330_DIFF_ENC_IN_DISABLE_SHIFT", "TMC4330_DIFF_ENC_IN_DISABLE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_ACC_VAL_EN_MASK", "TMC4330_DIRECT_ACC_VAL_EN_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_ACC_VAL_EN_SHIFT", "TMC4330_DIRECT_ACC_VAL_EN_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_BOW_VAL_EN_MASK", "TMC4330_DIRECT_BOW_VAL_EN_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_BOW_VAL_EN_SHIFT", "TMC4330_DIRECT_BOW_VAL_EN_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_MASK", "TMC4330_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIRECT_MODE_SHIFT", "TMC4330_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_DIR_SETUP_TIME", "TMC4330_DIR_SETUP_TIME"], [0, 0, 1, "c.TMC4330_DIR_SETUP_TIME", "TMC4330_DIR_SETUP_TIME"], [0, 0, 1, "c.TMC4330_DIR_SETUP_TIME_MASK", "TMC4330_DIR_SETUP_TIME_MASK"], [0, 0, 1, "c.TMC4330_DIR_SETUP_TIME_SHIFT", "TMC4330_DIR_SETUP_TIME_SHIFT"], [0, 0, 1, "c.TMC4330_DMAX", "TMC4330_DMAX"], [0, 0, 1, "c.TMC4330_DMAX", "TMC4330_DMAX"], [0, 0, 1, "c.TMC4330_DSTOP", "TMC4330_DSTOP"], [0, 0, 1, "c.TMC4330_DSTOP", "TMC4330_DSTOP"], [0, 0, 1, "c.TMC4330_ENC_COMP_AMPL", "TMC4330_ENC_COMP_AMPL"], [0, 0, 1, "c.TMC4330_ENC_COMP_AMPL", "TMC4330_ENC_COMP_AMPL"], [0, 0, 1, "c.TMC4330_ENC_COMP_XOFFSET", "TMC4330_ENC_COMP_XOFFSET"], [0, 0, 1, "c.TMC4330_ENC_COMP_XOFFSET", "TMC4330_ENC_COMP_XOFFSET"], [0, 0, 1, "c.TMC4330_ENC_COMP_XOFFSET_MASK", "TMC4330_ENC_COMP_XOFFSET_MASK"], [0, 0, 1, "c.TMC4330_ENC_COMP_XOFFSET_SHIFT", "TMC4330_ENC_COMP_XOFFSET_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_COMP_YOFFSET", "TMC4330_ENC_COMP_YOFFSET"], [0, 0, 1, "c.TMC4330_ENC_COMP_YOFFSET", "TMC4330_ENC_COMP_YOFFSET"], [0, 0, 1, "c.TMC4330_ENC_COMP_YOFFSET_MASK", "TMC4330_ENC_COMP_YOFFSET_MASK"], [0, 0, 1, "c.TMC4330_ENC_COMP_YOFFSET_SHIFT", "TMC4330_ENC_COMP_YOFFSET_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_CONST_MASK", "TMC4330_ENC_CONST_MASK"], [0, 0, 1, "c.TMC4330_ENC_CONST_RD", "TMC4330_ENC_CONST_RD"], [0, 0, 1, "c.TMC4330_ENC_CONST_RD", "TMC4330_ENC_CONST_RD"], [0, 0, 1, "c.TMC4330_ENC_CONST_SHIFT", "TMC4330_ENC_CONST_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_DONE_MASK", "TMC4330_ENC_DONE_MASK"], [0, 0, 1, "c.TMC4330_ENC_DONE_MASK", "TMC4330_ENC_DONE_MASK"], [0, 0, 1, "c.TMC4330_ENC_DONE_MASK", "TMC4330_ENC_DONE_MASK"], [0, 0, 1, "c.TMC4330_ENC_DONE_MASK", "TMC4330_ENC_DONE_MASK"], [0, 0, 1, "c.TMC4330_ENC_DONE_SHIFT", "TMC4330_ENC_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_DONE_SHIFT", "TMC4330_ENC_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_DONE_SHIFT", "TMC4330_ENC_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_DONE_SHIFT", "TMC4330_ENC_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_FAIL_F_MASK", "TMC4330_ENC_FAIL_F_MASK"], [0, 0, 1, "c.TMC4330_ENC_FAIL_F_SHIFT", "TMC4330_ENC_FAIL_F_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_FAIL_MASK", "TMC4330_ENC_FAIL_MASK"], [0, 0, 1, "c.TMC4330_ENC_FAIL_MASK", "TMC4330_ENC_FAIL_MASK"], [0, 0, 1, "c.TMC4330_ENC_FAIL_MASK", "TMC4330_ENC_FAIL_MASK"], [0, 0, 1, "c.TMC4330_ENC_FAIL_MASK", "TMC4330_ENC_FAIL_MASK"], [0, 0, 1, "c.TMC4330_ENC_FAIL_SHIFT", "TMC4330_ENC_FAIL_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_FAIL_SHIFT", "TMC4330_ENC_FAIL_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_FAIL_SHIFT", "TMC4330_ENC_FAIL_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_FAIL_SHIFT", "TMC4330_ENC_FAIL_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_IN_CONF", "TMC4330_ENC_IN_CONF"], [0, 0, 1, "c.TMC4330_ENC_IN_CONF", "TMC4330_ENC_IN_CONF"], [0, 0, 1, "c.TMC4330_ENC_IN_DATA", "TMC4330_ENC_IN_DATA"], [0, 0, 1, "c.TMC4330_ENC_IN_DATA", "TMC4330_ENC_IN_DATA"], [0, 0, 1, "c.TMC4330_ENC_IN_RES_MASK", "TMC4330_ENC_IN_RES_MASK"], [0, 0, 1, "c.TMC4330_ENC_IN_RES_SHIFT", "TMC4330_ENC_IN_RES_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_IN_RES_WR", "TMC4330_ENC_IN_RES_WR"], [0, 0, 1, "c.TMC4330_ENC_IN_RES_WR", "TMC4330_ENC_IN_RES_WR"], [0, 0, 1, "c.TMC4330_ENC_LATCH_F_MASK", "TMC4330_ENC_LATCH_F_MASK"], [0, 0, 1, "c.TMC4330_ENC_LATCH_F_SHIFT", "TMC4330_ENC_LATCH_F_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_LATCH_MASK", "TMC4330_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC4330_ENC_LATCH_RD", "TMC4330_ENC_LATCH_RD"], [0, 0, 1, "c.TMC4330_ENC_LATCH_RD", "TMC4330_ENC_LATCH_RD"], [0, 0, 1, "c.TMC4330_ENC_LATCH_SHIFT", "TMC4330_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_OUT_RES", "TMC4330_ENC_OUT_RES"], [0, 0, 1, "c.TMC4330_ENC_OUT_RES", "TMC4330_ENC_OUT_RES"], [0, 0, 1, "c.TMC4330_ENC_OUT_RES_MASK", "TMC4330_ENC_OUT_RES_MASK"], [0, 0, 1, "c.TMC4330_ENC_OUT_RES_SHIFT", "TMC4330_ENC_OUT_RES_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_POS", "TMC4330_ENC_POS"], [0, 0, 1, "c.TMC4330_ENC_POS", "TMC4330_ENC_POS"], [0, 0, 1, "c.TMC4330_ENC_POS_DEV_MASK", "TMC4330_ENC_POS_DEV_MASK"], [0, 0, 1, "c.TMC4330_ENC_POS_DEV_RD", "TMC4330_ENC_POS_DEV_RD"], [0, 0, 1, "c.TMC4330_ENC_POS_DEV_RD", "TMC4330_ENC_POS_DEV_RD"], [0, 0, 1, "c.TMC4330_ENC_POS_DEV_SHIFT", "TMC4330_ENC_POS_DEV_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_POS_DEV_TOL_MASK", "TMC4330_ENC_POS_DEV_TOL_MASK"], [0, 0, 1, "c.TMC4330_ENC_POS_DEV_TOL_SHIFT", "TMC4330_ENC_POS_DEV_TOL_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_POS_DEV_TOL_WR", "TMC4330_ENC_POS_DEV_TOL_WR"], [0, 0, 1, "c.TMC4330_ENC_POS_DEV_TOL_WR", "TMC4330_ENC_POS_DEV_TOL_WR"], [0, 0, 1, "c.TMC4330_ENC_POS_MASK", "TMC4330_ENC_POS_MASK"], [0, 0, 1, "c.TMC4330_ENC_POS_SHIFT", "TMC4330_ENC_POS_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_RESET_VAL_MASK", "TMC4330_ENC_RESET_VAL_MASK"], [0, 0, 1, "c.TMC4330_ENC_RESET_VAL_SHIFT", "TMC4330_ENC_RESET_VAL_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_RESET_VAL_WR", "TMC4330_ENC_RESET_VAL_WR"], [0, 0, 1, "c.TMC4330_ENC_RESET_VAL_WR", "TMC4330_ENC_RESET_VAL_WR"], [0, 0, 1, "c.TMC4330_ENC_SEL_DECIMAL_MASK", "TMC4330_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC4330_ENC_SEL_DECIMAL_SHIFT", "TMC4330_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VEL0_MASK", "TMC4330_ENC_VEL0_MASK"], [0, 0, 1, "c.TMC4330_ENC_VEL0_MASK", "TMC4330_ENC_VEL0_MASK"], [0, 0, 1, "c.TMC4330_ENC_VEL0_MASK", "TMC4330_ENC_VEL0_MASK"], [0, 0, 1, "c.TMC4330_ENC_VEL0_MASK", "TMC4330_ENC_VEL0_MASK"], [0, 0, 1, "c.TMC4330_ENC_VEL0_SHIFT", "TMC4330_ENC_VEL0_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VEL0_SHIFT", "TMC4330_ENC_VEL0_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VEL0_SHIFT", "TMC4330_ENC_VEL0_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VEL0_SHIFT", "TMC4330_ENC_VEL0_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VEL_ZERO_MASK", "TMC4330_ENC_VEL_ZERO_MASK"], [0, 0, 1, "c.TMC4330_ENC_VEL_ZERO_SHIFT", "TMC4330_ENC_VEL_ZERO_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VEL_ZERO_WR", "TMC4330_ENC_VEL_ZERO_WR"], [0, 0, 1, "c.TMC4330_ENC_VEL_ZERO_WR", "TMC4330_ENC_VEL_ZERO_WR"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_FILTER_MASK", "TMC4330_ENC_VMEAN_FILTER_MASK"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_FILTER_MASK", "TMC4330_ENC_VMEAN_FILTER_MASK"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_FILTER_SHIFT", "TMC4330_ENC_VMEAN_FILTER_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_FILTER_SHIFT", "TMC4330_ENC_VMEAN_FILTER_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_FILTER_WR", "TMC4330_ENC_VMEAN_FILTER_WR"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_FILTER_WR", "TMC4330_ENC_VMEAN_FILTER_WR"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_INT_MASK", "TMC4330_ENC_VMEAN_INT_MASK"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_INT_SHIFT", "TMC4330_ENC_VMEAN_INT_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_INT_WR", "TMC4330_ENC_VMEAN_INT_WR"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_INT_WR", "TMC4330_ENC_VMEAN_INT_WR"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_WAIT_MASK", "TMC4330_ENC_VMEAN_WAIT_MASK"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_WAIT_SHIFT", "TMC4330_ENC_VMEAN_WAIT_SHIFT"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_WAIT_WR", "TMC4330_ENC_VMEAN_WAIT_WR"], [0, 0, 1, "c.TMC4330_ENC_VMEAN_WAIT_WR", "TMC4330_ENC_VMEAN_WAIT_WR"], [0, 0, 1, "c.TMC4330_EVENTS", "TMC4330_EVENTS"], [0, 0, 1, "c.TMC4330_EVENTS", "TMC4330_EVENTS"], [0, 0, 1, "c.TMC4330_EVENT_CLEAR_CONF", "TMC4330_EVENT_CLEAR_CONF"], [0, 0, 1, "c.TMC4330_EVENT_CLEAR_CONF", "TMC4330_EVENT_CLEAR_CONF"], [0, 0, 1, "c.TMC4330_FIELD_READ", "TMC4330_FIELD_READ"], [0, 0, 1, "c.TMC4330_FIELD_UPDATE", "TMC4330_FIELD_UPDATE"], [0, 0, 1, "c.TMC4330_FILT_L_ENC_IN_MASK", "TMC4330_FILT_L_ENC_IN_MASK"], [0, 0, 1, "c.TMC4330_FILT_L_ENC_IN_SHIFT", "TMC4330_FILT_L_ENC_IN_SHIFT"], [0, 0, 1, "c.TMC4330_FILT_L_REF_MASK", "TMC4330_FILT_L_REF_MASK"], [0, 0, 1, "c.TMC4330_FILT_L_REF_SHIFT", "TMC4330_FILT_L_REF_SHIFT"], [0, 0, 1, "c.TMC4330_FILT_L_SD_IN_MASK", "TMC4330_FILT_L_SD_IN_MASK"], [0, 0, 1, "c.TMC4330_FILT_L_SD_IN_SHIFT", "TMC4330_FILT_L_SD_IN_SHIFT"], [0, 0, 1, "c.TMC4330_FILT_L_S_MASK", "TMC4330_FILT_L_S_MASK"], [0, 0, 1, "c.TMC4330_FILT_L_S_SHIFT", "TMC4330_FILT_L_S_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_MASK", "TMC4330_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FREQUENCY_MODE_SHIFT", "TMC4330_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_FS_ACTIVE_MASK", "TMC4330_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_FS_ACTIVE_SHIFT", "TMC4330_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_FS_PER_REV_MASK", "TMC4330_FS_PER_REV_MASK"], [0, 0, 1, "c.TMC4330_FS_PER_REV_SHIFT", "TMC4330_FS_PER_REV_SHIFT"], [0, 0, 1, "c.TMC4330_FS_VEL_WR", "TMC4330_FS_VEL_WR"], [0, 0, 1, "c.TMC4330_FS_VEL_WR", "TMC4330_FS_VEL_WR"], [0, 0, 1, "c.TMC4330_GEAR_RATIO", "TMC4330_GEAR_RATIO"], [0, 0, 1, "c.TMC4330_GEAR_RATIO", "TMC4330_GEAR_RATIO"], [0, 0, 1, "c.TMC4330_GEAR_RATIO_MASK", "TMC4330_GEAR_RATIO_MASK"], [0, 0, 1, "c.TMC4330_GEAR_RATIO_SHIFT", "TMC4330_GEAR_RATIO_SHIFT"], [0, 0, 1, "c.TMC4330_GENERAL_CONF", "TMC4330_GENERAL_CONF"], [0, 0, 1, "c.TMC4330_GENERAL_CONF", "TMC4330_GENERAL_CONF"], [0, 0, 1, "c.TMC4330_HOME_ERROR_F_MASK", "TMC4330_HOME_ERROR_F_MASK"], [0, 0, 1, "c.TMC4330_HOME_ERROR_F_SHIFT", "TMC4330_HOME_ERROR_F_SHIFT"], [0, 0, 1, "c.TMC4330_HOME_ERROR_MASK", "TMC4330_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4330_HOME_ERROR_MASK", "TMC4330_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4330_HOME_ERROR_MASK", "TMC4330_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4330_HOME_ERROR_MASK", "TMC4330_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4330_HOME_ERROR_SHIFT", "TMC4330_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4330_HOME_ERROR_SHIFT", "TMC4330_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4330_HOME_ERROR_SHIFT", "TMC4330_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4330_HOME_ERROR_SHIFT", "TMC4330_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4330_HOME_EVENT_MASK", "TMC4330_HOME_EVENT_MASK"], [0, 0, 1, "c.TMC4330_HOME_EVENT_SHIFT", "TMC4330_HOME_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_HOME_SAFETY_MARGIN", "TMC4330_HOME_SAFETY_MARGIN"], [0, 0, 1, "c.TMC4330_HOME_SAFETY_MARGIN", "TMC4330_HOME_SAFETY_MARGIN"], [0, 0, 1, "c.TMC4330_HOME_SAFETY_MARGIN_MASK", "TMC4330_HOME_SAFETY_MARGIN_MASK"], [0, 0, 1, "c.TMC4330_HOME_SAFETY_MARGIN_SHIFT", "TMC4330_HOME_SAFETY_MARGIN_SHIFT"], [0, 0, 1, "c.TMC4330_IGNORE_AB_MASK", "TMC4330_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC4330_IGNORE_AB_SHIFT", "TMC4330_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC4330_IMMEDIATE_START_IN_MASK", "TMC4330_IMMEDIATE_START_IN_MASK"], [0, 0, 1, "c.TMC4330_IMMEDIATE_START_IN_SHIFT", "TMC4330_IMMEDIATE_START_IN_SHIFT"], [0, 0, 1, "c.TMC4330_INPUT_FILT_CONF", "TMC4330_INPUT_FILT_CONF"], [0, 0, 1, "c.TMC4330_INPUT_FILT_CONF", "TMC4330_INPUT_FILT_CONF"], [0, 0, 1, "c.TMC4330_INTR_AS_WIRED_AND_MASK", "TMC4330_INTR_AS_WIRED_AND_MASK"], [0, 0, 1, "c.TMC4330_INTR_AS_WIRED_AND_SHIFT", "TMC4330_INTR_AS_WIRED_AND_SHIFT"], [0, 0, 1, "c.TMC4330_INTR_CONF", "TMC4330_INTR_CONF"], [0, 0, 1, "c.TMC4330_INTR_CONF", "TMC4330_INTR_CONF"], [0, 0, 1, "c.TMC4330_INTR_POL_MASK", "TMC4330_INTR_POL_MASK"], [0, 0, 1, "c.TMC4330_INTR_POL_SHIFT", "TMC4330_INTR_POL_SHIFT"], [0, 0, 1, "c.TMC4330_INTR_TR_PU_PD_EN_MASK", "TMC4330_INTR_TR_PU_PD_EN_MASK"], [0, 0, 1, "c.TMC4330_INTR_TR_PU_PD_EN_SHIFT", "TMC4330_INTR_TR_PU_PD_EN_SHIFT"], [0, 0, 1, "c.TMC4330_INVERT_ENC_DIR_MASK", "TMC4330_INVERT_ENC_DIR_MASK"], [0, 0, 1, "c.TMC4330_INVERT_ENC_DIR_SHIFT", "TMC4330_INVERT_ENC_DIR_SHIFT"], [0, 0, 1, "c.TMC4330_INVERT_POL_TARGET_REACHED_MASK", "TMC4330_INVERT_POL_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4330_INVERT_POL_TARGET_REACHED_SHIFT", "TMC4330_INVERT_POL_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_INVERT_STOP_DIRECTION_MASK", "TMC4330_INVERT_STOP_DIRECTION_MASK"], [0, 0, 1, "c.TMC4330_INVERT_STOP_DIRECTION_SHIFT", "TMC4330_INVERT_STOP_DIRECTION_SHIFT"], [0, 0, 1, "c.TMC4330_LATCH_ENC_ON_N_MASK", "TMC4330_LATCH_ENC_ON_N_MASK"], [0, 0, 1, "c.TMC4330_LATCH_ENC_ON_N_SHIFT", "TMC4330_LATCH_ENC_ON_N_SHIFT"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_ACTIVE_L_MASK", "TMC4330_LATCH_X_ON_ACTIVE_L_MASK"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_ACTIVE_L_SHIFT", "TMC4330_LATCH_X_ON_ACTIVE_L_SHIFT"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_ACTIVE_R_MASK", "TMC4330_LATCH_X_ON_ACTIVE_R_MASK"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_ACTIVE_R_SHIFT", "TMC4330_LATCH_X_ON_ACTIVE_R_SHIFT"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_INACTIVE_L_MASK", "TMC4330_LATCH_X_ON_INACTIVE_L_MASK"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_INACTIVE_L_SHIFT", "TMC4330_LATCH_X_ON_INACTIVE_L_SHIFT"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_INACTIVE_R_MASK", "TMC4330_LATCH_X_ON_INACTIVE_R_MASK"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_INACTIVE_R_SHIFT", "TMC4330_LATCH_X_ON_INACTIVE_R_SHIFT"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_N_MASK", "TMC4330_LATCH_X_ON_N_MASK"], [0, 0, 1, "c.TMC4330_LATCH_X_ON_N_SHIFT", "TMC4330_LATCH_X_ON_N_SHIFT"], [0, 0, 1, "c.TMC4330_LEFT_ALIGNED_DATA_MASK", "TMC4330_LEFT_ALIGNED_DATA_MASK"], [0, 0, 1, "c.TMC4330_LEFT_ALIGNED_DATA_SHIFT", "TMC4330_LEFT_ALIGNED_DATA_SHIFT"], [0, 0, 1, "c.TMC4330_MANUAL_ENC_CONST0", "TMC4330_MANUAL_ENC_CONST0"], [0, 0, 1, "c.TMC4330_MANUAL_ENC_CONST0", "TMC4330_MANUAL_ENC_CONST0"], [0, 0, 1, "c.TMC4330_MANUAL_ENC_CONST_MASK", "TMC4330_MANUAL_ENC_CONST_MASK"], [0, 0, 1, "c.TMC4330_MANUAL_ENC_CONST_SHIFT", "TMC4330_MANUAL_ENC_CONST_SHIFT"], [0, 0, 1, "c.TMC4330_MAX_ACCELERATION", "TMC4330_MAX_ACCELERATION"], [0, 0, 1, "c.TMC4330_MAX_PHASE_TRAP_MASK", "TMC4330_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4330_MAX_PHASE_TRAP_MASK", "TMC4330_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4330_MAX_PHASE_TRAP_MASK", "TMC4330_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4330_MAX_PHASE_TRAP_MASK", "TMC4330_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4330_MAX_PHASE_TRAP_SHIFT", "TMC4330_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4330_MAX_PHASE_TRAP_SHIFT", "TMC4330_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4330_MAX_PHASE_TRAP_SHIFT", "TMC4330_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4330_MAX_PHASE_TRAP_SHIFT", "TMC4330_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4330_MAX_VELOCITY", "TMC4330_MAX_VELOCITY"], [0, 0, 1, "c.TMC4330_MODIFIED_POS_COPARE_MASK", "TMC4330_MODIFIED_POS_COPARE_MASK"], [0, 0, 1, "c.TMC4330_MODIFIED_POS_COPARE_SHIFT", "TMC4330_MODIFIED_POS_COPARE_SHIFT"], [0, 0, 1, "c.TMC4330_MOTORS", "TMC4330_MOTORS"], [0, 0, 1, "c.TMC4330_MSCNT_MASK", "TMC4330_MSCNT_MASK"], [0, 0, 1, "c.TMC4330_MSCNT_RD", "TMC4330_MSCNT_RD"], [0, 0, 1, "c.TMC4330_MSCNT_RD", "TMC4330_MSCNT_RD"], [0, 0, 1, "c.TMC4330_MSCNT_SHIFT", "TMC4330_MSCNT_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUTSEL_MASK", "TMC4330_MSLUTSEL_MASK"], [0, 0, 1, "c.TMC4330_MSLUTSEL_SHIFT", "TMC4330_MSLUTSEL_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUTSEL_WR", "TMC4330_MSLUTSEL_WR"], [0, 0, 1, "c.TMC4330_MSLUTSEL_WR", "TMC4330_MSLUTSEL_WR"], [0, 0, 1, "c.TMC4330_MSLUT_0_MASK", "TMC4330_MSLUT_0_MASK"], [0, 0, 1, "c.TMC4330_MSLUT_0_SHIFT", "TMC4330_MSLUT_0_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUT_0_WR", "TMC4330_MSLUT_0_WR"], [0, 0, 1, "c.TMC4330_MSLUT_0_WR", "TMC4330_MSLUT_0_WR"], [0, 0, 1, "c.TMC4330_MSLUT_1_MASK", "TMC4330_MSLUT_1_MASK"], [0, 0, 1, "c.TMC4330_MSLUT_1_SHIFT", "TMC4330_MSLUT_1_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUT_1_WR", "TMC4330_MSLUT_1_WR"], [0, 0, 1, "c.TMC4330_MSLUT_1_WR", "TMC4330_MSLUT_1_WR"], [0, 0, 1, "c.TMC4330_MSLUT_2_MASK", "TMC4330_MSLUT_2_MASK"], [0, 0, 1, "c.TMC4330_MSLUT_2_SHIFT", "TMC4330_MSLUT_2_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUT_2_WR", "TMC4330_MSLUT_2_WR"], [0, 0, 1, "c.TMC4330_MSLUT_2_WR", "TMC4330_MSLUT_2_WR"], [0, 0, 1, "c.TMC4330_MSLUT_3_MASK", "TMC4330_MSLUT_3_MASK"], [0, 0, 1, "c.TMC4330_MSLUT_3_SHIFT", "TMC4330_MSLUT_3_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUT_3_WR", "TMC4330_MSLUT_3_WR"], [0, 0, 1, "c.TMC4330_MSLUT_3_WR", "TMC4330_MSLUT_3_WR"], [0, 0, 1, "c.TMC4330_MSLUT_4_MASK", "TMC4330_MSLUT_4_MASK"], [0, 0, 1, "c.TMC4330_MSLUT_4_SHIFT", "TMC4330_MSLUT_4_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUT_4_WR", "TMC4330_MSLUT_4_WR"], [0, 0, 1, "c.TMC4330_MSLUT_4_WR", "TMC4330_MSLUT_4_WR"], [0, 0, 1, "c.TMC4330_MSLUT_5_MASK", "TMC4330_MSLUT_5_MASK"], [0, 0, 1, "c.TMC4330_MSLUT_5_SHIFT", "TMC4330_MSLUT_5_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUT_5_WR", "TMC4330_MSLUT_5_WR"], [0, 0, 1, "c.TMC4330_MSLUT_5_WR", "TMC4330_MSLUT_5_WR"], [0, 0, 1, "c.TMC4330_MSLUT_6_MASK", "TMC4330_MSLUT_6_MASK"], [0, 0, 1, "c.TMC4330_MSLUT_6_SHIFT", "TMC4330_MSLUT_6_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUT_6_WR", "TMC4330_MSLUT_6_WR"], [0, 0, 1, "c.TMC4330_MSLUT_6_WR", "TMC4330_MSLUT_6_WR"], [0, 0, 1, "c.TMC4330_MSLUT_7_MASK", "TMC4330_MSLUT_7_MASK"], [0, 0, 1, "c.TMC4330_MSLUT_7_SHIFT", "TMC4330_MSLUT_7_SHIFT"], [0, 0, 1, "c.TMC4330_MSLUT_7_WR", "TMC4330_MSLUT_7_WR"], [0, 0, 1, "c.TMC4330_MSLUT_7_WR", "TMC4330_MSLUT_7_WR"], [0, 0, 1, "c.TMC4330_MSTEP_PER_FS_MASK", "TMC4330_MSTEP_PER_FS_MASK"], [0, 0, 1, "c.TMC4330_MSTEP_PER_FS_MASK", "TMC4330_MSTEP_PER_FS_MASK"], [0, 0, 1, "c.TMC4330_MSTEP_PER_FS_MASK", "TMC4330_MSTEP_PER_FS_MASK"], [0, 0, 1, "c.TMC4330_MSTEP_PER_FS_SHIFT", "TMC4330_MSTEP_PER_FS_SHIFT"], [0, 0, 1, "c.TMC4330_MSTEP_PER_FS_SHIFT", "TMC4330_MSTEP_PER_FS_SHIFT"], [0, 0, 1, "c.TMC4330_MSTEP_PER_FS_SHIFT", "TMC4330_MSTEP_PER_FS_SHIFT"], [0, 0, 1, "c.TMC4330_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_MASK", "TMC4330_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_MASK"], [0, 0, 1, "c.TMC4330_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_SHIFT", "TMC4330_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_SHIFT"], [0, 0, 1, "c.TMC4330_MULTI_TURN_IN_EN_MASK", "TMC4330_MULTI_TURN_IN_EN_MASK"], [0, 0, 1, "c.TMC4330_MULTI_TURN_IN_EN_SHIFT", "TMC4330_MULTI_TURN_IN_EN_SHIFT"], [0, 0, 1, "c.TMC4330_MULTI_TURN_IN_SIGNED_MASK", "TMC4330_MULTI_TURN_IN_SIGNED_MASK"], [0, 0, 1, "c.TMC4330_MULTI_TURN_IN_SIGNED_SHIFT", "TMC4330_MULTI_TURN_IN_SIGNED_SHIFT"], [0, 0, 1, "c.TMC4330_MULTI_TURN_RES_MASK", "TMC4330_MULTI_TURN_RES_MASK"], [0, 0, 1, "c.TMC4330_MULTI_TURN_RES_MASK", "TMC4330_MULTI_TURN_RES_MASK"], [0, 0, 1, "c.TMC4330_MULTI_TURN_RES_MASK", "TMC4330_MULTI_TURN_RES_MASK"], [0, 0, 1, "c.TMC4330_MULTI_TURN_RES_SHIFT", "TMC4330_MULTI_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4330_MULTI_TURN_RES_SHIFT", "TMC4330_MULTI_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4330_MULTI_TURN_RES_SHIFT", "TMC4330_MULTI_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4330_NO_ENC_VEL_PREPROC_MASK", "TMC4330_NO_ENC_VEL_PREPROC_MASK"], [0, 0, 1, "c.TMC4330_NO_ENC_VEL_PREPROC_SHIFT", "TMC4330_NO_ENC_VEL_PREPROC_SHIFT"], [0, 0, 1, "c.TMC4330_N_ACTIVE_F_MASK", "TMC4330_N_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4330_N_ACTIVE_F_SHIFT", "TMC4330_N_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4330_N_ACTIVE_MASK", "TMC4330_N_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_N_ACTIVE_MASK", "TMC4330_N_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_N_ACTIVE_MASK", "TMC4330_N_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_N_ACTIVE_MASK", "TMC4330_N_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_N_ACTIVE_SHIFT", "TMC4330_N_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_N_ACTIVE_SHIFT", "TMC4330_N_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_N_ACTIVE_SHIFT", "TMC4330_N_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_N_ACTIVE_SHIFT", "TMC4330_N_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_N_CHAN_SENSITIVITY_MASK", "TMC4330_N_CHAN_SENSITIVITY_MASK"], [0, 0, 1, "c.TMC4330_N_CHAN_SENSITIVITY_SHIFT", "TMC4330_N_CHAN_SENSITIVITY_SHIFT"], [0, 0, 1, "c.TMC4330_OPERATION_MODE_MASK", "TMC4330_OPERATION_MODE_MASK"], [0, 0, 1, "c.TMC4330_OPERATION_MODE_MASK", "TMC4330_OPERATION_MODE_MASK"], [0, 0, 1, "c.TMC4330_OPERATION_MODE_SHIFT", "TMC4330_OPERATION_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_OPERATION_MODE_SHIFT", "TMC4330_OPERATION_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_PID_DV_CLIP_MASK", "TMC4330_PID_DV_CLIP_MASK"], [0, 0, 1, "c.TMC4330_PID_DV_CLIP_SHIFT", "TMC4330_PID_DV_CLIP_SHIFT"], [0, 0, 1, "c.TMC4330_PID_DV_CLIP_WR", "TMC4330_PID_DV_CLIP_WR"], [0, 0, 1, "c.TMC4330_PID_DV_CLIP_WR", "TMC4330_PID_DV_CLIP_WR"], [0, 0, 1, "c.TMC4330_PID_D_CLKDIV_MASK", "TMC4330_PID_D_CLKDIV_MASK"], [0, 0, 1, "c.TMC4330_PID_D_CLKDIV_SHIFT", "TMC4330_PID_D_CLKDIV_SHIFT"], [0, 0, 1, "c.TMC4330_PID_D_CLKDIV_WR", "TMC4330_PID_D_CLKDIV_WR"], [0, 0, 1, "c.TMC4330_PID_D_CLKDIV_WR", "TMC4330_PID_D_CLKDIV_WR"], [0, 0, 1, "c.TMC4330_PID_D_MASK", "TMC4330_PID_D_MASK"], [0, 0, 1, "c.TMC4330_PID_D_SHIFT", "TMC4330_PID_D_SHIFT"], [0, 0, 1, "c.TMC4330_PID_D_WR", "TMC4330_PID_D_WR"], [0, 0, 1, "c.TMC4330_PID_D_WR", "TMC4330_PID_D_WR"], [0, 0, 1, "c.TMC4330_PID_E_MASK", "TMC4330_PID_E_MASK"], [0, 0, 1, "c.TMC4330_PID_E_RD", "TMC4330_PID_E_RD"], [0, 0, 1, "c.TMC4330_PID_E_RD", "TMC4330_PID_E_RD"], [0, 0, 1, "c.TMC4330_PID_E_SHIFT", "TMC4330_PID_E_SHIFT"], [0, 0, 1, "c.TMC4330_PID_ISUM_RD", "TMC4330_PID_ISUM_RD"], [0, 0, 1, "c.TMC4330_PID_ISUM_RD", "TMC4330_PID_ISUM_RD"], [0, 0, 1, "c.TMC4330_PID_ISUM_RD_MASK", "TMC4330_PID_ISUM_RD_MASK"], [0, 0, 1, "c.TMC4330_PID_ISUM_RD_SHIFT", "TMC4330_PID_ISUM_RD_SHIFT"], [0, 0, 1, "c.TMC4330_PID_I_CLIP_MASK", "TMC4330_PID_I_CLIP_MASK"], [0, 0, 1, "c.TMC4330_PID_I_CLIP_SHIFT", "TMC4330_PID_I_CLIP_SHIFT"], [0, 0, 1, "c.TMC4330_PID_I_CLIP_WR", "TMC4330_PID_I_CLIP_WR"], [0, 0, 1, "c.TMC4330_PID_I_CLIP_WR", "TMC4330_PID_I_CLIP_WR"], [0, 0, 1, "c.TMC4330_PID_I_MASK", "TMC4330_PID_I_MASK"], [0, 0, 1, "c.TMC4330_PID_I_SHIFT", "TMC4330_PID_I_SHIFT"], [0, 0, 1, "c.TMC4330_PID_I_WR", "TMC4330_PID_I_WR"], [0, 0, 1, "c.TMC4330_PID_I_WR", "TMC4330_PID_I_WR"], [0, 0, 1, "c.TMC4330_PID_P_MASK", "TMC4330_PID_P_MASK"], [0, 0, 1, "c.TMC4330_PID_P_SHIFT", "TMC4330_PID_P_SHIFT"], [0, 0, 1, "c.TMC4330_PID_P_WR", "TMC4330_PID_P_WR"], [0, 0, 1, "c.TMC4330_PID_P_WR", "TMC4330_PID_P_WR"], [0, 0, 1, "c.TMC4330_PID_TOLERANCE_MASK", "TMC4330_PID_TOLERANCE_MASK"], [0, 0, 1, "c.TMC4330_PID_TOLERANCE_SHIFT", "TMC4330_PID_TOLERANCE_SHIFT"], [0, 0, 1, "c.TMC4330_PID_TOLERANCE_WR", "TMC4330_PID_TOLERANCE_WR"], [0, 0, 1, "c.TMC4330_PID_TOLERANCE_WR", "TMC4330_PID_TOLERANCE_WR"], [0, 0, 1, "c.TMC4330_PID_VEL_MASK", "TMC4330_PID_VEL_MASK"], [0, 0, 1, "c.TMC4330_PID_VEL_RD", "TMC4330_PID_VEL_RD"], [0, 0, 1, "c.TMC4330_PID_VEL_RD", "TMC4330_PID_VEL_RD"], [0, 0, 1, "c.TMC4330_PID_VEL_SHIFT", "TMC4330_PID_VEL_SHIFT"], [0, 0, 1, "c.TMC4330_PIPELINE_EN0_MASK", "TMC4330_PIPELINE_EN0_MASK"], [0, 0, 1, "c.TMC4330_PIPELINE_EN0_SHIFT", "TMC4330_PIPELINE_EN0_SHIFT"], [0, 0, 1, "c.TMC4330_PIPELINE_EN1_MASK", "TMC4330_PIPELINE_EN1_MASK"], [0, 0, 1, "c.TMC4330_PIPELINE_EN1_SHIFT", "TMC4330_PIPELINE_EN1_SHIFT"], [0, 0, 1, "c.TMC4330_PIPELINE_EN2_MASK", "TMC4330_PIPELINE_EN2_MASK"], [0, 0, 1, "c.TMC4330_PIPELINE_EN2_SHIFT", "TMC4330_PIPELINE_EN2_SHIFT"], [0, 0, 1, "c.TMC4330_PIPELINE_EN3_MASK", "TMC4330_PIPELINE_EN3_MASK"], [0, 0, 1, "c.TMC4330_PIPELINE_EN3_SHIFT", "TMC4330_PIPELINE_EN3_SHIFT"], [0, 0, 1, "c.TMC4330_POL_A_FOR_N_MASK", "TMC4330_POL_A_FOR_N_MASK"], [0, 0, 1, "c.TMC4330_POL_A_FOR_N_SHIFT", "TMC4330_POL_A_FOR_N_SHIFT"], [0, 0, 1, "c.TMC4330_POL_B_FOR_N_MASK", "TMC4330_POL_B_FOR_N_MASK"], [0, 0, 1, "c.TMC4330_POL_B_FOR_N_SHIFT", "TMC4330_POL_B_FOR_N_SHIFT"], [0, 0, 1, "c.TMC4330_POL_DIR_IN_MASK", "TMC4330_POL_DIR_IN_MASK"], [0, 0, 1, "c.TMC4330_POL_DIR_IN_SHIFT", "TMC4330_POL_DIR_IN_SHIFT"], [0, 0, 1, "c.TMC4330_POL_DIR_OUT_MASK", "TMC4330_POL_DIR_OUT_MASK"], [0, 0, 1, "c.TMC4330_POL_DIR_OUT_SHIFT", "TMC4330_POL_DIR_OUT_SHIFT"], [0, 0, 1, "c.TMC4330_POL_N_MASK", "TMC4330_POL_N_MASK"], [0, 0, 1, "c.TMC4330_POL_N_SHIFT", "TMC4330_POL_N_SHIFT"], [0, 0, 1, "c.TMC4330_POL_START_SIGNAL_MASK", "TMC4330_POL_START_SIGNAL_MASK"], [0, 0, 1, "c.TMC4330_POL_START_SIGNAL_SHIFT", "TMC4330_POL_START_SIGNAL_SHIFT"], [0, 0, 1, "c.TMC4330_POL_STOP_LEFT_MASK", "TMC4330_POL_STOP_LEFT_MASK"], [0, 0, 1, "c.TMC4330_POL_STOP_LEFT_SHIFT", "TMC4330_POL_STOP_LEFT_SHIFT"], [0, 0, 1, "c.TMC4330_POL_STOP_RIGHT_MASK", "TMC4330_POL_STOP_RIGHT_MASK"], [0, 0, 1, "c.TMC4330_POL_STOP_RIGHT_SHIFT", "TMC4330_POL_STOP_RIGHT_SHIFT"], [0, 0, 1, "c.TMC4330_POS_COMP", "TMC4330_POS_COMP"], [0, 0, 1, "c.TMC4330_POS_COMP", "TMC4330_POS_COMP"], [0, 0, 1, "c.TMC4330_POS_COMP_MASK", "TMC4330_POS_COMP_MASK"], [0, 0, 1, "c.TMC4330_POS_COMP_OUTPUT_MASK", "TMC4330_POS_COMP_OUTPUT_MASK"], [0, 0, 1, "c.TMC4330_POS_COMP_OUTPUT_SHIFT", "TMC4330_POS_COMP_OUTPUT_SHIFT"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_F_MASK", "TMC4330_POS_COMP_REACHED_F_MASK"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_F_SHIFT", "TMC4330_POS_COMP_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_MASK", "TMC4330_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_MASK", "TMC4330_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_MASK", "TMC4330_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_MASK", "TMC4330_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_SHIFT", "TMC4330_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_SHIFT", "TMC4330_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_SHIFT", "TMC4330_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_POS_COMP_REACHED_SHIFT", "TMC4330_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_POS_COMP_SHIFT", "TMC4330_POS_COMP_SHIFT"], [0, 0, 1, "c.TMC4330_POS_COMP_SOURCE_MASK", "TMC4330_POS_COMP_SOURCE_MASK"], [0, 0, 1, "c.TMC4330_POS_COMP_SOURCE_SHIFT", "TMC4330_POS_COMP_SOURCE_SHIFT"], [0, 0, 1, "c.TMC4330_PWM_AMPL_MASK", "TMC4330_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC4330_PWM_AMPL_SHIFT", "TMC4330_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC4330_PWM_FREQ", "TMC4330_PWM_FREQ"], [0, 0, 1, "c.TMC4330_PWM_FREQ", "TMC4330_PWM_FREQ"], [0, 0, 1, "c.TMC4330_PWM_FREQ_MASK", "TMC4330_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC4330_PWM_FREQ_SHIFT", "TMC4330_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC4330_PWM_OUT_EN_MASK", "TMC4330_PWM_OUT_EN_MASK"], [0, 0, 1, "c.TMC4330_PWM_OUT_EN_SHIFT", "TMC4330_PWM_OUT_EN_SHIFT"], [0, 0, 1, "c.TMC4330_PWM_SCALE_EN_MASK", "TMC4330_PWM_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4330_PWM_SCALE_EN_SHIFT", "TMC4330_PWM_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4330_PWM_VMAX", "TMC4330_PWM_VMAX"], [0, 0, 1, "c.TMC4330_PWM_VMAX", "TMC4330_PWM_VMAX"], [0, 0, 1, "c.TMC4330_PWM_VMAX_MASK", "TMC4330_PWM_VMAX_MASK"], [0, 0, 1, "c.TMC4330_PWM_VMAX_SHIFT", "TMC4330_PWM_VMAX_SHIFT"], [0, 0, 1, "c.TMC4330_RAMPMODE", "TMC4330_RAMPMODE"], [0, 0, 1, "c.TMC4330_RAMPMODE", "TMC4330_RAMPMODE"], [0, 0, 1, "c.TMC4330_RAMP_HOLD", "TMC4330_RAMP_HOLD"], [0, 0, 1, "c.TMC4330_RAMP_HOLD", "TMC4330_RAMP_HOLD"], [0, 0, 1, "c.TMC4330_RAMP_POSITION", "TMC4330_RAMP_POSITION"], [0, 0, 1, "c.TMC4330_RAMP_POSITION", "TMC4330_RAMP_POSITION"], [0, 0, 1, "c.TMC4330_RAMP_PROFILE_MASK", "TMC4330_RAMP_PROFILE_MASK"], [0, 0, 1, "c.TMC4330_RAMP_PROFILE_MASK", "TMC4330_RAMP_PROFILE_MASK"], [0, 0, 1, "c.TMC4330_RAMP_PROFILE_SHIFT", "TMC4330_RAMP_PROFILE_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_PROFILE_SHIFT", "TMC4330_RAMP_PROFILE_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_SSHAPE", "TMC4330_RAMP_SSHAPE"], [0, 0, 1, "c.TMC4330_RAMP_SSHAPE", "TMC4330_RAMP_SSHAPE"], [0, 0, 1, "c.TMC4330_RAMP_STATE_00_MASK", "TMC4330_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_00_MASK", "TMC4330_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_00_MASK", "TMC4330_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_00_MASK", "TMC4330_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_00_SHIFT", "TMC4330_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_00_SHIFT", "TMC4330_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_00_SHIFT", "TMC4330_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_00_SHIFT", "TMC4330_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_01_MASK", "TMC4330_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_01_MASK", "TMC4330_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_01_MASK", "TMC4330_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_01_MASK", "TMC4330_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_01_SHIFT", "TMC4330_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_01_SHIFT", "TMC4330_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_01_SHIFT", "TMC4330_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_01_SHIFT", "TMC4330_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_10_MASK", "TMC4330_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_10_MASK", "TMC4330_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_10_MASK", "TMC4330_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_10_MASK", "TMC4330_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_10_SHIFT", "TMC4330_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_10_SHIFT", "TMC4330_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_10_SHIFT", "TMC4330_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_10_SHIFT", "TMC4330_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_STATE_F_MASK", "TMC4330_RAMP_STATE_F_MASK"], [0, 0, 1, "c.TMC4330_RAMP_STATE_F_SHIFT", "TMC4330_RAMP_STATE_F_SHIFT"], [0, 0, 1, "c.TMC4330_RAMP_TRAPEZ", "TMC4330_RAMP_TRAPEZ"], [0, 0, 1, "c.TMC4330_RAMP_TRAPEZ", "TMC4330_RAMP_TRAPEZ"], [0, 0, 1, "c.TMC4330_REFERENCE_CONF", "TMC4330_REFERENCE_CONF"], [0, 0, 1, "c.TMC4330_REFERENCE_CONF", "TMC4330_REFERENCE_CONF"], [0, 0, 1, "c.TMC4330_REGISTER_COUNT", "TMC4330_REGISTER_COUNT"], [0, 0, 1, "c.TMC4330_REGULATION_MODUS_MASK", "TMC4330_REGULATION_MODUS_MASK"], [0, 0, 1, "c.TMC4330_REGULATION_MODUS_SHIFT", "TMC4330_REGULATION_MODUS_SHIFT"], [0, 0, 1, "c.TMC4330_RESET_REG", "TMC4330_RESET_REG"], [0, 0, 1, "c.TMC4330_RESET_REG", "TMC4330_RESET_REG"], [0, 0, 1, "c.TMC4330_RESET_REG_MASK", "TMC4330_RESET_REG_MASK"], [0, 0, 1, "c.TMC4330_RESET_REG_SHIFT", "TMC4330_RESET_REG_SHIFT"], [0, 0, 1, "c.TMC4330_REVERSE_MOTOR_DIR_MASK", "TMC4330_REVERSE_MOTOR_DIR_MASK"], [0, 0, 1, "c.TMC4330_REVERSE_MOTOR_DIR_SHIFT", "TMC4330_REVERSE_MOTOR_DIR_SHIFT"], [0, 0, 1, "c.TMC4330_REV_CNT_MASK", "TMC4330_REV_CNT_MASK"], [0, 0, 1, "c.TMC4330_REV_CNT_RD", "TMC4330_REV_CNT_RD"], [0, 0, 1, "c.TMC4330_REV_CNT_RD", "TMC4330_REV_CNT_RD"], [0, 0, 1, "c.TMC4330_REV_CNT_SHIFT", "TMC4330_REV_CNT_SHIFT"], [0, 0, 1, "c.TMC4330_RST_EV_MASK", "TMC4330_RST_EV_MASK"], [0, 0, 1, "c.TMC4330_RST_EV_MASK", "TMC4330_RST_EV_MASK"], [0, 0, 1, "c.TMC4330_RST_EV_MASK", "TMC4330_RST_EV_MASK"], [0, 0, 1, "c.TMC4330_RST_EV_MASK", "TMC4330_RST_EV_MASK"], [0, 0, 1, "c.TMC4330_RST_EV_SHIFT", "TMC4330_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4330_RST_EV_SHIFT", "TMC4330_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4330_RST_EV_SHIFT", "TMC4330_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4330_RST_EV_SHIFT", "TMC4330_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4330_SCALE_VALUES", "TMC4330_SCALE_VALUES"], [0, 0, 1, "c.TMC4330_SCALE_VALUES", "TMC4330_SCALE_VALUES"], [0, 0, 1, "c.TMC4330_SDIN_MODE_MASK", "TMC4330_SDIN_MODE_MASK"], [0, 0, 1, "c.TMC4330_SDIN_MODE_SHIFT", "TMC4330_SDIN_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_SD_FILT_ON_MASK", "TMC4330_SD_FILT_ON_MASK"], [0, 0, 1, "c.TMC4330_SD_FILT_ON_SHIFT", "TMC4330_SD_FILT_ON_SHIFT"], [0, 0, 1, "c.TMC4330_SD_INDIRECT_CONTROL_MASK", "TMC4330_SD_INDIRECT_CONTROL_MASK"], [0, 0, 1, "c.TMC4330_SD_INDIRECT_CONTROL_SHIFT", "TMC4330_SD_INDIRECT_CONTROL_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ADDR_BITS_MASK", "TMC4330_SERIAL_ADDR_BITS_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ADDR_BITS_MASK", "TMC4330_SERIAL_ADDR_BITS_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ADDR_BITS_SHIFT", "TMC4330_SERIAL_ADDR_BITS_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ADDR_BITS_SHIFT", "TMC4330_SERIAL_ADDR_BITS_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_DATA_BITS_MASK", "TMC4330_SERIAL_DATA_BITS_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_DATA_BITS_MASK", "TMC4330_SERIAL_DATA_BITS_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_DATA_BITS_SHIFT", "TMC4330_SERIAL_DATA_BITS_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_DATA_BITS_SHIFT", "TMC4330_SERIAL_DATA_BITS_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAGS_MASK", "TMC4330_SERIAL_ENC_FLAGS_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAGS_MASK", "TMC4330_SERIAL_ENC_FLAGS_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAGS_MASK", "TMC4330_SERIAL_ENC_FLAGS_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAGS_MASK", "TMC4330_SERIAL_ENC_FLAGS_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAGS_SHIFT", "TMC4330_SERIAL_ENC_FLAGS_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAGS_SHIFT", "TMC4330_SERIAL_ENC_FLAGS_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAGS_SHIFT", "TMC4330_SERIAL_ENC_FLAGS_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAGS_SHIFT", "TMC4330_SERIAL_ENC_FLAGS_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAG_0_MASK", "TMC4330_SERIAL_ENC_FLAG_0_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAG_0_SHIFT", "TMC4330_SERIAL_ENC_FLAG_0_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAG_1_MASK", "TMC4330_SERIAL_ENC_FLAG_1_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAG_1_SHIFT", "TMC4330_SERIAL_ENC_FLAG_1_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAG_2_MASK", "TMC4330_SERIAL_ENC_FLAG_2_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAG_2_SHIFT", "TMC4330_SERIAL_ENC_FLAG_2_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAG_3_MASK", "TMC4330_SERIAL_ENC_FLAG_3_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_FLAG_3_SHIFT", "TMC4330_SERIAL_ENC_FLAG_3_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_IN_MODE_MASK", "TMC4330_SERIAL_ENC_IN_MODE_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_IN_MODE_SHIFT", "TMC4330_SERIAL_ENC_IN_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_VARIATION_LIMIT_MASK", "TMC4330_SERIAL_ENC_VARIATION_LIMIT_MASK"], [0, 0, 1, "c.TMC4330_SERIAL_ENC_VARIATION_LIMIT_SHIFT", "TMC4330_SERIAL_ENC_VARIATION_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4330_SER_CLK_IN_HIGH_MASK", "TMC4330_SER_CLK_IN_HIGH_MASK"], [0, 0, 1, "c.TMC4330_SER_CLK_IN_HIGH_SHIFT", "TMC4330_SER_CLK_IN_HIGH_SHIFT"], [0, 0, 1, "c.TMC4330_SER_CLK_IN_HIGH_WR", "TMC4330_SER_CLK_IN_HIGH_WR"], [0, 0, 1, "c.TMC4330_SER_CLK_IN_HIGH_WR", "TMC4330_SER_CLK_IN_HIGH_WR"], [0, 0, 1, "c.TMC4330_SER_CLK_IN_LOW_MASK", "TMC4330_SER_CLK_IN_LOW_MASK"], [0, 0, 1, "c.TMC4330_SER_CLK_IN_LOW_SHIFT", "TMC4330_SER_CLK_IN_LOW_SHIFT"], [0, 0, 1, "c.TMC4330_SER_CLK_IN_LOW_WR", "TMC4330_SER_CLK_IN_LOW_WR"], [0, 0, 1, "c.TMC4330_SER_CLK_IN_LOW_WR", "TMC4330_SER_CLK_IN_LOW_WR"], [0, 0, 1, "c.TMC4330_SER_DATA_DONE_MASK", "TMC4330_SER_DATA_DONE_MASK"], [0, 0, 1, "c.TMC4330_SER_DATA_DONE_MASK", "TMC4330_SER_DATA_DONE_MASK"], [0, 0, 1, "c.TMC4330_SER_DATA_DONE_MASK", "TMC4330_SER_DATA_DONE_MASK"], [0, 0, 1, "c.TMC4330_SER_DATA_DONE_MASK", "TMC4330_SER_DATA_DONE_MASK"], [0, 0, 1, "c.TMC4330_SER_DATA_DONE_SHIFT", "TMC4330_SER_DATA_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_SER_DATA_DONE_SHIFT", "TMC4330_SER_DATA_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_SER_DATA_DONE_SHIFT", "TMC4330_SER_DATA_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_SER_DATA_DONE_SHIFT", "TMC4330_SER_DATA_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_SER_ENC_DATA_FAIL_MASK", "TMC4330_SER_ENC_DATA_FAIL_MASK"], [0, 0, 1, "c.TMC4330_SER_ENC_DATA_FAIL_MASK", "TMC4330_SER_ENC_DATA_FAIL_MASK"], [0, 0, 1, "c.TMC4330_SER_ENC_DATA_FAIL_MASK", "TMC4330_SER_ENC_DATA_FAIL_MASK"], [0, 0, 1, "c.TMC4330_SER_ENC_DATA_FAIL_MASK", "TMC4330_SER_ENC_DATA_FAIL_MASK"], [0, 0, 1, "c.TMC4330_SER_ENC_DATA_FAIL_SHIFT", "TMC4330_SER_ENC_DATA_FAIL_SHIFT"], [0, 0, 1, "c.TMC4330_SER_ENC_DATA_FAIL_SHIFT", "TMC4330_SER_ENC_DATA_FAIL_SHIFT"], [0, 0, 1, "c.TMC4330_SER_ENC_DATA_FAIL_SHIFT", "TMC4330_SER_ENC_DATA_FAIL_SHIFT"], [0, 0, 1, "c.TMC4330_SER_ENC_DATA_FAIL_SHIFT", "TMC4330_SER_ENC_DATA_FAIL_SHIFT"], [0, 0, 1, "c.TMC4330_SER_ENC_VARIATION_MASK", "TMC4330_SER_ENC_VARIATION_MASK"], [0, 0, 1, "c.TMC4330_SER_ENC_VARIATION_SHIFT", "TMC4330_SER_ENC_VARIATION_SHIFT"], [0, 0, 1, "c.TMC4330_SER_PTIME_MASK", "TMC4330_SER_PTIME_MASK"], [0, 0, 1, "c.TMC4330_SER_PTIME_SHIFT", "TMC4330_SER_PTIME_SHIFT"], [0, 0, 1, "c.TMC4330_SER_PTIME_WR", "TMC4330_SER_PTIME_WR"], [0, 0, 1, "c.TMC4330_SER_PTIME_WR", "TMC4330_SER_PTIME_WR"], [0, 0, 1, "c.TMC4330_SHADOW_MISS_CNT_MASK", "TMC4330_SHADOW_MISS_CNT_MASK"], [0, 0, 1, "c.TMC4330_SHADOW_MISS_CNT_SHIFT", "TMC4330_SHADOW_MISS_CNT_SHIFT"], [0, 0, 1, "c.TMC4330_SHADOW_OPTION_MASK", "TMC4330_SHADOW_OPTION_MASK"], [0, 0, 1, "c.TMC4330_SHADOW_OPTION_SHIFT", "TMC4330_SHADOW_OPTION_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG0", "TMC4330_SH_REG0"], [0, 0, 1, "c.TMC4330_SH_REG0", "TMC4330_SH_REG0"], [0, 0, 1, "c.TMC4330_SH_REG0_VMAX_MASK", "TMC4330_SH_REG0_VMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG0_VMAX_SHIFT", "TMC4330_SH_REG0_VMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG1", "TMC4330_SH_REG1"], [0, 0, 1, "c.TMC4330_SH_REG1", "TMC4330_SH_REG1"], [0, 0, 1, "c.TMC4330_SH_REG10", "TMC4330_SH_REG10"], [0, 0, 1, "c.TMC4330_SH_REG10", "TMC4330_SH_REG10"], [0, 0, 1, "c.TMC4330_SH_REG10_ASTART_MASK", "TMC4330_SH_REG10_ASTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG10_ASTART_MASK", "TMC4330_SH_REG10_ASTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG10_ASTART_SHIFT", "TMC4330_SH_REG10_ASTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG10_ASTART_SHIFT", "TMC4330_SH_REG10_ASTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG10_BOW1_MASK", "TMC4330_SH_REG10_BOW1_MASK"], [0, 0, 1, "c.TMC4330_SH_REG10_BOW1_MASK", "TMC4330_SH_REG10_BOW1_MASK"], [0, 0, 1, "c.TMC4330_SH_REG10_BOW1_SHIFT", "TMC4330_SH_REG10_BOW1_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG10_BOW1_SHIFT", "TMC4330_SH_REG10_BOW1_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG10_BOW3_MASK", "TMC4330_SH_REG10_BOW3_MASK"], [0, 0, 1, "c.TMC4330_SH_REG10_BOW3_MASK", "TMC4330_SH_REG10_BOW3_MASK"], [0, 0, 1, "c.TMC4330_SH_REG10_BOW3_SHIFT", "TMC4330_SH_REG10_BOW3_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG10_BOW3_SHIFT", "TMC4330_SH_REG10_BOW3_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG11", "TMC4330_SH_REG11"], [0, 0, 1, "c.TMC4330_SH_REG11", "TMC4330_SH_REG11"], [0, 0, 1, "c.TMC4330_SH_REG11_BOW2_MASK", "TMC4330_SH_REG11_BOW2_MASK"], [0, 0, 1, "c.TMC4330_SH_REG11_BOW2_MASK", "TMC4330_SH_REG11_BOW2_MASK"], [0, 0, 1, "c.TMC4330_SH_REG11_BOW2_SHIFT", "TMC4330_SH_REG11_BOW2_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG11_BOW2_SHIFT", "TMC4330_SH_REG11_BOW2_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG11_BOW4_MASK", "TMC4330_SH_REG11_BOW4_MASK"], [0, 0, 1, "c.TMC4330_SH_REG11_BOW4_MASK", "TMC4330_SH_REG11_BOW4_MASK"], [0, 0, 1, "c.TMC4330_SH_REG11_BOW4_SHIFT", "TMC4330_SH_REG11_BOW4_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG11_BOW4_SHIFT", "TMC4330_SH_REG11_BOW4_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG11_DFINAL_MASK", "TMC4330_SH_REG11_DFINAL_MASK"], [0, 0, 1, "c.TMC4330_SH_REG11_DFINAL_MASK", "TMC4330_SH_REG11_DFINAL_MASK"], [0, 0, 1, "c.TMC4330_SH_REG11_DFINAL_SHIFT", "TMC4330_SH_REG11_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG11_DFINAL_SHIFT", "TMC4330_SH_REG11_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG12", "TMC4330_SH_REG12"], [0, 0, 1, "c.TMC4330_SH_REG12", "TMC4330_SH_REG12"], [0, 0, 1, "c.TMC4330_SH_REG12_BOW3_MASK", "TMC4330_SH_REG12_BOW3_MASK"], [0, 0, 1, "c.TMC4330_SH_REG12_BOW3_MASK", "TMC4330_SH_REG12_BOW3_MASK"], [0, 0, 1, "c.TMC4330_SH_REG12_BOW3_SHIFT", "TMC4330_SH_REG12_BOW3_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG12_BOW3_SHIFT", "TMC4330_SH_REG12_BOW3_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG12_VBREAK_MASK", "TMC4330_SH_REG12_VBREAK_MASK"], [0, 0, 1, "c.TMC4330_SH_REG12_VBREAK_SHIFT", "TMC4330_SH_REG12_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG13", "TMC4330_SH_REG13"], [0, 0, 1, "c.TMC4330_SH_REG13", "TMC4330_SH_REG13"], [0, 0, 1, "c.TMC4330_SH_REG13_BOW4_MASK", "TMC4330_SH_REG13_BOW4_MASK"], [0, 0, 1, "c.TMC4330_SH_REG13_BOW4_MASK", "TMC4330_SH_REG13_BOW4_MASK"], [0, 0, 1, "c.TMC4330_SH_REG13_BOW4_SHIFT", "TMC4330_SH_REG13_BOW4_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG13_BOW4_SHIFT", "TMC4330_SH_REG13_BOW4_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG13_VSTART_MASK", "TMC4330_SH_REG13_VSTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG13_VSTART_SHIFT", "TMC4330_SH_REG13_VSTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG13_VSTOP_MASK", "TMC4330_SH_REG13_VSTOP_MASK"], [0, 0, 1, "c.TMC4330_SH_REG13_VSTOP_SHIFT", "TMC4330_SH_REG13_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG1_AMAX_MASK", "TMC4330_SH_REG1_AMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG1_AMAX_MASK", "TMC4330_SH_REG1_AMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG1_AMAX_SHIFT", "TMC4330_SH_REG1_AMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG1_AMAX_SHIFT", "TMC4330_SH_REG1_AMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG2", "TMC4330_SH_REG2"], [0, 0, 1, "c.TMC4330_SH_REG2", "TMC4330_SH_REG2"], [0, 0, 1, "c.TMC4330_SH_REG2_DMAX_MASK", "TMC4330_SH_REG2_DMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG2_DMAX_MASK", "TMC4330_SH_REG2_DMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG2_DMAX_SHIFT", "TMC4330_SH_REG2_DMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG2_DMAX_SHIFT", "TMC4330_SH_REG2_DMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG3", "TMC4330_SH_REG3"], [0, 0, 1, "c.TMC4330_SH_REG3", "TMC4330_SH_REG3"], [0, 0, 1, "c.TMC4330_SH_REG3_ASTART_MASK", "TMC4330_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG3_ASTART_MASK", "TMC4330_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG3_ASTART_MASK", "TMC4330_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG3_ASTART_MASK", "TMC4330_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG3_ASTART_SHIFT", "TMC4330_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG3_ASTART_SHIFT", "TMC4330_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG3_ASTART_SHIFT", "TMC4330_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG3_ASTART_SHIFT", "TMC4330_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG3_BOW1_MASK", "TMC4330_SH_REG3_BOW1_MASK"], [0, 0, 1, "c.TMC4330_SH_REG3_BOW1_MASK", "TMC4330_SH_REG3_BOW1_MASK"], [0, 0, 1, "c.TMC4330_SH_REG3_BOW1_SHIFT", "TMC4330_SH_REG3_BOW1_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG3_BOW1_SHIFT", "TMC4330_SH_REG3_BOW1_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG4", "TMC4330_SH_REG4"], [0, 0, 1, "c.TMC4330_SH_REG4", "TMC4330_SH_REG4"], [0, 0, 1, "c.TMC4330_SH_REG4_BOW2_MASK", "TMC4330_SH_REG4_BOW2_MASK"], [0, 0, 1, "c.TMC4330_SH_REG4_BOW2_MASK", "TMC4330_SH_REG4_BOW2_MASK"], [0, 0, 1, "c.TMC4330_SH_REG4_BOW2_SHIFT", "TMC4330_SH_REG4_BOW2_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG4_BOW2_SHIFT", "TMC4330_SH_REG4_BOW2_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG4_DFINAL_MASK", "TMC4330_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4330_SH_REG4_DFINAL_MASK", "TMC4330_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4330_SH_REG4_DFINAL_MASK", "TMC4330_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4330_SH_REG4_DFINAL_MASK", "TMC4330_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4330_SH_REG4_DFINAL_SHIFT", "TMC4330_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG4_DFINAL_SHIFT", "TMC4330_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG4_DFINAL_SHIFT", "TMC4330_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG4_DFINAL_SHIFT", "TMC4330_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG5", "TMC4330_SH_REG5"], [0, 0, 1, "c.TMC4330_SH_REG5", "TMC4330_SH_REG5"], [0, 0, 1, "c.TMC4330_SH_REG5_BOW3_MASK", "TMC4330_SH_REG5_BOW3_MASK"], [0, 0, 1, "c.TMC4330_SH_REG5_BOW3_MASK", "TMC4330_SH_REG5_BOW3_MASK"], [0, 0, 1, "c.TMC4330_SH_REG5_BOW3_SHIFT", "TMC4330_SH_REG5_BOW3_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG5_BOW3_SHIFT", "TMC4330_SH_REG5_BOW3_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG5_VBREAK_MASK", "TMC4330_SH_REG5_VBREAK_MASK"], [0, 0, 1, "c.TMC4330_SH_REG5_VBREAK_MASK", "TMC4330_SH_REG5_VBREAK_MASK"], [0, 0, 1, "c.TMC4330_SH_REG5_VBREAK_SHIFT", "TMC4330_SH_REG5_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG5_VBREAK_SHIFT", "TMC4330_SH_REG5_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG6", "TMC4330_SH_REG6"], [0, 0, 1, "c.TMC4330_SH_REG6", "TMC4330_SH_REG6"], [0, 0, 1, "c.TMC4330_SH_REG6_BOW4_MASK", "TMC4330_SH_REG6_BOW4_MASK"], [0, 0, 1, "c.TMC4330_SH_REG6_BOW4_MASK", "TMC4330_SH_REG6_BOW4_MASK"], [0, 0, 1, "c.TMC4330_SH_REG6_BOW4_SHIFT", "TMC4330_SH_REG6_BOW4_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG6_BOW4_SHIFT", "TMC4330_SH_REG6_BOW4_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG6_VSTART_MASK", "TMC4330_SH_REG6_VSTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG6_VSTART_MASK", "TMC4330_SH_REG6_VSTART_MASK"], [0, 0, 1, "c.TMC4330_SH_REG6_VSTART_SHIFT", "TMC4330_SH_REG6_VSTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG6_VSTART_SHIFT", "TMC4330_SH_REG6_VSTART_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG6_VSTOP_MASK", "TMC4330_SH_REG6_VSTOP_MASK"], [0, 0, 1, "c.TMC4330_SH_REG6_VSTOP_SHIFT", "TMC4330_SH_REG6_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG7", "TMC4330_SH_REG7"], [0, 0, 1, "c.TMC4330_SH_REG7", "TMC4330_SH_REG7"], [0, 0, 1, "c.TMC4330_SH_REG7_VMAX_MASK", "TMC4330_SH_REG7_VMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG7_VMAX_SHIFT", "TMC4330_SH_REG7_VMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG7_VSTOP_MASK", "TMC4330_SH_REG7_VSTOP_MASK"], [0, 0, 1, "c.TMC4330_SH_REG7_VSTOP_SHIFT", "TMC4330_SH_REG7_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG8", "TMC4330_SH_REG8"], [0, 0, 1, "c.TMC4330_SH_REG8", "TMC4330_SH_REG8"], [0, 0, 1, "c.TMC4330_SH_REG8_AMAX_MASK", "TMC4330_SH_REG8_AMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG8_AMAX_MASK", "TMC4330_SH_REG8_AMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG8_AMAX_SHIFT", "TMC4330_SH_REG8_AMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG8_AMAX_SHIFT", "TMC4330_SH_REG8_AMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG8_BOW1_MASK", "TMC4330_SH_REG8_BOW1_MASK"], [0, 0, 1, "c.TMC4330_SH_REG8_BOW1_MASK", "TMC4330_SH_REG8_BOW1_MASK"], [0, 0, 1, "c.TMC4330_SH_REG8_BOW1_SHIFT", "TMC4330_SH_REG8_BOW1_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG8_BOW1_SHIFT", "TMC4330_SH_REG8_BOW1_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG9", "TMC4330_SH_REG9"], [0, 0, 1, "c.TMC4330_SH_REG9", "TMC4330_SH_REG9"], [0, 0, 1, "c.TMC4330_SH_REG9_BOW2_MASK", "TMC4330_SH_REG9_BOW2_MASK"], [0, 0, 1, "c.TMC4330_SH_REG9_BOW2_MASK", "TMC4330_SH_REG9_BOW2_MASK"], [0, 0, 1, "c.TMC4330_SH_REG9_BOW2_SHIFT", "TMC4330_SH_REG9_BOW2_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG9_BOW2_SHIFT", "TMC4330_SH_REG9_BOW2_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG9_DMAX_MASK", "TMC4330_SH_REG9_DMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG9_DMAX_MASK", "TMC4330_SH_REG9_DMAX_MASK"], [0, 0, 1, "c.TMC4330_SH_REG9_DMAX_SHIFT", "TMC4330_SH_REG9_DMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SH_REG9_DMAX_SHIFT", "TMC4330_SH_REG9_DMAX_SHIFT"], [0, 0, 1, "c.TMC4330_SIGN_AACT", "TMC4330_SIGN_AACT"], [0, 0, 1, "c.TMC4330_SIGN_AACT", "TMC4330_SIGN_AACT"], [0, 0, 1, "c.TMC4330_SIGN_AACT_MASK", "TMC4330_SIGN_AACT_MASK"], [0, 0, 1, "c.TMC4330_SIGN_AACT_MASK", "TMC4330_SIGN_AACT_MASK"], [0, 0, 1, "c.TMC4330_SIGN_AACT_SHIFT", "TMC4330_SIGN_AACT_SHIFT"], [0, 0, 1, "c.TMC4330_SIGN_AACT_SHIFT", "TMC4330_SIGN_AACT_SHIFT"], [0, 0, 1, "c.TMC4330_SINGLE_TURN_RES_MASK", "TMC4330_SINGLE_TURN_RES_MASK"], [0, 0, 1, "c.TMC4330_SINGLE_TURN_RES_MASK", "TMC4330_SINGLE_TURN_RES_MASK"], [0, 0, 1, "c.TMC4330_SINGLE_TURN_RES_MASK", "TMC4330_SINGLE_TURN_RES_MASK"], [0, 0, 1, "c.TMC4330_SINGLE_TURN_RES_SHIFT", "TMC4330_SINGLE_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4330_SINGLE_TURN_RES_SHIFT", "TMC4330_SINGLE_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4330_SINGLE_TURN_RES_SHIFT", "TMC4330_SINGLE_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4330_SOFT_STOP_EN_MASK", "TMC4330_SOFT_STOP_EN_MASK"], [0, 0, 1, "c.TMC4330_SOFT_STOP_EN_SHIFT", "TMC4330_SOFT_STOP_EN_SHIFT"], [0, 0, 1, "c.TMC4330_SPI_DATA_ON_CS_MASK", "TMC4330_SPI_DATA_ON_CS_MASK"], [0, 0, 1, "c.TMC4330_SPI_DATA_ON_CS_SHIFT", "TMC4330_SPI_DATA_ON_CS_SHIFT"], [0, 0, 1, "c.TMC4330_SPI_LOW_BEFORE_CS_MASK", "TMC4330_SPI_LOW_BEFORE_CS_MASK"], [0, 0, 1, "c.TMC4330_SPI_LOW_BEFORE_CS_SHIFT", "TMC4330_SPI_LOW_BEFORE_CS_SHIFT"], [0, 0, 1, "c.TMC4330_SPI_STATUS_SELECTION", "TMC4330_SPI_STATUS_SELECTION"], [0, 0, 1, "c.TMC4330_SPI_STATUS_SELECTION", "TMC4330_SPI_STATUS_SELECTION"], [0, 0, 1, "c.TMC4330_SR_ENC_IN_MASK", "TMC4330_SR_ENC_IN_MASK"], [0, 0, 1, "c.TMC4330_SR_ENC_IN_SHIFT", "TMC4330_SR_ENC_IN_SHIFT"], [0, 0, 1, "c.TMC4330_SR_REF_MASK", "TMC4330_SR_REF_MASK"], [0, 0, 1, "c.TMC4330_SR_REF_SHIFT", "TMC4330_SR_REF_SHIFT"], [0, 0, 1, "c.TMC4330_SR_SD_IN_MASK", "TMC4330_SR_SD_IN_MASK"], [0, 0, 1, "c.TMC4330_SR_SD_IN_SHIFT", "TMC4330_SR_SD_IN_SHIFT"], [0, 0, 1, "c.TMC4330_SR_S_MASK", "TMC4330_SR_S_MASK"], [0, 0, 1, "c.TMC4330_SR_S_SHIFT", "TMC4330_SR_S_SHIFT"], [0, 0, 1, "c.TMC4330_SSI_GRAY_CODE_EN_MASK", "TMC4330_SSI_GRAY_CODE_EN_MASK"], [0, 0, 1, "c.TMC4330_SSI_GRAY_CODE_EN_SHIFT", "TMC4330_SSI_GRAY_CODE_EN_SHIFT"], [0, 0, 1, "c.TMC4330_SSI_IN_CLK_DELAY_MASK", "TMC4330_SSI_IN_CLK_DELAY_MASK"], [0, 0, 1, "c.TMC4330_SSI_IN_CLK_DELAY_MASK", "TMC4330_SSI_IN_CLK_DELAY_MASK"], [0, 0, 1, "c.TMC4330_SSI_IN_CLK_DELAY_SHIFT", "TMC4330_SSI_IN_CLK_DELAY_SHIFT"], [0, 0, 1, "c.TMC4330_SSI_IN_CLK_DELAY_SHIFT", "TMC4330_SSI_IN_CLK_DELAY_SHIFT"], [0, 0, 1, "c.TMC4330_SSI_IN_CLK_DELAY_WR", "TMC4330_SSI_IN_CLK_DELAY_WR"], [0, 0, 1, "c.TMC4330_SSI_IN_CLK_DELAY_WR", "TMC4330_SSI_IN_CLK_DELAY_WR"], [0, 0, 1, "c.TMC4330_SSI_IN_WTIME_MASK", "TMC4330_SSI_IN_WTIME_MASK"], [0, 0, 1, "c.TMC4330_SSI_IN_WTIME_MASK", "TMC4330_SSI_IN_WTIME_MASK"], [0, 0, 1, "c.TMC4330_SSI_IN_WTIME_SHIFT", "TMC4330_SSI_IN_WTIME_SHIFT"], [0, 0, 1, "c.TMC4330_SSI_IN_WTIME_SHIFT", "TMC4330_SSI_IN_WTIME_SHIFT"], [0, 0, 1, "c.TMC4330_SSI_IN_WTIME_WR", "TMC4330_SSI_IN_WTIME_WR"], [0, 0, 1, "c.TMC4330_SSI_IN_WTIME_WR", "TMC4330_SSI_IN_WTIME_WR"], [0, 0, 1, "c.TMC4330_SSI_MULTI_CYCLE_DATA_MASK", "TMC4330_SSI_MULTI_CYCLE_DATA_MASK"], [0, 0, 1, "c.TMC4330_SSI_MULTI_CYCLE_DATA_SHIFT", "TMC4330_SSI_MULTI_CYCLE_DATA_SHIFT"], [0, 0, 1, "c.TMC4330_START_CONF", "TMC4330_START_CONF"], [0, 0, 1, "c.TMC4330_START_CONF", "TMC4330_START_CONF"], [0, 0, 1, "c.TMC4330_START_DELAY", "TMC4330_START_DELAY"], [0, 0, 1, "c.TMC4330_START_DELAY", "TMC4330_START_DELAY"], [0, 0, 1, "c.TMC4330_START_DELAY_MASK", "TMC4330_START_DELAY_MASK"], [0, 0, 1, "c.TMC4330_START_DELAY_SHIFT", "TMC4330_START_DELAY_SHIFT"], [0, 0, 1, "c.TMC4330_START_EN0_MASK", "TMC4330_START_EN0_MASK"], [0, 0, 1, "c.TMC4330_START_EN0_SHIFT", "TMC4330_START_EN0_SHIFT"], [0, 0, 1, "c.TMC4330_START_EN1_MASK", "TMC4330_START_EN1_MASK"], [0, 0, 1, "c.TMC4330_START_EN1_SHIFT", "TMC4330_START_EN1_SHIFT"], [0, 0, 1, "c.TMC4330_START_EN2_MASK", "TMC4330_START_EN2_MASK"], [0, 0, 1, "c.TMC4330_START_EN2_SHIFT", "TMC4330_START_EN2_SHIFT"], [0, 0, 1, "c.TMC4330_START_EN3_MASK", "TMC4330_START_EN3_MASK"], [0, 0, 1, "c.TMC4330_START_EN3_SHIFT", "TMC4330_START_EN3_SHIFT"], [0, 0, 1, "c.TMC4330_START_EN4_MASK", "TMC4330_START_EN4_MASK"], [0, 0, 1, "c.TMC4330_START_EN4_SHIFT", "TMC4330_START_EN4_SHIFT"], [0, 0, 1, "c.TMC4330_START_HOME_TRACKING_MASK", "TMC4330_START_HOME_TRACKING_MASK"], [0, 0, 1, "c.TMC4330_START_HOME_TRACKING_SHIFT", "TMC4330_START_HOME_TRACKING_SHIFT"], [0, 0, 1, "c.TMC4330_START_OUT_ADD", "TMC4330_START_OUT_ADD"], [0, 0, 1, "c.TMC4330_START_OUT_ADD", "TMC4330_START_OUT_ADD"], [0, 0, 1, "c.TMC4330_START_OUT_ADD_MASK", "TMC4330_START_OUT_ADD_MASK"], [0, 0, 1, "c.TMC4330_START_OUT_ADD_SHIFT", "TMC4330_START_OUT_ADD_SHIFT"], [0, 0, 1, "c.TMC4330_START_SIN90_120_MASK", "TMC4330_START_SIN90_120_MASK"], [0, 0, 1, "c.TMC4330_START_SIN90_120_SHIFT", "TMC4330_START_SIN90_120_SHIFT"], [0, 0, 1, "c.TMC4330_START_SIN90_WR", "TMC4330_START_SIN90_WR"], [0, 0, 1, "c.TMC4330_START_SIN90_WR", "TMC4330_START_SIN90_WR"], [0, 0, 1, "c.TMC4330_START_SIN_MASK", "TMC4330_START_SIN_MASK"], [0, 0, 1, "c.TMC4330_START_SIN_SHIFT", "TMC4330_START_SIN_SHIFT"], [0, 0, 1, "c.TMC4330_START_SIN_WR", "TMC4330_START_SIN_WR"], [0, 0, 1, "c.TMC4330_START_SIN_WR", "TMC4330_START_SIN_WR"], [0, 0, 1, "c.TMC4330_STATUS", "TMC4330_STATUS"], [0, 0, 1, "c.TMC4330_STATUS", "TMC4330_STATUS"], [0, 0, 1, "c.TMC4330_STATUS_BIT_CNT_MASK", "TMC4330_STATUS_BIT_CNT_MASK"], [0, 0, 1, "c.TMC4330_STATUS_BIT_CNT_MASK", "TMC4330_STATUS_BIT_CNT_MASK"], [0, 0, 1, "c.TMC4330_STATUS_BIT_CNT_MASK", "TMC4330_STATUS_BIT_CNT_MASK"], [0, 0, 1, "c.TMC4330_STATUS_BIT_CNT_SHIFT", "TMC4330_STATUS_BIT_CNT_SHIFT"], [0, 0, 1, "c.TMC4330_STATUS_BIT_CNT_SHIFT", "TMC4330_STATUS_BIT_CNT_SHIFT"], [0, 0, 1, "c.TMC4330_STATUS_BIT_CNT_SHIFT", "TMC4330_STATUS_BIT_CNT_SHIFT"], [0, 0, 1, "c.TMC4330_STDBY_DELAY", "TMC4330_STDBY_DELAY"], [0, 0, 1, "c.TMC4330_STDBY_DELAY", "TMC4330_STDBY_DELAY"], [0, 0, 1, "c.TMC4330_STDBY_DELAY_MASK", "TMC4330_STDBY_DELAY_MASK"], [0, 0, 1, "c.TMC4330_STDBY_DELAY_SHIFT", "TMC4330_STDBY_DELAY_SHIFT"], [0, 0, 1, "c.TMC4330_STDBY_EN_MASK", "TMC4330_STDBY_EN_MASK"], [0, 0, 1, "c.TMC4330_STDBY_EN_SHIFT", "TMC4330_STDBY_EN_SHIFT"], [0, 0, 1, "c.TMC4330_STEP_CONF", "TMC4330_STEP_CONF"], [0, 0, 1, "c.TMC4330_STEP_CONF", "TMC4330_STEP_CONF"], [0, 0, 1, "c.TMC4330_STEP_INACTIVE_POL_MASK", "TMC4330_STEP_INACTIVE_POL_MASK"], [0, 0, 1, "c.TMC4330_STEP_INACTIVE_POL_SHIFT", "TMC4330_STEP_INACTIVE_POL_SHIFT"], [0, 0, 1, "c.TMC4330_STOPL_ACTIVE_F_MASK", "TMC4330_STOPL_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4330_STOPL_ACTIVE_F_SHIFT", "TMC4330_STOPL_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4330_STOPL_EVENT_MASK", "TMC4330_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4330_STOPL_EVENT_MASK", "TMC4330_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4330_STOPL_EVENT_MASK", "TMC4330_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4330_STOPL_EVENT_MASK", "TMC4330_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4330_STOPL_EVENT_SHIFT", "TMC4330_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_STOPL_EVENT_SHIFT", "TMC4330_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_STOPL_EVENT_SHIFT", "TMC4330_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_STOPL_EVENT_SHIFT", "TMC4330_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_STOPR_ACTIVE_F_MASK", "TMC4330_STOPR_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4330_STOPR_ACTIVE_F_SHIFT", "TMC4330_STOPR_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4330_STOPR_EVENT_MASK", "TMC4330_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4330_STOPR_EVENT_MASK", "TMC4330_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4330_STOPR_EVENT_MASK", "TMC4330_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4330_STOPR_EVENT_MASK", "TMC4330_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4330_STOPR_EVENT_SHIFT", "TMC4330_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_STOPR_EVENT_SHIFT", "TMC4330_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_STOPR_EVENT_SHIFT", "TMC4330_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_STOPR_EVENT_SHIFT", "TMC4330_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4330_STOP_LEFT_EN_MASK", "TMC4330_STOP_LEFT_EN_MASK"], [0, 0, 1, "c.TMC4330_STOP_LEFT_EN_SHIFT", "TMC4330_STOP_LEFT_EN_SHIFT"], [0, 0, 1, "c.TMC4330_STOP_LEFT_IS_HOME_MASK", "TMC4330_STOP_LEFT_IS_HOME_MASK"], [0, 0, 1, "c.TMC4330_STOP_LEFT_IS_HOME_SHIFT", "TMC4330_STOP_LEFT_IS_HOME_SHIFT"], [0, 0, 1, "c.TMC4330_STOP_RIGHT_EN_MASK", "TMC4330_STOP_RIGHT_EN_MASK"], [0, 0, 1, "c.TMC4330_STOP_RIGHT_EN_SHIFT", "TMC4330_STOP_RIGHT_EN_SHIFT"], [0, 0, 1, "c.TMC4330_STP_LENGTH_ADD", "TMC4330_STP_LENGTH_ADD"], [0, 0, 1, "c.TMC4330_STP_LENGTH_ADD", "TMC4330_STP_LENGTH_ADD"], [0, 0, 1, "c.TMC4330_STP_LENGTH_ADD_MASK", "TMC4330_STP_LENGTH_ADD_MASK"], [0, 0, 1, "c.TMC4330_STP_LENGTH_ADD_SHIFT", "TMC4330_STP_LENGTH_ADD_SHIFT"], [0, 0, 1, "c.TMC4330_SYNCHRO_SET", "TMC4330_SYNCHRO_SET"], [0, 0, 1, "c.TMC4330_SYNCHRO_SET", "TMC4330_SYNCHRO_SET"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_F_MASK", "TMC4330_TARGET_REACHED_F_MASK"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_F_SHIFT", "TMC4330_TARGET_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_MASK", "TMC4330_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_MASK", "TMC4330_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_MASK", "TMC4330_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_MASK", "TMC4330_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_SHIFT", "TMC4330_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_SHIFT", "TMC4330_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_SHIFT", "TMC4330_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_TARGET_REACHED_SHIFT", "TMC4330_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_TOGGLE_STEP_MASK", "TMC4330_TOGGLE_STEP_MASK"], [0, 0, 1, "c.TMC4330_TOGGLE_STEP_SHIFT", "TMC4330_TOGGLE_STEP_SHIFT"], [0, 0, 1, "c.TMC4330_TRIGGER_EVENTS0_MASK", "TMC4330_TRIGGER_EVENTS0_MASK"], [0, 0, 1, "c.TMC4330_TRIGGER_EVENTS0_SHIFT", "TMC4330_TRIGGER_EVENTS0_SHIFT"], [0, 0, 1, "c.TMC4330_TRIGGER_EVENTS1_MASK", "TMC4330_TRIGGER_EVENTS1_MASK"], [0, 0, 1, "c.TMC4330_TRIGGER_EVENTS1_SHIFT", "TMC4330_TRIGGER_EVENTS1_SHIFT"], [0, 0, 1, "c.TMC4330_TRIGGER_EVENTS2_MASK", "TMC4330_TRIGGER_EVENTS2_MASK"], [0, 0, 1, "c.TMC4330_TRIGGER_EVENTS2_SHIFT", "TMC4330_TRIGGER_EVENTS2_SHIFT"], [0, 0, 1, "c.TMC4330_TRIGGER_EVENTS3_MASK", "TMC4330_TRIGGER_EVENTS3_MASK"], [0, 0, 1, "c.TMC4330_TRIGGER_EVENTS3_SHIFT", "TMC4330_TRIGGER_EVENTS3_SHIFT"], [0, 0, 1, "c.TMC4330_TR_AS_WIRED_AND_MASK", "TMC4330_TR_AS_WIRED_AND_MASK"], [0, 0, 1, "c.TMC4330_TR_AS_WIRED_AND_SHIFT", "TMC4330_TR_AS_WIRED_AND_SHIFT"], [0, 0, 1, "c.TMC4330_TZEROWAIT_MASK", "TMC4330_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC4330_TZEROWAIT_SHIFT", "TMC4330_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC4330_TZEROWAIT_WR", "TMC4330_TZEROWAIT_WR"], [0, 0, 1, "c.TMC4330_TZEROWAIT_WR", "TMC4330_TZEROWAIT_WR"], [0, 0, 1, "c.TMC4330_USE_ASTART_AND_VSTART_MASK", "TMC4330_USE_ASTART_AND_VSTART_MASK"], [0, 0, 1, "c.TMC4330_USE_ASTART_AND_VSTART_SHIFT", "TMC4330_USE_ASTART_AND_VSTART_SHIFT"], [0, 0, 1, "c.TMC4330_USE_USTEPS_INSTEAD_OF_XRANGE_MASK", "TMC4330_USE_USTEPS_INSTEAD_OF_XRANGE_MASK"], [0, 0, 1, "c.TMC4330_USE_USTEPS_INSTEAD_OF_XRANGE_SHIFT", "TMC4330_USE_USTEPS_INSTEAD_OF_XRANGE_SHIFT"], [0, 0, 1, "c.TMC4330_USTEPA_RD", "TMC4330_USTEPA_RD"], [0, 0, 1, "c.TMC4330_USTEPA_RD", "TMC4330_USTEPA_RD"], [0, 0, 1, "c.TMC4330_USTEPA_SCALE_RD", "TMC4330_USTEPA_SCALE_RD"], [0, 0, 1, "c.TMC4330_USTEPA_SCALE_RD", "TMC4330_USTEPA_SCALE_RD"], [0, 0, 1, "c.TMC4330_USTEPB_RD", "TMC4330_USTEPB_RD"], [0, 0, 1, "c.TMC4330_USTEPB_RD", "TMC4330_USTEPB_RD"], [0, 0, 1, "c.TMC4330_USTEPB_SCALE_RD", "TMC4330_USTEPB_SCALE_RD"], [0, 0, 1, "c.TMC4330_USTEPB_SCALE_RD", "TMC4330_USTEPB_SCALE_RD"], [0, 0, 1, "c.TMC4330_VACTUAL", "TMC4330_VACTUAL"], [0, 0, 1, "c.TMC4330_VACTUAL", "TMC4330_VACTUAL"], [0, 0, 1, "c.TMC4330_VACTUAL_MASK", "TMC4330_VACTUAL_MASK"], [0, 0, 1, "c.TMC4330_VACTUAL_SHIFT", "TMC4330_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC4330_VBREAK", "TMC4330_VBREAK"], [0, 0, 1, "c.TMC4330_VBREAK", "TMC4330_VBREAK"], [0, 0, 1, "c.TMC4330_VBREAK_MASK", "TMC4330_VBREAK_MASK"], [0, 0, 1, "c.TMC4330_VBREAK_SHIFT", "TMC4330_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_REACHED_F_MASK", "TMC4330_VEL_REACHED_F_MASK"], [0, 0, 1, "c.TMC4330_VEL_REACHED_F_SHIFT", "TMC4330_VEL_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_REACHED_MASK", "TMC4330_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4330_VEL_REACHED_MASK", "TMC4330_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4330_VEL_REACHED_MASK", "TMC4330_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4330_VEL_REACHED_MASK", "TMC4330_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4330_VEL_REACHED_SHIFT", "TMC4330_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_REACHED_SHIFT", "TMC4330_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_REACHED_SHIFT", "TMC4330_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_REACHED_SHIFT", "TMC4330_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_00_MASK", "TMC4330_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_00_MASK", "TMC4330_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_00_MASK", "TMC4330_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_00_MASK", "TMC4330_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_00_SHIFT", "TMC4330_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_00_SHIFT", "TMC4330_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_00_SHIFT", "TMC4330_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_00_SHIFT", "TMC4330_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_01_MASK", "TMC4330_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_01_MASK", "TMC4330_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_01_MASK", "TMC4330_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_01_MASK", "TMC4330_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_01_SHIFT", "TMC4330_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_01_SHIFT", "TMC4330_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_01_SHIFT", "TMC4330_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_01_SHIFT", "TMC4330_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_10_MASK", "TMC4330_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_10_MASK", "TMC4330_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_10_MASK", "TMC4330_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_10_MASK", "TMC4330_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_10_SHIFT", "TMC4330_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_10_SHIFT", "TMC4330_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_10_SHIFT", "TMC4330_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_10_SHIFT", "TMC4330_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4330_VEL_STATE_F_MASK", "TMC4330_VEL_STATE_F_MASK"], [0, 0, 1, "c.TMC4330_VEL_STATE_F_SHIFT", "TMC4330_VEL_STATE_F_SHIFT"], [0, 0, 1, "c.TMC4330_VERSION_NO_MASK", "TMC4330_VERSION_NO_MASK"], [0, 0, 1, "c.TMC4330_VERSION_NO_RD", "TMC4330_VERSION_NO_RD"], [0, 0, 1, "c.TMC4330_VERSION_NO_RD", "TMC4330_VERSION_NO_RD"], [0, 0, 1, "c.TMC4330_VERSION_NO_SHIFT", "TMC4330_VERSION_NO_SHIFT"], [0, 0, 1, "c.TMC4330_VIRTUAL_LEFT_LIMIT_EN_MASK", "TMC4330_VIRTUAL_LEFT_LIMIT_EN_MASK"], [0, 0, 1, "c.TMC4330_VIRTUAL_LEFT_LIMIT_EN_SHIFT", "TMC4330_VIRTUAL_LEFT_LIMIT_EN_SHIFT"], [0, 0, 1, "c.TMC4330_VIRTUAL_RIGHT_LIMIT_EN_MASK", "TMC4330_VIRTUAL_RIGHT_LIMIT_EN_MASK"], [0, 0, 1, "c.TMC4330_VIRTUAL_RIGHT_LIMIT_EN_SHIFT", "TMC4330_VIRTUAL_RIGHT_LIMIT_EN_SHIFT"], [0, 0, 1, "c.TMC4330_VIRT_STOP_LEFT", "TMC4330_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC4330_VIRT_STOP_LEFT", "TMC4330_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC4330_VIRT_STOP_LEFT_MASK", "TMC4330_VIRT_STOP_LEFT_MASK"], [0, 0, 1, "c.TMC4330_VIRT_STOP_LEFT_SHIFT", "TMC4330_VIRT_STOP_LEFT_SHIFT"], [0, 0, 1, "c.TMC4330_VIRT_STOP_MODE_MASK", "TMC4330_VIRT_STOP_MODE_MASK"], [0, 0, 1, "c.TMC4330_VIRT_STOP_MODE_SHIFT", "TMC4330_VIRT_STOP_MODE_SHIFT"], [0, 0, 1, "c.TMC4330_VIRT_STOP_RIGHT", "TMC4330_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC4330_VIRT_STOP_RIGHT", "TMC4330_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC4330_VIRT_STOP_RIGHT_MASK", "TMC4330_VIRT_STOP_RIGHT_MASK"], [0, 0, 1, "c.TMC4330_VIRT_STOP_RIGHT_SHIFT", "TMC4330_VIRT_STOP_RIGHT_SHIFT"], [0, 0, 1, "c.TMC4330_VMAX", "TMC4330_VMAX"], [0, 0, 1, "c.TMC4330_VMAX", "TMC4330_VMAX"], [0, 0, 1, "c.TMC4330_VMAX_MASK", "TMC4330_VMAX_MASK"], [0, 0, 1, "c.TMC4330_VMAX_MASK", "TMC4330_VMAX_MASK"], [0, 0, 1, "c.TMC4330_VMAX_SHIFT", "TMC4330_VMAX_SHIFT"], [0, 0, 1, "c.TMC4330_VMAX_SHIFT", "TMC4330_VMAX_SHIFT"], [0, 0, 1, "c.TMC4330_VSTART", "TMC4330_VSTART"], [0, 0, 1, "c.TMC4330_VSTART", "TMC4330_VSTART"], [0, 0, 1, "c.TMC4330_VSTART_MASK", "TMC4330_VSTART_MASK"], [0, 0, 1, "c.TMC4330_VSTART_SHIFT", "TMC4330_VSTART_SHIFT"], [0, 0, 1, "c.TMC4330_VSTOP", "TMC4330_VSTOP"], [0, 0, 1, "c.TMC4330_VSTOP", "TMC4330_VSTOP"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_F_MASK", "TMC4330_VSTOPL_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_F_SHIFT", "TMC4330_VSTOPL_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_MASK", "TMC4330_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_MASK", "TMC4330_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_MASK", "TMC4330_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_MASK", "TMC4330_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_SHIFT", "TMC4330_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_SHIFT", "TMC4330_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_SHIFT", "TMC4330_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_VSTOPL_ACTIVE_SHIFT", "TMC4330_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4330_VSTOPR_ACTIVE_F_MASK", "TMC4330_VSTOPR_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4330_VSTOPR_ACTIVE_F_SHIFT", "TMC4330_VSTOPR_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4330_VSTOP_MASK", "TMC4330_VSTOP_MASK"], [0, 0, 1, "c.TMC4330_VSTOP_MASK", "TMC4330_VSTOP_MASK"], [0, 0, 1, "c.TMC4330_VSTOP_SHIFT", "TMC4330_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4330_VSTOP_SHIFT", "TMC4330_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4330_V_ENC_MASK", "TMC4330_V_ENC_MASK"], [0, 0, 1, "c.TMC4330_V_ENC_MEAN_MASK", "TMC4330_V_ENC_MEAN_MASK"], [0, 0, 1, "c.TMC4330_V_ENC_MEAN_RD", "TMC4330_V_ENC_MEAN_RD"], [0, 0, 1, "c.TMC4330_V_ENC_MEAN_RD", "TMC4330_V_ENC_MEAN_RD"], [0, 0, 1, "c.TMC4330_V_ENC_MEAN_SHIFT", "TMC4330_V_ENC_MEAN_SHIFT"], [0, 0, 1, "c.TMC4330_V_ENC_RD", "TMC4330_V_ENC_RD"], [0, 0, 1, "c.TMC4330_V_ENC_RD", "TMC4330_V_ENC_RD"], [0, 0, 1, "c.TMC4330_V_ENC_SHIFT", "TMC4330_V_ENC_SHIFT"], [0, 0, 1, "c.TMC4330_WRITE_BIT", "TMC4330_WRITE_BIT"], [0, 0, 1, "c.TMC4330_XACTUAL", "TMC4330_XACTUAL"], [0, 0, 1, "c.TMC4330_XACTUAL", "TMC4330_XACTUAL"], [0, 0, 1, "c.TMC4330_XACTUAL_MASK", "TMC4330_XACTUAL_MASK"], [0, 0, 1, "c.TMC4330_XACTUAL_SHIFT", "TMC4330_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC4330_XLATCH_DONE_MASK", "TMC4330_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4330_XLATCH_DONE_MASK", "TMC4330_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4330_XLATCH_DONE_MASK", "TMC4330_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4330_XLATCH_DONE_MASK", "TMC4330_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4330_XLATCH_DONE_SHIFT", "TMC4330_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_XLATCH_DONE_SHIFT", "TMC4330_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_XLATCH_DONE_SHIFT", "TMC4330_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_XLATCH_DONE_SHIFT", "TMC4330_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG0_MASK", "TMC4330_XPIPE_REWRITE_REG0_MASK"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG0_SHIFT", "TMC4330_XPIPE_REWRITE_REG0_SHIFT"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG1_MASK", "TMC4330_XPIPE_REWRITE_REG1_MASK"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG1_SHIFT", "TMC4330_XPIPE_REWRITE_REG1_SHIFT"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG2_MASK", "TMC4330_XPIPE_REWRITE_REG2_MASK"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG2_SHIFT", "TMC4330_XPIPE_REWRITE_REG2_SHIFT"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG3_MASK", "TMC4330_XPIPE_REWRITE_REG3_MASK"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG3_SHIFT", "TMC4330_XPIPE_REWRITE_REG3_SHIFT"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG4_MASK", "TMC4330_XPIPE_REWRITE_REG4_MASK"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG4_SHIFT", "TMC4330_XPIPE_REWRITE_REG4_SHIFT"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG5_MASK", "TMC4330_XPIPE_REWRITE_REG5_MASK"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG5_SHIFT", "TMC4330_XPIPE_REWRITE_REG5_SHIFT"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG6_MASK", "TMC4330_XPIPE_REWRITE_REG6_MASK"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG6_SHIFT", "TMC4330_XPIPE_REWRITE_REG6_SHIFT"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG7_MASK", "TMC4330_XPIPE_REWRITE_REG7_MASK"], [0, 0, 1, "c.TMC4330_XPIPE_REWRITE_REG7_SHIFT", "TMC4330_XPIPE_REWRITE_REG7_SHIFT"], [0, 0, 1, "c.TMC4330_XTARGET_MASK", "TMC4330_XTARGET_MASK"], [0, 0, 1, "c.TMC4330_XTARGET_SHIFT", "TMC4330_XTARGET_SHIFT"], [0, 0, 1, "c.TMC4330_X_HOME", "TMC4330_X_HOME"], [0, 0, 1, "c.TMC4330_X_HOME", "TMC4330_X_HOME"], [0, 0, 1, "c.TMC4330_X_HOME_MASK", "TMC4330_X_HOME_MASK"], [0, 0, 1, "c.TMC4330_X_HOME_SHIFT", "TMC4330_X_HOME_SHIFT"], [0, 0, 1, "c.TMC4330_X_LATCH_MASK", "TMC4330_X_LATCH_MASK"], [0, 0, 1, "c.TMC4330_X_LATCH_RD", "TMC4330_X_LATCH_RD"], [0, 0, 1, "c.TMC4330_X_LATCH_RD", "TMC4330_X_LATCH_RD"], [0, 0, 1, "c.TMC4330_X_LATCH_SHIFT", "TMC4330_X_LATCH_SHIFT"], [0, 0, 1, "c.TMC4330_X_PIPE0", "TMC4330_X_PIPE0"], [0, 0, 1, "c.TMC4330_X_PIPE0", "TMC4330_X_PIPE0"], [0, 0, 1, "c.TMC4330_X_PIPE0_MASK", "TMC4330_X_PIPE0_MASK"], [0, 0, 1, "c.TMC4330_X_PIPE0_SHIFT", "TMC4330_X_PIPE0_SHIFT"], [0, 0, 1, "c.TMC4330_X_PIPE1", "TMC4330_X_PIPE1"], [0, 0, 1, "c.TMC4330_X_PIPE1", "TMC4330_X_PIPE1"], [0, 0, 1, "c.TMC4330_X_PIPE1_MASK", "TMC4330_X_PIPE1_MASK"], [0, 0, 1, "c.TMC4330_X_PIPE1_SHIFT", "TMC4330_X_PIPE1_SHIFT"], [0, 0, 1, "c.TMC4330_X_PIPE2", "TMC4330_X_PIPE2"], [0, 0, 1, "c.TMC4330_X_PIPE2", "TMC4330_X_PIPE2"], [0, 0, 1, "c.TMC4330_X_PIPE2_MASK", "TMC4330_X_PIPE2_MASK"], [0, 0, 1, "c.TMC4330_X_PIPE2_SHIFT", "TMC4330_X_PIPE2_SHIFT"], [0, 0, 1, "c.TMC4330_X_PIPE3", "TMC4330_X_PIPE3"], [0, 0, 1, "c.TMC4330_X_PIPE3", "TMC4330_X_PIPE3"], [0, 0, 1, "c.TMC4330_X_PIPE3_MASK", "TMC4330_X_PIPE3_MASK"], [0, 0, 1, "c.TMC4330_X_PIPE3_SHIFT", "TMC4330_X_PIPE3_SHIFT"], [0, 0, 1, "c.TMC4330_X_PIPE4", "TMC4330_X_PIPE4"], [0, 0, 1, "c.TMC4330_X_PIPE4", "TMC4330_X_PIPE4"], [0, 0, 1, "c.TMC4330_X_PIPE4_MASK", "TMC4330_X_PIPE4_MASK"], [0, 0, 1, "c.TMC4330_X_PIPE4_SHIFT", "TMC4330_X_PIPE4_SHIFT"], [0, 0, 1, "c.TMC4330_X_PIPE5", "TMC4330_X_PIPE5"], [0, 0, 1, "c.TMC4330_X_PIPE5", "TMC4330_X_PIPE5"], [0, 0, 1, "c.TMC4330_X_PIPE5_MASK", "TMC4330_X_PIPE5_MASK"], [0, 0, 1, "c.TMC4330_X_PIPE5_SHIFT", "TMC4330_X_PIPE5_SHIFT"], [0, 0, 1, "c.TMC4330_X_PIPE6", "TMC4330_X_PIPE6"], [0, 0, 1, "c.TMC4330_X_PIPE6", "TMC4330_X_PIPE6"], [0, 0, 1, "c.TMC4330_X_PIPE6_MASK", "TMC4330_X_PIPE6_MASK"], [0, 0, 1, "c.TMC4330_X_PIPE6_SHIFT", "TMC4330_X_PIPE6_SHIFT"], [0, 0, 1, "c.TMC4330_X_PIPE7", "TMC4330_X_PIPE7"], [0, 0, 1, "c.TMC4330_X_PIPE7", "TMC4330_X_PIPE7"], [0, 0, 1, "c.TMC4330_X_PIPE7_MASK", "TMC4330_X_PIPE7_MASK"], [0, 0, 1, "c.TMC4330_X_PIPE7_SHIFT", "TMC4330_X_PIPE7_SHIFT"], [0, 0, 1, "c.TMC4330_X_RANGE_MASK", "TMC4330_X_RANGE_MASK"], [0, 0, 1, "c.TMC4330_X_RANGE_SHIFT", "TMC4330_X_RANGE_SHIFT"], [0, 0, 1, "c.TMC4330_X_RANGE_WR", "TMC4330_X_RANGE_WR"], [0, 0, 1, "c.TMC4330_X_RANGE_WR", "TMC4330_X_RANGE_WR"], [0, 0, 1, "c.TMC4330_X_TARGET", "TMC4330_X_TARGET"], [0, 0, 1, "c.TMC4330_X_TARGET", "TMC4330_X_TARGET"], [0, 0, 1, "c.TMC4331A_AACTUAL", "TMC4331A_AACTUAL"], [0, 0, 1, "c.TMC4331A_AMAX", "TMC4331A_AMAX"], [0, 0, 1, "c.TMC4331A_ASTART", "TMC4331A_ASTART"], [0, 0, 1, "c.TMC4331A_BOOST_TIME", "TMC4331A_BOOST_TIME"], [0, 0, 1, "c.TMC4331A_BOW1", "TMC4331A_BOW1"], [0, 0, 1, "c.TMC4331A_BOW2", "TMC4331A_BOW2"], [0, 0, 1, "c.TMC4331A_BOW3", "TMC4331A_BOW3"], [0, 0, 1, "c.TMC4331A_BOW4", "TMC4331A_BOW4"], [0, 0, 1, "c.TMC4331A_CHOPSYNC_DIV", "TMC4331A_CHOPSYNC_DIV"], [0, 0, 1, "c.TMC4331A_CIRCULAR_DEC_WR", "TMC4331A_CIRCULAR_DEC_WR"], [0, 0, 1, "c.TMC4331A_CLK_FREQ", "TMC4331A_CLK_FREQ"], [0, 0, 1, "c.TMC4331A_CLK_GATING_DELAY", "TMC4331A_CLK_GATING_DELAY"], [0, 0, 1, "c.TMC4331A_CLK_GATING_REG", "TMC4331A_CLK_GATING_REG"], [0, 0, 1, "c.TMC4331A_COVER_DONE", "TMC4331A_COVER_DONE"], [0, 0, 1, "c.TMC4331A_COVER_DRV_HIGH_RD", "TMC4331A_COVER_DRV_HIGH_RD"], [0, 0, 1, "c.TMC4331A_COVER_DRV_LOW_RD", "TMC4331A_COVER_DRV_LOW_RD"], [0, 0, 1, "c.TMC4331A_COVER_HIGH_WR", "TMC4331A_COVER_HIGH_WR"], [0, 0, 1, "c.TMC4331A_COVER_LOW_WR", "TMC4331A_COVER_LOW_WR"], [0, 0, 1, "c.TMC4331A_CURRENTA_RD", "TMC4331A_CURRENTA_RD"], [0, 0, 1, "c.TMC4331A_CURRENTA_SPI_RD", "TMC4331A_CURRENTA_SPI_RD"], [0, 0, 1, "c.TMC4331A_CURRENTB_RD", "TMC4331A_CURRENTB_RD"], [0, 0, 1, "c.TMC4331A_CURRENTB_SPI_RD", "TMC4331A_CURRENTB_SPI_RD"], [0, 0, 1, "c.TMC4331A_CURRENT_CONF", "TMC4331A_CURRENT_CONF"], [0, 0, 1, "c.TMC4331A_DAC_ADDR_A", "TMC4331A_DAC_ADDR_A"], [0, 0, 1, "c.TMC4331A_DAC_ADDR_B", "TMC4331A_DAC_ADDR_B"], [0, 0, 1, "c.TMC4331A_DAC_OFFSET_WR", "TMC4331A_DAC_OFFSET_WR"], [0, 0, 1, "c.TMC4331A_DC_BLKTIME_WR", "TMC4331A_DC_BLKTIME_WR"], [0, 0, 1, "c.TMC4331A_DC_LSPTM_WR", "TMC4331A_DC_LSPTM_WR"], [0, 0, 1, "c.TMC4331A_DC_SG_WR", "TMC4331A_DC_SG_WR"], [0, 0, 1, "c.TMC4331A_DC_TIME_WR", "TMC4331A_DC_TIME_WR"], [0, 0, 1, "c.TMC4331A_DC_VEL_WR", "TMC4331A_DC_VEL_WR"], [0, 0, 1, "c.TMC4331A_DFINAL", "TMC4331A_DFINAL"], [0, 0, 1, "c.TMC4331A_DIR_SETUP_TIME", "TMC4331A_DIR_SETUP_TIME"], [0, 0, 1, "c.TMC4331A_DMAX", "TMC4331A_DMAX"], [0, 0, 1, "c.TMC4331A_DRV_SCALE_DELAY", "TMC4331A_DRV_SCALE_DELAY"], [0, 0, 1, "c.TMC4331A_DSTOP", "TMC4331A_DSTOP"], [0, 0, 1, "c.TMC4331A_EVENTS", "TMC4331A_EVENTS"], [0, 0, 1, "c.TMC4331A_EVENT_CLEAR_CONF", "TMC4331A_EVENT_CLEAR_CONF"], [0, 0, 1, "c.TMC4331A_FREEWHEEL_DELAY", "TMC4331A_FREEWHEEL_DELAY"], [0, 0, 1, "c.TMC4331A_FS_VEL_WR", "TMC4331A_FS_VEL_WR"], [0, 0, 1, "c.TMC4331A_GEAR_RATIO", "TMC4331A_GEAR_RATIO"], [0, 0, 1, "c.TMC4331A_GENERAL_CONF", "TMC4331A_GENERAL_CONF"], [0, 0, 1, "c.TMC4331A_HOLD_SCALE_DELAY", "TMC4331A_HOLD_SCALE_DELAY"], [0, 0, 1, "c.TMC4331A_HOME_SAFETY_MARGIN", "TMC4331A_HOME_SAFETY_MARGIN"], [0, 0, 1, "c.TMC4331A_INPUT_FILT_CONF", "TMC4331A_INPUT_FILT_CONF"], [0, 0, 1, "c.TMC4331A_INTR_CONF", "TMC4331A_INTR_CONF"], [0, 0, 1, "c.TMC4331A_MSCNT_RD", "TMC4331A_MSCNT_RD"], [0, 0, 1, "c.TMC4331A_MSLUTSEL_WR", "TMC4331A_MSLUTSEL_WR"], [0, 0, 1, "c.TMC4331A_MSLUT_0_WR", "TMC4331A_MSLUT_0_WR"], [0, 0, 1, "c.TMC4331A_MSLUT_1_WR", "TMC4331A_MSLUT_1_WR"], [0, 0, 1, "c.TMC4331A_MSLUT_2_WR", "TMC4331A_MSLUT_2_WR"], [0, 0, 1, "c.TMC4331A_MSLUT_3_WR", "TMC4331A_MSLUT_3_WR"], [0, 0, 1, "c.TMC4331A_MSLUT_4_WR", "TMC4331A_MSLUT_4_WR"], [0, 0, 1, "c.TMC4331A_MSLUT_5_WR", "TMC4331A_MSLUT_5_WR"], [0, 0, 1, "c.TMC4331A_MSLUT_6_WR", "TMC4331A_MSLUT_6_WR"], [0, 0, 1, "c.TMC4331A_MSLUT_7_WR", "TMC4331A_MSLUT_7_WR"], [0, 0, 1, "c.TMC4331A_MSOFFSET_WR", "TMC4331A_MSOFFSET_WR"], [0, 0, 1, "c.TMC4331A_POLLING_REG_WR", "TMC4331A_POLLING_REG_WR"], [0, 0, 1, "c.TMC4331A_POLLING_STATUS_RD", "TMC4331A_POLLING_STATUS_RD"], [0, 0, 1, "c.TMC4331A_POS_COMP", "TMC4331A_POS_COMP"], [0, 0, 1, "c.TMC4331A_PWM_FREQ", "TMC4331A_PWM_FREQ"], [0, 0, 1, "c.TMC4331A_PWM_VMAX", "TMC4331A_PWM_VMAX"], [0, 0, 1, "c.TMC4331A_RAMPMODE", "TMC4331A_RAMPMODE"], [0, 0, 1, "c.TMC4331A_RAMP_HOLD", "TMC4331A_RAMP_HOLD"], [0, 0, 1, "c.TMC4331A_RAMP_HOLD", "TMC4331A_RAMP_HOLD"], [0, 0, 1, "c.TMC4331A_RAMP_POSITION", "TMC4331A_RAMP_POSITION"], [0, 0, 1, "c.TMC4331A_RAMP_SSHAPE", "TMC4331A_RAMP_SSHAPE"], [0, 0, 1, "c.TMC4331A_RAMP_TRAPEZ", "TMC4331A_RAMP_TRAPEZ"], [0, 0, 1, "c.TMC4331A_REFERENCE_CONF", "TMC4331A_REFERENCE_CONF"], [0, 0, 1, "c.TMC4331A_RESET_REG", "TMC4331A_RESET_REG"], [0, 0, 1, "c.TMC4331A_REV_CNT_RD", "TMC4331A_REV_CNT_RD"], [0, 0, 1, "c.TMC4331A_SCALE_PARAM_RD", "TMC4331A_SCALE_PARAM_RD"], [0, 0, 1, "c.TMC4331A_SCALE_VALUES", "TMC4331A_SCALE_VALUES"], [0, 0, 1, "c.TMC4331A_SH_REG0", "TMC4331A_SH_REG0"], [0, 0, 1, "c.TMC4331A_SH_REG1", "TMC4331A_SH_REG1"], [0, 0, 1, "c.TMC4331A_SH_REG10", "TMC4331A_SH_REG10"], [0, 0, 1, "c.TMC4331A_SH_REG11", "TMC4331A_SH_REG11"], [0, 0, 1, "c.TMC4331A_SH_REG12", "TMC4331A_SH_REG12"], [0, 0, 1, "c.TMC4331A_SH_REG13", "TMC4331A_SH_REG13"], [0, 0, 1, "c.TMC4331A_SH_REG2", "TMC4331A_SH_REG2"], [0, 0, 1, "c.TMC4331A_SH_REG3", "TMC4331A_SH_REG3"], [0, 0, 1, "c.TMC4331A_SH_REG4", "TMC4331A_SH_REG4"], [0, 0, 1, "c.TMC4331A_SH_REG5", "TMC4331A_SH_REG5"], [0, 0, 1, "c.TMC4331A_SH_REG6", "TMC4331A_SH_REG6"], [0, 0, 1, "c.TMC4331A_SH_REG7", "TMC4331A_SH_REG7"], [0, 0, 1, "c.TMC4331A_SH_REG8", "TMC4331A_SH_REG8"], [0, 0, 1, "c.TMC4331A_SH_REG9", "TMC4331A_SH_REG9"], [0, 0, 1, "c.TMC4331A_SIGN_AACT", "TMC4331A_SIGN_AACT"], [0, 0, 1, "c.TMC4331A_SPIOUT_CONF", "TMC4331A_SPIOUT_CONF"], [0, 0, 1, "c.TMC4331A_SPI_STATUS_SELECTION", "TMC4331A_SPI_STATUS_SELECTION"], [0, 0, 1, "c.TMC4331A_SPI_SWITCH_VEL", "TMC4331A_SPI_SWITCH_VEL"], [0, 0, 1, "c.TMC4331A_START_CONF", "TMC4331A_START_CONF"], [0, 0, 1, "c.TMC4331A_START_DELAY", "TMC4331A_START_DELAY"], [0, 0, 1, "c.TMC4331A_START_OUT_ADD", "TMC4331A_START_OUT_ADD"], [0, 0, 1, "c.TMC4331A_START_SIN90_120_WR", "TMC4331A_START_SIN90_120_WR"], [0, 0, 1, "c.TMC4331A_START_SIN_WR", "TMC4331A_START_SIN_WR"], [0, 0, 1, "c.TMC4331A_STATUS", "TMC4331A_STATUS"], [0, 0, 1, "c.TMC4331A_STDBY_DELAY", "TMC4331A_STDBY_DELAY"], [0, 0, 1, "c.TMC4331A_STEP_CONF", "TMC4331A_STEP_CONF"], [0, 0, 1, "c.TMC4331A_STP_LENGTH_ADD", "TMC4331A_STP_LENGTH_ADD"], [0, 0, 1, "c.TMC4331A_SYNCHRO_SET", "TMC4331A_SYNCHRO_SET"], [0, 0, 1, "c.TMC4331A_TZEROWAIT_WR", "TMC4331A_TZEROWAIT_WR"], [0, 0, 1, "c.TMC4331A_UP_SCALE_DELAY", "TMC4331A_UP_SCALE_DELAY"], [0, 0, 1, "c.TMC4331A_VACTUAL", "TMC4331A_VACTUAL"], [0, 0, 1, "c.TMC4331A_VBREAK", "TMC4331A_VBREAK"], [0, 0, 1, "c.TMC4331A_VDRV_SCALE_LIMIT", "TMC4331A_VDRV_SCALE_LIMIT"], [0, 0, 1, "c.TMC4331A_VERSION_NO_RD", "TMC4331A_VERSION_NO_RD"], [0, 0, 1, "c.TMC4331A_VIRT_STOP_LEFT", "TMC4331A_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC4331A_VIRT_STOP_RIGHT", "TMC4331A_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC4331A_VMAX", "TMC4331A_VMAX"], [0, 0, 1, "c.TMC4331A_VSTALL_LIMIT_WR", "TMC4331A_VSTALL_LIMIT_WR"], [0, 0, 1, "c.TMC4331A_VSTART", "TMC4331A_VSTART"], [0, 0, 1, "c.TMC4331A_VSTOP", "TMC4331A_VSTOP"], [0, 0, 1, "c.TMC4331A_XACTUAL", "TMC4331A_XACTUAL"], [0, 0, 1, "c.TMC4331A_X_HOME", "TMC4331A_X_HOME"], [0, 0, 1, "c.TMC4331A_X_LATCH_RD", "TMC4331A_X_LATCH_RD"], [0, 0, 1, "c.TMC4331A_X_PIPE0", "TMC4331A_X_PIPE0"], [0, 0, 1, "c.TMC4331A_X_PIPE1", "TMC4331A_X_PIPE1"], [0, 0, 1, "c.TMC4331A_X_PIPE2", "TMC4331A_X_PIPE2"], [0, 0, 1, "c.TMC4331A_X_PIPE3", "TMC4331A_X_PIPE3"], [0, 0, 1, "c.TMC4331A_X_PIPE4", "TMC4331A_X_PIPE4"], [0, 0, 1, "c.TMC4331A_X_PIPE5", "TMC4331A_X_PIPE5"], [0, 0, 1, "c.TMC4331A_X_PIPE6", "TMC4331A_X_PIPE6"], [0, 0, 1, "c.TMC4331A_X_PIPE7", "TMC4331A_X_PIPE7"], [0, 0, 1, "c.TMC4331A_X_RANGE_WR", "TMC4331A_X_RANGE_WR"], [0, 0, 1, "c.TMC4331A_X_TARGET", "TMC4331A_X_TARGET"], [0, 0, 1, "c.TMC4331_AACTUAL", "TMC4331_AACTUAL"], [0, 0, 1, "c.TMC4331_AACTUAL_MASK", "TMC4331_AACTUAL_MASK"], [0, 0, 1, "c.TMC4331_AACTUAL_SHIFT", "TMC4331_AACTUAL_SHIFT"], [0, 0, 1, "c.TMC4331_ACTIVE_STALL_F_MASK", "TMC4331_ACTIVE_STALL_F_MASK"], [0, 0, 1, "c.TMC4331_ACTIVE_STALL_F_SHIFT", "TMC4331_ACTIVE_STALL_F_SHIFT"], [0, 0, 1, "c.TMC4331_ADDRESS_MASK", "TMC4331_ADDRESS_MASK"], [0, 0, 1, "c.TMC4331_AMAX", "TMC4331_AMAX"], [0, 0, 1, "c.TMC4331_ASTART", "TMC4331_ASTART"], [0, 0, 1, "c.TMC4331_AUTOMATIC_COVER_MASK", "TMC4331_AUTOMATIC_COVER_MASK"], [0, 0, 1, "c.TMC4331_AUTOMATIC_COVER_SHIFT", "TMC4331_AUTOMATIC_COVER_SHIFT"], [0, 0, 1, "c.TMC4331_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK", "TMC4331_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK"], [0, 0, 1, "c.TMC4331_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT", "TMC4331_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT"], [0, 0, 1, "c.TMC4331_AUTOREPEAT_COVER_EN_MASK", "TMC4331_AUTOREPEAT_COVER_EN_MASK"], [0, 0, 1, "c.TMC4331_AUTOREPEAT_COVER_EN_MASK", "TMC4331_AUTOREPEAT_COVER_EN_MASK"], [0, 0, 1, "c.TMC4331_AUTOREPEAT_COVER_EN_MASK", "TMC4331_AUTOREPEAT_COVER_EN_MASK"], [0, 0, 1, "c.TMC4331_AUTOREPEAT_COVER_EN_MASK", "TMC4331_AUTOREPEAT_COVER_EN_MASK"], [0, 0, 1, "c.TMC4331_AUTOREPEAT_COVER_EN_SHIFT", "TMC4331_AUTOREPEAT_COVER_EN_SHIFT"], [0, 0, 1, "c.TMC4331_AUTOREPEAT_COVER_EN_SHIFT", "TMC4331_AUTOREPEAT_COVER_EN_SHIFT"], [0, 0, 1, "c.TMC4331_AUTOREPEAT_COVER_EN_SHIFT", "TMC4331_AUTOREPEAT_COVER_EN_SHIFT"], [0, 0, 1, "c.TMC4331_AUTOREPEAT_COVER_EN_SHIFT", "TMC4331_AUTOREPEAT_COVER_EN_SHIFT"], [0, 0, 1, "c.TMC4331_AUTO_DOUBLE_CHOPSYNC_MASK", "TMC4331_AUTO_DOUBLE_CHOPSYNC_MASK"], [0, 0, 1, "c.TMC4331_AUTO_DOUBLE_CHOPSYNC_MASK", "TMC4331_AUTO_DOUBLE_CHOPSYNC_MASK"], [0, 0, 1, "c.TMC4331_AUTO_DOUBLE_CHOPSYNC_SHIFT", "TMC4331_AUTO_DOUBLE_CHOPSYNC_SHIFT"], [0, 0, 1, "c.TMC4331_AUTO_DOUBLE_CHOPSYNC_SHIFT", "TMC4331_AUTO_DOUBLE_CHOPSYNC_SHIFT"], [0, 0, 1, "c.TMC4331_BOOST_CURRENT_AFTER_START_EN_MASK", "TMC4331_BOOST_CURRENT_AFTER_START_EN_MASK"], [0, 0, 1, "c.TMC4331_BOOST_CURRENT_AFTER_START_EN_SHIFT", "TMC4331_BOOST_CURRENT_AFTER_START_EN_SHIFT"], [0, 0, 1, "c.TMC4331_BOOST_CURRENT_ON_ACC_EN_MASK", "TMC4331_BOOST_CURRENT_ON_ACC_EN_MASK"], [0, 0, 1, "c.TMC4331_BOOST_CURRENT_ON_ACC_EN_SHIFT", "TMC4331_BOOST_CURRENT_ON_ACC_EN_SHIFT"], [0, 0, 1, "c.TMC4331_BOOST_CURRENT_ON_DEC_EN_MASK", "TMC4331_BOOST_CURRENT_ON_DEC_EN_MASK"], [0, 0, 1, "c.TMC4331_BOOST_CURRENT_ON_DEC_EN_SHIFT", "TMC4331_BOOST_CURRENT_ON_DEC_EN_SHIFT"], [0, 0, 1, "c.TMC4331_BOOST_SCALE_VAL_MASK", "TMC4331_BOOST_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4331_BOOST_SCALE_VAL_SHIFT", "TMC4331_BOOST_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4331_BOOST_TIME", "TMC4331_BOOST_TIME"], [0, 0, 1, "c.TMC4331_BOOST_TIME_MASK", "TMC4331_BOOST_TIME_MASK"], [0, 0, 1, "c.TMC4331_BOOST_TIME_SHIFT", "TMC4331_BOOST_TIME_SHIFT"], [0, 0, 1, "c.TMC4331_BOW1", "TMC4331_BOW1"], [0, 0, 1, "c.TMC4331_BOW2", "TMC4331_BOW2"], [0, 0, 1, "c.TMC4331_BOW3", "TMC4331_BOW3"], [0, 0, 1, "c.TMC4331_BOW4", "TMC4331_BOW4"], [0, 0, 1, "c.TMC4331_BUSY_STATE_EN_MASK", "TMC4331_BUSY_STATE_EN_MASK"], [0, 0, 1, "c.TMC4331_BUSY_STATE_EN_SHIFT", "TMC4331_BUSY_STATE_EN_SHIFT"], [0, 0, 1, "c.TMC4331_CHOPSYNC_DIV", "TMC4331_CHOPSYNC_DIV"], [0, 0, 1, "c.TMC4331_CHOPSYNC_DIV_MASK", "TMC4331_CHOPSYNC_DIV_MASK"], [0, 0, 1, "c.TMC4331_CHOPSYNC_DIV_SHIFT", "TMC4331_CHOPSYNC_DIV_SHIFT"], [0, 0, 1, "c.TMC4331_CIRCULAR_CNT_AS_XLATCH_MASK", "TMC4331_CIRCULAR_CNT_AS_XLATCH_MASK"], [0, 0, 1, "c.TMC4331_CIRCULAR_CNT_AS_XLATCH_SHIFT", "TMC4331_CIRCULAR_CNT_AS_XLATCH_SHIFT"], [0, 0, 1, "c.TMC4331_CIRCULAR_DEC_MASK", "TMC4331_CIRCULAR_DEC_MASK"], [0, 0, 1, "c.TMC4331_CIRCULAR_DEC_SHIFT", "TMC4331_CIRCULAR_DEC_SHIFT"], [0, 0, 1, "c.TMC4331_CIRCULAR_DEC_WR", "TMC4331_CIRCULAR_DEC_WR"], [0, 0, 1, "c.TMC4331_CIRCULAR_ENC_EN_MASK", "TMC4331_CIRCULAR_ENC_EN_MASK"], [0, 0, 1, "c.TMC4331_CIRCULAR_ENC_EN_SHIFT", "TMC4331_CIRCULAR_ENC_EN_SHIFT"], [0, 0, 1, "c.TMC4331_CIRCULAR_MOVEMENT_EN_MASK", "TMC4331_CIRCULAR_MOVEMENT_EN_MASK"], [0, 0, 1, "c.TMC4331_CIRCULAR_MOVEMENT_EN_SHIFT", "TMC4331_CIRCULAR_MOVEMENT_EN_SHIFT"], [0, 0, 1, "c.TMC4331_CLK_FREQ", "TMC4331_CLK_FREQ"], [0, 0, 1, "c.TMC4331_CLK_FREQ_MASK", "TMC4331_CLK_FREQ_MASK"], [0, 0, 1, "c.TMC4331_CLK_FREQ_SHIFT", "TMC4331_CLK_FREQ_SHIFT"], [0, 0, 1, "c.TMC4331_CLK_GATING_DELAY", "TMC4331_CLK_GATING_DELAY"], [0, 0, 1, "c.TMC4331_CLK_GATING_DELAY_MASK", "TMC4331_CLK_GATING_DELAY_MASK"], [0, 0, 1, "c.TMC4331_CLK_GATING_DELAY_SHIFT", "TMC4331_CLK_GATING_DELAY_SHIFT"], [0, 0, 1, "c.TMC4331_CLK_GATING_REG", "TMC4331_CLK_GATING_REG"], [0, 0, 1, "c.TMC4331_CLK_GATING_REG_MASK", "TMC4331_CLK_GATING_REG_MASK"], [0, 0, 1, "c.TMC4331_CLK_GATING_REG_SHIFT", "TMC4331_CLK_GATING_REG_SHIFT"], [0, 0, 1, "c.TMC4331_CLR_POS_AT_TARGET_MASK", "TMC4331_CLR_POS_AT_TARGET_MASK"], [0, 0, 1, "c.TMC4331_CLR_POS_AT_TARGET_SHIFT", "TMC4331_CLR_POS_AT_TARGET_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DATA_LENGTH_MASK", "TMC4331_COVER_DATA_LENGTH_MASK"], [0, 0, 1, "c.TMC4331_COVER_DATA_LENGTH_SHIFT", "TMC4331_COVER_DATA_LENGTH_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DONE", "TMC4331_COVER_DONE"], [0, 0, 1, "c.TMC4331_COVER_DONE_MASK", "TMC4331_COVER_DONE_MASK"], [0, 0, 1, "c.TMC4331_COVER_DONE_MASK", "TMC4331_COVER_DONE_MASK"], [0, 0, 1, "c.TMC4331_COVER_DONE_MASK", "TMC4331_COVER_DONE_MASK"], [0, 0, 1, "c.TMC4331_COVER_DONE_MASK", "TMC4331_COVER_DONE_MASK"], [0, 0, 1, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK", "TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK"], [0, 0, 1, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK", "TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK"], [0, 0, 1, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK", "TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK"], [0, 0, 1, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK", "TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK"], [0, 0, 1, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT", "TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT", "TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT", "TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT", "TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DONE_SHIFT", "TMC4331_COVER_DONE_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DONE_SHIFT", "TMC4331_COVER_DONE_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DONE_SHIFT", "TMC4331_COVER_DONE_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DONE_SHIFT", "TMC4331_COVER_DONE_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DRV_HIGH_MASK", "TMC4331_COVER_DRV_HIGH_MASK"], [0, 0, 1, "c.TMC4331_COVER_DRV_HIGH_RD", "TMC4331_COVER_DRV_HIGH_RD"], [0, 0, 1, "c.TMC4331_COVER_DRV_HIGH_SHIFT", "TMC4331_COVER_DRV_HIGH_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_DRV_LOW_MASK", "TMC4331_COVER_DRV_LOW_MASK"], [0, 0, 1, "c.TMC4331_COVER_DRV_LOW_RD", "TMC4331_COVER_DRV_LOW_RD"], [0, 0, 1, "c.TMC4331_COVER_DRV_LOW_SHIFT", "TMC4331_COVER_DRV_LOW_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_HIGH_MASK", "TMC4331_COVER_HIGH_MASK"], [0, 0, 1, "c.TMC4331_COVER_HIGH_MASK", "TMC4331_COVER_HIGH_MASK"], [0, 0, 1, "c.TMC4331_COVER_HIGH_SHIFT", "TMC4331_COVER_HIGH_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_HIGH_SHIFT", "TMC4331_COVER_HIGH_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_HIGH_WR", "TMC4331_COVER_HIGH_WR"], [0, 0, 1, "c.TMC4331_COVER_LOW_MASK", "TMC4331_COVER_LOW_MASK"], [0, 0, 1, "c.TMC4331_COVER_LOW_MASK", "TMC4331_COVER_LOW_MASK"], [0, 0, 1, "c.TMC4331_COVER_LOW_SHIFT", "TMC4331_COVER_LOW_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_LOW_SHIFT", "TMC4331_COVER_LOW_SHIFT"], [0, 0, 1, "c.TMC4331_COVER_LOW_WR", "TMC4331_COVER_LOW_WR"], [0, 0, 1, "c.TMC4331_CURCONF_BOOST_ACC_EN", "TMC4331_CURCONF_BOOST_ACC_EN"], [0, 0, 1, "c.TMC4331_CURCONF_BOOST_DEC_EN", "TMC4331_CURCONF_BOOST_DEC_EN"], [0, 0, 1, "c.TMC4331_CURCONF_BOOST_START_EN", "TMC4331_CURCONF_BOOST_START_EN"], [0, 0, 1, "c.TMC4331_CURCONF_CL_SCALE_EN", "TMC4331_CURCONF_CL_SCALE_EN"], [0, 0, 1, "c.TMC4331_CURCONF_DRIVE_EN", "TMC4331_CURCONF_DRIVE_EN"], [0, 0, 1, "c.TMC4331_CURCONF_FREEWHEELING_EN", "TMC4331_CURCONF_FREEWHEELING_EN"], [0, 0, 1, "c.TMC4331_CURCONF_HOLD_EN", "TMC4331_CURCONF_HOLD_EN"], [0, 0, 1, "c.TMC4331_CURCONF_PWM_AMPL", "TMC4331_CURCONF_PWM_AMPL"], [0, 0, 1, "c.TMC4331_CURCONF_PWM_SCALE_REF", "TMC4331_CURCONF_PWM_SCALE_REF"], [0, 0, 1, "c.TMC4331_CURCONF_SEC_DRIVE_EN", "TMC4331_CURCONF_SEC_DRIVE_EN"], [0, 0, 1, "c.TMC4331_CURRENTA_MASK", "TMC4331_CURRENTA_MASK"], [0, 0, 1, "c.TMC4331_CURRENTA_RD", "TMC4331_CURRENTA_RD"], [0, 0, 1, "c.TMC4331_CURRENTA_SHIFT", "TMC4331_CURRENTA_SHIFT"], [0, 0, 1, "c.TMC4331_CURRENTA_SPI_MASK", "TMC4331_CURRENTA_SPI_MASK"], [0, 0, 1, "c.TMC4331_CURRENTA_SPI_RD", "TMC4331_CURRENTA_SPI_RD"], [0, 0, 1, "c.TMC4331_CURRENTA_SPI_SHIFT", "TMC4331_CURRENTA_SPI_SHIFT"], [0, 0, 1, "c.TMC4331_CURRENTB_MASK", "TMC4331_CURRENTB_MASK"], [0, 0, 1, "c.TMC4331_CURRENTB_RD", "TMC4331_CURRENTB_RD"], [0, 0, 1, "c.TMC4331_CURRENTB_SHIFT", "TMC4331_CURRENTB_SHIFT"], [0, 0, 1, "c.TMC4331_CURRENTB_SPI_MASK", "TMC4331_CURRENTB_SPI_MASK"], [0, 0, 1, "c.TMC4331_CURRENTB_SPI_RD", "TMC4331_CURRENTB_SPI_RD"], [0, 0, 1, "c.TMC4331_CURRENTB_SPI_SHIFT", "TMC4331_CURRENTB_SPI_SHIFT"], [0, 0, 1, "c.TMC4331_CURRENT_CONF", "TMC4331_CURRENT_CONF"], [0, 0, 1, "c.TMC4331_CYCLIC_SHADOW_REGS_MASK", "TMC4331_CYCLIC_SHADOW_REGS_MASK"], [0, 0, 1, "c.TMC4331_CYCLIC_SHADOW_REGS_SHIFT", "TMC4331_CYCLIC_SHADOW_REGS_SHIFT"], [0, 0, 1, "c.TMC4331_DAC_ADDR_A", "TMC4331_DAC_ADDR_A"], [0, 0, 1, "c.TMC4331_DAC_ADDR_A_MASK", "TMC4331_DAC_ADDR_A_MASK"], [0, 0, 1, "c.TMC4331_DAC_ADDR_A_SHIFT", "TMC4331_DAC_ADDR_A_SHIFT"], [0, 0, 1, "c.TMC4331_DAC_ADDR_B", "TMC4331_DAC_ADDR_B"], [0, 0, 1, "c.TMC4331_DAC_ADDR_B_MASK", "TMC4331_DAC_ADDR_B_MASK"], [0, 0, 1, "c.TMC4331_DAC_ADDR_B_SHIFT", "TMC4331_DAC_ADDR_B_SHIFT"], [0, 0, 1, "c.TMC4331_DAC_CMD_LENGTH_MASK", "TMC4331_DAC_CMD_LENGTH_MASK"], [0, 0, 1, "c.TMC4331_DAC_CMD_LENGTH_SHIFT", "TMC4331_DAC_CMD_LENGTH_SHIFT"], [0, 0, 1, "c.TMC4331_DAC_OFFSET_MASK", "TMC4331_DAC_OFFSET_MASK"], [0, 0, 1, "c.TMC4331_DAC_OFFSET_MASK", "TMC4331_DAC_OFFSET_MASK"], [0, 0, 1, "c.TMC4331_DAC_OFFSET_SHIFT", "TMC4331_DAC_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4331_DAC_OFFSET_SHIFT", "TMC4331_DAC_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4331_DAC_OFFSET_WR", "TMC4331_DAC_OFFSET_WR"], [0, 0, 1, "c.TMC4331_DCSTEP_MODE_MASK", "TMC4331_DCSTEP_MODE_MASK"], [0, 0, 1, "c.TMC4331_DCSTEP_MODE_SHIFT", "TMC4331_DCSTEP_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DC_BLKTIME_MASK", "TMC4331_DC_BLKTIME_MASK"], [0, 0, 1, "c.TMC4331_DC_BLKTIME_SHIFT", "TMC4331_DC_BLKTIME_SHIFT"], [0, 0, 1, "c.TMC4331_DC_BLKTIME_WR", "TMC4331_DC_BLKTIME_WR"], [0, 0, 1, "c.TMC4331_DC_LSPTM_MASK", "TMC4331_DC_LSPTM_MASK"], [0, 0, 1, "c.TMC4331_DC_LSPTM_SHIFT", "TMC4331_DC_LSPTM_SHIFT"], [0, 0, 1, "c.TMC4331_DC_LSPTM_WR", "TMC4331_DC_LSPTM_WR"], [0, 0, 1, "c.TMC4331_DC_SG_MASK", "TMC4331_DC_SG_MASK"], [0, 0, 1, "c.TMC4331_DC_SG_SHIFT", "TMC4331_DC_SG_SHIFT"], [0, 0, 1, "c.TMC4331_DC_SG_WR", "TMC4331_DC_SG_WR"], [0, 0, 1, "c.TMC4331_DC_TIME_MASK", "TMC4331_DC_TIME_MASK"], [0, 0, 1, "c.TMC4331_DC_TIME_SHIFT", "TMC4331_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC4331_DC_TIME_WR", "TMC4331_DC_TIME_WR"], [0, 0, 1, "c.TMC4331_DC_VEL_MASK", "TMC4331_DC_VEL_MASK"], [0, 0, 1, "c.TMC4331_DC_VEL_SHIFT", "TMC4331_DC_VEL_SHIFT"], [0, 0, 1, "c.TMC4331_DC_VEL_WR", "TMC4331_DC_VEL_WR"], [0, 0, 1, "c.TMC4331_DFINAL", "TMC4331_DFINAL"], [0, 0, 1, "c.TMC4331_DIRECT_ACC_VAL_EN_MASK", "TMC4331_DIRECT_ACC_VAL_EN_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_ACC_VAL_EN_SHIFT", "TMC4331_DIRECT_ACC_VAL_EN_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_BOW_VAL_EN_MASK", "TMC4331_DIRECT_BOW_VAL_EN_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_BOW_VAL_EN_SHIFT", "TMC4331_DIRECT_BOW_VAL_EN_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_MASK", "TMC4331_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIRECT_MODE_SHIFT", "TMC4331_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_DIR_SETUP_TIME", "TMC4331_DIR_SETUP_TIME"], [0, 0, 1, "c.TMC4331_DIR_SETUP_TIME_MASK", "TMC4331_DIR_SETUP_TIME_MASK"], [0, 0, 1, "c.TMC4331_DIR_SETUP_TIME_SHIFT", "TMC4331_DIR_SETUP_TIME_SHIFT"], [0, 0, 1, "c.TMC4331_DISABLE_POLLING_MASK", "TMC4331_DISABLE_POLLING_MASK"], [0, 0, 1, "c.TMC4331_DISABLE_POLLING_MASK", "TMC4331_DISABLE_POLLING_MASK"], [0, 0, 1, "c.TMC4331_DISABLE_POLLING_MASK", "TMC4331_DISABLE_POLLING_MASK"], [0, 0, 1, "c.TMC4331_DISABLE_POLLING_SHIFT", "TMC4331_DISABLE_POLLING_SHIFT"], [0, 0, 1, "c.TMC4331_DISABLE_POLLING_SHIFT", "TMC4331_DISABLE_POLLING_SHIFT"], [0, 0, 1, "c.TMC4331_DISABLE_POLLING_SHIFT", "TMC4331_DISABLE_POLLING_SHIFT"], [0, 0, 1, "c.TMC4331_DMAX", "TMC4331_DMAX"], [0, 0, 1, "c.TMC4331_DRIVE_CURRENT_SCALE_EN_MASK", "TMC4331_DRIVE_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4331_DRIVE_CURRENT_SCALE_EN_SHIFT", "TMC4331_DRIVE_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4331_DRV1_SCALE_VAL_MASK", "TMC4331_DRV1_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4331_DRV1_SCALE_VAL_SHIFT", "TMC4331_DRV1_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4331_DRV2_SCALE_VAL_MASK", "TMC4331_DRV2_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4331_DRV2_SCALE_VAL_SHIFT", "TMC4331_DRV2_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4331_DRV_AFTER_STALL_MASK", "TMC4331_DRV_AFTER_STALL_MASK"], [0, 0, 1, "c.TMC4331_DRV_AFTER_STALL_SHIFT", "TMC4331_DRV_AFTER_STALL_SHIFT"], [0, 0, 1, "c.TMC4331_DRV_SCALE_DELAY", "TMC4331_DRV_SCALE_DELAY"], [0, 0, 1, "c.TMC4331_DRV_SCALE_DELAY_MASK", "TMC4331_DRV_SCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4331_DRV_SCALE_DELAY_SHIFT", "TMC4331_DRV_SCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4331_DSTOP", "TMC4331_DSTOP"], [0, 0, 1, "c.TMC4331_ENC_IN_CL_CALIBRATION_EN", "TMC4331_ENC_IN_CL_CALIBRATION_EN"], [0, 0, 1, "c.TMC4331_ENC_IN_CL_EMF_EN", "TMC4331_ENC_IN_CL_EMF_EN"], [0, 0, 1, "c.TMC4331_ENC_IN_CL_VELOCITY_EN", "TMC4331_ENC_IN_CL_VELOCITY_EN"], [0, 0, 1, "c.TMC4331_ENC_IN_CL_VLIMIT_EN", "TMC4331_ENC_IN_CL_VLIMIT_EN"], [0, 0, 1, "c.TMC4331_ENC_IN_CONF", "TMC4331_ENC_IN_CONF"], [0, 0, 1, "c.TMC4331_ENC_IN_MODE", "TMC4331_ENC_IN_MODE"], [0, 0, 1, "c.TMC4331_ENC_IN_MODE_CL", "TMC4331_ENC_IN_MODE_CL"], [0, 0, 1, "c.TMC4331_ENC_IN_MODE_OL", "TMC4331_ENC_IN_MODE_OL"], [0, 0, 1, "c.TMC4331_ENC_IN_MODE_PID_0", "TMC4331_ENC_IN_MODE_PID_0"], [0, 0, 1, "c.TMC4331_ENC_IN_SER_VAR_LIMIT", "TMC4331_ENC_IN_SER_VAR_LIMIT"], [0, 0, 1, "c.TMC4331_EVENTS", "TMC4331_EVENTS"], [0, 0, 1, "c.TMC4331_EVENT_CLEAR_CONF", "TMC4331_EVENT_CLEAR_CONF"], [0, 0, 1, "c.TMC4331_EV_ANEGATIVE", "TMC4331_EV_ANEGATIVE"], [0, 0, 1, "c.TMC4331_EV_APOSITIVE", "TMC4331_EV_APOSITIVE"], [0, 0, 1, "c.TMC4331_EV_AZERO", "TMC4331_EV_AZERO"], [0, 0, 1, "c.TMC4331_EV_BISS_FLAG", "TMC4331_EV_BISS_FLAG"], [0, 0, 1, "c.TMC4331_EV_CL_FIT", "TMC4331_EV_CL_FIT"], [0, 0, 1, "c.TMC4331_EV_CL_MAX", "TMC4331_EV_CL_MAX"], [0, 0, 1, "c.TMC4331_EV_COVER_DONE", "TMC4331_EV_COVER_DONE"], [0, 0, 1, "c.TMC4331_EV_CRC_FAIL", "TMC4331_EV_CRC_FAIL"], [0, 0, 1, "c.TMC4331_EV_ENC_DONE", "TMC4331_EV_ENC_DONE"], [0, 0, 1, "c.TMC4331_EV_ENC_FAIL", "TMC4331_EV_ENC_FAIL"], [0, 0, 1, "c.TMC4331_EV_ENC_VZERO", "TMC4331_EV_ENC_VZERO"], [0, 0, 1, "c.TMC4331_EV_FROZEN", "TMC4331_EV_FROZEN"], [0, 0, 1, "c.TMC4331_EV_FS_ACTIVE", "TMC4331_EV_FS_ACTIVE"], [0, 0, 1, "c.TMC4331_EV_HOME_ERROR", "TMC4331_EV_HOME_ERROR"], [0, 0, 1, "c.TMC4331_EV_MAX_PHASE_TRAP", "TMC4331_EV_MAX_PHASE_TRAP"], [0, 0, 1, "c.TMC4331_EV_MOTOR", "TMC4331_EV_MOTOR"], [0, 0, 1, "c.TMC4331_EV_N_ACTIVE", "TMC4331_EV_N_ACTIVE"], [0, 0, 1, "c.TMC4331_EV_POSCOMP_REACHED", "TMC4331_EV_POSCOMP_REACHED"], [0, 0, 1, "c.TMC4331_EV_RST", "TMC4331_EV_RST"], [0, 0, 1, "c.TMC4331_EV_SER_DATA_DONE", "TMC4331_EV_SER_DATA_DONE"], [0, 0, 1, "c.TMC4331_EV_SER_ENC_DATA_FAIL", "TMC4331_EV_SER_ENC_DATA_FAIL"], [0, 0, 1, "c.TMC4331_EV_STOP_LEFT", "TMC4331_EV_STOP_LEFT"], [0, 0, 1, "c.TMC4331_EV_STOP_ON_STALL", "TMC4331_EV_STOP_ON_STALL"], [0, 0, 1, "c.TMC4331_EV_STOP_RIGHT", "TMC4331_EV_STOP_RIGHT"], [0, 0, 1, "c.TMC4331_EV_TARGET_REACHED", "TMC4331_EV_TARGET_REACHED"], [0, 0, 1, "c.TMC4331_EV_VELOCITY_REACHED", "TMC4331_EV_VELOCITY_REACHED"], [0, 0, 1, "c.TMC4331_EV_VIRT_STOP_LEFT", "TMC4331_EV_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC4331_EV_VIRT_STOP_RIGHT", "TMC4331_EV_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC4331_EV_VNEGATIVE", "TMC4331_EV_VNEGATIVE"], [0, 0, 1, "c.TMC4331_EV_VPOSITIVE", "TMC4331_EV_VPOSITIVE"], [0, 0, 1, "c.TMC4331_EV_VZERO", "TMC4331_EV_VZERO"], [0, 0, 1, "c.TMC4331_EV_XLATCH_DONE", "TMC4331_EV_XLATCH_DONE"], [0, 0, 1, "c.TMC4331_FIELD_READ", "TMC4331_FIELD_READ"], [0, 0, 1, "c.TMC4331_FIELD_WRITE", "TMC4331_FIELD_WRITE"], [0, 0, 1, "c.TMC4331_FILT_L_REF_MASK", "TMC4331_FILT_L_REF_MASK"], [0, 0, 1, "c.TMC4331_FILT_L_REF_SHIFT", "TMC4331_FILT_L_REF_SHIFT"], [0, 0, 1, "c.TMC4331_FILT_L_SD_IN_MASK", "TMC4331_FILT_L_SD_IN_MASK"], [0, 0, 1, "c.TMC4331_FILT_L_SD_IN_SHIFT", "TMC4331_FILT_L_SD_IN_SHIFT"], [0, 0, 1, "c.TMC4331_FILT_L_S_MASK", "TMC4331_FILT_L_S_MASK"], [0, 0, 1, "c.TMC4331_FILT_L_S_SHIFT", "TMC4331_FILT_L_S_SHIFT"], [0, 0, 1, "c.TMC4331_FREEWHEELING_EN_MASK", "TMC4331_FREEWHEELING_EN_MASK"], [0, 0, 1, "c.TMC4331_FREEWHEELING_EN_SHIFT", "TMC4331_FREEWHEELING_EN_SHIFT"], [0, 0, 1, "c.TMC4331_FREEWHEEL_DELAY", "TMC4331_FREEWHEEL_DELAY"], [0, 0, 1, "c.TMC4331_FREEWHEEL_DELAY_MASK", "TMC4331_FREEWHEEL_DELAY_MASK"], [0, 0, 1, "c.TMC4331_FREEWHEEL_DELAY_SHIFT", "TMC4331_FREEWHEEL_DELAY_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_MASK", "TMC4331_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FREQUENCY_MODE_SHIFT", "TMC4331_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_F_MASK", "TMC4331_FS_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_F_SHIFT", "TMC4331_FS_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_MASK", "TMC4331_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_MASK", "TMC4331_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_MASK", "TMC4331_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_MASK", "TMC4331_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_SHIFT", "TMC4331_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_SHIFT", "TMC4331_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_SHIFT", "TMC4331_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4331_FS_ACTIVE_SHIFT", "TMC4331_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4331_FS_EN_MASK", "TMC4331_FS_EN_MASK"], [0, 0, 1, "c.TMC4331_FS_EN_SHIFT", "TMC4331_FS_EN_SHIFT"], [0, 0, 1, "c.TMC4331_FS_PER_REV_MASK", "TMC4331_FS_PER_REV_MASK"], [0, 0, 1, "c.TMC4331_FS_PER_REV_SHIFT", "TMC4331_FS_PER_REV_SHIFT"], [0, 0, 1, "c.TMC4331_FS_SDOUT_MASK", "TMC4331_FS_SDOUT_MASK"], [0, 0, 1, "c.TMC4331_FS_SDOUT_SHIFT", "TMC4331_FS_SDOUT_SHIFT"], [0, 0, 1, "c.TMC4331_FS_VEL_MASK", "TMC4331_FS_VEL_MASK"], [0, 0, 1, "c.TMC4331_FS_VEL_SHIFT", "TMC4331_FS_VEL_SHIFT"], [0, 0, 1, "c.TMC4331_FS_VEL_WR", "TMC4331_FS_VEL_WR"], [0, 0, 1, "c.TMC4331_GCONF_AUTO_DIRECT_SD_OFF", "TMC4331_GCONF_AUTO_DIRECT_SD_OFF"], [0, 0, 1, "c.TMC4331_GCONF_CIRC_CNT_XLATCH", "TMC4331_GCONF_CIRC_CNT_XLATCH"], [0, 0, 1, "c.TMC4331_GCONF_CLK_GATING_EN", "TMC4331_GCONF_CLK_GATING_EN"], [0, 0, 1, "c.TMC4331_GCONF_CLK_GATING_STDBY_EN", "TMC4331_GCONF_CLK_GATING_STDBY_EN"], [0, 0, 1, "c.TMC4331_GCONF_DCSTEP_AUTO", "TMC4331_GCONF_DCSTEP_AUTO"], [0, 0, 1, "c.TMC4331_GCONF_DCSTEP_OFF", "TMC4331_GCONF_DCSTEP_OFF"], [0, 0, 1, "c.TMC4331_GCONF_DCSTEP_TMC21xx", "TMC4331_GCONF_DCSTEP_TMC21xx"], [0, 0, 1, "c.TMC4331_GCONF_DCSTEP_TMC26x", "TMC4331_GCONF_DCSTEP_TMC26x"], [0, 0, 1, "c.TMC4331_GCONF_DIRECT_ACC_EN", "TMC4331_GCONF_DIRECT_ACC_EN"], [0, 0, 1, "c.TMC4331_GCONF_DIRECT_BOW_EN", "TMC4331_GCONF_DIRECT_BOW_EN"], [0, 0, 1, "c.TMC4331_GCONF_DIR_IN_POL", "TMC4331_GCONF_DIR_IN_POL"], [0, 0, 1, "c.TMC4331_GCONF_ENC_BISS", "TMC4331_GCONF_ENC_BISS"], [0, 0, 1, "c.TMC4331_GCONF_ENC_DIFF_DIS", "TMC4331_GCONF_ENC_DIFF_DIS"], [0, 0, 1, "c.TMC4331_GCONF_ENC_INC", "TMC4331_GCONF_ENC_INC"], [0, 0, 1, "c.TMC4331_GCONF_ENC_SPI", "TMC4331_GCONF_ENC_SPI"], [0, 0, 1, "c.TMC4331_GCONF_ENC_SSI", "TMC4331_GCONF_ENC_SSI"], [0, 0, 1, "c.TMC4331_GCONF_EXT_SD_HIGH", "TMC4331_GCONF_EXT_SD_HIGH"], [0, 0, 1, "c.TMC4331_GCONF_EXT_SD_LOW", "TMC4331_GCONF_EXT_SD_LOW"], [0, 0, 1, "c.TMC4331_GCONF_EXT_SD_TOGGLE", "TMC4331_GCONF_EXT_SD_TOGGLE"], [0, 0, 1, "c.TMC4331_GCONF_FS_EN", "TMC4331_GCONF_FS_EN"], [0, 0, 1, "c.TMC4331_GCONF_FS_SDOUT", "TMC4331_GCONF_FS_SDOUT"], [0, 0, 1, "c.TMC4331_GCONF_INTR_POL", "TMC4331_GCONF_INTR_POL"], [0, 0, 1, "c.TMC4331_GCONF_INTR_TR_PU_PD_EN", "TMC4331_GCONF_INTR_TR_PU_PD_EN"], [0, 0, 1, "c.TMC4331_GCONF_INTR_WIRED_AND", "TMC4331_GCONF_INTR_WIRED_AND"], [0, 0, 1, "c.TMC4331_GCONF_INT_SD", "TMC4331_GCONF_INT_SD"], [0, 0, 1, "c.TMC4331_GCONF_POL_DIR_OUT", "TMC4331_GCONF_POL_DIR_OUT"], [0, 0, 1, "c.TMC4331_GCONF_PWM_OUT_EN", "TMC4331_GCONF_PWM_OUT_EN"], [0, 0, 1, "c.TMC4331_GCONF_REV_DIR", "TMC4331_GCONF_REV_DIR"], [0, 0, 1, "c.TMC4331_GCONF_SD_INDIRECT", "TMC4331_GCONF_SD_INDIRECT"], [0, 0, 1, "c.TMC4331_GCONF_SER_ENC_OUT_DIFF", "TMC4331_GCONF_SER_ENC_OUT_DIFF"], [0, 0, 1, "c.TMC4331_GCONF_SER_ENC_OUT_EN", "TMC4331_GCONF_SER_ENC_OUT_EN"], [0, 0, 1, "c.TMC4331_GCONF_STDBY_CHOPSYNC", "TMC4331_GCONF_STDBY_CHOPSYNC"], [0, 0, 1, "c.TMC4331_GCONF_STDBY_CLOCK_HIGH", "TMC4331_GCONF_STDBY_CLOCK_HIGH"], [0, 0, 1, "c.TMC4331_GCONF_STDBY_CLOCK_INT", "TMC4331_GCONF_STDBY_CLOCK_INT"], [0, 0, 1, "c.TMC4331_GCONF_STDBY_CLOCK_LOW", "TMC4331_GCONF_STDBY_CLOCK_LOW"], [0, 0, 1, "c.TMC4331_GCONF_STEP_INACT_POL", "TMC4331_GCONF_STEP_INACT_POL"], [0, 0, 1, "c.TMC4331_GCONF_TARGET_REACHED_POL", "TMC4331_GCONF_TARGET_REACHED_POL"], [0, 0, 1, "c.TMC4331_GCONF_TOGGLE_STEP", "TMC4331_GCONF_TOGGLE_STEP"], [0, 0, 1, "c.TMC4331_GCONF_TR_WIRED_AND", "TMC4331_GCONF_TR_WIRED_AND"], [0, 0, 1, "c.TMC4331_GCONF_USE_AVSTART", "TMC4331_GCONF_USE_AVSTART"], [0, 0, 1, "c.TMC4331_GEAR_RATIO", "TMC4331_GEAR_RATIO"], [0, 0, 1, "c.TMC4331_GEAR_RATIO_MASK", "TMC4331_GEAR_RATIO_MASK"], [0, 0, 1, "c.TMC4331_GEAR_RATIO_SHIFT", "TMC4331_GEAR_RATIO_SHIFT"], [0, 0, 1, "c.TMC4331_GENERAL_CONF", "TMC4331_GENERAL_CONF"], [0, 0, 1, "c.TMC4331_HOLD_CURRENT_SCALE_EN_MASK", "TMC4331_HOLD_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4331_HOLD_CURRENT_SCALE_EN_MASK", "TMC4331_HOLD_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4331_HOLD_CURRENT_SCALE_EN_SHIFT", "TMC4331_HOLD_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4331_HOLD_CURRENT_SCALE_EN_SHIFT", "TMC4331_HOLD_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4331_HOLD_SCALE_DELAY", "TMC4331_HOLD_SCALE_DELAY"], [0, 0, 1, "c.TMC4331_HOLD_SCALE_DELAY_MASK", "TMC4331_HOLD_SCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4331_HOLD_SCALE_DELAY_SHIFT", "TMC4331_HOLD_SCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4331_HOLD_SCALE_VAL_MASK", "TMC4331_HOLD_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4331_HOLD_SCALE_VAL_SHIFT", "TMC4331_HOLD_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4331_HOME_ERROR_F_MASK", "TMC4331_HOME_ERROR_F_MASK"], [0, 0, 1, "c.TMC4331_HOME_ERROR_F_SHIFT", "TMC4331_HOME_ERROR_F_SHIFT"], [0, 0, 1, "c.TMC4331_HOME_ERROR_MASK", "TMC4331_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4331_HOME_ERROR_MASK", "TMC4331_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4331_HOME_ERROR_MASK", "TMC4331_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4331_HOME_ERROR_MASK", "TMC4331_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4331_HOME_ERROR_SHIFT", "TMC4331_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4331_HOME_ERROR_SHIFT", "TMC4331_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4331_HOME_ERROR_SHIFT", "TMC4331_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4331_HOME_ERROR_SHIFT", "TMC4331_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4331_HOME_EVENT_MASK", "TMC4331_HOME_EVENT_MASK"], [0, 0, 1, "c.TMC4331_HOME_EVENT_SHIFT", "TMC4331_HOME_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_HOME_SAFETY_MARGIN", "TMC4331_HOME_SAFETY_MARGIN"], [0, 0, 1, "c.TMC4331_HOME_SAFETY_MARGIN_MASK", "TMC4331_HOME_SAFETY_MARGIN_MASK"], [0, 0, 1, "c.TMC4331_HOME_SAFETY_MARGIN_SHIFT", "TMC4331_HOME_SAFETY_MARGIN_SHIFT"], [0, 0, 1, "c.TMC4331_IMMEDIATE_START_IN_MASK", "TMC4331_IMMEDIATE_START_IN_MASK"], [0, 0, 1, "c.TMC4331_IMMEDIATE_START_IN_SHIFT", "TMC4331_IMMEDIATE_START_IN_SHIFT"], [0, 0, 1, "c.TMC4331_INPUT_FILT_CONF", "TMC4331_INPUT_FILT_CONF"], [0, 0, 1, "c.TMC4331_INTR_AS_WIRED_AND_MASK", "TMC4331_INTR_AS_WIRED_AND_MASK"], [0, 0, 1, "c.TMC4331_INTR_AS_WIRED_AND_SHIFT", "TMC4331_INTR_AS_WIRED_AND_SHIFT"], [0, 0, 1, "c.TMC4331_INTR_CONF", "TMC4331_INTR_CONF"], [0, 0, 1, "c.TMC4331_INTR_POL_MASK", "TMC4331_INTR_POL_MASK"], [0, 0, 1, "c.TMC4331_INTR_POL_SHIFT", "TMC4331_INTR_POL_SHIFT"], [0, 0, 1, "c.TMC4331_INTR_TR_PU_PD_EN_MASK", "TMC4331_INTR_TR_PU_PD_EN_MASK"], [0, 0, 1, "c.TMC4331_INTR_TR_PU_PD_EN_SHIFT", "TMC4331_INTR_TR_PU_PD_EN_SHIFT"], [0, 0, 1, "c.TMC4331_INVERT_POL_TARGET_REACHED_MASK", "TMC4331_INVERT_POL_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4331_INVERT_POL_TARGET_REACHED_SHIFT", "TMC4331_INVERT_POL_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_INVERT_STOP_DIRECTION_MASK", "TMC4331_INVERT_STOP_DIRECTION_MASK"], [0, 0, 1, "c.TMC4331_INVERT_STOP_DIRECTION_SHIFT", "TMC4331_INVERT_STOP_DIRECTION_SHIFT"], [0, 0, 1, "c.TMC4331_LATCH_X_ON_ACTIVE_L_MASK", "TMC4331_LATCH_X_ON_ACTIVE_L_MASK"], [0, 0, 1, "c.TMC4331_LATCH_X_ON_ACTIVE_L_SHIFT", "TMC4331_LATCH_X_ON_ACTIVE_L_SHIFT"], [0, 0, 1, "c.TMC4331_LATCH_X_ON_ACTIVE_R_MASK", "TMC4331_LATCH_X_ON_ACTIVE_R_MASK"], [0, 0, 1, "c.TMC4331_LATCH_X_ON_ACTIVE_R_SHIFT", "TMC4331_LATCH_X_ON_ACTIVE_R_SHIFT"], [0, 0, 1, "c.TMC4331_LATCH_X_ON_INACTIVE_L_MASK", "TMC4331_LATCH_X_ON_INACTIVE_L_MASK"], [0, 0, 1, "c.TMC4331_LATCH_X_ON_INACTIVE_L_SHIFT", "TMC4331_LATCH_X_ON_INACTIVE_L_SHIFT"], [0, 0, 1, "c.TMC4331_LATCH_X_ON_INACTIVE_R_MASK", "TMC4331_LATCH_X_ON_INACTIVE_R_MASK"], [0, 0, 1, "c.TMC4331_LATCH_X_ON_INACTIVE_R_SHIFT", "TMC4331_LATCH_X_ON_INACTIVE_R_SHIFT"], [0, 0, 1, "c.TMC4331_MAX_ACCELERATION", "TMC4331_MAX_ACCELERATION"], [0, 0, 1, "c.TMC4331_MAX_PHASE_TRAP_MASK", "TMC4331_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4331_MAX_PHASE_TRAP_MASK", "TMC4331_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4331_MAX_PHASE_TRAP_MASK", "TMC4331_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4331_MAX_PHASE_TRAP_MASK", "TMC4331_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4331_MAX_PHASE_TRAP_SHIFT", "TMC4331_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4331_MAX_PHASE_TRAP_SHIFT", "TMC4331_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4331_MAX_PHASE_TRAP_SHIFT", "TMC4331_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4331_MAX_PHASE_TRAP_SHIFT", "TMC4331_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4331_MAX_VELOCITY", "TMC4331_MAX_VELOCITY"], [0, 0, 1, "c.TMC4331_MIXED_DECAY_MASK", "TMC4331_MIXED_DECAY_MASK"], [0, 0, 1, "c.TMC4331_MIXED_DECAY_MASK", "TMC4331_MIXED_DECAY_MASK"], [0, 0, 1, "c.TMC4331_MIXED_DECAY_SHIFT", "TMC4331_MIXED_DECAY_SHIFT"], [0, 0, 1, "c.TMC4331_MIXED_DECAY_SHIFT", "TMC4331_MIXED_DECAY_SHIFT"], [0, 0, 1, "c.TMC4331_MODIFIED_POS_COPARE_MASK", "TMC4331_MODIFIED_POS_COPARE_MASK"], [0, 0, 1, "c.TMC4331_MODIFIED_POS_COPARE_SHIFT", "TMC4331_MODIFIED_POS_COPARE_SHIFT"], [0, 0, 1, "c.TMC4331_MOTORS", "TMC4331_MOTORS"], [0, 0, 1, "c.TMC4331_MOTOR_EV_MASK", "TMC4331_MOTOR_EV_MASK"], [0, 0, 1, "c.TMC4331_MOTOR_EV_MASK", "TMC4331_MOTOR_EV_MASK"], [0, 0, 1, "c.TMC4331_MOTOR_EV_MASK", "TMC4331_MOTOR_EV_MASK"], [0, 0, 1, "c.TMC4331_MOTOR_EV_MASK", "TMC4331_MOTOR_EV_MASK"], [0, 0, 1, "c.TMC4331_MOTOR_EV_SHIFT", "TMC4331_MOTOR_EV_SHIFT"], [0, 0, 1, "c.TMC4331_MOTOR_EV_SHIFT", "TMC4331_MOTOR_EV_SHIFT"], [0, 0, 1, "c.TMC4331_MOTOR_EV_SHIFT", "TMC4331_MOTOR_EV_SHIFT"], [0, 0, 1, "c.TMC4331_MOTOR_EV_SHIFT", "TMC4331_MOTOR_EV_SHIFT"], [0, 0, 1, "c.TMC4331_MSCNT_MASK", "TMC4331_MSCNT_MASK"], [0, 0, 1, "c.TMC4331_MSCNT_RD", "TMC4331_MSCNT_RD"], [0, 0, 1, "c.TMC4331_MSCNT_SHIFT", "TMC4331_MSCNT_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUTSEL_MASK", "TMC4331_MSLUTSEL_MASK"], [0, 0, 1, "c.TMC4331_MSLUTSEL_SHIFT", "TMC4331_MSLUTSEL_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUTSEL_WR", "TMC4331_MSLUTSEL_WR"], [0, 0, 1, "c.TMC4331_MSLUT_0_MASK", "TMC4331_MSLUT_0_MASK"], [0, 0, 1, "c.TMC4331_MSLUT_0_SHIFT", "TMC4331_MSLUT_0_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUT_0_WR", "TMC4331_MSLUT_0_WR"], [0, 0, 1, "c.TMC4331_MSLUT_1_MASK", "TMC4331_MSLUT_1_MASK"], [0, 0, 1, "c.TMC4331_MSLUT_1_SHIFT", "TMC4331_MSLUT_1_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUT_1_WR", "TMC4331_MSLUT_1_WR"], [0, 0, 1, "c.TMC4331_MSLUT_2_MASK", "TMC4331_MSLUT_2_MASK"], [0, 0, 1, "c.TMC4331_MSLUT_2_SHIFT", "TMC4331_MSLUT_2_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUT_2_WR", "TMC4331_MSLUT_2_WR"], [0, 0, 1, "c.TMC4331_MSLUT_3_MASK", "TMC4331_MSLUT_3_MASK"], [0, 0, 1, "c.TMC4331_MSLUT_3_SHIFT", "TMC4331_MSLUT_3_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUT_3_WR", "TMC4331_MSLUT_3_WR"], [0, 0, 1, "c.TMC4331_MSLUT_4_MASK", "TMC4331_MSLUT_4_MASK"], [0, 0, 1, "c.TMC4331_MSLUT_4_SHIFT", "TMC4331_MSLUT_4_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUT_4_WR", "TMC4331_MSLUT_4_WR"], [0, 0, 1, "c.TMC4331_MSLUT_5_MASK", "TMC4331_MSLUT_5_MASK"], [0, 0, 1, "c.TMC4331_MSLUT_5_SHIFT", "TMC4331_MSLUT_5_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUT_5_WR", "TMC4331_MSLUT_5_WR"], [0, 0, 1, "c.TMC4331_MSLUT_6_MASK", "TMC4331_MSLUT_6_MASK"], [0, 0, 1, "c.TMC4331_MSLUT_6_SHIFT", "TMC4331_MSLUT_6_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUT_6_WR", "TMC4331_MSLUT_6_WR"], [0, 0, 1, "c.TMC4331_MSLUT_7_MASK", "TMC4331_MSLUT_7_MASK"], [0, 0, 1, "c.TMC4331_MSLUT_7_SHIFT", "TMC4331_MSLUT_7_SHIFT"], [0, 0, 1, "c.TMC4331_MSLUT_7_WR", "TMC4331_MSLUT_7_WR"], [0, 0, 1, "c.TMC4331_MSOFFSET_MASK", "TMC4331_MSOFFSET_MASK"], [0, 0, 1, "c.TMC4331_MSOFFSET_SHIFT", "TMC4331_MSOFFSET_SHIFT"], [0, 0, 1, "c.TMC4331_MSOFFSET_WR", "TMC4331_MSOFFSET_WR"], [0, 0, 1, "c.TMC4331_MSTEP_PER_FS_MASK", "TMC4331_MSTEP_PER_FS_MASK"], [0, 0, 1, "c.TMC4331_MSTEP_PER_FS_SHIFT", "TMC4331_MSTEP_PER_FS_SHIFT"], [0, 0, 1, "c.TMC4331_NEW_OUT_BIT_AT_RISE_MASK", "TMC4331_NEW_OUT_BIT_AT_RISE_MASK"], [0, 0, 1, "c.TMC4331_NEW_OUT_BIT_AT_RISE_MASK", "TMC4331_NEW_OUT_BIT_AT_RISE_MASK"], [0, 0, 1, "c.TMC4331_NEW_OUT_BIT_AT_RISE_SHIFT", "TMC4331_NEW_OUT_BIT_AT_RISE_SHIFT"], [0, 0, 1, "c.TMC4331_NEW_OUT_BIT_AT_RISE_SHIFT", "TMC4331_NEW_OUT_BIT_AT_RISE_SHIFT"], [0, 0, 1, "c.TMC4331_OCA_MASK", "TMC4331_OCA_MASK"], [0, 0, 1, "c.TMC4331_OCA_SHIFT", "TMC4331_OCA_SHIFT"], [0, 0, 1, "c.TMC4331_OCB_MASK", "TMC4331_OCB_MASK"], [0, 0, 1, "c.TMC4331_OCB_SHIFT", "TMC4331_OCB_SHIFT"], [0, 0, 1, "c.TMC4331_OCHS_MASK", "TMC4331_OCHS_MASK"], [0, 0, 1, "c.TMC4331_OCHS_SHIFT", "TMC4331_OCHS_SHIFT"], [0, 0, 1, "c.TMC4331_OLA_MASK", "TMC4331_OLA_MASK"], [0, 0, 1, "c.TMC4331_OLA_MASK", "TMC4331_OLA_MASK"], [0, 0, 1, "c.TMC4331_OLA_SHIFT", "TMC4331_OLA_SHIFT"], [0, 0, 1, "c.TMC4331_OLA_SHIFT", "TMC4331_OLA_SHIFT"], [0, 0, 1, "c.TMC4331_OLB_MASK", "TMC4331_OLB_MASK"], [0, 0, 1, "c.TMC4331_OLB_MASK", "TMC4331_OLB_MASK"], [0, 0, 1, "c.TMC4331_OLB_SHIFT", "TMC4331_OLB_SHIFT"], [0, 0, 1, "c.TMC4331_OLB_SHIFT", "TMC4331_OLB_SHIFT"], [0, 0, 1, "c.TMC4331_OPERATION_MODE_MASK", "TMC4331_OPERATION_MODE_MASK"], [0, 0, 1, "c.TMC4331_OPERATION_MODE_MASK", "TMC4331_OPERATION_MODE_MASK"], [0, 0, 1, "c.TMC4331_OPERATION_MODE_SHIFT", "TMC4331_OPERATION_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_OPERATION_MODE_SHIFT", "TMC4331_OPERATION_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_OTPW_MASK", "TMC4331_OTPW_MASK"], [0, 0, 1, "c.TMC4331_OTPW_MASK", "TMC4331_OTPW_MASK"], [0, 0, 1, "c.TMC4331_OTPW_SHIFT", "TMC4331_OTPW_SHIFT"], [0, 0, 1, "c.TMC4331_OTPW_SHIFT", "TMC4331_OTPW_SHIFT"], [0, 0, 1, "c.TMC4331_OT_MASK", "TMC4331_OT_MASK"], [0, 0, 1, "c.TMC4331_OT_MASK", "TMC4331_OT_MASK"], [0, 0, 1, "c.TMC4331_OT_SHIFT", "TMC4331_OT_SHIFT"], [0, 0, 1, "c.TMC4331_OT_SHIFT", "TMC4331_OT_SHIFT"], [0, 0, 1, "c.TMC4331_PIPELINE_EN0_MASK", "TMC4331_PIPELINE_EN0_MASK"], [0, 0, 1, "c.TMC4331_PIPELINE_EN0_SHIFT", "TMC4331_PIPELINE_EN0_SHIFT"], [0, 0, 1, "c.TMC4331_PIPELINE_EN1_MASK", "TMC4331_PIPELINE_EN1_MASK"], [0, 0, 1, "c.TMC4331_PIPELINE_EN1_SHIFT", "TMC4331_PIPELINE_EN1_SHIFT"], [0, 0, 1, "c.TMC4331_PIPELINE_EN2_MASK", "TMC4331_PIPELINE_EN2_MASK"], [0, 0, 1, "c.TMC4331_PIPELINE_EN2_SHIFT", "TMC4331_PIPELINE_EN2_SHIFT"], [0, 0, 1, "c.TMC4331_PIPELINE_EN3_MASK", "TMC4331_PIPELINE_EN3_MASK"], [0, 0, 1, "c.TMC4331_PIPELINE_EN3_SHIFT", "TMC4331_PIPELINE_EN3_SHIFT"], [0, 0, 1, "c.TMC4331_POLLING_REG_GSTAT_MASK", "TMC4331_POLLING_REG_GSTAT_MASK"], [0, 0, 1, "c.TMC4331_POLLING_REG_GSTAT_MASK", "TMC4331_POLLING_REG_GSTAT_MASK"], [0, 0, 1, "c.TMC4331_POLLING_REG_GSTAT_SHIFT", "TMC4331_POLLING_REG_GSTAT_SHIFT"], [0, 0, 1, "c.TMC4331_POLLING_REG_GSTAT_SHIFT", "TMC4331_POLLING_REG_GSTAT_SHIFT"], [0, 0, 1, "c.TMC4331_POLLING_REG_LOST_STEPS_MASK", "TMC4331_POLLING_REG_LOST_STEPS_MASK"], [0, 0, 1, "c.TMC4331_POLLING_REG_LOST_STEPS_MASK", "TMC4331_POLLING_REG_LOST_STEPS_MASK"], [0, 0, 1, "c.TMC4331_POLLING_REG_LOST_STEPS_SHIFT", "TMC4331_POLLING_REG_LOST_STEPS_SHIFT"], [0, 0, 1, "c.TMC4331_POLLING_REG_LOST_STEPS_SHIFT", "TMC4331_POLLING_REG_LOST_STEPS_SHIFT"], [0, 0, 1, "c.TMC4331_POLLING_REG_PWM_SCALE_MASK", "TMC4331_POLLING_REG_PWM_SCALE_MASK"], [0, 0, 1, "c.TMC4331_POLLING_REG_PWM_SCALE_MASK", "TMC4331_POLLING_REG_PWM_SCALE_MASK"], [0, 0, 1, "c.TMC4331_POLLING_REG_PWM_SCALE_SHIFT", "TMC4331_POLLING_REG_PWM_SCALE_SHIFT"], [0, 0, 1, "c.TMC4331_POLLING_REG_PWM_SCALE_SHIFT", "TMC4331_POLLING_REG_PWM_SCALE_SHIFT"], [0, 0, 1, "c.TMC4331_POLLING_REG_WR", "TMC4331_POLLING_REG_WR"], [0, 0, 1, "c.TMC4331_POLLING_STATUS_MASK", "TMC4331_POLLING_STATUS_MASK"], [0, 0, 1, "c.TMC4331_POLLING_STATUS_MASK", "TMC4331_POLLING_STATUS_MASK"], [0, 0, 1, "c.TMC4331_POLLING_STATUS_RD", "TMC4331_POLLING_STATUS_RD"], [0, 0, 1, "c.TMC4331_POLLING_STATUS_SHIFT", "TMC4331_POLLING_STATUS_SHIFT"], [0, 0, 1, "c.TMC4331_POLLING_STATUS_SHIFT", "TMC4331_POLLING_STATUS_SHIFT"], [0, 0, 1, "c.TMC4331_POLL_BLOCK_EXP_MASK", "TMC4331_POLL_BLOCK_EXP_MASK"], [0, 0, 1, "c.TMC4331_POLL_BLOCK_EXP_MASK", "TMC4331_POLL_BLOCK_EXP_MASK"], [0, 0, 1, "c.TMC4331_POLL_BLOCK_EXP_MASK", "TMC4331_POLL_BLOCK_EXP_MASK"], [0, 0, 1, "c.TMC4331_POLL_BLOCK_EXP_SHIFT", "TMC4331_POLL_BLOCK_EXP_SHIFT"], [0, 0, 1, "c.TMC4331_POLL_BLOCK_EXP_SHIFT", "TMC4331_POLL_BLOCK_EXP_SHIFT"], [0, 0, 1, "c.TMC4331_POLL_BLOCK_EXP_SHIFT", "TMC4331_POLL_BLOCK_EXP_SHIFT"], [0, 0, 1, "c.TMC4331_POL_DIR_IN_MASK", "TMC4331_POL_DIR_IN_MASK"], [0, 0, 1, "c.TMC4331_POL_DIR_IN_SHIFT", "TMC4331_POL_DIR_IN_SHIFT"], [0, 0, 1, "c.TMC4331_POL_DIR_OUT_MASK", "TMC4331_POL_DIR_OUT_MASK"], [0, 0, 1, "c.TMC4331_POL_DIR_OUT_SHIFT", "TMC4331_POL_DIR_OUT_SHIFT"], [0, 0, 1, "c.TMC4331_POL_START_SIGNAL_MASK", "TMC4331_POL_START_SIGNAL_MASK"], [0, 0, 1, "c.TMC4331_POL_START_SIGNAL_SHIFT", "TMC4331_POL_START_SIGNAL_SHIFT"], [0, 0, 1, "c.TMC4331_POL_STOP_LEFT_MASK", "TMC4331_POL_STOP_LEFT_MASK"], [0, 0, 1, "c.TMC4331_POL_STOP_LEFT_SHIFT", "TMC4331_POL_STOP_LEFT_SHIFT"], [0, 0, 1, "c.TMC4331_POL_STOP_RIGHT_MASK", "TMC4331_POL_STOP_RIGHT_MASK"], [0, 0, 1, "c.TMC4331_POL_STOP_RIGHT_SHIFT", "TMC4331_POL_STOP_RIGHT_SHIFT"], [0, 0, 1, "c.TMC4331_POS_COMP", "TMC4331_POS_COMP"], [0, 0, 1, "c.TMC4331_POS_COMP_MASK", "TMC4331_POS_COMP_MASK"], [0, 0, 1, "c.TMC4331_POS_COMP_OUTPUT_MASK", "TMC4331_POS_COMP_OUTPUT_MASK"], [0, 0, 1, "c.TMC4331_POS_COMP_OUTPUT_SHIFT", "TMC4331_POS_COMP_OUTPUT_SHIFT"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_F_MASK", "TMC4331_POS_COMP_REACHED_F_MASK"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_F_SHIFT", "TMC4331_POS_COMP_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_MASK", "TMC4331_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_MASK", "TMC4331_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_MASK", "TMC4331_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_MASK", "TMC4331_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_SHIFT", "TMC4331_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_SHIFT", "TMC4331_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_SHIFT", "TMC4331_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_POS_COMP_REACHED_SHIFT", "TMC4331_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_POS_COMP_SHIFT", "TMC4331_POS_COMP_SHIFT"], [0, 0, 1, "c.TMC4331_PWM_AMPL_MASK", "TMC4331_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC4331_PWM_AMPL_SHIFT", "TMC4331_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC4331_PWM_FREQ", "TMC4331_PWM_FREQ"], [0, 0, 1, "c.TMC4331_PWM_FREQ_MASK", "TMC4331_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC4331_PWM_FREQ_SHIFT", "TMC4331_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC4331_PWM_OUT_EN_MASK", "TMC4331_PWM_OUT_EN_MASK"], [0, 0, 1, "c.TMC4331_PWM_OUT_EN_SHIFT", "TMC4331_PWM_OUT_EN_SHIFT"], [0, 0, 1, "c.TMC4331_PWM_PHASE_SHFT_EN_MASK", "TMC4331_PWM_PHASE_SHFT_EN_MASK"], [0, 0, 1, "c.TMC4331_PWM_PHASE_SHFT_EN_SHIFT", "TMC4331_PWM_PHASE_SHFT_EN_SHIFT"], [0, 0, 1, "c.TMC4331_PWM_SCALE_EN_MASK", "TMC4331_PWM_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4331_PWM_SCALE_EN_SHIFT", "TMC4331_PWM_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4331_PWM_VMAX", "TMC4331_PWM_VMAX"], [0, 0, 1, "c.TMC4331_PWM_VMAX_MASK", "TMC4331_PWM_VMAX_MASK"], [0, 0, 1, "c.TMC4331_PWM_VMAX_SHIFT", "TMC4331_PWM_VMAX_SHIFT"], [0, 0, 1, "c.TMC4331_RAMPMODE", "TMC4331_RAMPMODE"], [0, 0, 1, "c.TMC4331_RAMPMODE_POS_HOLD", "TMC4331_RAMPMODE_POS_HOLD"], [0, 0, 1, "c.TMC4331_RAMPMODE_POS_SSHAPE", "TMC4331_RAMPMODE_POS_SSHAPE"], [0, 0, 1, "c.TMC4331_RAMPMODE_POS_TRAPEZ", "TMC4331_RAMPMODE_POS_TRAPEZ"], [0, 0, 1, "c.TMC4331_RAMPMODE_VEL_HOLD", "TMC4331_RAMPMODE_VEL_HOLD"], [0, 0, 1, "c.TMC4331_RAMPMODE_VEL_SSHAPE", "TMC4331_RAMPMODE_VEL_SSHAPE"], [0, 0, 1, "c.TMC4331_RAMPMODE_VEL_TRAPEZ", "TMC4331_RAMPMODE_VEL_TRAPEZ"], [0, 0, 1, "c.TMC4331_RAMP_HOLD", "TMC4331_RAMP_HOLD"], [0, 0, 1, "c.TMC4331_RAMP_HOLD", "TMC4331_RAMP_HOLD"], [0, 0, 1, "c.TMC4331_RAMP_POSITION", "TMC4331_RAMP_POSITION"], [0, 0, 1, "c.TMC4331_RAMP_PROFILE_MASK", "TMC4331_RAMP_PROFILE_MASK"], [0, 0, 1, "c.TMC4331_RAMP_PROFILE_MASK", "TMC4331_RAMP_PROFILE_MASK"], [0, 0, 1, "c.TMC4331_RAMP_PROFILE_SHIFT", "TMC4331_RAMP_PROFILE_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_PROFILE_SHIFT", "TMC4331_RAMP_PROFILE_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_SSHAPE", "TMC4331_RAMP_SSHAPE"], [0, 0, 1, "c.TMC4331_RAMP_STATE_00_MASK", "TMC4331_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_00_MASK", "TMC4331_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_00_MASK", "TMC4331_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_00_MASK", "TMC4331_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_00_SHIFT", "TMC4331_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_00_SHIFT", "TMC4331_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_00_SHIFT", "TMC4331_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_00_SHIFT", "TMC4331_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_01_MASK", "TMC4331_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_01_MASK", "TMC4331_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_01_MASK", "TMC4331_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_01_MASK", "TMC4331_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_01_SHIFT", "TMC4331_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_01_SHIFT", "TMC4331_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_01_SHIFT", "TMC4331_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_01_SHIFT", "TMC4331_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_10_MASK", "TMC4331_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_10_MASK", "TMC4331_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_10_MASK", "TMC4331_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_10_MASK", "TMC4331_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_10_SHIFT", "TMC4331_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_10_SHIFT", "TMC4331_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_10_SHIFT", "TMC4331_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_10_SHIFT", "TMC4331_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_STATE_F_MASK", "TMC4331_RAMP_STATE_F_MASK"], [0, 0, 1, "c.TMC4331_RAMP_STATE_F_SHIFT", "TMC4331_RAMP_STATE_F_SHIFT"], [0, 0, 1, "c.TMC4331_RAMP_TRAPEZ", "TMC4331_RAMP_TRAPEZ"], [0, 0, 1, "c.TMC4331_REFCONF_CIRCULAR", "TMC4331_REFCONF_CIRCULAR"], [0, 0, 1, "c.TMC4331_REFCONF_CIRCULAR_ENC_EN", "TMC4331_REFCONF_CIRCULAR_ENC_EN"], [0, 0, 1, "c.TMC4331_REFCONF_DRV_AFTER_STALL", "TMC4331_REFCONF_DRV_AFTER_STALL"], [0, 0, 1, "c.TMC4331_REFCONF_INV_STOP_DIR", "TMC4331_REFCONF_INV_STOP_DIR"], [0, 0, 1, "c.TMC4331_REFCONF_POL_STOP_LEFT", "TMC4331_REFCONF_POL_STOP_LEFT"], [0, 0, 1, "c.TMC4331_REFCONF_POL_STOP_RIGHT", "TMC4331_REFCONF_POL_STOP_RIGHT"], [0, 0, 1, "c.TMC4331_REFCONF_SOFT_STOP_EN", "TMC4331_REFCONF_SOFT_STOP_EN"], [0, 0, 1, "c.TMC4331_REFCONF_STOP_LEFT_EN", "TMC4331_REFCONF_STOP_LEFT_EN"], [0, 0, 1, "c.TMC4331_REFCONF_STOP_ON_STALL", "TMC4331_REFCONF_STOP_ON_STALL"], [0, 0, 1, "c.TMC4331_REFCONF_STOP_RIGHT_EN", "TMC4331_REFCONF_STOP_RIGHT_EN"], [0, 0, 1, "c.TMC4331_REFCONF_VIRT_LEFT_LIM_EN", "TMC4331_REFCONF_VIRT_LEFT_LIM_EN"], [0, 0, 1, "c.TMC4331_REFCONF_VIRT_RIGHT_LIM_EN", "TMC4331_REFCONF_VIRT_RIGHT_LIM_EN"], [0, 0, 1, "c.TMC4331_REFCONF_VIRT_STOP_HARD", "TMC4331_REFCONF_VIRT_STOP_HARD"], [0, 0, 1, "c.TMC4331_REFCONF_VIRT_STOP_LINEAR", "TMC4331_REFCONF_VIRT_STOP_LINEAR"], [0, 0, 1, "c.TMC4331_REFERENCE_CONF", "TMC4331_REFERENCE_CONF"], [0, 0, 1, "c.TMC4331_REGISTER_COUNT", "TMC4331_REGISTER_COUNT"], [0, 0, 1, "c.TMC4331_RESET_REG", "TMC4331_RESET_REG"], [0, 0, 1, "c.TMC4331_RESET_REG_MASK", "TMC4331_RESET_REG_MASK"], [0, 0, 1, "c.TMC4331_RESET_REG_SHIFT", "TMC4331_RESET_REG_SHIFT"], [0, 0, 1, "c.TMC4331_REVERSE_MOTOR_DIR_MASK", "TMC4331_REVERSE_MOTOR_DIR_MASK"], [0, 0, 1, "c.TMC4331_REVERSE_MOTOR_DIR_SHIFT", "TMC4331_REVERSE_MOTOR_DIR_SHIFT"], [0, 0, 1, "c.TMC4331_REV_CNT_MASK", "TMC4331_REV_CNT_MASK"], [0, 0, 1, "c.TMC4331_REV_CNT_RD", "TMC4331_REV_CNT_RD"], [0, 0, 1, "c.TMC4331_REV_CNT_SHIFT", "TMC4331_REV_CNT_SHIFT"], [0, 0, 1, "c.TMC4331_RST_EV_MASK", "TMC4331_RST_EV_MASK"], [0, 0, 1, "c.TMC4331_RST_EV_MASK", "TMC4331_RST_EV_MASK"], [0, 0, 1, "c.TMC4331_RST_EV_MASK", "TMC4331_RST_EV_MASK"], [0, 0, 1, "c.TMC4331_RST_EV_MASK", "TMC4331_RST_EV_MASK"], [0, 0, 1, "c.TMC4331_RST_EV_SHIFT", "TMC4331_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4331_RST_EV_SHIFT", "TMC4331_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4331_RST_EV_SHIFT", "TMC4331_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4331_RST_EV_SHIFT", "TMC4331_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4331_S2GA_MASK", "TMC4331_S2GA_MASK"], [0, 0, 1, "c.TMC4331_S2GA_SHIFT", "TMC4331_S2GA_SHIFT"], [0, 0, 1, "c.TMC4331_S2GB_MASK", "TMC4331_S2GB_MASK"], [0, 0, 1, "c.TMC4331_S2GB_SHIFT", "TMC4331_S2GB_SHIFT"], [0, 0, 1, "c.TMC4331_SCALEVAL_BOOST", "TMC4331_SCALEVAL_BOOST"], [0, 0, 1, "c.TMC4331_SCALEVAL_DRV1", "TMC4331_SCALEVAL_DRV1"], [0, 0, 1, "c.TMC4331_SCALEVAL_DRV2", "TMC4331_SCALEVAL_DRV2"], [0, 0, 1, "c.TMC4331_SCALEVAL_HOLD", "TMC4331_SCALEVAL_HOLD"], [0, 0, 1, "c.TMC4331_SCALE_PARAM_MASK", "TMC4331_SCALE_PARAM_MASK"], [0, 0, 1, "c.TMC4331_SCALE_PARAM_RD", "TMC4331_SCALE_PARAM_RD"], [0, 0, 1, "c.TMC4331_SCALE_PARAM_SHIFT", "TMC4331_SCALE_PARAM_SHIFT"], [0, 0, 1, "c.TMC4331_SCALE_VALE_TRANSFER_EN_MASK", "TMC4331_SCALE_VALE_TRANSFER_EN_MASK"], [0, 0, 1, "c.TMC4331_SCALE_VALE_TRANSFER_EN_MASK", "TMC4331_SCALE_VALE_TRANSFER_EN_MASK"], [0, 0, 1, "c.TMC4331_SCALE_VALE_TRANSFER_EN_SHIFT", "TMC4331_SCALE_VALE_TRANSFER_EN_SHIFT"], [0, 0, 1, "c.TMC4331_SCALE_VALE_TRANSFER_EN_SHIFT", "TMC4331_SCALE_VALE_TRANSFER_EN_SHIFT"], [0, 0, 1, "c.TMC4331_SCALE_VALUES", "TMC4331_SCALE_VALUES"], [0, 0, 1, "c.TMC4331_SCK_LOW_BEFORE_CSN_MASK", "TMC4331_SCK_LOW_BEFORE_CSN_MASK"], [0, 0, 1, "c.TMC4331_SCK_LOW_BEFORE_CSN_MASK", "TMC4331_SCK_LOW_BEFORE_CSN_MASK"], [0, 0, 1, "c.TMC4331_SCK_LOW_BEFORE_CSN_SHIFT", "TMC4331_SCK_LOW_BEFORE_CSN_SHIFT"], [0, 0, 1, "c.TMC4331_SCK_LOW_BEFORE_CSN_SHIFT", "TMC4331_SCK_LOW_BEFORE_CSN_SHIFT"], [0, 0, 1, "c.TMC4331_SDIN_MODE_MASK", "TMC4331_SDIN_MODE_MASK"], [0, 0, 1, "c.TMC4331_SDIN_MODE_SHIFT", "TMC4331_SDIN_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_SD_INDIRECT_CONTROL_MASK", "TMC4331_SD_INDIRECT_CONTROL_MASK"], [0, 0, 1, "c.TMC4331_SD_INDIRECT_CONTROL_SHIFT", "TMC4331_SD_INDIRECT_CONTROL_SHIFT"], [0, 0, 1, "c.TMC4331_SEC_DRIVE_CURRENT_SCALE_EN_MASK", "TMC4331_SEC_DRIVE_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4331_SEC_DRIVE_CURRENT_SCALE_EN_SHIFT", "TMC4331_SEC_DRIVE_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4331_SG_MASK", "TMC4331_SG_MASK"], [0, 0, 1, "c.TMC4331_SG_MASK", "TMC4331_SG_MASK"], [0, 0, 1, "c.TMC4331_SG_SHIFT", "TMC4331_SG_SHIFT"], [0, 0, 1, "c.TMC4331_SG_SHIFT", "TMC4331_SG_SHIFT"], [0, 0, 1, "c.TMC4331_SHADOW_MISS_CNT_MASK", "TMC4331_SHADOW_MISS_CNT_MASK"], [0, 0, 1, "c.TMC4331_SHADOW_MISS_CNT_SHIFT", "TMC4331_SHADOW_MISS_CNT_SHIFT"], [0, 0, 1, "c.TMC4331_SHADOW_OPTION_MASK", "TMC4331_SHADOW_OPTION_MASK"], [0, 0, 1, "c.TMC4331_SHADOW_OPTION_SHIFT", "TMC4331_SHADOW_OPTION_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG0", "TMC4331_SH_REG0"], [0, 0, 1, "c.TMC4331_SH_REG0_VMAX_MASK", "TMC4331_SH_REG0_VMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG0_VMAX_SHIFT", "TMC4331_SH_REG0_VMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG1", "TMC4331_SH_REG1"], [0, 0, 1, "c.TMC4331_SH_REG10", "TMC4331_SH_REG10"], [0, 0, 1, "c.TMC4331_SH_REG10_ASTART_MASK", "TMC4331_SH_REG10_ASTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG10_ASTART_MASK", "TMC4331_SH_REG10_ASTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG10_ASTART_SHIFT", "TMC4331_SH_REG10_ASTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG10_ASTART_SHIFT", "TMC4331_SH_REG10_ASTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG10_BOW1_MASK", "TMC4331_SH_REG10_BOW1_MASK"], [0, 0, 1, "c.TMC4331_SH_REG10_BOW1_MASK", "TMC4331_SH_REG10_BOW1_MASK"], [0, 0, 1, "c.TMC4331_SH_REG10_BOW1_SHIFT", "TMC4331_SH_REG10_BOW1_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG10_BOW1_SHIFT", "TMC4331_SH_REG10_BOW1_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG10_BOW3_MASK", "TMC4331_SH_REG10_BOW3_MASK"], [0, 0, 1, "c.TMC4331_SH_REG10_BOW3_MASK", "TMC4331_SH_REG10_BOW3_MASK"], [0, 0, 1, "c.TMC4331_SH_REG10_BOW3_SHIFT", "TMC4331_SH_REG10_BOW3_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG10_BOW3_SHIFT", "TMC4331_SH_REG10_BOW3_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG11", "TMC4331_SH_REG11"], [0, 0, 1, "c.TMC4331_SH_REG11_BOW2_MASK", "TMC4331_SH_REG11_BOW2_MASK"], [0, 0, 1, "c.TMC4331_SH_REG11_BOW2_MASK", "TMC4331_SH_REG11_BOW2_MASK"], [0, 0, 1, "c.TMC4331_SH_REG11_BOW2_SHIFT", "TMC4331_SH_REG11_BOW2_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG11_BOW2_SHIFT", "TMC4331_SH_REG11_BOW2_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG11_BOW4_MASK", "TMC4331_SH_REG11_BOW4_MASK"], [0, 0, 1, "c.TMC4331_SH_REG11_BOW4_MASK", "TMC4331_SH_REG11_BOW4_MASK"], [0, 0, 1, "c.TMC4331_SH_REG11_BOW4_SHIFT", "TMC4331_SH_REG11_BOW4_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG11_BOW4_SHIFT", "TMC4331_SH_REG11_BOW4_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG11_DFINAL_MASK", "TMC4331_SH_REG11_DFINAL_MASK"], [0, 0, 1, "c.TMC4331_SH_REG11_DFINAL_MASK", "TMC4331_SH_REG11_DFINAL_MASK"], [0, 0, 1, "c.TMC4331_SH_REG11_DFINAL_SHIFT", "TMC4331_SH_REG11_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG11_DFINAL_SHIFT", "TMC4331_SH_REG11_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG12", "TMC4331_SH_REG12"], [0, 0, 1, "c.TMC4331_SH_REG12_BOW3_MASK", "TMC4331_SH_REG12_BOW3_MASK"], [0, 0, 1, "c.TMC4331_SH_REG12_BOW3_MASK", "TMC4331_SH_REG12_BOW3_MASK"], [0, 0, 1, "c.TMC4331_SH_REG12_BOW3_SHIFT", "TMC4331_SH_REG12_BOW3_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG12_BOW3_SHIFT", "TMC4331_SH_REG12_BOW3_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG12_VBREAK_MASK", "TMC4331_SH_REG12_VBREAK_MASK"], [0, 0, 1, "c.TMC4331_SH_REG12_VBREAK_SHIFT", "TMC4331_SH_REG12_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG13", "TMC4331_SH_REG13"], [0, 0, 1, "c.TMC4331_SH_REG13_BOW4_MASK", "TMC4331_SH_REG13_BOW4_MASK"], [0, 0, 1, "c.TMC4331_SH_REG13_BOW4_MASK", "TMC4331_SH_REG13_BOW4_MASK"], [0, 0, 1, "c.TMC4331_SH_REG13_BOW4_SHIFT", "TMC4331_SH_REG13_BOW4_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG13_BOW4_SHIFT", "TMC4331_SH_REG13_BOW4_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG13_VSTART_MASK", "TMC4331_SH_REG13_VSTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG13_VSTART_SHIFT", "TMC4331_SH_REG13_VSTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG13_VSTOP_MASK", "TMC4331_SH_REG13_VSTOP_MASK"], [0, 0, 1, "c.TMC4331_SH_REG13_VSTOP_SHIFT", "TMC4331_SH_REG13_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG1_AMAX_MASK", "TMC4331_SH_REG1_AMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG1_AMAX_MASK", "TMC4331_SH_REG1_AMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG1_AMAX_SHIFT", "TMC4331_SH_REG1_AMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG1_AMAX_SHIFT", "TMC4331_SH_REG1_AMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG2", "TMC4331_SH_REG2"], [0, 0, 1, "c.TMC4331_SH_REG2_DMAX_MASK", "TMC4331_SH_REG2_DMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG2_DMAX_MASK", "TMC4331_SH_REG2_DMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG2_DMAX_SHIFT", "TMC4331_SH_REG2_DMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG2_DMAX_SHIFT", "TMC4331_SH_REG2_DMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG3", "TMC4331_SH_REG3"], [0, 0, 1, "c.TMC4331_SH_REG3_ASTART_MASK", "TMC4331_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG3_ASTART_MASK", "TMC4331_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG3_ASTART_MASK", "TMC4331_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG3_ASTART_MASK", "TMC4331_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG3_ASTART_SHIFT", "TMC4331_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG3_ASTART_SHIFT", "TMC4331_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG3_ASTART_SHIFT", "TMC4331_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG3_ASTART_SHIFT", "TMC4331_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG3_BOW1_MASK", "TMC4331_SH_REG3_BOW1_MASK"], [0, 0, 1, "c.TMC4331_SH_REG3_BOW1_MASK", "TMC4331_SH_REG3_BOW1_MASK"], [0, 0, 1, "c.TMC4331_SH_REG3_BOW1_SHIFT", "TMC4331_SH_REG3_BOW1_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG3_BOW1_SHIFT", "TMC4331_SH_REG3_BOW1_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG4", "TMC4331_SH_REG4"], [0, 0, 1, "c.TMC4331_SH_REG4_BOW2_MASK", "TMC4331_SH_REG4_BOW2_MASK"], [0, 0, 1, "c.TMC4331_SH_REG4_BOW2_MASK", "TMC4331_SH_REG4_BOW2_MASK"], [0, 0, 1, "c.TMC4331_SH_REG4_BOW2_SHIFT", "TMC4331_SH_REG4_BOW2_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG4_BOW2_SHIFT", "TMC4331_SH_REG4_BOW2_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG4_DFINAL_MASK", "TMC4331_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4331_SH_REG4_DFINAL_MASK", "TMC4331_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4331_SH_REG4_DFINAL_MASK", "TMC4331_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4331_SH_REG4_DFINAL_MASK", "TMC4331_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4331_SH_REG4_DFINAL_SHIFT", "TMC4331_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG4_DFINAL_SHIFT", "TMC4331_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG4_DFINAL_SHIFT", "TMC4331_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG4_DFINAL_SHIFT", "TMC4331_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG5", "TMC4331_SH_REG5"], [0, 0, 1, "c.TMC4331_SH_REG5_BOW3_MASK", "TMC4331_SH_REG5_BOW3_MASK"], [0, 0, 1, "c.TMC4331_SH_REG5_BOW3_MASK", "TMC4331_SH_REG5_BOW3_MASK"], [0, 0, 1, "c.TMC4331_SH_REG5_BOW3_SHIFT", "TMC4331_SH_REG5_BOW3_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG5_BOW3_SHIFT", "TMC4331_SH_REG5_BOW3_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG5_VBREAK_MASK", "TMC4331_SH_REG5_VBREAK_MASK"], [0, 0, 1, "c.TMC4331_SH_REG5_VBREAK_MASK", "TMC4331_SH_REG5_VBREAK_MASK"], [0, 0, 1, "c.TMC4331_SH_REG5_VBREAK_SHIFT", "TMC4331_SH_REG5_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG5_VBREAK_SHIFT", "TMC4331_SH_REG5_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG6", "TMC4331_SH_REG6"], [0, 0, 1, "c.TMC4331_SH_REG6_BOW4_MASK", "TMC4331_SH_REG6_BOW4_MASK"], [0, 0, 1, "c.TMC4331_SH_REG6_BOW4_MASK", "TMC4331_SH_REG6_BOW4_MASK"], [0, 0, 1, "c.TMC4331_SH_REG6_BOW4_SHIFT", "TMC4331_SH_REG6_BOW4_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG6_BOW4_SHIFT", "TMC4331_SH_REG6_BOW4_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG6_VSTART_MASK", "TMC4331_SH_REG6_VSTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG6_VSTART_MASK", "TMC4331_SH_REG6_VSTART_MASK"], [0, 0, 1, "c.TMC4331_SH_REG6_VSTART_SHIFT", "TMC4331_SH_REG6_VSTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG6_VSTART_SHIFT", "TMC4331_SH_REG6_VSTART_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG6_VSTOP_MASK", "TMC4331_SH_REG6_VSTOP_MASK"], [0, 0, 1, "c.TMC4331_SH_REG6_VSTOP_SHIFT", "TMC4331_SH_REG6_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG7", "TMC4331_SH_REG7"], [0, 0, 1, "c.TMC4331_SH_REG7_VMAX_MASK", "TMC4331_SH_REG7_VMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG7_VMAX_SHIFT", "TMC4331_SH_REG7_VMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG7_VSTOP_MASK", "TMC4331_SH_REG7_VSTOP_MASK"], [0, 0, 1, "c.TMC4331_SH_REG7_VSTOP_SHIFT", "TMC4331_SH_REG7_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG8", "TMC4331_SH_REG8"], [0, 0, 1, "c.TMC4331_SH_REG8_AMAX_MASK", "TMC4331_SH_REG8_AMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG8_AMAX_MASK", "TMC4331_SH_REG8_AMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG8_AMAX_SHIFT", "TMC4331_SH_REG8_AMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG8_AMAX_SHIFT", "TMC4331_SH_REG8_AMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG8_BOW1_MASK", "TMC4331_SH_REG8_BOW1_MASK"], [0, 0, 1, "c.TMC4331_SH_REG8_BOW1_MASK", "TMC4331_SH_REG8_BOW1_MASK"], [0, 0, 1, "c.TMC4331_SH_REG8_BOW1_SHIFT", "TMC4331_SH_REG8_BOW1_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG8_BOW1_SHIFT", "TMC4331_SH_REG8_BOW1_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG9", "TMC4331_SH_REG9"], [0, 0, 1, "c.TMC4331_SH_REG9_BOW2_MASK", "TMC4331_SH_REG9_BOW2_MASK"], [0, 0, 1, "c.TMC4331_SH_REG9_BOW2_MASK", "TMC4331_SH_REG9_BOW2_MASK"], [0, 0, 1, "c.TMC4331_SH_REG9_BOW2_SHIFT", "TMC4331_SH_REG9_BOW2_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG9_BOW2_SHIFT", "TMC4331_SH_REG9_BOW2_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG9_DMAX_MASK", "TMC4331_SH_REG9_DMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG9_DMAX_MASK", "TMC4331_SH_REG9_DMAX_MASK"], [0, 0, 1, "c.TMC4331_SH_REG9_DMAX_SHIFT", "TMC4331_SH_REG9_DMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SH_REG9_DMAX_SHIFT", "TMC4331_SH_REG9_DMAX_SHIFT"], [0, 0, 1, "c.TMC4331_SIGN_AACT", "TMC4331_SIGN_AACT"], [0, 0, 1, "c.TMC4331_SIGN_AACT_MASK", "TMC4331_SIGN_AACT_MASK"], [0, 0, 1, "c.TMC4331_SIGN_AACT_MASK", "TMC4331_SIGN_AACT_MASK"], [0, 0, 1, "c.TMC4331_SIGN_AACT_SHIFT", "TMC4331_SIGN_AACT_SHIFT"], [0, 0, 1, "c.TMC4331_SIGN_AACT_SHIFT", "TMC4331_SIGN_AACT_SHIFT"], [0, 0, 1, "c.TMC4331_SOFT_STOP_EN_MASK", "TMC4331_SOFT_STOP_EN_MASK"], [0, 0, 1, "c.TMC4331_SOFT_STOP_EN_SHIFT", "TMC4331_SOFT_STOP_EN_SHIFT"], [0, 0, 1, "c.TMC4331_SPIOUT_CONF", "TMC4331_SPIOUT_CONF"], [0, 0, 1, "c.TMC4331_SPIOUT_COVER_DONE_NOT_FOR_CURRENT", "TMC4331_SPIOUT_COVER_DONE_NOT_FOR_CURRENT"], [0, 0, 1, "c.TMC4331_SPIOUT_COVER_ONLY", "TMC4331_SPIOUT_COVER_ONLY"], [0, 0, 1, "c.TMC4331_SPIOUT_DAC", "TMC4331_SPIOUT_DAC"], [0, 0, 1, "c.TMC4331_SPIOUT_DACADDR", "TMC4331_SPIOUT_DACADDR"], [0, 0, 1, "c.TMC4331_SPIOUT_DAC_INV", "TMC4331_SPIOUT_DAC_INV"], [0, 0, 1, "c.TMC4331_SPIOUT_DAC_MAPPED", "TMC4331_SPIOUT_DAC_MAPPED"], [0, 0, 1, "c.TMC4331_SPIOUT_DISABLE_POLLING", "TMC4331_SPIOUT_DISABLE_POLLING"], [0, 0, 1, "c.TMC4331_SPIOUT_ENABLE_SHADOW_DATAGRAMS", "TMC4331_SPIOUT_ENABLE_SHADOW_DATAGRAMS"], [0, 0, 1, "c.TMC4331_SPIOUT_MD_ALWAYS", "TMC4331_SPIOUT_MD_ALWAYS"], [0, 0, 1, "c.TMC4331_SPIOUT_MD_FALLING", "TMC4331_SPIOUT_MD_FALLING"], [0, 0, 1, "c.TMC4331_SPIOUT_MD_NO_STANDBY", "TMC4331_SPIOUT_MD_NO_STANDBY"], [0, 0, 1, "c.TMC4331_SPIOUT_MD_OFF", "TMC4331_SPIOUT_MD_OFF"], [0, 0, 1, "c.TMC4331_SPIOUT_OFF", "TMC4331_SPIOUT_OFF"], [0, 0, 1, "c.TMC4331_SPIOUT_PHASE_SHIFT", "TMC4331_SPIOUT_PHASE_SHIFT"], [0, 0, 1, "c.TMC4331_SPIOUT_POLL_BLOCK_MULTI", "TMC4331_SPIOUT_POLL_BLOCK_MULTI"], [0, 0, 1, "c.TMC4331_SPIOUT_SCALE", "TMC4331_SPIOUT_SCALE"], [0, 0, 1, "c.TMC4331_SPIOUT_SCALE_VAL_TR_EN", "TMC4331_SPIOUT_SCALE_VAL_TR_EN"], [0, 0, 1, "c.TMC4331_SPIOUT_SINLUT", "TMC4331_SPIOUT_SINLUT"], [0, 0, 1, "c.TMC4331_SPIOUT_STALL_FLAG", "TMC4331_SPIOUT_STALL_FLAG"], [0, 0, 1, "c.TMC4331_SPIOUT_STDBY_ON_STALL", "TMC4331_SPIOUT_STDBY_ON_STALL"], [0, 0, 1, "c.TMC4331_SPIOUT_THREE_PHASE_EN", "TMC4331_SPIOUT_THREE_PHASE_EN"], [0, 0, 1, "c.TMC4331_SPIOUT_TMC21xx", "TMC4331_SPIOUT_TMC21xx"], [0, 0, 1, "c.TMC4331_SPIOUT_TMC21xx_SD", "TMC4331_SPIOUT_TMC21xx_SD"], [0, 0, 1, "c.TMC4331_SPIOUT_TMC23x", "TMC4331_SPIOUT_TMC23x"], [0, 0, 1, "c.TMC4331_SPIOUT_TMC24x", "TMC4331_SPIOUT_TMC24x"], [0, 0, 1, "c.TMC4331_SPIOUT_TMC26x_389", "TMC4331_SPIOUT_TMC26x_389"], [0, 0, 1, "c.TMC4331_SPIOUT_TMC26x_389_SD", "TMC4331_SPIOUT_TMC26x_389_SD"], [0, 0, 1, "c.TMC4331_SPI_OUTPUT_FORMAT_MASK", "TMC4331_SPI_OUTPUT_FORMAT_MASK"], [0, 0, 1, "c.TMC4331_SPI_OUTPUT_FORMAT_SHIFT", "TMC4331_SPI_OUTPUT_FORMAT_SHIFT"], [0, 0, 1, "c.TMC4331_SPI_OUT_HIGH_TIME_MASK", "TMC4331_SPI_OUT_HIGH_TIME_MASK"], [0, 0, 1, "c.TMC4331_SPI_OUT_HIGH_TIME_SHIFT", "TMC4331_SPI_OUT_HIGH_TIME_SHIFT"], [0, 0, 1, "c.TMC4331_SPI_OUT_LOW_TIME_MASK", "TMC4331_SPI_OUT_LOW_TIME_MASK"], [0, 0, 1, "c.TMC4331_SPI_OUT_LOW_TIME_SHIFT", "TMC4331_SPI_OUT_LOW_TIME_SHIFT"], [0, 0, 1, "c.TMC4331_SPI_STATUS_SELECTION", "TMC4331_SPI_STATUS_SELECTION"], [0, 0, 1, "c.TMC4331_SPI_SWITCH_VEL", "TMC4331_SPI_SWITCH_VEL"], [0, 0, 1, "c.TMC4331_SPI_SWITCH_VEL_MASK", "TMC4331_SPI_SWITCH_VEL_MASK"], [0, 0, 1, "c.TMC4331_SPI_SWITCH_VEL_SHIFT", "TMC4331_SPI_SWITCH_VEL_SHIFT"], [0, 0, 1, "c.TMC4331_SR_REF_MASK", "TMC4331_SR_REF_MASK"], [0, 0, 1, "c.TMC4331_SR_REF_SHIFT", "TMC4331_SR_REF_SHIFT"], [0, 0, 1, "c.TMC4331_SR_SD_IN_MASK", "TMC4331_SR_SD_IN_MASK"], [0, 0, 1, "c.TMC4331_SR_SD_IN_SHIFT", "TMC4331_SR_SD_IN_SHIFT"], [0, 0, 1, "c.TMC4331_SR_S_MASK", "TMC4331_SR_S_MASK"], [0, 0, 1, "c.TMC4331_SR_S_SHIFT", "TMC4331_SR_S_SHIFT"], [0, 0, 1, "c.TMC4331_STALL_FLAG_INSTEAD_OF_UV_EN_MASK", "TMC4331_STALL_FLAG_INSTEAD_OF_UV_EN_MASK"], [0, 0, 1, "c.TMC4331_STALL_FLAG_INSTEAD_OF_UV_EN_SHIFT", "TMC4331_STALL_FLAG_INSTEAD_OF_UV_EN_SHIFT"], [0, 0, 1, "c.TMC4331_STALL_LOAD_LIMIT", "TMC4331_STALL_LOAD_LIMIT"], [0, 0, 1, "c.TMC4331_STALL_LOAD_LIMIT_MASK", "TMC4331_STALL_LOAD_LIMIT_MASK"], [0, 0, 1, "c.TMC4331_STALL_LOAD_LIMIT_SHIFT", "TMC4331_STALL_LOAD_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4331_START_CONF", "TMC4331_START_CONF"], [0, 0, 1, "c.TMC4331_START_DELAY", "TMC4331_START_DELAY"], [0, 0, 1, "c.TMC4331_START_DELAY_MASK", "TMC4331_START_DELAY_MASK"], [0, 0, 1, "c.TMC4331_START_DELAY_SHIFT", "TMC4331_START_DELAY_SHIFT"], [0, 0, 1, "c.TMC4331_START_EN0_MASK", "TMC4331_START_EN0_MASK"], [0, 0, 1, "c.TMC4331_START_EN0_SHIFT", "TMC4331_START_EN0_SHIFT"], [0, 0, 1, "c.TMC4331_START_EN1_MASK", "TMC4331_START_EN1_MASK"], [0, 0, 1, "c.TMC4331_START_EN1_SHIFT", "TMC4331_START_EN1_SHIFT"], [0, 0, 1, "c.TMC4331_START_EN2_MASK", "TMC4331_START_EN2_MASK"], [0, 0, 1, "c.TMC4331_START_EN2_SHIFT", "TMC4331_START_EN2_SHIFT"], [0, 0, 1, "c.TMC4331_START_EN3_MASK", "TMC4331_START_EN3_MASK"], [0, 0, 1, "c.TMC4331_START_EN3_SHIFT", "TMC4331_START_EN3_SHIFT"], [0, 0, 1, "c.TMC4331_START_EN4_MASK", "TMC4331_START_EN4_MASK"], [0, 0, 1, "c.TMC4331_START_EN4_SHIFT", "TMC4331_START_EN4_SHIFT"], [0, 0, 1, "c.TMC4331_START_HOME_TRACKING_MASK", "TMC4331_START_HOME_TRACKING_MASK"], [0, 0, 1, "c.TMC4331_START_HOME_TRACKING_SHIFT", "TMC4331_START_HOME_TRACKING_SHIFT"], [0, 0, 1, "c.TMC4331_START_OUT_ADD", "TMC4331_START_OUT_ADD"], [0, 0, 1, "c.TMC4331_START_OUT_ADD_MASK", "TMC4331_START_OUT_ADD_MASK"], [0, 0, 1, "c.TMC4331_START_OUT_ADD_SHIFT", "TMC4331_START_OUT_ADD_SHIFT"], [0, 0, 1, "c.TMC4331_START_SIN90_120_MASK", "TMC4331_START_SIN90_120_MASK"], [0, 0, 1, "c.TMC4331_START_SIN90_120_SHIFT", "TMC4331_START_SIN90_120_SHIFT"], [0, 0, 1, "c.TMC4331_START_SIN90_120_WR", "TMC4331_START_SIN90_120_WR"], [0, 0, 1, "c.TMC4331_START_SIN_MASK", "TMC4331_START_SIN_MASK"], [0, 0, 1, "c.TMC4331_START_SIN_SHIFT", "TMC4331_START_SIN_SHIFT"], [0, 0, 1, "c.TMC4331_START_SIN_WR", "TMC4331_START_SIN_WR"], [0, 0, 1, "c.TMC4331_STATUS", "TMC4331_STATUS"], [0, 0, 1, "c.TMC4331_STDBY_CLK_PIN_ASSIGNMENT_MASK", "TMC4331_STDBY_CLK_PIN_ASSIGNMENT_MASK"], [0, 0, 1, "c.TMC4331_STDBY_CLK_PIN_ASSIGNMENT_SHIFT", "TMC4331_STDBY_CLK_PIN_ASSIGNMENT_SHIFT"], [0, 0, 1, "c.TMC4331_STDBY_DELAY", "TMC4331_STDBY_DELAY"], [0, 0, 1, "c.TMC4331_STDBY_DELAY_MASK", "TMC4331_STDBY_DELAY_MASK"], [0, 0, 1, "c.TMC4331_STDBY_DELAY_SHIFT", "TMC4331_STDBY_DELAY_SHIFT"], [0, 0, 1, "c.TMC4331_STDBY_ON_STALL_FOR_24X_MASK", "TMC4331_STDBY_ON_STALL_FOR_24X_MASK"], [0, 0, 1, "c.TMC4331_STDBY_ON_STALL_FOR_24X_SHIFT", "TMC4331_STDBY_ON_STALL_FOR_24X_SHIFT"], [0, 0, 1, "c.TMC4331_STEP_CONF", "TMC4331_STEP_CONF"], [0, 0, 1, "c.TMC4331_STEP_INACTIVE_POL_MASK", "TMC4331_STEP_INACTIVE_POL_MASK"], [0, 0, 1, "c.TMC4331_STEP_INACTIVE_POL_SHIFT", "TMC4331_STEP_INACTIVE_POL_SHIFT"], [0, 0, 1, "c.TMC4331_STOPL_ACTIVE_F_MASK", "TMC4331_STOPL_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4331_STOPL_ACTIVE_F_SHIFT", "TMC4331_STOPL_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4331_STOPL_EVENT_MASK", "TMC4331_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4331_STOPL_EVENT_MASK", "TMC4331_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4331_STOPL_EVENT_MASK", "TMC4331_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4331_STOPL_EVENT_MASK", "TMC4331_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4331_STOPL_EVENT_SHIFT", "TMC4331_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_STOPL_EVENT_SHIFT", "TMC4331_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_STOPL_EVENT_SHIFT", "TMC4331_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_STOPL_EVENT_SHIFT", "TMC4331_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_STOPR_ACTIVE_F_MASK", "TMC4331_STOPR_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4331_STOPR_ACTIVE_F_SHIFT", "TMC4331_STOPR_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4331_STOPR_EVENT_MASK", "TMC4331_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4331_STOPR_EVENT_MASK", "TMC4331_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4331_STOPR_EVENT_MASK", "TMC4331_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4331_STOPR_EVENT_MASK", "TMC4331_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4331_STOPR_EVENT_SHIFT", "TMC4331_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_STOPR_EVENT_SHIFT", "TMC4331_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_STOPR_EVENT_SHIFT", "TMC4331_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_STOPR_EVENT_SHIFT", "TMC4331_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4331_STOP_LEFT_EN_MASK", "TMC4331_STOP_LEFT_EN_MASK"], [0, 0, 1, "c.TMC4331_STOP_LEFT_EN_SHIFT", "TMC4331_STOP_LEFT_EN_SHIFT"], [0, 0, 1, "c.TMC4331_STOP_LEFT_IS_HOME_MASK", "TMC4331_STOP_LEFT_IS_HOME_MASK"], [0, 0, 1, "c.TMC4331_STOP_LEFT_IS_HOME_SHIFT", "TMC4331_STOP_LEFT_IS_HOME_SHIFT"], [0, 0, 1, "c.TMC4331_STOP_ON_STALL_MASK", "TMC4331_STOP_ON_STALL_MASK"], [0, 0, 1, "c.TMC4331_STOP_ON_STALL_SHIFT", "TMC4331_STOP_ON_STALL_SHIFT"], [0, 0, 1, "c.TMC4331_STOP_RIGHT_EN_MASK", "TMC4331_STOP_RIGHT_EN_MASK"], [0, 0, 1, "c.TMC4331_STOP_RIGHT_EN_SHIFT", "TMC4331_STOP_RIGHT_EN_SHIFT"], [0, 0, 1, "c.TMC4331_STP_LENGTH_ADD", "TMC4331_STP_LENGTH_ADD"], [0, 0, 1, "c.TMC4331_STP_LENGTH_ADD_MASK", "TMC4331_STP_LENGTH_ADD_MASK"], [0, 0, 1, "c.TMC4331_STP_LENGTH_ADD_SHIFT", "TMC4331_STP_LENGTH_ADD_SHIFT"], [0, 0, 1, "c.TMC4331_STST_MASK", "TMC4331_STST_MASK"], [0, 0, 1, "c.TMC4331_STST_SHIFT", "TMC4331_STST_SHIFT"], [0, 0, 1, "c.TMC4331_ST_ENC_FAIL", "TMC4331_ST_ENC_FAIL"], [0, 0, 1, "c.TMC4331_ST_HOME_ERROR", "TMC4331_ST_HOME_ERROR"], [0, 0, 1, "c.TMC4331_ST_POSCOMP_REACHED", "TMC4331_ST_POSCOMP_REACHED"], [0, 0, 1, "c.TMC4331_ST_RAMP_ACC", "TMC4331_ST_RAMP_ACC"], [0, 0, 1, "c.TMC4331_ST_RAMP_DEC", "TMC4331_ST_RAMP_DEC"], [0, 0, 1, "c.TMC4331_ST_STOP_LEFT_ACTIVE", "TMC4331_ST_STOP_LEFT_ACTIVE"], [0, 0, 1, "c.TMC4331_ST_STOP_RIGHT_ACTIVE", "TMC4331_ST_STOP_RIGHT_ACTIVE"], [0, 0, 1, "c.TMC4331_ST_TARGET_REACHED", "TMC4331_ST_TARGET_REACHED"], [0, 0, 1, "c.TMC4331_ST_VEL_NEG", "TMC4331_ST_VEL_NEG"], [0, 0, 1, "c.TMC4331_ST_VEL_POS", "TMC4331_ST_VEL_POS"], [0, 0, 1, "c.TMC4331_ST_VEL_REACHED", "TMC4331_ST_VEL_REACHED"], [0, 0, 1, "c.TMC4331_ST_VIRT_STOP_LEFT_ACTIVE", "TMC4331_ST_VIRT_STOP_LEFT_ACTIVE"], [0, 0, 1, "c.TMC4331_ST_VIRT_STOP_RIGHT_ACTIVE", "TMC4331_ST_VIRT_STOP_RIGHT_ACTIVE"], [0, 0, 1, "c.TMC4331_SYNCHRO_SET", "TMC4331_SYNCHRO_SET"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_F_MASK", "TMC4331_TARGET_REACHED_F_MASK"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_F_SHIFT", "TMC4331_TARGET_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_MASK", "TMC4331_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_MASK", "TMC4331_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_MASK", "TMC4331_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_MASK", "TMC4331_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_SHIFT", "TMC4331_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_SHIFT", "TMC4331_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_SHIFT", "TMC4331_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_TARGET_REACHED_SHIFT", "TMC4331_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_THREE_PHASE_STEPPER_EN_MASK", "TMC4331_THREE_PHASE_STEPPER_EN_MASK"], [0, 0, 1, "c.TMC4331_THREE_PHASE_STEPPER_EN_SHIFT", "TMC4331_THREE_PHASE_STEPPER_EN_SHIFT"], [0, 0, 1, "c.TMC4331_TOGGLE_STEP_MASK", "TMC4331_TOGGLE_STEP_MASK"], [0, 0, 1, "c.TMC4331_TOGGLE_STEP_SHIFT", "TMC4331_TOGGLE_STEP_SHIFT"], [0, 0, 1, "c.TMC4331_TRIGGER_EVENTS0_MASK", "TMC4331_TRIGGER_EVENTS0_MASK"], [0, 0, 1, "c.TMC4331_TRIGGER_EVENTS0_SHIFT", "TMC4331_TRIGGER_EVENTS0_SHIFT"], [0, 0, 1, "c.TMC4331_TRIGGER_EVENTS1_MASK", "TMC4331_TRIGGER_EVENTS1_MASK"], [0, 0, 1, "c.TMC4331_TRIGGER_EVENTS1_SHIFT", "TMC4331_TRIGGER_EVENTS1_SHIFT"], [0, 0, 1, "c.TMC4331_TRIGGER_EVENTS2_MASK", "TMC4331_TRIGGER_EVENTS2_MASK"], [0, 0, 1, "c.TMC4331_TRIGGER_EVENTS2_SHIFT", "TMC4331_TRIGGER_EVENTS2_SHIFT"], [0, 0, 1, "c.TMC4331_TRIGGER_EVENTS3_MASK", "TMC4331_TRIGGER_EVENTS3_MASK"], [0, 0, 1, "c.TMC4331_TRIGGER_EVENTS3_SHIFT", "TMC4331_TRIGGER_EVENTS3_SHIFT"], [0, 0, 1, "c.TMC4331_TR_AS_WIRED_AND_MASK", "TMC4331_TR_AS_WIRED_AND_MASK"], [0, 0, 1, "c.TMC4331_TR_AS_WIRED_AND_SHIFT", "TMC4331_TR_AS_WIRED_AND_SHIFT"], [0, 0, 1, "c.TMC4331_TZEROWAIT_MASK", "TMC4331_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC4331_TZEROWAIT_SHIFT", "TMC4331_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC4331_TZEROWAIT_WR", "TMC4331_TZEROWAIT_WR"], [0, 0, 1, "c.TMC4331_UP_SCALE_DELAY", "TMC4331_UP_SCALE_DELAY"], [0, 0, 1, "c.TMC4331_UP_SCALE_DELAY_MASK", "TMC4331_UP_SCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4331_UP_SCALE_DELAY_SHIFT", "TMC4331_UP_SCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4331_USE_ASTART_AND_VSTART_MASK", "TMC4331_USE_ASTART_AND_VSTART_MASK"], [0, 0, 1, "c.TMC4331_USE_ASTART_AND_VSTART_SHIFT", "TMC4331_USE_ASTART_AND_VSTART_SHIFT"], [0, 0, 1, "c.TMC4331_UV_SF_MASK", "TMC4331_UV_SF_MASK"], [0, 0, 1, "c.TMC4331_UV_SF_MASK", "TMC4331_UV_SF_MASK"], [0, 0, 1, "c.TMC4331_UV_SF_SHIFT", "TMC4331_UV_SF_SHIFT"], [0, 0, 1, "c.TMC4331_UV_SF_SHIFT", "TMC4331_UV_SF_SHIFT"], [0, 0, 1, "c.TMC4331_VACTUAL", "TMC4331_VACTUAL"], [0, 0, 1, "c.TMC4331_VACTUAL_MASK", "TMC4331_VACTUAL_MASK"], [0, 0, 1, "c.TMC4331_VACTUAL_SHIFT", "TMC4331_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC4331_VBREAK", "TMC4331_VBREAK"], [0, 0, 1, "c.TMC4331_VBREAK_MASK", "TMC4331_VBREAK_MASK"], [0, 0, 1, "c.TMC4331_VBREAK_SHIFT", "TMC4331_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4331_VDRV_SCALE_LIMIT", "TMC4331_VDRV_SCALE_LIMIT"], [0, 0, 1, "c.TMC4331_VDRV_SCALE_LIMIT_MASK", "TMC4331_VDRV_SCALE_LIMIT_MASK"], [0, 0, 1, "c.TMC4331_VDRV_SCALE_LIMIT_SHIFT", "TMC4331_VDRV_SCALE_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_REACHED_F_MASK", "TMC4331_VEL_REACHED_F_MASK"], [0, 0, 1, "c.TMC4331_VEL_REACHED_F_SHIFT", "TMC4331_VEL_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_REACHED_MASK", "TMC4331_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4331_VEL_REACHED_MASK", "TMC4331_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4331_VEL_REACHED_MASK", "TMC4331_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4331_VEL_REACHED_MASK", "TMC4331_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4331_VEL_REACHED_SHIFT", "TMC4331_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_REACHED_SHIFT", "TMC4331_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_REACHED_SHIFT", "TMC4331_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_REACHED_SHIFT", "TMC4331_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_00_MASK", "TMC4331_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_00_MASK", "TMC4331_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_00_MASK", "TMC4331_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_00_MASK", "TMC4331_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_00_SHIFT", "TMC4331_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_00_SHIFT", "TMC4331_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_00_SHIFT", "TMC4331_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_00_SHIFT", "TMC4331_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_01_MASK", "TMC4331_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_01_MASK", "TMC4331_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_01_MASK", "TMC4331_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_01_MASK", "TMC4331_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_01_SHIFT", "TMC4331_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_01_SHIFT", "TMC4331_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_01_SHIFT", "TMC4331_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_01_SHIFT", "TMC4331_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_10_MASK", "TMC4331_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_10_MASK", "TMC4331_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_10_MASK", "TMC4331_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_10_MASK", "TMC4331_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_10_SHIFT", "TMC4331_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_10_SHIFT", "TMC4331_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_10_SHIFT", "TMC4331_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_10_SHIFT", "TMC4331_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4331_VEL_STATE_F_MASK", "TMC4331_VEL_STATE_F_MASK"], [0, 0, 1, "c.TMC4331_VEL_STATE_F_SHIFT", "TMC4331_VEL_STATE_F_SHIFT"], [0, 0, 1, "c.TMC4331_VERSION_NO_MASK", "TMC4331_VERSION_NO_MASK"], [0, 0, 1, "c.TMC4331_VERSION_NO_RD", "TMC4331_VERSION_NO_RD"], [0, 0, 1, "c.TMC4331_VERSION_NO_SHIFT", "TMC4331_VERSION_NO_SHIFT"], [0, 0, 1, "c.TMC4331_VIRTUAL_LEFT_LIMIT_EN_MASK", "TMC4331_VIRTUAL_LEFT_LIMIT_EN_MASK"], [0, 0, 1, "c.TMC4331_VIRTUAL_LEFT_LIMIT_EN_SHIFT", "TMC4331_VIRTUAL_LEFT_LIMIT_EN_SHIFT"], [0, 0, 1, "c.TMC4331_VIRTUAL_RIGHT_LIMIT_EN_MASK", "TMC4331_VIRTUAL_RIGHT_LIMIT_EN_MASK"], [0, 0, 1, "c.TMC4331_VIRTUAL_RIGHT_LIMIT_EN_SHIFT", "TMC4331_VIRTUAL_RIGHT_LIMIT_EN_SHIFT"], [0, 0, 1, "c.TMC4331_VIRT_STOP_LEFT", "TMC4331_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC4331_VIRT_STOP_LEFT_MASK", "TMC4331_VIRT_STOP_LEFT_MASK"], [0, 0, 1, "c.TMC4331_VIRT_STOP_LEFT_SHIFT", "TMC4331_VIRT_STOP_LEFT_SHIFT"], [0, 0, 1, "c.TMC4331_VIRT_STOP_MODE_MASK", "TMC4331_VIRT_STOP_MODE_MASK"], [0, 0, 1, "c.TMC4331_VIRT_STOP_MODE_SHIFT", "TMC4331_VIRT_STOP_MODE_SHIFT"], [0, 0, 1, "c.TMC4331_VIRT_STOP_RIGHT", "TMC4331_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC4331_VIRT_STOP_RIGHT_MASK", "TMC4331_VIRT_STOP_RIGHT_MASK"], [0, 0, 1, "c.TMC4331_VIRT_STOP_RIGHT_SHIFT", "TMC4331_VIRT_STOP_RIGHT_SHIFT"], [0, 0, 1, "c.TMC4331_VMAX", "TMC4331_VMAX"], [0, 0, 1, "c.TMC4331_VMAX_MASK", "TMC4331_VMAX_MASK"], [0, 0, 1, "c.TMC4331_VMAX_MASK", "TMC4331_VMAX_MASK"], [0, 0, 1, "c.TMC4331_VMAX_SHIFT", "TMC4331_VMAX_SHIFT"], [0, 0, 1, "c.TMC4331_VMAX_SHIFT", "TMC4331_VMAX_SHIFT"], [0, 0, 1, "c.TMC4331_VSTALL_LIMIT_MASK", "TMC4331_VSTALL_LIMIT_MASK"], [0, 0, 1, "c.TMC4331_VSTALL_LIMIT_SHIFT", "TMC4331_VSTALL_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4331_VSTALL_LIMIT_WR", "TMC4331_VSTALL_LIMIT_WR"], [0, 0, 1, "c.TMC4331_VSTART", "TMC4331_VSTART"], [0, 0, 1, "c.TMC4331_VSTART_MASK", "TMC4331_VSTART_MASK"], [0, 0, 1, "c.TMC4331_VSTART_SHIFT", "TMC4331_VSTART_SHIFT"], [0, 0, 1, "c.TMC4331_VSTOP", "TMC4331_VSTOP"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_F_MASK", "TMC4331_VSTOPL_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_F_SHIFT", "TMC4331_VSTOPL_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_MASK", "TMC4331_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_MASK", "TMC4331_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_MASK", "TMC4331_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_MASK", "TMC4331_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_SHIFT", "TMC4331_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_SHIFT", "TMC4331_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_SHIFT", "TMC4331_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4331_VSTOPL_ACTIVE_SHIFT", "TMC4331_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4331_VSTOPR_ACTIVE_F_MASK", "TMC4331_VSTOPR_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4331_VSTOPR_ACTIVE_F_SHIFT", "TMC4331_VSTOPR_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4331_VSTOP_MASK", "TMC4331_VSTOP_MASK"], [0, 0, 1, "c.TMC4331_VSTOP_MASK", "TMC4331_VSTOP_MASK"], [0, 0, 1, "c.TMC4331_VSTOP_SHIFT", "TMC4331_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4331_VSTOP_SHIFT", "TMC4331_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4331_WRITE", "TMC4331_WRITE"], [0, 0, 1, "c.TMC4331_WRITE_BIT", "TMC4331_WRITE_BIT"], [0, 0, 1, "c.TMC4331_XACTUAL", "TMC4331_XACTUAL"], [0, 0, 1, "c.TMC4331_XACTUAL_MASK", "TMC4331_XACTUAL_MASK"], [0, 0, 1, "c.TMC4331_XACTUAL_SHIFT", "TMC4331_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC4331_XLATCH_DONE_MASK", "TMC4331_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4331_XLATCH_DONE_MASK", "TMC4331_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4331_XLATCH_DONE_MASK", "TMC4331_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4331_XLATCH_DONE_MASK", "TMC4331_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4331_XLATCH_DONE_SHIFT", "TMC4331_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4331_XLATCH_DONE_SHIFT", "TMC4331_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4331_XLATCH_DONE_SHIFT", "TMC4331_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4331_XLATCH_DONE_SHIFT", "TMC4331_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG0_MASK", "TMC4331_XPIPE_REWRITE_REG0_MASK"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG0_SHIFT", "TMC4331_XPIPE_REWRITE_REG0_SHIFT"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG1_MASK", "TMC4331_XPIPE_REWRITE_REG1_MASK"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG1_SHIFT", "TMC4331_XPIPE_REWRITE_REG1_SHIFT"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG2_MASK", "TMC4331_XPIPE_REWRITE_REG2_MASK"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG2_SHIFT", "TMC4331_XPIPE_REWRITE_REG2_SHIFT"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG3_MASK", "TMC4331_XPIPE_REWRITE_REG3_MASK"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG3_SHIFT", "TMC4331_XPIPE_REWRITE_REG3_SHIFT"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG4_MASK", "TMC4331_XPIPE_REWRITE_REG4_MASK"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG4_SHIFT", "TMC4331_XPIPE_REWRITE_REG4_SHIFT"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG5_MASK", "TMC4331_XPIPE_REWRITE_REG5_MASK"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG5_SHIFT", "TMC4331_XPIPE_REWRITE_REG5_SHIFT"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG6_MASK", "TMC4331_XPIPE_REWRITE_REG6_MASK"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG6_SHIFT", "TMC4331_XPIPE_REWRITE_REG6_SHIFT"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG7_MASK", "TMC4331_XPIPE_REWRITE_REG7_MASK"], [0, 0, 1, "c.TMC4331_XPIPE_REWRITE_REG7_SHIFT", "TMC4331_XPIPE_REWRITE_REG7_SHIFT"], [0, 0, 1, "c.TMC4331_XTARGET_MASK", "TMC4331_XTARGET_MASK"], [0, 0, 1, "c.TMC4331_XTARGET_SHIFT", "TMC4331_XTARGET_SHIFT"], [0, 0, 1, "c.TMC4331_X_HOME", "TMC4331_X_HOME"], [0, 0, 1, "c.TMC4331_X_HOME_MASK", "TMC4331_X_HOME_MASK"], [0, 0, 1, "c.TMC4331_X_HOME_SHIFT", "TMC4331_X_HOME_SHIFT"], [0, 0, 1, "c.TMC4331_X_LATCH_MASK", "TMC4331_X_LATCH_MASK"], [0, 0, 1, "c.TMC4331_X_LATCH_RD", "TMC4331_X_LATCH_RD"], [0, 0, 1, "c.TMC4331_X_LATCH_SHIFT", "TMC4331_X_LATCH_SHIFT"], [0, 0, 1, "c.TMC4331_X_PIPE0", "TMC4331_X_PIPE0"], [0, 0, 1, "c.TMC4331_X_PIPE0_MASK", "TMC4331_X_PIPE0_MASK"], [0, 0, 1, "c.TMC4331_X_PIPE0_SHIFT", "TMC4331_X_PIPE0_SHIFT"], [0, 0, 1, "c.TMC4331_X_PIPE1", "TMC4331_X_PIPE1"], [0, 0, 1, "c.TMC4331_X_PIPE1_MASK", "TMC4331_X_PIPE1_MASK"], [0, 0, 1, "c.TMC4331_X_PIPE1_SHIFT", "TMC4331_X_PIPE1_SHIFT"], [0, 0, 1, "c.TMC4331_X_PIPE2", "TMC4331_X_PIPE2"], [0, 0, 1, "c.TMC4331_X_PIPE2_MASK", "TMC4331_X_PIPE2_MASK"], [0, 0, 1, "c.TMC4331_X_PIPE2_SHIFT", "TMC4331_X_PIPE2_SHIFT"], [0, 0, 1, "c.TMC4331_X_PIPE3", "TMC4331_X_PIPE3"], [0, 0, 1, "c.TMC4331_X_PIPE3_MASK", "TMC4331_X_PIPE3_MASK"], [0, 0, 1, "c.TMC4331_X_PIPE3_SHIFT", "TMC4331_X_PIPE3_SHIFT"], [0, 0, 1, "c.TMC4331_X_PIPE4", "TMC4331_X_PIPE4"], [0, 0, 1, "c.TMC4331_X_PIPE4_MASK", "TMC4331_X_PIPE4_MASK"], [0, 0, 1, "c.TMC4331_X_PIPE4_SHIFT", "TMC4331_X_PIPE4_SHIFT"], [0, 0, 1, "c.TMC4331_X_PIPE5", "TMC4331_X_PIPE5"], [0, 0, 1, "c.TMC4331_X_PIPE5_MASK", "TMC4331_X_PIPE5_MASK"], [0, 0, 1, "c.TMC4331_X_PIPE5_SHIFT", "TMC4331_X_PIPE5_SHIFT"], [0, 0, 1, "c.TMC4331_X_PIPE6", "TMC4331_X_PIPE6"], [0, 0, 1, "c.TMC4331_X_PIPE6_MASK", "TMC4331_X_PIPE6_MASK"], [0, 0, 1, "c.TMC4331_X_PIPE6_SHIFT", "TMC4331_X_PIPE6_SHIFT"], [0, 0, 1, "c.TMC4331_X_PIPE7", "TMC4331_X_PIPE7"], [0, 0, 1, "c.TMC4331_X_PIPE7_MASK", "TMC4331_X_PIPE7_MASK"], [0, 0, 1, "c.TMC4331_X_PIPE7_SHIFT", "TMC4331_X_PIPE7_SHIFT"], [0, 0, 1, "c.TMC4331_X_RANGE_MASK", "TMC4331_X_RANGE_MASK"], [0, 0, 1, "c.TMC4331_X_RANGE_SHIFT", "TMC4331_X_RANGE_SHIFT"], [0, 0, 1, "c.TMC4331_X_RANGE_WR", "TMC4331_X_RANGE_WR"], [0, 0, 1, "c.TMC4331_X_TARGET", "TMC4331_X_TARGET"], [0, 0, 1, "c.TMC4361A", "TMC4361A"], [0, 0, 1, "c.TMC4361A_AACTUAL", "TMC4361A_AACTUAL"], [0, 0, 1, "c.TMC4361A_AACTUAL", "TMC4361A_AACTUAL"], [0, 0, 1, "c.TMC4361A_AACTUAL_MASK", "TMC4361A_AACTUAL_MASK"], [0, 0, 1, "c.TMC4361A_AACTUAL_SHIFT", "TMC4361A_AACTUAL_SHIFT"], [0, 0, 1, "c.TMC4361A_ACTIVE_STALL_F_MASK", "TMC4361A_ACTIVE_STALL_F_MASK"], [0, 0, 1, "c.TMC4361A_ACTIVE_STALL_F_SHIFT", "TMC4361A_ACTIVE_STALL_F_SHIFT"], [0, 0, 1, "c.TMC4361A_ADDRESS_MASK", "TMC4361A_ADDRESS_MASK"], [0, 0, 1, "c.TMC4361A_ADDR_FROM_ENC", "TMC4361A_ADDR_FROM_ENC"], [0, 0, 1, "c.TMC4361A_ADDR_FROM_ENC", "TMC4361A_ADDR_FROM_ENC"], [0, 0, 1, "c.TMC4361A_ADDR_FROM_ENC_MASK", "TMC4361A_ADDR_FROM_ENC_MASK"], [0, 0, 1, "c.TMC4361A_ADDR_FROM_ENC_SHIFT", "TMC4361A_ADDR_FROM_ENC_SHIFT"], [0, 0, 1, "c.TMC4361A_ADDR_TO_ENC", "TMC4361A_ADDR_TO_ENC"], [0, 0, 1, "c.TMC4361A_ADDR_TO_ENC", "TMC4361A_ADDR_TO_ENC"], [0, 0, 1, "c.TMC4361A_ADDR_TO_ENC_MASK", "TMC4361A_ADDR_TO_ENC_MASK"], [0, 0, 1, "c.TMC4361A_ADDR_TO_ENC_SHIFT", "TMC4361A_ADDR_TO_ENC_SHIFT"], [0, 0, 1, "c.TMC4361A_AMAX", "TMC4361A_AMAX"], [0, 0, 1, "c.TMC4361A_AMAX", "TMC4361A_AMAX"], [0, 0, 1, "c.TMC4361A_ASTART", "TMC4361A_ASTART"], [0, 0, 1, "c.TMC4361A_ASTART", "TMC4361A_ASTART"], [0, 0, 1, "c.TMC4361A_AUTOMATIC_COVER_MASK", "TMC4361A_AUTOMATIC_COVER_MASK"], [0, 0, 1, "c.TMC4361A_AUTOMATIC_COVER_SHIFT", "TMC4361A_AUTOMATIC_COVER_SHIFT"], [0, 0, 1, "c.TMC4361A_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK", "TMC4361A_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK"], [0, 0, 1, "c.TMC4361A_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT", "TMC4361A_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT"], [0, 0, 1, "c.TMC4361A_AUTOREPEAT_COVER_EN_MASK", "TMC4361A_AUTOREPEAT_COVER_EN_MASK"], [0, 0, 1, "c.TMC4361A_AUTOREPEAT_COVER_EN_MASK", "TMC4361A_AUTOREPEAT_COVER_EN_MASK"], [0, 0, 1, "c.TMC4361A_AUTOREPEAT_COVER_EN_MASK", "TMC4361A_AUTOREPEAT_COVER_EN_MASK"], [0, 0, 1, "c.TMC4361A_AUTOREPEAT_COVER_EN_MASK", "TMC4361A_AUTOREPEAT_COVER_EN_MASK"], [0, 0, 1, "c.TMC4361A_AUTOREPEAT_COVER_EN_SHIFT", "TMC4361A_AUTOREPEAT_COVER_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_AUTOREPEAT_COVER_EN_SHIFT", "TMC4361A_AUTOREPEAT_COVER_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_AUTOREPEAT_COVER_EN_SHIFT", "TMC4361A_AUTOREPEAT_COVER_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_AUTOREPEAT_COVER_EN_SHIFT", "TMC4361A_AUTOREPEAT_COVER_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_AUTO_DOUBLE_CHOPSYNC_MASK", "TMC4361A_AUTO_DOUBLE_CHOPSYNC_MASK"], [0, 0, 1, "c.TMC4361A_AUTO_DOUBLE_CHOPSYNC_MASK", "TMC4361A_AUTO_DOUBLE_CHOPSYNC_MASK"], [0, 0, 1, "c.TMC4361A_AUTO_DOUBLE_CHOPSYNC_SHIFT", "TMC4361A_AUTO_DOUBLE_CHOPSYNC_SHIFT"], [0, 0, 1, "c.TMC4361A_AUTO_DOUBLE_CHOPSYNC_SHIFT", "TMC4361A_AUTO_DOUBLE_CHOPSYNC_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_AFTER_START_EN_MASK", "TMC4361A_BOOST_CURRENT_AFTER_START_EN_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_AFTER_START_EN_MASK", "TMC4361A_BOOST_CURRENT_AFTER_START_EN_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_AFTER_START_EN_SHIFT", "TMC4361A_BOOST_CURRENT_AFTER_START_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_AFTER_START_EN_SHIFT", "TMC4361A_BOOST_CURRENT_AFTER_START_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_ON_ACC_EN_MASK", "TMC4361A_BOOST_CURRENT_ON_ACC_EN_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_ON_ACC_EN_MASK", "TMC4361A_BOOST_CURRENT_ON_ACC_EN_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_ON_ACC_EN_SHIFT", "TMC4361A_BOOST_CURRENT_ON_ACC_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_ON_ACC_EN_SHIFT", "TMC4361A_BOOST_CURRENT_ON_ACC_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_ON_DEC_EN_MASK", "TMC4361A_BOOST_CURRENT_ON_DEC_EN_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_ON_DEC_EN_MASK", "TMC4361A_BOOST_CURRENT_ON_DEC_EN_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_ON_DEC_EN_SHIFT", "TMC4361A_BOOST_CURRENT_ON_DEC_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_CURRENT_ON_DEC_EN_SHIFT", "TMC4361A_BOOST_CURRENT_ON_DEC_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_SCALE_VAL_MASK", "TMC4361A_BOOST_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_SCALE_VAL_MASK", "TMC4361A_BOOST_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_SCALE_VAL_SHIFT", "TMC4361A_BOOST_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_SCALE_VAL_SHIFT", "TMC4361A_BOOST_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4361A_BOOST_TIME", "TMC4361A_BOOST_TIME"], [0, 0, 1, "c.TMC4361A_BOOST_TIME", "TMC4361A_BOOST_TIME"], [0, 0, 1, "c.TMC4361A_BOOST_TIME_MASK", "TMC4361A_BOOST_TIME_MASK"], [0, 0, 1, "c.TMC4361A_BOOST_TIME_SHIFT", "TMC4361A_BOOST_TIME_SHIFT"], [0, 0, 1, "c.TMC4361A_BOW1", "TMC4361A_BOW1"], [0, 0, 1, "c.TMC4361A_BOW1", "TMC4361A_BOW1"], [0, 0, 1, "c.TMC4361A_BOW2", "TMC4361A_BOW2"], [0, 0, 1, "c.TMC4361A_BOW2", "TMC4361A_BOW2"], [0, 0, 1, "c.TMC4361A_BOW3", "TMC4361A_BOW3"], [0, 0, 1, "c.TMC4361A_BOW3", "TMC4361A_BOW3"], [0, 0, 1, "c.TMC4361A_BOW4", "TMC4361A_BOW4"], [0, 0, 1, "c.TMC4361A_BOW4", "TMC4361A_BOW4"], [0, 0, 1, "c.TMC4361A_BUSY_STATE_EN_MASK", "TMC4361A_BUSY_STATE_EN_MASK"], [0, 0, 1, "c.TMC4361A_BUSY_STATE_EN_SHIFT", "TMC4361A_BUSY_STATE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_CALC_MULTI_TURN_BEHAV_MASK", "TMC4361A_CALC_MULTI_TURN_BEHAV_MASK"], [0, 0, 1, "c.TMC4361A_CALC_MULTI_TURN_BEHAV_SHIFT", "TMC4361A_CALC_MULTI_TURN_BEHAV_SHIFT"], [0, 0, 1, "c.TMC4361A_CHOPSYNC_DIV", "TMC4361A_CHOPSYNC_DIV"], [0, 0, 1, "c.TMC4361A_CHOPSYNC_DIV", "TMC4361A_CHOPSYNC_DIV"], [0, 0, 1, "c.TMC4361A_CHOPSYNC_DIV_MASK", "TMC4361A_CHOPSYNC_DIV_MASK"], [0, 0, 1, "c.TMC4361A_CHOPSYNC_DIV_SHIFT", "TMC4361A_CHOPSYNC_DIV_SHIFT"], [0, 0, 1, "c.TMC4361A_CIRCULAR_CNT_AS_XLATCH_MASK", "TMC4361A_CIRCULAR_CNT_AS_XLATCH_MASK"], [0, 0, 1, "c.TMC4361A_CIRCULAR_CNT_AS_XLATCH_SHIFT", "TMC4361A_CIRCULAR_CNT_AS_XLATCH_SHIFT"], [0, 0, 1, "c.TMC4361A_CIRCULAR_DEC_MASK", "TMC4361A_CIRCULAR_DEC_MASK"], [0, 0, 1, "c.TMC4361A_CIRCULAR_DEC_SHIFT", "TMC4361A_CIRCULAR_DEC_SHIFT"], [0, 0, 1, "c.TMC4361A_CIRCULAR_DEC_WR", "TMC4361A_CIRCULAR_DEC_WR"], [0, 0, 1, "c.TMC4361A_CIRCULAR_DEC_WR", "TMC4361A_CIRCULAR_DEC_WR"], [0, 0, 1, "c.TMC4361A_CIRCULAR_ENC_EN_MASK", "TMC4361A_CIRCULAR_ENC_EN_MASK"], [0, 0, 1, "c.TMC4361A_CIRCULAR_ENC_EN_SHIFT", "TMC4361A_CIRCULAR_ENC_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_CIRCULAR_MOVEMENT_EN_MASK", "TMC4361A_CIRCULAR_MOVEMENT_EN_MASK"], [0, 0, 1, "c.TMC4361A_CIRCULAR_MOVEMENT_EN_SHIFT", "TMC4361A_CIRCULAR_MOVEMENT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_CLEAR_ON_N_MASK", "TMC4361A_CLEAR_ON_N_MASK"], [0, 0, 1, "c.TMC4361A_CLEAR_ON_N_SHIFT", "TMC4361A_CLEAR_ON_N_SHIFT"], [0, 0, 1, "c.TMC4361A_CLK_FREQ", "TMC4361A_CLK_FREQ"], [0, 0, 1, "c.TMC4361A_CLK_FREQ", "TMC4361A_CLK_FREQ"], [0, 0, 1, "c.TMC4361A_CLK_FREQ_MASK", "TMC4361A_CLK_FREQ_MASK"], [0, 0, 1, "c.TMC4361A_CLK_FREQ_SHIFT", "TMC4361A_CLK_FREQ_SHIFT"], [0, 0, 1, "c.TMC4361A_CLK_GATING_DELAY", "TMC4361A_CLK_GATING_DELAY"], [0, 0, 1, "c.TMC4361A_CLK_GATING_DELAY", "TMC4361A_CLK_GATING_DELAY"], [0, 0, 1, "c.TMC4361A_CLK_GATING_DELAY_MASK", "TMC4361A_CLK_GATING_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_CLK_GATING_DELAY_SHIFT", "TMC4361A_CLK_GATING_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_CLK_GATING_REG", "TMC4361A_CLK_GATING_REG"], [0, 0, 1, "c.TMC4361A_CLK_GATING_REG", "TMC4361A_CLK_GATING_REG"], [0, 0, 1, "c.TMC4361A_CLK_GATING_REG_MASK", "TMC4361A_CLK_GATING_REG_MASK"], [0, 0, 1, "c.TMC4361A_CLK_GATING_REG_SHIFT", "TMC4361A_CLK_GATING_REG_SHIFT"], [0, 0, 1, "c.TMC4361A_CLOSED_LOOP_SCALE_EN_MASK", "TMC4361A_CLOSED_LOOP_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_CLOSED_LOOP_SCALE_EN_SHIFT", "TMC4361A_CLOSED_LOOP_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_CLR_LATCH_CONT_ON_N_MASK", "TMC4361A_CLR_LATCH_CONT_ON_N_MASK"], [0, 0, 1, "c.TMC4361A_CLR_LATCH_CONT_ON_N_SHIFT", "TMC4361A_CLR_LATCH_CONT_ON_N_SHIFT"], [0, 0, 1, "c.TMC4361A_CLR_LATCH_ONCE_ON_N_MASK", "TMC4361A_CLR_LATCH_ONCE_ON_N_MASK"], [0, 0, 1, "c.TMC4361A_CLR_LATCH_ONCE_ON_N_SHIFT", "TMC4361A_CLR_LATCH_ONCE_ON_N_SHIFT"], [0, 0, 1, "c.TMC4361A_CLR_POS_AT_TARGET_MASK", "TMC4361A_CLR_POS_AT_TARGET_MASK"], [0, 0, 1, "c.TMC4361A_CLR_POS_AT_TARGET_SHIFT", "TMC4361A_CLR_POS_AT_TARGET_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_BETA", "TMC4361A_CL_BETA"], [0, 0, 1, "c.TMC4361A_CL_BETA", "TMC4361A_CL_BETA"], [0, 0, 1, "c.TMC4361A_CL_BETA_MASK", "TMC4361A_CL_BETA_MASK"], [0, 0, 1, "c.TMC4361A_CL_BETA_SHIFT", "TMC4361A_CL_BETA_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_CALIBRATION_EN_MASK", "TMC4361A_CL_CALIBRATION_EN_MASK"], [0, 0, 1, "c.TMC4361A_CL_CALIBRATION_EN_SHIFT", "TMC4361A_CL_CALIBRATION_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_CLR_XACT_MASK", "TMC4361A_CL_CLR_XACT_MASK"], [0, 0, 1, "c.TMC4361A_CL_CLR_XACT_SHIFT", "TMC4361A_CL_CLR_XACT_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_CYCLE_MASK", "TMC4361A_CL_CYCLE_MASK"], [0, 0, 1, "c.TMC4361A_CL_CYCLE_SHIFT", "TMC4361A_CL_CYCLE_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_CYCLE_WR", "TMC4361A_CL_CYCLE_WR"], [0, 0, 1, "c.TMC4361A_CL_CYCLE_WR", "TMC4361A_CL_CYCLE_WR"], [0, 0, 1, "c.TMC4361A_CL_DELTA_P_MASK", "TMC4361A_CL_DELTA_P_MASK"], [0, 0, 1, "c.TMC4361A_CL_DELTA_P_SHIFT", "TMC4361A_CL_DELTA_P_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_DELTA_P_WR", "TMC4361A_CL_DELTA_P_WR"], [0, 0, 1, "c.TMC4361A_CL_DELTA_P_WR", "TMC4361A_CL_DELTA_P_WR"], [0, 0, 1, "c.TMC4361A_CL_DNSCALE_DELAY_MASK", "TMC4361A_CL_DNSCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_CL_DNSCALE_DELAY_SHIFT", "TMC4361A_CL_DNSCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_DOWNSCALE_DELAY", "TMC4361A_CL_DOWNSCALE_DELAY"], [0, 0, 1, "c.TMC4361A_CL_DOWNSCALE_DELAY", "TMC4361A_CL_DOWNSCALE_DELAY"], [0, 0, 1, "c.TMC4361A_CL_EMF_EN_MASK", "TMC4361A_CL_EMF_EN_MASK"], [0, 0, 1, "c.TMC4361A_CL_EMF_EN_SHIFT", "TMC4361A_CL_EMF_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_FIT_MASK", "TMC4361A_CL_FIT_MASK"], [0, 0, 1, "c.TMC4361A_CL_FIT_MASK", "TMC4361A_CL_FIT_MASK"], [0, 0, 1, "c.TMC4361A_CL_FIT_MASK", "TMC4361A_CL_FIT_MASK"], [0, 0, 1, "c.TMC4361A_CL_FIT_MASK", "TMC4361A_CL_FIT_MASK"], [0, 0, 1, "c.TMC4361A_CL_FIT_SHIFT", "TMC4361A_CL_FIT_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_FIT_SHIFT", "TMC4361A_CL_FIT_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_FIT_SHIFT", "TMC4361A_CL_FIT_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_FIT_SHIFT", "TMC4361A_CL_FIT_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_GAMMA", "TMC4361A_CL_GAMMA"], [0, 0, 1, "c.TMC4361A_CL_GAMMA", "TMC4361A_CL_GAMMA"], [0, 0, 1, "c.TMC4361A_CL_GAMMA_MASK", "TMC4361A_CL_GAMMA_MASK"], [0, 0, 1, "c.TMC4361A_CL_GAMMA_SHIFT", "TMC4361A_CL_GAMMA_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_IMAX_MASK", "TMC4361A_CL_IMAX_MASK"], [0, 0, 1, "c.TMC4361A_CL_IMAX_SHIFT", "TMC4361A_CL_IMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_IMIN_MASK", "TMC4361A_CL_IMIN_MASK"], [0, 0, 1, "c.TMC4361A_CL_IMIN_SHIFT", "TMC4361A_CL_IMIN_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_MAX_MASK", "TMC4361A_CL_MAX_MASK"], [0, 0, 1, "c.TMC4361A_CL_MAX_MASK", "TMC4361A_CL_MAX_MASK"], [0, 0, 1, "c.TMC4361A_CL_MAX_MASK", "TMC4361A_CL_MAX_MASK"], [0, 0, 1, "c.TMC4361A_CL_MAX_MASK", "TMC4361A_CL_MAX_MASK"], [0, 0, 1, "c.TMC4361A_CL_MAX_SHIFT", "TMC4361A_CL_MAX_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_MAX_SHIFT", "TMC4361A_CL_MAX_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_MAX_SHIFT", "TMC4361A_CL_MAX_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_MAX_SHIFT", "TMC4361A_CL_MAX_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_OFFSET", "TMC4361A_CL_OFFSET"], [0, 0, 1, "c.TMC4361A_CL_OFFSET", "TMC4361A_CL_OFFSET"], [0, 0, 1, "c.TMC4361A_CL_OFFSET_MASK", "TMC4361A_CL_OFFSET_MASK"], [0, 0, 1, "c.TMC4361A_CL_OFFSET_SHIFT", "TMC4361A_CL_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_START_DN_MASK", "TMC4361A_CL_START_DN_MASK"], [0, 0, 1, "c.TMC4361A_CL_START_DN_SHIFT", "TMC4361A_CL_START_DN_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_START_UP_MASK", "TMC4361A_CL_START_UP_MASK"], [0, 0, 1, "c.TMC4361A_CL_START_UP_SHIFT", "TMC4361A_CL_START_UP_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_TOLERANCE_MASK", "TMC4361A_CL_TOLERANCE_MASK"], [0, 0, 1, "c.TMC4361A_CL_TOLERANCE_SHIFT", "TMC4361A_CL_TOLERANCE_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_TOLERANCE_WR", "TMC4361A_CL_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361A_CL_TOLERANCE_WR", "TMC4361A_CL_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361A_CL_TR_TOLERANCE_MASK", "TMC4361A_CL_TR_TOLERANCE_MASK"], [0, 0, 1, "c.TMC4361A_CL_TR_TOLERANCE_SHIFT", "TMC4361A_CL_TR_TOLERANCE_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_TR_TOLERANCE_WR", "TMC4361A_CL_TR_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361A_CL_TR_TOLERANCE_WR", "TMC4361A_CL_TR_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361A_CL_UPSCALE_DELAY", "TMC4361A_CL_UPSCALE_DELAY"], [0, 0, 1, "c.TMC4361A_CL_UPSCALE_DELAY", "TMC4361A_CL_UPSCALE_DELAY"], [0, 0, 1, "c.TMC4361A_CL_UPSCALE_DELAY_MASK", "TMC4361A_CL_UPSCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_CL_UPSCALE_DELAY_SHIFT", "TMC4361A_CL_UPSCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_VADD_EMF", "TMC4361A_CL_VADD_EMF"], [0, 0, 1, "c.TMC4361A_CL_VADD_EMF", "TMC4361A_CL_VADD_EMF"], [0, 0, 1, "c.TMC4361A_CL_VADD_EMF_MASK", "TMC4361A_CL_VADD_EMF_MASK"], [0, 0, 1, "c.TMC4361A_CL_VADD_EMF_SHIFT", "TMC4361A_CL_VADD_EMF_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_VELOCITY_MODE_EN_MASK", "TMC4361A_CL_VELOCITY_MODE_EN_MASK"], [0, 0, 1, "c.TMC4361A_CL_VELOCITY_MODE_EN_SHIFT", "TMC4361A_CL_VELOCITY_MODE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_VLIMIT_EN_MASK", "TMC4361A_CL_VLIMIT_EN_MASK"], [0, 0, 1, "c.TMC4361A_CL_VLIMIT_EN_SHIFT", "TMC4361A_CL_VLIMIT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_VMAX_CALC_I_MASK", "TMC4361A_CL_VMAX_CALC_I_MASK"], [0, 0, 1, "c.TMC4361A_CL_VMAX_CALC_I_SHIFT", "TMC4361A_CL_VMAX_CALC_I_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_VMAX_CALC_I_WR", "TMC4361A_CL_VMAX_CALC_I_WR"], [0, 0, 1, "c.TMC4361A_CL_VMAX_CALC_I_WR", "TMC4361A_CL_VMAX_CALC_I_WR"], [0, 0, 1, "c.TMC4361A_CL_VMAX_CALC_P_MASK", "TMC4361A_CL_VMAX_CALC_P_MASK"], [0, 0, 1, "c.TMC4361A_CL_VMAX_CALC_P_SHIFT", "TMC4361A_CL_VMAX_CALC_P_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_VMAX_CALC_P_WR", "TMC4361A_CL_VMAX_CALC_P_WR"], [0, 0, 1, "c.TMC4361A_CL_VMAX_CALC_P_WR", "TMC4361A_CL_VMAX_CALC_P_WR"], [0, 0, 1, "c.TMC4361A_CL_VMIN_EMF_MASK", "TMC4361A_CL_VMIN_EMF_MASK"], [0, 0, 1, "c.TMC4361A_CL_VMIN_EMF_SHIFT", "TMC4361A_CL_VMIN_EMF_SHIFT"], [0, 0, 1, "c.TMC4361A_CL_VMIN_EMF_WR", "TMC4361A_CL_VMIN_EMF_WR"], [0, 0, 1, "c.TMC4361A_CL_VMIN_EMF_WR", "TMC4361A_CL_VMIN_EMF_WR"], [0, 0, 1, "c.TMC4361A_COVER_DATA_LENGTH_MASK", "TMC4361A_COVER_DATA_LENGTH_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DATA_LENGTH_SHIFT", "TMC4361A_COVER_DATA_LENGTH_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DONE", "TMC4361A_COVER_DONE"], [0, 0, 1, "c.TMC4361A_COVER_DONE", "TMC4361A_COVER_DONE"], [0, 0, 1, "c.TMC4361A_COVER_DONE_MASK", "TMC4361A_COVER_DONE_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DONE_MASK", "TMC4361A_COVER_DONE_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DONE_MASK", "TMC4361A_COVER_DONE_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DONE_MASK", "TMC4361A_COVER_DONE_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK", "TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK", "TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK", "TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK", "TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT", "TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT", "TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT", "TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT", "TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DONE_SHIFT", "TMC4361A_COVER_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DONE_SHIFT", "TMC4361A_COVER_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DONE_SHIFT", "TMC4361A_COVER_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DONE_SHIFT", "TMC4361A_COVER_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DRV_HIGH_MASK", "TMC4361A_COVER_DRV_HIGH_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DRV_HIGH_RD", "TMC4361A_COVER_DRV_HIGH_RD"], [0, 0, 1, "c.TMC4361A_COVER_DRV_HIGH_RD", "TMC4361A_COVER_DRV_HIGH_RD"], [0, 0, 1, "c.TMC4361A_COVER_DRV_HIGH_SHIFT", "TMC4361A_COVER_DRV_HIGH_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_DRV_LOW_MASK", "TMC4361A_COVER_DRV_LOW_MASK"], [0, 0, 1, "c.TMC4361A_COVER_DRV_LOW_RD", "TMC4361A_COVER_DRV_LOW_RD"], [0, 0, 1, "c.TMC4361A_COVER_DRV_LOW_RD", "TMC4361A_COVER_DRV_LOW_RD"], [0, 0, 1, "c.TMC4361A_COVER_DRV_LOW_SHIFT", "TMC4361A_COVER_DRV_LOW_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_HIGH_MASK", "TMC4361A_COVER_HIGH_MASK"], [0, 0, 1, "c.TMC4361A_COVER_HIGH_MASK", "TMC4361A_COVER_HIGH_MASK"], [0, 0, 1, "c.TMC4361A_COVER_HIGH_SHIFT", "TMC4361A_COVER_HIGH_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_HIGH_SHIFT", "TMC4361A_COVER_HIGH_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_HIGH_WR", "TMC4361A_COVER_HIGH_WR"], [0, 0, 1, "c.TMC4361A_COVER_HIGH_WR", "TMC4361A_COVER_HIGH_WR"], [0, 0, 1, "c.TMC4361A_COVER_LOW_MASK", "TMC4361A_COVER_LOW_MASK"], [0, 0, 1, "c.TMC4361A_COVER_LOW_MASK", "TMC4361A_COVER_LOW_MASK"], [0, 0, 1, "c.TMC4361A_COVER_LOW_SHIFT", "TMC4361A_COVER_LOW_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_LOW_SHIFT", "TMC4361A_COVER_LOW_SHIFT"], [0, 0, 1, "c.TMC4361A_COVER_LOW_WR", "TMC4361A_COVER_LOW_WR"], [0, 0, 1, "c.TMC4361A_COVER_LOW_WR", "TMC4361A_COVER_LOW_WR"], [0, 0, 1, "c.TMC4361A_CURRENTA_MASK", "TMC4361A_CURRENTA_MASK"], [0, 0, 1, "c.TMC4361A_CURRENTA_RD", "TMC4361A_CURRENTA_RD"], [0, 0, 1, "c.TMC4361A_CURRENTA_RD", "TMC4361A_CURRENTA_RD"], [0, 0, 1, "c.TMC4361A_CURRENTA_SHIFT", "TMC4361A_CURRENTA_SHIFT"], [0, 0, 1, "c.TMC4361A_CURRENTA_SPI_MASK", "TMC4361A_CURRENTA_SPI_MASK"], [0, 0, 1, "c.TMC4361A_CURRENTA_SPI_RD", "TMC4361A_CURRENTA_SPI_RD"], [0, 0, 1, "c.TMC4361A_CURRENTA_SPI_RD", "TMC4361A_CURRENTA_SPI_RD"], [0, 0, 1, "c.TMC4361A_CURRENTA_SPI_SHIFT", "TMC4361A_CURRENTA_SPI_SHIFT"], [0, 0, 1, "c.TMC4361A_CURRENTB_MASK", "TMC4361A_CURRENTB_MASK"], [0, 0, 1, "c.TMC4361A_CURRENTB_RD", "TMC4361A_CURRENTB_RD"], [0, 0, 1, "c.TMC4361A_CURRENTB_RD", "TMC4361A_CURRENTB_RD"], [0, 0, 1, "c.TMC4361A_CURRENTB_SHIFT", "TMC4361A_CURRENTB_SHIFT"], [0, 0, 1, "c.TMC4361A_CURRENTB_SPI_MASK", "TMC4361A_CURRENTB_SPI_MASK"], [0, 0, 1, "c.TMC4361A_CURRENTB_SPI_RD", "TMC4361A_CURRENTB_SPI_RD"], [0, 0, 1, "c.TMC4361A_CURRENTB_SPI_RD", "TMC4361A_CURRENTB_SPI_RD"], [0, 0, 1, "c.TMC4361A_CURRENTB_SPI_SHIFT", "TMC4361A_CURRENTB_SPI_SHIFT"], [0, 0, 1, "c.TMC4361A_CURRENT_CONF", "TMC4361A_CURRENT_CONF"], [0, 0, 1, "c.TMC4361A_CURRENT_CONF", "TMC4361A_CURRENT_CONF"], [0, 0, 1, "c.TMC4361A_CYCLIC_SHADOW_REGS_MASK", "TMC4361A_CYCLIC_SHADOW_REGS_MASK"], [0, 0, 1, "c.TMC4361A_CYCLIC_SHADOW_REGS_SHIFT", "TMC4361A_CYCLIC_SHADOW_REGS_SHIFT"], [0, 0, 1, "c.TMC4361A_DAC_ADDR_A", "TMC4361A_DAC_ADDR_A"], [0, 0, 1, "c.TMC4361A_DAC_ADDR_A", "TMC4361A_DAC_ADDR_A"], [0, 0, 1, "c.TMC4361A_DAC_ADDR_A_MASK", "TMC4361A_DAC_ADDR_A_MASK"], [0, 0, 1, "c.TMC4361A_DAC_ADDR_A_SHIFT", "TMC4361A_DAC_ADDR_A_SHIFT"], [0, 0, 1, "c.TMC4361A_DAC_ADDR_B", "TMC4361A_DAC_ADDR_B"], [0, 0, 1, "c.TMC4361A_DAC_ADDR_B", "TMC4361A_DAC_ADDR_B"], [0, 0, 1, "c.TMC4361A_DAC_ADDR_B_MASK", "TMC4361A_DAC_ADDR_B_MASK"], [0, 0, 1, "c.TMC4361A_DAC_ADDR_B_SHIFT", "TMC4361A_DAC_ADDR_B_SHIFT"], [0, 0, 1, "c.TMC4361A_DAC_CMD_LENGTH_MASK", "TMC4361A_DAC_CMD_LENGTH_MASK"], [0, 0, 1, "c.TMC4361A_DAC_CMD_LENGTH_SHIFT", "TMC4361A_DAC_CMD_LENGTH_SHIFT"], [0, 0, 1, "c.TMC4361A_DAC_OFFSET_MASK", "TMC4361A_DAC_OFFSET_MASK"], [0, 0, 1, "c.TMC4361A_DAC_OFFSET_MASK", "TMC4361A_DAC_OFFSET_MASK"], [0, 0, 1, "c.TMC4361A_DAC_OFFSET_SHIFT", "TMC4361A_DAC_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4361A_DAC_OFFSET_SHIFT", "TMC4361A_DAC_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4361A_DAC_OFFSET_WR", "TMC4361A_DAC_OFFSET_WR"], [0, 0, 1, "c.TMC4361A_DAC_OFFSET_WR", "TMC4361A_DAC_OFFSET_WR"], [0, 0, 1, "c.TMC4361A_DATA_FROM_ENC", "TMC4361A_DATA_FROM_ENC"], [0, 0, 1, "c.TMC4361A_DATA_FROM_ENC", "TMC4361A_DATA_FROM_ENC"], [0, 0, 1, "c.TMC4361A_DATA_FROM_ENC_MASK", "TMC4361A_DATA_FROM_ENC_MASK"], [0, 0, 1, "c.TMC4361A_DATA_FROM_ENC_SHIFT", "TMC4361A_DATA_FROM_ENC_SHIFT"], [0, 0, 1, "c.TMC4361A_DATA_TO_ENC", "TMC4361A_DATA_TO_ENC"], [0, 0, 1, "c.TMC4361A_DATA_TO_ENC", "TMC4361A_DATA_TO_ENC"], [0, 0, 1, "c.TMC4361A_DATA_TO_ENC_MASK", "TMC4361A_DATA_TO_ENC_MASK"], [0, 0, 1, "c.TMC4361A_DATA_TO_ENC_SHIFT", "TMC4361A_DATA_TO_ENC_SHIFT"], [0, 0, 1, "c.TMC4361A_DCSTEP_MODE_MASK", "TMC4361A_DCSTEP_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DCSTEP_MODE_SHIFT", "TMC4361A_DCSTEP_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DC_BLKTIME_MASK", "TMC4361A_DC_BLKTIME_MASK"], [0, 0, 1, "c.TMC4361A_DC_BLKTIME_SHIFT", "TMC4361A_DC_BLKTIME_SHIFT"], [0, 0, 1, "c.TMC4361A_DC_BLKTIME_WR", "TMC4361A_DC_BLKTIME_WR"], [0, 0, 1, "c.TMC4361A_DC_BLKTIME_WR", "TMC4361A_DC_BLKTIME_WR"], [0, 0, 1, "c.TMC4361A_DC_LSPTM_MASK", "TMC4361A_DC_LSPTM_MASK"], [0, 0, 1, "c.TMC4361A_DC_LSPTM_SHIFT", "TMC4361A_DC_LSPTM_SHIFT"], [0, 0, 1, "c.TMC4361A_DC_LSPTM_WR", "TMC4361A_DC_LSPTM_WR"], [0, 0, 1, "c.TMC4361A_DC_LSPTM_WR", "TMC4361A_DC_LSPTM_WR"], [0, 0, 1, "c.TMC4361A_DC_SG_MASK", "TMC4361A_DC_SG_MASK"], [0, 0, 1, "c.TMC4361A_DC_SG_SHIFT", "TMC4361A_DC_SG_SHIFT"], [0, 0, 1, "c.TMC4361A_DC_SG_WR", "TMC4361A_DC_SG_WR"], [0, 0, 1, "c.TMC4361A_DC_SG_WR", "TMC4361A_DC_SG_WR"], [0, 0, 1, "c.TMC4361A_DC_TIME_MASK", "TMC4361A_DC_TIME_MASK"], [0, 0, 1, "c.TMC4361A_DC_TIME_SHIFT", "TMC4361A_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC4361A_DC_TIME_WR", "TMC4361A_DC_TIME_WR"], [0, 0, 1, "c.TMC4361A_DC_TIME_WR", "TMC4361A_DC_TIME_WR"], [0, 0, 1, "c.TMC4361A_DC_VEL_MASK", "TMC4361A_DC_VEL_MASK"], [0, 0, 1, "c.TMC4361A_DC_VEL_SHIFT", "TMC4361A_DC_VEL_SHIFT"], [0, 0, 1, "c.TMC4361A_DC_VEL_WR", "TMC4361A_DC_VEL_WR"], [0, 0, 1, "c.TMC4361A_DC_VEL_WR", "TMC4361A_DC_VEL_WR"], [0, 0, 1, "c.TMC4361A_DFINAL", "TMC4361A_DFINAL"], [0, 0, 1, "c.TMC4361A_DFINAL", "TMC4361A_DFINAL"], [0, 0, 1, "c.TMC4361A_DFREEZE", "TMC4361A_DFREEZE"], [0, 0, 1, "c.TMC4361A_DFREEZE", "TMC4361A_DFREEZE"], [0, 0, 1, "c.TMC4361A_DFREEZE_MASK", "TMC4361A_DFREEZE_MASK"], [0, 0, 1, "c.TMC4361A_DFREEZE_SHIFT", "TMC4361A_DFREEZE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIFF_ENC_IN_DISABLE_MASK", "TMC4361A_DIFF_ENC_IN_DISABLE_MASK"], [0, 0, 1, "c.TMC4361A_DIFF_ENC_IN_DISABLE_SHIFT", "TMC4361A_DIFF_ENC_IN_DISABLE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_ACC_VAL_EN_MASK", "TMC4361A_DIRECT_ACC_VAL_EN_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_ACC_VAL_EN_SHIFT", "TMC4361A_DIRECT_ACC_VAL_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_BOW_VAL_EN_MASK", "TMC4361A_DIRECT_BOW_VAL_EN_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_BOW_VAL_EN_SHIFT", "TMC4361A_DIRECT_BOW_VAL_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_MASK", "TMC4361A_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIRECT_MODE_SHIFT", "TMC4361A_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_DIR_SETUP_TIME", "TMC4361A_DIR_SETUP_TIME"], [0, 0, 1, "c.TMC4361A_DIR_SETUP_TIME", "TMC4361A_DIR_SETUP_TIME"], [0, 0, 1, "c.TMC4361A_DIR_SETUP_TIME_MASK", "TMC4361A_DIR_SETUP_TIME_MASK"], [0, 0, 1, "c.TMC4361A_DIR_SETUP_TIME_SHIFT", "TMC4361A_DIR_SETUP_TIME_SHIFT"], [0, 0, 1, "c.TMC4361A_DISABLE_POLLING_MASK", "TMC4361A_DISABLE_POLLING_MASK"], [0, 0, 1, "c.TMC4361A_DISABLE_POLLING_MASK", "TMC4361A_DISABLE_POLLING_MASK"], [0, 0, 1, "c.TMC4361A_DISABLE_POLLING_MASK", "TMC4361A_DISABLE_POLLING_MASK"], [0, 0, 1, "c.TMC4361A_DISABLE_POLLING_SHIFT", "TMC4361A_DISABLE_POLLING_SHIFT"], [0, 0, 1, "c.TMC4361A_DISABLE_POLLING_SHIFT", "TMC4361A_DISABLE_POLLING_SHIFT"], [0, 0, 1, "c.TMC4361A_DISABLE_POLLING_SHIFT", "TMC4361A_DISABLE_POLLING_SHIFT"], [0, 0, 1, "c.TMC4361A_DMAX", "TMC4361A_DMAX"], [0, 0, 1, "c.TMC4361A_DMAX", "TMC4361A_DMAX"], [0, 0, 1, "c.TMC4361A_DRIVE_CURRENT_SCALE_EN_MASK", "TMC4361A_DRIVE_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_DRIVE_CURRENT_SCALE_EN_MASK", "TMC4361A_DRIVE_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_DRIVE_CURRENT_SCALE_EN_SHIFT", "TMC4361A_DRIVE_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_DRIVE_CURRENT_SCALE_EN_SHIFT", "TMC4361A_DRIVE_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_DRV1_SCALE_VAL_MASK", "TMC4361A_DRV1_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4361A_DRV1_SCALE_VAL_MASK", "TMC4361A_DRV1_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4361A_DRV1_SCALE_VAL_SHIFT", "TMC4361A_DRV1_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4361A_DRV1_SCALE_VAL_SHIFT", "TMC4361A_DRV1_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4361A_DRV_AFTER_STALL_MASK", "TMC4361A_DRV_AFTER_STALL_MASK"], [0, 0, 1, "c.TMC4361A_DRV_AFTER_STALL_SHIFT", "TMC4361A_DRV_AFTER_STALL_SHIFT"], [0, 0, 1, "c.TMC4361A_DRV_SCALE_DELAY", "TMC4361A_DRV_SCALE_DELAY"], [0, 0, 1, "c.TMC4361A_DRV_SCALE_DELAY", "TMC4361A_DRV_SCALE_DELAY"], [0, 0, 1, "c.TMC4361A_DRV_SCALE_DELAY_MASK", "TMC4361A_DRV_SCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_DRV_SCALE_DELAY_SHIFT", "TMC4361A_DRV_SCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_DSTOP", "TMC4361A_DSTOP"], [0, 0, 1, "c.TMC4361A_DSTOP", "TMC4361A_DSTOP"], [0, 0, 1, "c.TMC4361A_ENC_COMP_AMPL", "TMC4361A_ENC_COMP_AMPL"], [0, 0, 1, "c.TMC4361A_ENC_COMP_AMPL", "TMC4361A_ENC_COMP_AMPL"], [0, 0, 1, "c.TMC4361A_ENC_COMP_XOFFSET", "TMC4361A_ENC_COMP_XOFFSET"], [0, 0, 1, "c.TMC4361A_ENC_COMP_XOFFSET", "TMC4361A_ENC_COMP_XOFFSET"], [0, 0, 1, "c.TMC4361A_ENC_COMP_XOFFSET_MASK", "TMC4361A_ENC_COMP_XOFFSET_MASK"], [0, 0, 1, "c.TMC4361A_ENC_COMP_XOFFSET_SHIFT", "TMC4361A_ENC_COMP_XOFFSET_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_COMP_YOFFSET", "TMC4361A_ENC_COMP_YOFFSET"], [0, 0, 1, "c.TMC4361A_ENC_COMP_YOFFSET", "TMC4361A_ENC_COMP_YOFFSET"], [0, 0, 1, "c.TMC4361A_ENC_COMP_YOFFSET_MASK", "TMC4361A_ENC_COMP_YOFFSET_MASK"], [0, 0, 1, "c.TMC4361A_ENC_COMP_YOFFSET_SHIFT", "TMC4361A_ENC_COMP_YOFFSET_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_CONST_MASK", "TMC4361A_ENC_CONST_MASK"], [0, 0, 1, "c.TMC4361A_ENC_CONST_RD", "TMC4361A_ENC_CONST_RD"], [0, 0, 1, "c.TMC4361A_ENC_CONST_RD", "TMC4361A_ENC_CONST_RD"], [0, 0, 1, "c.TMC4361A_ENC_CONST_SHIFT", "TMC4361A_ENC_CONST_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_DONE_MASK", "TMC4361A_ENC_DONE_MASK"], [0, 0, 1, "c.TMC4361A_ENC_DONE_MASK", "TMC4361A_ENC_DONE_MASK"], [0, 0, 1, "c.TMC4361A_ENC_DONE_MASK", "TMC4361A_ENC_DONE_MASK"], [0, 0, 1, "c.TMC4361A_ENC_DONE_MASK", "TMC4361A_ENC_DONE_MASK"], [0, 0, 1, "c.TMC4361A_ENC_DONE_SHIFT", "TMC4361A_ENC_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_DONE_SHIFT", "TMC4361A_ENC_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_DONE_SHIFT", "TMC4361A_ENC_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_DONE_SHIFT", "TMC4361A_ENC_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_F_MASK", "TMC4361A_ENC_FAIL_F_MASK"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_F_SHIFT", "TMC4361A_ENC_FAIL_F_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_MASK", "TMC4361A_ENC_FAIL_MASK"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_MASK", "TMC4361A_ENC_FAIL_MASK"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_MASK", "TMC4361A_ENC_FAIL_MASK"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_MASK", "TMC4361A_ENC_FAIL_MASK"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_SHIFT", "TMC4361A_ENC_FAIL_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_SHIFT", "TMC4361A_ENC_FAIL_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_SHIFT", "TMC4361A_ENC_FAIL_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_FAIL_SHIFT", "TMC4361A_ENC_FAIL_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_IN_CONF", "TMC4361A_ENC_IN_CONF"], [0, 0, 1, "c.TMC4361A_ENC_IN_CONF", "TMC4361A_ENC_IN_CONF"], [0, 0, 1, "c.TMC4361A_ENC_IN_DATA", "TMC4361A_ENC_IN_DATA"], [0, 0, 1, "c.TMC4361A_ENC_IN_DATA", "TMC4361A_ENC_IN_DATA"], [0, 0, 1, "c.TMC4361A_ENC_IN_RES_MASK", "TMC4361A_ENC_IN_RES_MASK"], [0, 0, 1, "c.TMC4361A_ENC_IN_RES_SHIFT", "TMC4361A_ENC_IN_RES_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_IN_RES_WR", "TMC4361A_ENC_IN_RES_WR"], [0, 0, 1, "c.TMC4361A_ENC_IN_RES_WR", "TMC4361A_ENC_IN_RES_WR"], [0, 0, 1, "c.TMC4361A_ENC_LATCH_F_MASK", "TMC4361A_ENC_LATCH_F_MASK"], [0, 0, 1, "c.TMC4361A_ENC_LATCH_F_SHIFT", "TMC4361A_ENC_LATCH_F_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_LATCH_MASK", "TMC4361A_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC4361A_ENC_LATCH_RD", "TMC4361A_ENC_LATCH_RD"], [0, 0, 1, "c.TMC4361A_ENC_LATCH_RD", "TMC4361A_ENC_LATCH_RD"], [0, 0, 1, "c.TMC4361A_ENC_LATCH_SHIFT", "TMC4361A_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_OUT_DATA", "TMC4361A_ENC_OUT_DATA"], [0, 0, 1, "c.TMC4361A_ENC_OUT_DATA", "TMC4361A_ENC_OUT_DATA"], [0, 0, 1, "c.TMC4361A_ENC_OUT_GRAY_MASK", "TMC4361A_ENC_OUT_GRAY_MASK"], [0, 0, 1, "c.TMC4361A_ENC_OUT_GRAY_SHIFT", "TMC4361A_ENC_OUT_GRAY_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_OUT_RES", "TMC4361A_ENC_OUT_RES"], [0, 0, 1, "c.TMC4361A_ENC_OUT_RES", "TMC4361A_ENC_OUT_RES"], [0, 0, 1, "c.TMC4361A_ENC_OUT_RES_MASK", "TMC4361A_ENC_OUT_RES_MASK"], [0, 0, 1, "c.TMC4361A_ENC_OUT_RES_SHIFT", "TMC4361A_ENC_OUT_RES_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_POS", "TMC4361A_ENC_POS"], [0, 0, 1, "c.TMC4361A_ENC_POS", "TMC4361A_ENC_POS"], [0, 0, 1, "c.TMC4361A_ENC_POS_DEV_MASK", "TMC4361A_ENC_POS_DEV_MASK"], [0, 0, 1, "c.TMC4361A_ENC_POS_DEV_RD", "TMC4361A_ENC_POS_DEV_RD"], [0, 0, 1, "c.TMC4361A_ENC_POS_DEV_RD", "TMC4361A_ENC_POS_DEV_RD"], [0, 0, 1, "c.TMC4361A_ENC_POS_DEV_SHIFT", "TMC4361A_ENC_POS_DEV_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_POS_DEV_TOL_MASK", "TMC4361A_ENC_POS_DEV_TOL_MASK"], [0, 0, 1, "c.TMC4361A_ENC_POS_DEV_TOL_SHIFT", "TMC4361A_ENC_POS_DEV_TOL_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_POS_DEV_TOL_WR", "TMC4361A_ENC_POS_DEV_TOL_WR"], [0, 0, 1, "c.TMC4361A_ENC_POS_DEV_TOL_WR", "TMC4361A_ENC_POS_DEV_TOL_WR"], [0, 0, 1, "c.TMC4361A_ENC_POS_MASK", "TMC4361A_ENC_POS_MASK"], [0, 0, 1, "c.TMC4361A_ENC_POS_SHIFT", "TMC4361A_ENC_POS_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_RESET_VAL_MASK", "TMC4361A_ENC_RESET_VAL_MASK"], [0, 0, 1, "c.TMC4361A_ENC_RESET_VAL_SHIFT", "TMC4361A_ENC_RESET_VAL_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_RESET_VAL_WR", "TMC4361A_ENC_RESET_VAL_WR"], [0, 0, 1, "c.TMC4361A_ENC_RESET_VAL_WR", "TMC4361A_ENC_RESET_VAL_WR"], [0, 0, 1, "c.TMC4361A_ENC_SEL_DECIMAL_MASK", "TMC4361A_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC4361A_ENC_SEL_DECIMAL_SHIFT", "TMC4361A_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VEL0_MASK", "TMC4361A_ENC_VEL0_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VEL0_MASK", "TMC4361A_ENC_VEL0_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VEL0_MASK", "TMC4361A_ENC_VEL0_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VEL0_MASK", "TMC4361A_ENC_VEL0_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VEL0_SHIFT", "TMC4361A_ENC_VEL0_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VEL0_SHIFT", "TMC4361A_ENC_VEL0_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VEL0_SHIFT", "TMC4361A_ENC_VEL0_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VEL0_SHIFT", "TMC4361A_ENC_VEL0_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VEL_ZERO_MASK", "TMC4361A_ENC_VEL_ZERO_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VEL_ZERO_SHIFT", "TMC4361A_ENC_VEL_ZERO_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VEL_ZERO_WR", "TMC4361A_ENC_VEL_ZERO_WR"], [0, 0, 1, "c.TMC4361A_ENC_VEL_ZERO_WR", "TMC4361A_ENC_VEL_ZERO_WR"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_FILTER_MASK", "TMC4361A_ENC_VMEAN_FILTER_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_FILTER_MASK", "TMC4361A_ENC_VMEAN_FILTER_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_FILTER_SHIFT", "TMC4361A_ENC_VMEAN_FILTER_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_FILTER_SHIFT", "TMC4361A_ENC_VMEAN_FILTER_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_FILTER_WR", "TMC4361A_ENC_VMEAN_FILTER_WR"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_FILTER_WR", "TMC4361A_ENC_VMEAN_FILTER_WR"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_INT_MASK", "TMC4361A_ENC_VMEAN_INT_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_INT_SHIFT", "TMC4361A_ENC_VMEAN_INT_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_INT_WR", "TMC4361A_ENC_VMEAN_INT_WR"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_INT_WR", "TMC4361A_ENC_VMEAN_INT_WR"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_WAIT_MASK", "TMC4361A_ENC_VMEAN_WAIT_MASK"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_WAIT_SHIFT", "TMC4361A_ENC_VMEAN_WAIT_SHIFT"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_WAIT_WR", "TMC4361A_ENC_VMEAN_WAIT_WR"], [0, 0, 1, "c.TMC4361A_ENC_VMEAN_WAIT_WR", "TMC4361A_ENC_VMEAN_WAIT_WR"], [0, 0, 1, "c.TMC4361A_EVENTS", "TMC4361A_EVENTS"], [0, 0, 1, "c.TMC4361A_EVENTS", "TMC4361A_EVENTS"], [0, 0, 1, "c.TMC4361A_EVENT_CLEAR_CONF", "TMC4361A_EVENT_CLEAR_CONF"], [0, 0, 1, "c.TMC4361A_EVENT_CLEAR_CONF", "TMC4361A_EVENT_CLEAR_CONF"], [0, 0, 1, "c.TMC4361A_FIELD_READ", "TMC4361A_FIELD_READ"], [0, 0, 1, "c.TMC4361A_FIELD_WRITE", "TMC4361A_FIELD_WRITE"], [0, 0, 1, "c.TMC4361A_FILT_L_ENC_IN_MASK", "TMC4361A_FILT_L_ENC_IN_MASK"], [0, 0, 1, "c.TMC4361A_FILT_L_ENC_IN_SHIFT", "TMC4361A_FILT_L_ENC_IN_SHIFT"], [0, 0, 1, "c.TMC4361A_FILT_L_ENC_OUT_MASK", "TMC4361A_FILT_L_ENC_OUT_MASK"], [0, 0, 1, "c.TMC4361A_FILT_L_ENC_OUT_SHIFT", "TMC4361A_FILT_L_ENC_OUT_SHIFT"], [0, 0, 1, "c.TMC4361A_FILT_L_REF_MASK", "TMC4361A_FILT_L_REF_MASK"], [0, 0, 1, "c.TMC4361A_FILT_L_REF_SHIFT", "TMC4361A_FILT_L_REF_SHIFT"], [0, 0, 1, "c.TMC4361A_FILT_L_S_MASK", "TMC4361A_FILT_L_S_MASK"], [0, 0, 1, "c.TMC4361A_FILT_L_S_SHIFT", "TMC4361A_FILT_L_S_SHIFT"], [0, 0, 1, "c.TMC4361A_FREEWHEELING_EN_MASK", "TMC4361A_FREEWHEELING_EN_MASK"], [0, 0, 1, "c.TMC4361A_FREEWHEELING_EN_MASK", "TMC4361A_FREEWHEELING_EN_MASK"], [0, 0, 1, "c.TMC4361A_FREEWHEELING_EN_SHIFT", "TMC4361A_FREEWHEELING_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_FREEWHEELING_EN_SHIFT", "TMC4361A_FREEWHEELING_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_FREEWHEEL_DELAY", "TMC4361A_FREEWHEEL_DELAY"], [0, 0, 1, "c.TMC4361A_FREEWHEEL_DELAY", "TMC4361A_FREEWHEEL_DELAY"], [0, 0, 1, "c.TMC4361A_FREEWHEEL_DELAY_MASK", "TMC4361A_FREEWHEEL_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_FREEWHEEL_DELAY_SHIFT", "TMC4361A_FREEWHEEL_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_MASK", "TMC4361A_FREQUENCY_MODE_MASK"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FREQUENCY_MODE_SHIFT", "TMC4361A_FREQUENCY_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_FROZEN_MASK", "TMC4361A_FROZEN_MASK"], [0, 0, 1, "c.TMC4361A_FROZEN_MASK", "TMC4361A_FROZEN_MASK"], [0, 0, 1, "c.TMC4361A_FROZEN_MASK", "TMC4361A_FROZEN_MASK"], [0, 0, 1, "c.TMC4361A_FROZEN_MASK", "TMC4361A_FROZEN_MASK"], [0, 0, 1, "c.TMC4361A_FROZEN_SHIFT", "TMC4361A_FROZEN_SHIFT"], [0, 0, 1, "c.TMC4361A_FROZEN_SHIFT", "TMC4361A_FROZEN_SHIFT"], [0, 0, 1, "c.TMC4361A_FROZEN_SHIFT", "TMC4361A_FROZEN_SHIFT"], [0, 0, 1, "c.TMC4361A_FROZEN_SHIFT", "TMC4361A_FROZEN_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_F_MASK", "TMC4361A_FS_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_F_SHIFT", "TMC4361A_FS_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_MASK", "TMC4361A_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_MASK", "TMC4361A_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_MASK", "TMC4361A_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_MASK", "TMC4361A_FS_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_SHIFT", "TMC4361A_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_SHIFT", "TMC4361A_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_SHIFT", "TMC4361A_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_ACTIVE_SHIFT", "TMC4361A_FS_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_EN_MASK", "TMC4361A_FS_EN_MASK"], [0, 0, 1, "c.TMC4361A_FS_EN_SHIFT", "TMC4361A_FS_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_PER_REV_MASK", "TMC4361A_FS_PER_REV_MASK"], [0, 0, 1, "c.TMC4361A_FS_PER_REV_SHIFT", "TMC4361A_FS_PER_REV_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_SDOUT_MASK", "TMC4361A_FS_SDOUT_MASK"], [0, 0, 1, "c.TMC4361A_FS_SDOUT_SHIFT", "TMC4361A_FS_SDOUT_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_VEL_MASK", "TMC4361A_FS_VEL_MASK"], [0, 0, 1, "c.TMC4361A_FS_VEL_SHIFT", "TMC4361A_FS_VEL_SHIFT"], [0, 0, 1, "c.TMC4361A_FS_VEL_WR", "TMC4361A_FS_VEL_WR"], [0, 0, 1, "c.TMC4361A_FS_VEL_WR", "TMC4361A_FS_VEL_WR"], [0, 0, 1, "c.TMC4361A_GEAR_RATIO", "TMC4361A_GEAR_RATIO"], [0, 0, 1, "c.TMC4361A_GEAR_RATIO", "TMC4361A_GEAR_RATIO"], [0, 0, 1, "c.TMC4361A_GEAR_RATIO_MASK", "TMC4361A_GEAR_RATIO_MASK"], [0, 0, 1, "c.TMC4361A_GEAR_RATIO_SHIFT", "TMC4361A_GEAR_RATIO_SHIFT"], [0, 0, 1, "c.TMC4361A_GENERAL_CONF", "TMC4361A_GENERAL_CONF"], [0, 0, 1, "c.TMC4361A_GENERAL_CONF", "TMC4361A_GENERAL_CONF"], [0, 0, 1, "c.TMC4361A_HOLD_CURRENT_SCALE_EN_MASK", "TMC4361A_HOLD_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_HOLD_CURRENT_SCALE_EN_MASK", "TMC4361A_HOLD_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_HOLD_CURRENT_SCALE_EN_MASK", "TMC4361A_HOLD_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_HOLD_CURRENT_SCALE_EN_SHIFT", "TMC4361A_HOLD_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_HOLD_CURRENT_SCALE_EN_SHIFT", "TMC4361A_HOLD_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_HOLD_CURRENT_SCALE_EN_SHIFT", "TMC4361A_HOLD_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_DELAY", "TMC4361A_HOLD_SCALE_DELAY"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_DELAY", "TMC4361A_HOLD_SCALE_DELAY"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_DELAY_MASK", "TMC4361A_HOLD_SCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_DELAY_MASK", "TMC4361A_HOLD_SCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_DELAY_SHIFT", "TMC4361A_HOLD_SCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_DELAY_SHIFT", "TMC4361A_HOLD_SCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_VAL_MASK", "TMC4361A_HOLD_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_VAL_MASK", "TMC4361A_HOLD_SCALE_VAL_MASK"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_VAL_SHIFT", "TMC4361A_HOLD_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4361A_HOLD_SCALE_VAL_SHIFT", "TMC4361A_HOLD_SCALE_VAL_SHIFT"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_F_MASK", "TMC4361A_HOME_ERROR_F_MASK"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_F_SHIFT", "TMC4361A_HOME_ERROR_F_SHIFT"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_MASK", "TMC4361A_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_MASK", "TMC4361A_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_MASK", "TMC4361A_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_MASK", "TMC4361A_HOME_ERROR_MASK"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_SHIFT", "TMC4361A_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_SHIFT", "TMC4361A_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_SHIFT", "TMC4361A_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4361A_HOME_ERROR_SHIFT", "TMC4361A_HOME_ERROR_SHIFT"], [0, 0, 1, "c.TMC4361A_HOME_EVENT_MASK", "TMC4361A_HOME_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_HOME_EVENT_SHIFT", "TMC4361A_HOME_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_HOME_SAFETY_MARGIN", "TMC4361A_HOME_SAFETY_MARGIN"], [0, 0, 1, "c.TMC4361A_HOME_SAFETY_MARGIN", "TMC4361A_HOME_SAFETY_MARGIN"], [0, 0, 1, "c.TMC4361A_HOME_SAFETY_MARGIN_MASK", "TMC4361A_HOME_SAFETY_MARGIN_MASK"], [0, 0, 1, "c.TMC4361A_HOME_SAFETY_MARGIN_SHIFT", "TMC4361A_HOME_SAFETY_MARGIN_SHIFT"], [0, 0, 1, "c.TMC4361A_IFREEZE", "TMC4361A_IFREEZE"], [0, 0, 1, "c.TMC4361A_IFREEZE", "TMC4361A_IFREEZE"], [0, 0, 1, "c.TMC4361A_IFREEZE_MASK", "TMC4361A_IFREEZE_MASK"], [0, 0, 1, "c.TMC4361A_IFREEZE_SHIFT", "TMC4361A_IFREEZE_SHIFT"], [0, 0, 1, "c.TMC4361A_IGNORE_AB_MASK", "TMC4361A_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC4361A_IGNORE_AB_SHIFT", "TMC4361A_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC4361A_IMMEDIATE_START_IN_MASK", "TMC4361A_IMMEDIATE_START_IN_MASK"], [0, 0, 1, "c.TMC4361A_IMMEDIATE_START_IN_SHIFT", "TMC4361A_IMMEDIATE_START_IN_SHIFT"], [0, 0, 1, "c.TMC4361A_INPUT_FILT_CONF", "TMC4361A_INPUT_FILT_CONF"], [0, 0, 1, "c.TMC4361A_INPUT_FILT_CONF", "TMC4361A_INPUT_FILT_CONF"], [0, 0, 1, "c.TMC4361A_INTR_AS_WIRED_AND_MASK", "TMC4361A_INTR_AS_WIRED_AND_MASK"], [0, 0, 1, "c.TMC4361A_INTR_AS_WIRED_AND_SHIFT", "TMC4361A_INTR_AS_WIRED_AND_SHIFT"], [0, 0, 1, "c.TMC4361A_INTR_CONF", "TMC4361A_INTR_CONF"], [0, 0, 1, "c.TMC4361A_INTR_CONF", "TMC4361A_INTR_CONF"], [0, 0, 1, "c.TMC4361A_INTR_POL_MASK", "TMC4361A_INTR_POL_MASK"], [0, 0, 1, "c.TMC4361A_INTR_POL_SHIFT", "TMC4361A_INTR_POL_SHIFT"], [0, 0, 1, "c.TMC4361A_INTR_TR_PU_PD_EN_MASK", "TMC4361A_INTR_TR_PU_PD_EN_MASK"], [0, 0, 1, "c.TMC4361A_INTR_TR_PU_PD_EN_SHIFT", "TMC4361A_INTR_TR_PU_PD_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_INVERT_ENC_DIR_MASK", "TMC4361A_INVERT_ENC_DIR_MASK"], [0, 0, 1, "c.TMC4361A_INVERT_ENC_DIR_SHIFT", "TMC4361A_INVERT_ENC_DIR_SHIFT"], [0, 0, 1, "c.TMC4361A_INVERT_POL_TARGET_REACHED_MASK", "TMC4361A_INVERT_POL_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_INVERT_POL_TARGET_REACHED_SHIFT", "TMC4361A_INVERT_POL_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_INVERT_STOP_DIRECTION_MASK", "TMC4361A_INVERT_STOP_DIRECTION_MASK"], [0, 0, 1, "c.TMC4361A_INVERT_STOP_DIRECTION_SHIFT", "TMC4361A_INVERT_STOP_DIRECTION_SHIFT"], [0, 0, 1, "c.TMC4361A_LATCH_ENC_ON_N_MASK", "TMC4361A_LATCH_ENC_ON_N_MASK"], [0, 0, 1, "c.TMC4361A_LATCH_ENC_ON_N_SHIFT", "TMC4361A_LATCH_ENC_ON_N_SHIFT"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_ACTIVE_L_MASK", "TMC4361A_LATCH_X_ON_ACTIVE_L_MASK"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_ACTIVE_L_SHIFT", "TMC4361A_LATCH_X_ON_ACTIVE_L_SHIFT"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_ACTIVE_R_MASK", "TMC4361A_LATCH_X_ON_ACTIVE_R_MASK"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_ACTIVE_R_SHIFT", "TMC4361A_LATCH_X_ON_ACTIVE_R_SHIFT"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_INACTIVE_L_MASK", "TMC4361A_LATCH_X_ON_INACTIVE_L_MASK"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_INACTIVE_L_SHIFT", "TMC4361A_LATCH_X_ON_INACTIVE_L_SHIFT"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_INACTIVE_R_MASK", "TMC4361A_LATCH_X_ON_INACTIVE_R_MASK"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_INACTIVE_R_SHIFT", "TMC4361A_LATCH_X_ON_INACTIVE_R_SHIFT"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_N_MASK", "TMC4361A_LATCH_X_ON_N_MASK"], [0, 0, 1, "c.TMC4361A_LATCH_X_ON_N_SHIFT", "TMC4361A_LATCH_X_ON_N_SHIFT"], [0, 0, 1, "c.TMC4361A_LEFT_ALIGNED_DATA_MASK", "TMC4361A_LEFT_ALIGNED_DATA_MASK"], [0, 0, 1, "c.TMC4361A_LEFT_ALIGNED_DATA_SHIFT", "TMC4361A_LEFT_ALIGNED_DATA_SHIFT"], [0, 0, 1, "c.TMC4361A_MANUAL_ENC_CONST0", "TMC4361A_MANUAL_ENC_CONST0"], [0, 0, 1, "c.TMC4361A_MANUAL_ENC_CONST0", "TMC4361A_MANUAL_ENC_CONST0"], [0, 0, 1, "c.TMC4361A_MANUAL_ENC_CONST_MASK", "TMC4361A_MANUAL_ENC_CONST_MASK"], [0, 0, 1, "c.TMC4361A_MANUAL_ENC_CONST_SHIFT", "TMC4361A_MANUAL_ENC_CONST_SHIFT"], [0, 0, 1, "c.TMC4361A_MAX_ACCELERATION", "TMC4361A_MAX_ACCELERATION"], [0, 0, 1, "c.TMC4361A_MAX_PHASE_TRAP_MASK", "TMC4361A_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4361A_MAX_PHASE_TRAP_MASK", "TMC4361A_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4361A_MAX_PHASE_TRAP_MASK", "TMC4361A_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4361A_MAX_PHASE_TRAP_MASK", "TMC4361A_MAX_PHASE_TRAP_MASK"], [0, 0, 1, "c.TMC4361A_MAX_PHASE_TRAP_SHIFT", "TMC4361A_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4361A_MAX_PHASE_TRAP_SHIFT", "TMC4361A_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4361A_MAX_PHASE_TRAP_SHIFT", "TMC4361A_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4361A_MAX_PHASE_TRAP_SHIFT", "TMC4361A_MAX_PHASE_TRAP_SHIFT"], [0, 0, 1, "c.TMC4361A_MAX_VELOCITY", "TMC4361A_MAX_VELOCITY"], [0, 0, 1, "c.TMC4361A_MIXED_DECAY_MASK", "TMC4361A_MIXED_DECAY_MASK"], [0, 0, 1, "c.TMC4361A_MIXED_DECAY_MASK", "TMC4361A_MIXED_DECAY_MASK"], [0, 0, 1, "c.TMC4361A_MIXED_DECAY_SHIFT", "TMC4361A_MIXED_DECAY_SHIFT"], [0, 0, 1, "c.TMC4361A_MIXED_DECAY_SHIFT", "TMC4361A_MIXED_DECAY_SHIFT"], [0, 0, 1, "c.TMC4361A_MODIFIED_POS_COPARE_MASK", "TMC4361A_MODIFIED_POS_COPARE_MASK"], [0, 0, 1, "c.TMC4361A_MODIFIED_POS_COPARE_SHIFT", "TMC4361A_MODIFIED_POS_COPARE_SHIFT"], [0, 0, 1, "c.TMC4361A_MOTORS", "TMC4361A_MOTORS"], [0, 0, 1, "c.TMC4361A_MOTOR_EV_MASK", "TMC4361A_MOTOR_EV_MASK"], [0, 0, 1, "c.TMC4361A_MOTOR_EV_MASK", "TMC4361A_MOTOR_EV_MASK"], [0, 0, 1, "c.TMC4361A_MOTOR_EV_MASK", "TMC4361A_MOTOR_EV_MASK"], [0, 0, 1, "c.TMC4361A_MOTOR_EV_MASK", "TMC4361A_MOTOR_EV_MASK"], [0, 0, 1, "c.TMC4361A_MOTOR_EV_SHIFT", "TMC4361A_MOTOR_EV_SHIFT"], [0, 0, 1, "c.TMC4361A_MOTOR_EV_SHIFT", "TMC4361A_MOTOR_EV_SHIFT"], [0, 0, 1, "c.TMC4361A_MOTOR_EV_SHIFT", "TMC4361A_MOTOR_EV_SHIFT"], [0, 0, 1, "c.TMC4361A_MOTOR_EV_SHIFT", "TMC4361A_MOTOR_EV_SHIFT"], [0, 0, 1, "c.TMC4361A_MSCNT_MASK", "TMC4361A_MSCNT_MASK"], [0, 0, 1, "c.TMC4361A_MSCNT_RD", "TMC4361A_MSCNT_RD"], [0, 0, 1, "c.TMC4361A_MSCNT_RD", "TMC4361A_MSCNT_RD"], [0, 0, 1, "c.TMC4361A_MSCNT_SHIFT", "TMC4361A_MSCNT_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUTSEL_MASK", "TMC4361A_MSLUTSEL_MASK"], [0, 0, 1, "c.TMC4361A_MSLUTSEL_SHIFT", "TMC4361A_MSLUTSEL_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUTSEL_WR", "TMC4361A_MSLUTSEL_WR"], [0, 0, 1, "c.TMC4361A_MSLUTSEL_WR", "TMC4361A_MSLUTSEL_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_0_MASK", "TMC4361A_MSLUT_0_MASK"], [0, 0, 1, "c.TMC4361A_MSLUT_0_SHIFT", "TMC4361A_MSLUT_0_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUT_0_WR", "TMC4361A_MSLUT_0_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_0_WR", "TMC4361A_MSLUT_0_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_1_MASK", "TMC4361A_MSLUT_1_MASK"], [0, 0, 1, "c.TMC4361A_MSLUT_1_SHIFT", "TMC4361A_MSLUT_1_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUT_1_WR", "TMC4361A_MSLUT_1_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_1_WR", "TMC4361A_MSLUT_1_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_2_MASK", "TMC4361A_MSLUT_2_MASK"], [0, 0, 1, "c.TMC4361A_MSLUT_2_SHIFT", "TMC4361A_MSLUT_2_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUT_2_WR", "TMC4361A_MSLUT_2_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_2_WR", "TMC4361A_MSLUT_2_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_3_MASK", "TMC4361A_MSLUT_3_MASK"], [0, 0, 1, "c.TMC4361A_MSLUT_3_SHIFT", "TMC4361A_MSLUT_3_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUT_3_WR", "TMC4361A_MSLUT_3_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_3_WR", "TMC4361A_MSLUT_3_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_4_MASK", "TMC4361A_MSLUT_4_MASK"], [0, 0, 1, "c.TMC4361A_MSLUT_4_SHIFT", "TMC4361A_MSLUT_4_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUT_4_WR", "TMC4361A_MSLUT_4_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_4_WR", "TMC4361A_MSLUT_4_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_5_MASK", "TMC4361A_MSLUT_5_MASK"], [0, 0, 1, "c.TMC4361A_MSLUT_5_SHIFT", "TMC4361A_MSLUT_5_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUT_5_WR", "TMC4361A_MSLUT_5_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_5_WR", "TMC4361A_MSLUT_5_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_6_MASK", "TMC4361A_MSLUT_6_MASK"], [0, 0, 1, "c.TMC4361A_MSLUT_6_SHIFT", "TMC4361A_MSLUT_6_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUT_6_WR", "TMC4361A_MSLUT_6_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_6_WR", "TMC4361A_MSLUT_6_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_7_MASK", "TMC4361A_MSLUT_7_MASK"], [0, 0, 1, "c.TMC4361A_MSLUT_7_SHIFT", "TMC4361A_MSLUT_7_SHIFT"], [0, 0, 1, "c.TMC4361A_MSLUT_7_WR", "TMC4361A_MSLUT_7_WR"], [0, 0, 1, "c.TMC4361A_MSLUT_7_WR", "TMC4361A_MSLUT_7_WR"], [0, 0, 1, "c.TMC4361A_MSOFFSET_MASK", "TMC4361A_MSOFFSET_MASK"], [0, 0, 1, "c.TMC4361A_MSOFFSET_SHIFT", "TMC4361A_MSOFFSET_SHIFT"], [0, 0, 1, "c.TMC4361A_MSOFFSET_WR", "TMC4361A_MSOFFSET_WR"], [0, 0, 1, "c.TMC4361A_MSOFFSET_WR", "TMC4361A_MSOFFSET_WR"], [0, 0, 1, "c.TMC4361A_MSTEP_PER_FS_MASK", "TMC4361A_MSTEP_PER_FS_MASK"], [0, 0, 1, "c.TMC4361A_MSTEP_PER_FS_MASK", "TMC4361A_MSTEP_PER_FS_MASK"], [0, 0, 1, "c.TMC4361A_MSTEP_PER_FS_MASK", "TMC4361A_MSTEP_PER_FS_MASK"], [0, 0, 1, "c.TMC4361A_MSTEP_PER_FS_SHIFT", "TMC4361A_MSTEP_PER_FS_SHIFT"], [0, 0, 1, "c.TMC4361A_MSTEP_PER_FS_SHIFT", "TMC4361A_MSTEP_PER_FS_SHIFT"], [0, 0, 1, "c.TMC4361A_MSTEP_PER_FS_SHIFT", "TMC4361A_MSTEP_PER_FS_SHIFT"], [0, 0, 1, "c.TMC4361A_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_MASK", "TMC4361A_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_MASK"], [0, 0, 1, "c.TMC4361A_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_SHIFT", "TMC4361A_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_SHIFT"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_IN_EN_MASK", "TMC4361A_MULTI_TURN_IN_EN_MASK"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_IN_EN_SHIFT", "TMC4361A_MULTI_TURN_IN_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_IN_SIGNED_MASK", "TMC4361A_MULTI_TURN_IN_SIGNED_MASK"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_IN_SIGNED_SHIFT", "TMC4361A_MULTI_TURN_IN_SIGNED_SHIFT"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_OUT_EN_MASK", "TMC4361A_MULTI_TURN_OUT_EN_MASK"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_OUT_EN_SHIFT", "TMC4361A_MULTI_TURN_OUT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_RES_MASK", "TMC4361A_MULTI_TURN_RES_MASK"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_RES_MASK", "TMC4361A_MULTI_TURN_RES_MASK"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_RES_MASK", "TMC4361A_MULTI_TURN_RES_MASK"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_RES_OUT_MASK", "TMC4361A_MULTI_TURN_RES_OUT_MASK"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_RES_OUT_SHIFT", "TMC4361A_MULTI_TURN_RES_OUT_SHIFT"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_RES_SHIFT", "TMC4361A_MULTI_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_RES_SHIFT", "TMC4361A_MULTI_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4361A_MULTI_TURN_RES_SHIFT", "TMC4361A_MULTI_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4361A_NEW_OUT_BIT_AT_RISE_MASK", "TMC4361A_NEW_OUT_BIT_AT_RISE_MASK"], [0, 0, 1, "c.TMC4361A_NEW_OUT_BIT_AT_RISE_MASK", "TMC4361A_NEW_OUT_BIT_AT_RISE_MASK"], [0, 0, 1, "c.TMC4361A_NEW_OUT_BIT_AT_RISE_SHIFT", "TMC4361A_NEW_OUT_BIT_AT_RISE_SHIFT"], [0, 0, 1, "c.TMC4361A_NEW_OUT_BIT_AT_RISE_SHIFT", "TMC4361A_NEW_OUT_BIT_AT_RISE_SHIFT"], [0, 0, 1, "c.TMC4361A_NO_ENC_VEL_PREPROC_MASK", "TMC4361A_NO_ENC_VEL_PREPROC_MASK"], [0, 0, 1, "c.TMC4361A_NO_ENC_VEL_PREPROC_SHIFT", "TMC4361A_NO_ENC_VEL_PREPROC_SHIFT"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_F_MASK", "TMC4361A_N_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_F_SHIFT", "TMC4361A_N_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_MASK", "TMC4361A_N_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_MASK", "TMC4361A_N_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_MASK", "TMC4361A_N_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_MASK", "TMC4361A_N_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_SHIFT", "TMC4361A_N_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_SHIFT", "TMC4361A_N_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_SHIFT", "TMC4361A_N_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_N_ACTIVE_SHIFT", "TMC4361A_N_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_N_CHAN_SENSITIVITY_MASK", "TMC4361A_N_CHAN_SENSITIVITY_MASK"], [0, 0, 1, "c.TMC4361A_N_CHAN_SENSITIVITY_SHIFT", "TMC4361A_N_CHAN_SENSITIVITY_SHIFT"], [0, 0, 1, "c.TMC4361A_OCA_MASK", "TMC4361A_OCA_MASK"], [0, 0, 1, "c.TMC4361A_OCA_SHIFT", "TMC4361A_OCA_SHIFT"], [0, 0, 1, "c.TMC4361A_OCB_MASK", "TMC4361A_OCB_MASK"], [0, 0, 1, "c.TMC4361A_OCB_SHIFT", "TMC4361A_OCB_SHIFT"], [0, 0, 1, "c.TMC4361A_OCHS_MASK", "TMC4361A_OCHS_MASK"], [0, 0, 1, "c.TMC4361A_OCHS_SHIFT", "TMC4361A_OCHS_SHIFT"], [0, 0, 1, "c.TMC4361A_OLA_MASK", "TMC4361A_OLA_MASK"], [0, 0, 1, "c.TMC4361A_OLA_MASK", "TMC4361A_OLA_MASK"], [0, 0, 1, "c.TMC4361A_OLA_SHIFT", "TMC4361A_OLA_SHIFT"], [0, 0, 1, "c.TMC4361A_OLA_SHIFT", "TMC4361A_OLA_SHIFT"], [0, 0, 1, "c.TMC4361A_OLB_MASK", "TMC4361A_OLB_MASK"], [0, 0, 1, "c.TMC4361A_OLB_MASK", "TMC4361A_OLB_MASK"], [0, 0, 1, "c.TMC4361A_OLB_SHIFT", "TMC4361A_OLB_SHIFT"], [0, 0, 1, "c.TMC4361A_OLB_SHIFT", "TMC4361A_OLB_SHIFT"], [0, 0, 1, "c.TMC4361A_OPERATION_MODE_MASK", "TMC4361A_OPERATION_MODE_MASK"], [0, 0, 1, "c.TMC4361A_OPERATION_MODE_MASK", "TMC4361A_OPERATION_MODE_MASK"], [0, 0, 1, "c.TMC4361A_OPERATION_MODE_SHIFT", "TMC4361A_OPERATION_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_OPERATION_MODE_SHIFT", "TMC4361A_OPERATION_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_OTPW_MASK", "TMC4361A_OTPW_MASK"], [0, 0, 1, "c.TMC4361A_OTPW_MASK", "TMC4361A_OTPW_MASK"], [0, 0, 1, "c.TMC4361A_OTPW_SHIFT", "TMC4361A_OTPW_SHIFT"], [0, 0, 1, "c.TMC4361A_OTPW_SHIFT", "TMC4361A_OTPW_SHIFT"], [0, 0, 1, "c.TMC4361A_OT_MASK", "TMC4361A_OT_MASK"], [0, 0, 1, "c.TMC4361A_OT_MASK", "TMC4361A_OT_MASK"], [0, 0, 1, "c.TMC4361A_OT_SHIFT", "TMC4361A_OT_SHIFT"], [0, 0, 1, "c.TMC4361A_OT_SHIFT", "TMC4361A_OT_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_DV_CLIP_MASK", "TMC4361A_PID_DV_CLIP_MASK"], [0, 0, 1, "c.TMC4361A_PID_DV_CLIP_SHIFT", "TMC4361A_PID_DV_CLIP_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_DV_CLIP_WR", "TMC4361A_PID_DV_CLIP_WR"], [0, 0, 1, "c.TMC4361A_PID_DV_CLIP_WR", "TMC4361A_PID_DV_CLIP_WR"], [0, 0, 1, "c.TMC4361A_PID_D_CLKDIV_MASK", "TMC4361A_PID_D_CLKDIV_MASK"], [0, 0, 1, "c.TMC4361A_PID_D_CLKDIV_SHIFT", "TMC4361A_PID_D_CLKDIV_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_D_CLKDIV_WR", "TMC4361A_PID_D_CLKDIV_WR"], [0, 0, 1, "c.TMC4361A_PID_D_CLKDIV_WR", "TMC4361A_PID_D_CLKDIV_WR"], [0, 0, 1, "c.TMC4361A_PID_D_MASK", "TMC4361A_PID_D_MASK"], [0, 0, 1, "c.TMC4361A_PID_D_SHIFT", "TMC4361A_PID_D_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_D_WR", "TMC4361A_PID_D_WR"], [0, 0, 1, "c.TMC4361A_PID_D_WR", "TMC4361A_PID_D_WR"], [0, 0, 1, "c.TMC4361A_PID_E_MASK", "TMC4361A_PID_E_MASK"], [0, 0, 1, "c.TMC4361A_PID_E_RD", "TMC4361A_PID_E_RD"], [0, 0, 1, "c.TMC4361A_PID_E_RD", "TMC4361A_PID_E_RD"], [0, 0, 1, "c.TMC4361A_PID_E_SHIFT", "TMC4361A_PID_E_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_ISUM_RD", "TMC4361A_PID_ISUM_RD"], [0, 0, 1, "c.TMC4361A_PID_ISUM_RD", "TMC4361A_PID_ISUM_RD"], [0, 0, 1, "c.TMC4361A_PID_ISUM_RD_MASK", "TMC4361A_PID_ISUM_RD_MASK"], [0, 0, 1, "c.TMC4361A_PID_ISUM_RD_SHIFT", "TMC4361A_PID_ISUM_RD_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_I_CLIP_MASK", "TMC4361A_PID_I_CLIP_MASK"], [0, 0, 1, "c.TMC4361A_PID_I_CLIP_SHIFT", "TMC4361A_PID_I_CLIP_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_I_CLIP_WR", "TMC4361A_PID_I_CLIP_WR"], [0, 0, 1, "c.TMC4361A_PID_I_CLIP_WR", "TMC4361A_PID_I_CLIP_WR"], [0, 0, 1, "c.TMC4361A_PID_I_MASK", "TMC4361A_PID_I_MASK"], [0, 0, 1, "c.TMC4361A_PID_I_SHIFT", "TMC4361A_PID_I_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_I_WR", "TMC4361A_PID_I_WR"], [0, 0, 1, "c.TMC4361A_PID_I_WR", "TMC4361A_PID_I_WR"], [0, 0, 1, "c.TMC4361A_PID_P_MASK", "TMC4361A_PID_P_MASK"], [0, 0, 1, "c.TMC4361A_PID_P_SHIFT", "TMC4361A_PID_P_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_P_WR", "TMC4361A_PID_P_WR"], [0, 0, 1, "c.TMC4361A_PID_P_WR", "TMC4361A_PID_P_WR"], [0, 0, 1, "c.TMC4361A_PID_TOLERANCE_MASK", "TMC4361A_PID_TOLERANCE_MASK"], [0, 0, 1, "c.TMC4361A_PID_TOLERANCE_SHIFT", "TMC4361A_PID_TOLERANCE_SHIFT"], [0, 0, 1, "c.TMC4361A_PID_TOLERANCE_WR", "TMC4361A_PID_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361A_PID_TOLERANCE_WR", "TMC4361A_PID_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361A_PID_VEL_MASK", "TMC4361A_PID_VEL_MASK"], [0, 0, 1, "c.TMC4361A_PID_VEL_RD", "TMC4361A_PID_VEL_RD"], [0, 0, 1, "c.TMC4361A_PID_VEL_RD", "TMC4361A_PID_VEL_RD"], [0, 0, 1, "c.TMC4361A_PID_VEL_SHIFT", "TMC4361A_PID_VEL_SHIFT"], [0, 0, 1, "c.TMC4361A_PIPELINE_EN0_MASK", "TMC4361A_PIPELINE_EN0_MASK"], [0, 0, 1, "c.TMC4361A_PIPELINE_EN0_SHIFT", "TMC4361A_PIPELINE_EN0_SHIFT"], [0, 0, 1, "c.TMC4361A_PIPELINE_EN1_MASK", "TMC4361A_PIPELINE_EN1_MASK"], [0, 0, 1, "c.TMC4361A_PIPELINE_EN1_SHIFT", "TMC4361A_PIPELINE_EN1_SHIFT"], [0, 0, 1, "c.TMC4361A_PIPELINE_EN2_MASK", "TMC4361A_PIPELINE_EN2_MASK"], [0, 0, 1, "c.TMC4361A_PIPELINE_EN2_SHIFT", "TMC4361A_PIPELINE_EN2_SHIFT"], [0, 0, 1, "c.TMC4361A_PIPELINE_EN3_MASK", "TMC4361A_PIPELINE_EN3_MASK"], [0, 0, 1, "c.TMC4361A_PIPELINE_EN3_SHIFT", "TMC4361A_PIPELINE_EN3_SHIFT"], [0, 0, 1, "c.TMC4361A_POLLING_REG_GSTAT_MASK", "TMC4361A_POLLING_REG_GSTAT_MASK"], [0, 0, 1, "c.TMC4361A_POLLING_REG_GSTAT_MASK", "TMC4361A_POLLING_REG_GSTAT_MASK"], [0, 0, 1, "c.TMC4361A_POLLING_REG_GSTAT_SHIFT", "TMC4361A_POLLING_REG_GSTAT_SHIFT"], [0, 0, 1, "c.TMC4361A_POLLING_REG_GSTAT_SHIFT", "TMC4361A_POLLING_REG_GSTAT_SHIFT"], [0, 0, 1, "c.TMC4361A_POLLING_REG_LOST_STEPS_MASK", "TMC4361A_POLLING_REG_LOST_STEPS_MASK"], [0, 0, 1, "c.TMC4361A_POLLING_REG_LOST_STEPS_MASK", "TMC4361A_POLLING_REG_LOST_STEPS_MASK"], [0, 0, 1, "c.TMC4361A_POLLING_REG_LOST_STEPS_SHIFT", "TMC4361A_POLLING_REG_LOST_STEPS_SHIFT"], [0, 0, 1, "c.TMC4361A_POLLING_REG_LOST_STEPS_SHIFT", "TMC4361A_POLLING_REG_LOST_STEPS_SHIFT"], [0, 0, 1, "c.TMC4361A_POLLING_REG_PWM_SCALE_MASK", "TMC4361A_POLLING_REG_PWM_SCALE_MASK"], [0, 0, 1, "c.TMC4361A_POLLING_REG_PWM_SCALE_MASK", "TMC4361A_POLLING_REG_PWM_SCALE_MASK"], [0, 0, 1, "c.TMC4361A_POLLING_REG_PWM_SCALE_SHIFT", "TMC4361A_POLLING_REG_PWM_SCALE_SHIFT"], [0, 0, 1, "c.TMC4361A_POLLING_REG_PWM_SCALE_SHIFT", "TMC4361A_POLLING_REG_PWM_SCALE_SHIFT"], [0, 0, 1, "c.TMC4361A_POLLING_REG_WR", "TMC4361A_POLLING_REG_WR"], [0, 0, 1, "c.TMC4361A_POLLING_REG_WR", "TMC4361A_POLLING_REG_WR"], [0, 0, 1, "c.TMC4361A_POLLING_STATUS_MASK", "TMC4361A_POLLING_STATUS_MASK"], [0, 0, 1, "c.TMC4361A_POLLING_STATUS_MASK", "TMC4361A_POLLING_STATUS_MASK"], [0, 0, 1, "c.TMC4361A_POLLING_STATUS_RD", "TMC4361A_POLLING_STATUS_RD"], [0, 0, 1, "c.TMC4361A_POLLING_STATUS_RD", "TMC4361A_POLLING_STATUS_RD"], [0, 0, 1, "c.TMC4361A_POLLING_STATUS_SHIFT", "TMC4361A_POLLING_STATUS_SHIFT"], [0, 0, 1, "c.TMC4361A_POLLING_STATUS_SHIFT", "TMC4361A_POLLING_STATUS_SHIFT"], [0, 0, 1, "c.TMC4361A_POLL_BLOCK_EXP_MASK", "TMC4361A_POLL_BLOCK_EXP_MASK"], [0, 0, 1, "c.TMC4361A_POLL_BLOCK_EXP_MASK", "TMC4361A_POLL_BLOCK_EXP_MASK"], [0, 0, 1, "c.TMC4361A_POLL_BLOCK_EXP_MASK", "TMC4361A_POLL_BLOCK_EXP_MASK"], [0, 0, 1, "c.TMC4361A_POLL_BLOCK_EXP_SHIFT", "TMC4361A_POLL_BLOCK_EXP_SHIFT"], [0, 0, 1, "c.TMC4361A_POLL_BLOCK_EXP_SHIFT", "TMC4361A_POLL_BLOCK_EXP_SHIFT"], [0, 0, 1, "c.TMC4361A_POLL_BLOCK_EXP_SHIFT", "TMC4361A_POLL_BLOCK_EXP_SHIFT"], [0, 0, 1, "c.TMC4361A_POL_A_FOR_N_MASK", "TMC4361A_POL_A_FOR_N_MASK"], [0, 0, 1, "c.TMC4361A_POL_A_FOR_N_SHIFT", "TMC4361A_POL_A_FOR_N_SHIFT"], [0, 0, 1, "c.TMC4361A_POL_B_FOR_N_MASK", "TMC4361A_POL_B_FOR_N_MASK"], [0, 0, 1, "c.TMC4361A_POL_B_FOR_N_SHIFT", "TMC4361A_POL_B_FOR_N_SHIFT"], [0, 0, 1, "c.TMC4361A_POL_DIR_IN_MASK", "TMC4361A_POL_DIR_IN_MASK"], [0, 0, 1, "c.TMC4361A_POL_DIR_IN_SHIFT", "TMC4361A_POL_DIR_IN_SHIFT"], [0, 0, 1, "c.TMC4361A_POL_DIR_OUT_MASK", "TMC4361A_POL_DIR_OUT_MASK"], [0, 0, 1, "c.TMC4361A_POL_DIR_OUT_SHIFT", "TMC4361A_POL_DIR_OUT_SHIFT"], [0, 0, 1, "c.TMC4361A_POL_N_MASK", "TMC4361A_POL_N_MASK"], [0, 0, 1, "c.TMC4361A_POL_N_SHIFT", "TMC4361A_POL_N_SHIFT"], [0, 0, 1, "c.TMC4361A_POL_START_SIGNAL_MASK", "TMC4361A_POL_START_SIGNAL_MASK"], [0, 0, 1, "c.TMC4361A_POL_START_SIGNAL_SHIFT", "TMC4361A_POL_START_SIGNAL_SHIFT"], [0, 0, 1, "c.TMC4361A_POL_STOP_LEFT_MASK", "TMC4361A_POL_STOP_LEFT_MASK"], [0, 0, 1, "c.TMC4361A_POL_STOP_LEFT_SHIFT", "TMC4361A_POL_STOP_LEFT_SHIFT"], [0, 0, 1, "c.TMC4361A_POL_STOP_RIGHT_MASK", "TMC4361A_POL_STOP_RIGHT_MASK"], [0, 0, 1, "c.TMC4361A_POL_STOP_RIGHT_SHIFT", "TMC4361A_POL_STOP_RIGHT_SHIFT"], [0, 0, 1, "c.TMC4361A_POS_COMP", "TMC4361A_POS_COMP"], [0, 0, 1, "c.TMC4361A_POS_COMP", "TMC4361A_POS_COMP"], [0, 0, 1, "c.TMC4361A_POS_COMP_MASK", "TMC4361A_POS_COMP_MASK"], [0, 0, 1, "c.TMC4361A_POS_COMP_OUTPUT_MASK", "TMC4361A_POS_COMP_OUTPUT_MASK"], [0, 0, 1, "c.TMC4361A_POS_COMP_OUTPUT_SHIFT", "TMC4361A_POS_COMP_OUTPUT_SHIFT"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_F_MASK", "TMC4361A_POS_COMP_REACHED_F_MASK"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_F_SHIFT", "TMC4361A_POS_COMP_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_MASK", "TMC4361A_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_MASK", "TMC4361A_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_MASK", "TMC4361A_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_MASK", "TMC4361A_POS_COMP_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_SHIFT", "TMC4361A_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_SHIFT", "TMC4361A_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_SHIFT", "TMC4361A_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_POS_COMP_REACHED_SHIFT", "TMC4361A_POS_COMP_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_POS_COMP_SHIFT", "TMC4361A_POS_COMP_SHIFT"], [0, 0, 1, "c.TMC4361A_POS_COMP_SOURCE_MASK", "TMC4361A_POS_COMP_SOURCE_MASK"], [0, 0, 1, "c.TMC4361A_POS_COMP_SOURCE_SHIFT", "TMC4361A_POS_COMP_SOURCE_SHIFT"], [0, 0, 1, "c.TMC4361A_PWM_AMPL_MASK", "TMC4361A_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC4361A_PWM_AMPL_SHIFT", "TMC4361A_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC4361A_PWM_FREQ", "TMC4361A_PWM_FREQ"], [0, 0, 1, "c.TMC4361A_PWM_FREQ", "TMC4361A_PWM_FREQ"], [0, 0, 1, "c.TMC4361A_PWM_FREQ_MASK", "TMC4361A_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC4361A_PWM_FREQ_SHIFT", "TMC4361A_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC4361A_PWM_OUT_EN_MASK", "TMC4361A_PWM_OUT_EN_MASK"], [0, 0, 1, "c.TMC4361A_PWM_OUT_EN_SHIFT", "TMC4361A_PWM_OUT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_PWM_PHASE_SHFT_EN_MASK", "TMC4361A_PWM_PHASE_SHFT_EN_MASK"], [0, 0, 1, "c.TMC4361A_PWM_PHASE_SHFT_EN_SHIFT", "TMC4361A_PWM_PHASE_SHFT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_PWM_SCALE_EN_MASK", "TMC4361A_PWM_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_PWM_SCALE_EN_SHIFT", "TMC4361A_PWM_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_PWM_VMAX", "TMC4361A_PWM_VMAX"], [0, 0, 1, "c.TMC4361A_PWM_VMAX", "TMC4361A_PWM_VMAX"], [0, 0, 1, "c.TMC4361A_PWM_VMAX_MASK", "TMC4361A_PWM_VMAX_MASK"], [0, 0, 1, "c.TMC4361A_PWM_VMAX_SHIFT", "TMC4361A_PWM_VMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMPMODE", "TMC4361A_RAMPMODE"], [0, 0, 1, "c.TMC4361A_RAMPMODE", "TMC4361A_RAMPMODE"], [0, 0, 1, "c.TMC4361A_RAMP_HOLD", "TMC4361A_RAMP_HOLD"], [0, 0, 1, "c.TMC4361A_RAMP_HOLD", "TMC4361A_RAMP_HOLD"], [0, 0, 1, "c.TMC4361A_RAMP_HOLD", "TMC4361A_RAMP_HOLD"], [0, 0, 1, "c.TMC4361A_RAMP_POSITION", "TMC4361A_RAMP_POSITION"], [0, 0, 1, "c.TMC4361A_RAMP_POSITION", "TMC4361A_RAMP_POSITION"], [0, 0, 1, "c.TMC4361A_RAMP_PROFILE_MASK", "TMC4361A_RAMP_PROFILE_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_PROFILE_MASK", "TMC4361A_RAMP_PROFILE_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_PROFILE_SHIFT", "TMC4361A_RAMP_PROFILE_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_PROFILE_SHIFT", "TMC4361A_RAMP_PROFILE_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_SSHAPE", "TMC4361A_RAMP_SSHAPE"], [0, 0, 1, "c.TMC4361A_RAMP_SSHAPE", "TMC4361A_RAMP_SSHAPE"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_00_MASK", "TMC4361A_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_00_MASK", "TMC4361A_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_00_MASK", "TMC4361A_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_00_MASK", "TMC4361A_RAMP_STATE_00_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_00_SHIFT", "TMC4361A_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_00_SHIFT", "TMC4361A_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_00_SHIFT", "TMC4361A_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_00_SHIFT", "TMC4361A_RAMP_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_01_MASK", "TMC4361A_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_01_MASK", "TMC4361A_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_01_MASK", "TMC4361A_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_01_MASK", "TMC4361A_RAMP_STATE_01_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_01_SHIFT", "TMC4361A_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_01_SHIFT", "TMC4361A_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_01_SHIFT", "TMC4361A_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_01_SHIFT", "TMC4361A_RAMP_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_10_MASK", "TMC4361A_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_10_MASK", "TMC4361A_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_10_MASK", "TMC4361A_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_10_MASK", "TMC4361A_RAMP_STATE_10_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_10_SHIFT", "TMC4361A_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_10_SHIFT", "TMC4361A_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_10_SHIFT", "TMC4361A_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_10_SHIFT", "TMC4361A_RAMP_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_F_MASK", "TMC4361A_RAMP_STATE_F_MASK"], [0, 0, 1, "c.TMC4361A_RAMP_STATE_F_SHIFT", "TMC4361A_RAMP_STATE_F_SHIFT"], [0, 0, 1, "c.TMC4361A_RAMP_TRAPEZ", "TMC4361A_RAMP_TRAPEZ"], [0, 0, 1, "c.TMC4361A_RAMP_TRAPEZ", "TMC4361A_RAMP_TRAPEZ"], [0, 0, 1, "c.TMC4361A_REFERENCE_CONF", "TMC4361A_REFERENCE_CONF"], [0, 0, 1, "c.TMC4361A_REFERENCE_CONF", "TMC4361A_REFERENCE_CONF"], [0, 0, 1, "c.TMC4361A_REGISTER_COUNT", "TMC4361A_REGISTER_COUNT"], [0, 0, 1, "c.TMC4361A_REGULATION_MODUS_MASK", "TMC4361A_REGULATION_MODUS_MASK"], [0, 0, 1, "c.TMC4361A_REGULATION_MODUS_SHIFT", "TMC4361A_REGULATION_MODUS_SHIFT"], [0, 0, 1, "c.TMC4361A_RESET_REG", "TMC4361A_RESET_REG"], [0, 0, 1, "c.TMC4361A_RESET_REG", "TMC4361A_RESET_REG"], [0, 0, 1, "c.TMC4361A_RESET_REG_MASK", "TMC4361A_RESET_REG_MASK"], [0, 0, 1, "c.TMC4361A_RESET_REG_SHIFT", "TMC4361A_RESET_REG_SHIFT"], [0, 0, 1, "c.TMC4361A_REVERSE_MOTOR_DIR_MASK", "TMC4361A_REVERSE_MOTOR_DIR_MASK"], [0, 0, 1, "c.TMC4361A_REVERSE_MOTOR_DIR_SHIFT", "TMC4361A_REVERSE_MOTOR_DIR_SHIFT"], [0, 0, 1, "c.TMC4361A_REV_CNT_RD", "TMC4361A_REV_CNT_RD"], [0, 0, 1, "c.TMC4361A_REV_CNT_RD", "TMC4361A_REV_CNT_RD"], [0, 0, 1, "c.TMC4361A_RST_EV_MASK", "TMC4361A_RST_EV_MASK"], [0, 0, 1, "c.TMC4361A_RST_EV_MASK", "TMC4361A_RST_EV_MASK"], [0, 0, 1, "c.TMC4361A_RST_EV_MASK", "TMC4361A_RST_EV_MASK"], [0, 0, 1, "c.TMC4361A_RST_EV_MASK", "TMC4361A_RST_EV_MASK"], [0, 0, 1, "c.TMC4361A_RST_EV_SHIFT", "TMC4361A_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4361A_RST_EV_SHIFT", "TMC4361A_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4361A_RST_EV_SHIFT", "TMC4361A_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4361A_RST_EV_SHIFT", "TMC4361A_RST_EV_SHIFT"], [0, 0, 1, "c.TMC4361A_S2GA_MASK", "TMC4361A_S2GA_MASK"], [0, 0, 1, "c.TMC4361A_S2GA_SHIFT", "TMC4361A_S2GA_SHIFT"], [0, 0, 1, "c.TMC4361A_S2GB_MASK", "TMC4361A_S2GB_MASK"], [0, 0, 1, "c.TMC4361A_S2GB_SHIFT", "TMC4361A_S2GB_SHIFT"], [0, 0, 1, "c.TMC4361A_SCALE_PARAM_MASK", "TMC4361A_SCALE_PARAM_MASK"], [0, 0, 1, "c.TMC4361A_SCALE_PARAM_RD", "TMC4361A_SCALE_PARAM_RD"], [0, 0, 1, "c.TMC4361A_SCALE_PARAM_RD", "TMC4361A_SCALE_PARAM_RD"], [0, 0, 1, "c.TMC4361A_SCALE_PARAM_SHIFT", "TMC4361A_SCALE_PARAM_SHIFT"], [0, 0, 1, "c.TMC4361A_SCALE_VALE_TRANSFER_EN_MASK", "TMC4361A_SCALE_VALE_TRANSFER_EN_MASK"], [0, 0, 1, "c.TMC4361A_SCALE_VALE_TRANSFER_EN_MASK", "TMC4361A_SCALE_VALE_TRANSFER_EN_MASK"], [0, 0, 1, "c.TMC4361A_SCALE_VALE_TRANSFER_EN_SHIFT", "TMC4361A_SCALE_VALE_TRANSFER_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_SCALE_VALE_TRANSFER_EN_SHIFT", "TMC4361A_SCALE_VALE_TRANSFER_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_SCALE_VALUES", "TMC4361A_SCALE_VALUES"], [0, 0, 1, "c.TMC4361A_SCALE_VALUES", "TMC4361A_SCALE_VALUES"], [0, 0, 1, "c.TMC4361A_SCK_LOW_BEFORE_CSN_MASK", "TMC4361A_SCK_LOW_BEFORE_CSN_MASK"], [0, 0, 1, "c.TMC4361A_SCK_LOW_BEFORE_CSN_MASK", "TMC4361A_SCK_LOW_BEFORE_CSN_MASK"], [0, 0, 1, "c.TMC4361A_SCK_LOW_BEFORE_CSN_SHIFT", "TMC4361A_SCK_LOW_BEFORE_CSN_SHIFT"], [0, 0, 1, "c.TMC4361A_SCK_LOW_BEFORE_CSN_SHIFT", "TMC4361A_SCK_LOW_BEFORE_CSN_SHIFT"], [0, 0, 1, "c.TMC4361A_SDIN_MODE_MASK", "TMC4361A_SDIN_MODE_MASK"], [0, 0, 1, "c.TMC4361A_SDIN_MODE_SHIFT", "TMC4361A_SDIN_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_SD_FILT0_MASK", "TMC4361A_SD_FILT0_MASK"], [0, 0, 1, "c.TMC4361A_SD_FILT0_SHIFT", "TMC4361A_SD_FILT0_SHIFT"], [0, 0, 1, "c.TMC4361A_SD_FILT1_MASK", "TMC4361A_SD_FILT1_MASK"], [0, 0, 1, "c.TMC4361A_SD_FILT1_SHIFT", "TMC4361A_SD_FILT1_SHIFT"], [0, 0, 1, "c.TMC4361A_SD_FILT2_MASK", "TMC4361A_SD_FILT2_MASK"], [0, 0, 1, "c.TMC4361A_SD_FILT2_SHIFT", "TMC4361A_SD_FILT2_SHIFT"], [0, 0, 1, "c.TMC4361A_SD_FILT3_MASK", "TMC4361A_SD_FILT3_MASK"], [0, 0, 1, "c.TMC4361A_SD_FILT3_SHIFT", "TMC4361A_SD_FILT3_SHIFT"], [0, 0, 1, "c.TMC4361A_SD_INDIRECT_CONTROL_MASK", "TMC4361A_SD_INDIRECT_CONTROL_MASK"], [0, 0, 1, "c.TMC4361A_SD_INDIRECT_CONTROL_SHIFT", "TMC4361A_SD_INDIRECT_CONTROL_SHIFT"], [0, 0, 1, "c.TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_MASK", "TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_MASK", "TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_MASK"], [0, 0, 1, "c.TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_SHIFT", "TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_SHIFT", "TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ADDR_BITS_MASK", "TMC4361A_SERIAL_ADDR_BITS_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ADDR_BITS_MASK", "TMC4361A_SERIAL_ADDR_BITS_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ADDR_BITS_SHIFT", "TMC4361A_SERIAL_ADDR_BITS_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ADDR_BITS_SHIFT", "TMC4361A_SERIAL_ADDR_BITS_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_DATA_BITS_MASK", "TMC4361A_SERIAL_DATA_BITS_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_DATA_BITS_MASK", "TMC4361A_SERIAL_DATA_BITS_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_DATA_BITS_SHIFT", "TMC4361A_SERIAL_DATA_BITS_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_DATA_BITS_SHIFT", "TMC4361A_SERIAL_DATA_BITS_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAGS_MASK", "TMC4361A_SERIAL_ENC_FLAGS_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAGS_MASK", "TMC4361A_SERIAL_ENC_FLAGS_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAGS_MASK", "TMC4361A_SERIAL_ENC_FLAGS_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAGS_MASK", "TMC4361A_SERIAL_ENC_FLAGS_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAGS_SHIFT", "TMC4361A_SERIAL_ENC_FLAGS_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAGS_SHIFT", "TMC4361A_SERIAL_ENC_FLAGS_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAGS_SHIFT", "TMC4361A_SERIAL_ENC_FLAGS_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAGS_SHIFT", "TMC4361A_SERIAL_ENC_FLAGS_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAG_0_MASK", "TMC4361A_SERIAL_ENC_FLAG_0_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAG_0_SHIFT", "TMC4361A_SERIAL_ENC_FLAG_0_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAG_1_MASK", "TMC4361A_SERIAL_ENC_FLAG_1_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAG_1_SHIFT", "TMC4361A_SERIAL_ENC_FLAG_1_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAG_2_MASK", "TMC4361A_SERIAL_ENC_FLAG_2_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAG_2_SHIFT", "TMC4361A_SERIAL_ENC_FLAG_2_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAG_3_MASK", "TMC4361A_SERIAL_ENC_FLAG_3_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_FLAG_3_SHIFT", "TMC4361A_SERIAL_ENC_FLAG_3_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_IN_MODE_MASK", "TMC4361A_SERIAL_ENC_IN_MODE_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_IN_MODE_SHIFT", "TMC4361A_SERIAL_ENC_IN_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_OUT_DIFF_DISABLE_MASK", "TMC4361A_SERIAL_ENC_OUT_DIFF_DISABLE_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_OUT_DIFF_DISABLE_SHIFT", "TMC4361A_SERIAL_ENC_OUT_DIFF_DISABLE_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_OUT_ENABLE_MASK", "TMC4361A_SERIAL_ENC_OUT_ENABLE_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_OUT_ENABLE_SHIFT", "TMC4361A_SERIAL_ENC_OUT_ENABLE_SHIFT"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_VARIATION_LIMIT_MASK", "TMC4361A_SERIAL_ENC_VARIATION_LIMIT_MASK"], [0, 0, 1, "c.TMC4361A_SERIAL_ENC_VARIATION_LIMIT_SHIFT", "TMC4361A_SERIAL_ENC_VARIATION_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_CLK_IN_HIGH_MASK", "TMC4361A_SER_CLK_IN_HIGH_MASK"], [0, 0, 1, "c.TMC4361A_SER_CLK_IN_HIGH_SHIFT", "TMC4361A_SER_CLK_IN_HIGH_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_CLK_IN_HIGH_WR", "TMC4361A_SER_CLK_IN_HIGH_WR"], [0, 0, 1, "c.TMC4361A_SER_CLK_IN_HIGH_WR", "TMC4361A_SER_CLK_IN_HIGH_WR"], [0, 0, 1, "c.TMC4361A_SER_CLK_IN_LOW_MASK", "TMC4361A_SER_CLK_IN_LOW_MASK"], [0, 0, 1, "c.TMC4361A_SER_CLK_IN_LOW_SHIFT", "TMC4361A_SER_CLK_IN_LOW_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_CLK_IN_LOW_WR", "TMC4361A_SER_CLK_IN_LOW_WR"], [0, 0, 1, "c.TMC4361A_SER_CLK_IN_LOW_WR", "TMC4361A_SER_CLK_IN_LOW_WR"], [0, 0, 1, "c.TMC4361A_SER_DATA_DONE_MASK", "TMC4361A_SER_DATA_DONE_MASK"], [0, 0, 1, "c.TMC4361A_SER_DATA_DONE_MASK", "TMC4361A_SER_DATA_DONE_MASK"], [0, 0, 1, "c.TMC4361A_SER_DATA_DONE_MASK", "TMC4361A_SER_DATA_DONE_MASK"], [0, 0, 1, "c.TMC4361A_SER_DATA_DONE_MASK", "TMC4361A_SER_DATA_DONE_MASK"], [0, 0, 1, "c.TMC4361A_SER_DATA_DONE_SHIFT", "TMC4361A_SER_DATA_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_DATA_DONE_SHIFT", "TMC4361A_SER_DATA_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_DATA_DONE_SHIFT", "TMC4361A_SER_DATA_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_DATA_DONE_SHIFT", "TMC4361A_SER_DATA_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_ENC_DATA_FAIL_MASK", "TMC4361A_SER_ENC_DATA_FAIL_MASK"], [0, 0, 1, "c.TMC4361A_SER_ENC_DATA_FAIL_MASK", "TMC4361A_SER_ENC_DATA_FAIL_MASK"], [0, 0, 1, "c.TMC4361A_SER_ENC_DATA_FAIL_MASK", "TMC4361A_SER_ENC_DATA_FAIL_MASK"], [0, 0, 1, "c.TMC4361A_SER_ENC_DATA_FAIL_MASK", "TMC4361A_SER_ENC_DATA_FAIL_MASK"], [0, 0, 1, "c.TMC4361A_SER_ENC_DATA_FAIL_SHIFT", "TMC4361A_SER_ENC_DATA_FAIL_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_ENC_DATA_FAIL_SHIFT", "TMC4361A_SER_ENC_DATA_FAIL_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_ENC_DATA_FAIL_SHIFT", "TMC4361A_SER_ENC_DATA_FAIL_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_ENC_DATA_FAIL_SHIFT", "TMC4361A_SER_ENC_DATA_FAIL_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_ENC_VARIATION_MASK", "TMC4361A_SER_ENC_VARIATION_MASK"], [0, 0, 1, "c.TMC4361A_SER_ENC_VARIATION_SHIFT", "TMC4361A_SER_ENC_VARIATION_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_ENC_VARIATION_WR", "TMC4361A_SER_ENC_VARIATION_WR"], [0, 0, 1, "c.TMC4361A_SER_ENC_VARIATION_WR", "TMC4361A_SER_ENC_VARIATION_WR"], [0, 0, 1, "c.TMC4361A_SER_PTIME_MASK", "TMC4361A_SER_PTIME_MASK"], [0, 0, 1, "c.TMC4361A_SER_PTIME_SHIFT", "TMC4361A_SER_PTIME_SHIFT"], [0, 0, 1, "c.TMC4361A_SER_PTIME_WR", "TMC4361A_SER_PTIME_WR"], [0, 0, 1, "c.TMC4361A_SER_PTIME_WR", "TMC4361A_SER_PTIME_WR"], [0, 0, 1, "c.TMC4361A_SG_MASK", "TMC4361A_SG_MASK"], [0, 0, 1, "c.TMC4361A_SG_MASK", "TMC4361A_SG_MASK"], [0, 0, 1, "c.TMC4361A_SG_SHIFT", "TMC4361A_SG_SHIFT"], [0, 0, 1, "c.TMC4361A_SG_SHIFT", "TMC4361A_SG_SHIFT"], [0, 0, 1, "c.TMC4361A_SHADOW_MISS_CNT_MASK", "TMC4361A_SHADOW_MISS_CNT_MASK"], [0, 0, 1, "c.TMC4361A_SHADOW_MISS_CNT_SHIFT", "TMC4361A_SHADOW_MISS_CNT_SHIFT"], [0, 0, 1, "c.TMC4361A_SHADOW_OPTION_MASK", "TMC4361A_SHADOW_OPTION_MASK"], [0, 0, 1, "c.TMC4361A_SHADOW_OPTION_SHIFT", "TMC4361A_SHADOW_OPTION_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG0", "TMC4361A_SH_REG0"], [0, 0, 1, "c.TMC4361A_SH_REG0", "TMC4361A_SH_REG0"], [0, 0, 1, "c.TMC4361A_SH_REG0_VMAX_MASK", "TMC4361A_SH_REG0_VMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG0_VMAX_SHIFT", "TMC4361A_SH_REG0_VMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG1", "TMC4361A_SH_REG1"], [0, 0, 1, "c.TMC4361A_SH_REG1", "TMC4361A_SH_REG1"], [0, 0, 1, "c.TMC4361A_SH_REG10", "TMC4361A_SH_REG10"], [0, 0, 1, "c.TMC4361A_SH_REG10", "TMC4361A_SH_REG10"], [0, 0, 1, "c.TMC4361A_SH_REG10_ASTART_MASK", "TMC4361A_SH_REG10_ASTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG10_ASTART_MASK", "TMC4361A_SH_REG10_ASTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG10_ASTART_SHIFT", "TMC4361A_SH_REG10_ASTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG10_ASTART_SHIFT", "TMC4361A_SH_REG10_ASTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG10_BOW1_MASK", "TMC4361A_SH_REG10_BOW1_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG10_BOW1_MASK", "TMC4361A_SH_REG10_BOW1_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG10_BOW1_SHIFT", "TMC4361A_SH_REG10_BOW1_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG10_BOW1_SHIFT", "TMC4361A_SH_REG10_BOW1_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG10_BOW3_MASK", "TMC4361A_SH_REG10_BOW3_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG10_BOW3_MASK", "TMC4361A_SH_REG10_BOW3_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG10_BOW3_SHIFT", "TMC4361A_SH_REG10_BOW3_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG10_BOW3_SHIFT", "TMC4361A_SH_REG10_BOW3_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG11", "TMC4361A_SH_REG11"], [0, 0, 1, "c.TMC4361A_SH_REG11", "TMC4361A_SH_REG11"], [0, 0, 1, "c.TMC4361A_SH_REG11_BOW2_MASK", "TMC4361A_SH_REG11_BOW2_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG11_BOW2_MASK", "TMC4361A_SH_REG11_BOW2_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG11_BOW2_SHIFT", "TMC4361A_SH_REG11_BOW2_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG11_BOW2_SHIFT", "TMC4361A_SH_REG11_BOW2_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG11_BOW4_MASK", "TMC4361A_SH_REG11_BOW4_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG11_BOW4_MASK", "TMC4361A_SH_REG11_BOW4_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG11_BOW4_SHIFT", "TMC4361A_SH_REG11_BOW4_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG11_BOW4_SHIFT", "TMC4361A_SH_REG11_BOW4_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG11_DFINAL_MASK", "TMC4361A_SH_REG11_DFINAL_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG11_DFINAL_MASK", "TMC4361A_SH_REG11_DFINAL_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG11_DFINAL_SHIFT", "TMC4361A_SH_REG11_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG11_DFINAL_SHIFT", "TMC4361A_SH_REG11_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG12", "TMC4361A_SH_REG12"], [0, 0, 1, "c.TMC4361A_SH_REG12", "TMC4361A_SH_REG12"], [0, 0, 1, "c.TMC4361A_SH_REG12_BOW3_MASK", "TMC4361A_SH_REG12_BOW3_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG12_BOW3_MASK", "TMC4361A_SH_REG12_BOW3_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG12_BOW3_SHIFT", "TMC4361A_SH_REG12_BOW3_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG12_BOW3_SHIFT", "TMC4361A_SH_REG12_BOW3_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG12_VBREAK_MASK", "TMC4361A_SH_REG12_VBREAK_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG12_VBREAK_SHIFT", "TMC4361A_SH_REG12_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG13", "TMC4361A_SH_REG13"], [0, 0, 1, "c.TMC4361A_SH_REG13", "TMC4361A_SH_REG13"], [0, 0, 1, "c.TMC4361A_SH_REG13_BOW4_MASK", "TMC4361A_SH_REG13_BOW4_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG13_BOW4_MASK", "TMC4361A_SH_REG13_BOW4_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG13_BOW4_SHIFT", "TMC4361A_SH_REG13_BOW4_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG13_BOW4_SHIFT", "TMC4361A_SH_REG13_BOW4_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG13_VSTART_MASK", "TMC4361A_SH_REG13_VSTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG13_VSTART_SHIFT", "TMC4361A_SH_REG13_VSTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG13_VSTOP_MASK", "TMC4361A_SH_REG13_VSTOP_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG13_VSTOP_SHIFT", "TMC4361A_SH_REG13_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG1_AMAX_MASK", "TMC4361A_SH_REG1_AMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG1_AMAX_MASK", "TMC4361A_SH_REG1_AMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG1_AMAX_SHIFT", "TMC4361A_SH_REG1_AMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG1_AMAX_SHIFT", "TMC4361A_SH_REG1_AMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG2", "TMC4361A_SH_REG2"], [0, 0, 1, "c.TMC4361A_SH_REG2", "TMC4361A_SH_REG2"], [0, 0, 1, "c.TMC4361A_SH_REG2_DMAX_MASK", "TMC4361A_SH_REG2_DMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG2_DMAX_MASK", "TMC4361A_SH_REG2_DMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG2_DMAX_SHIFT", "TMC4361A_SH_REG2_DMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG2_DMAX_SHIFT", "TMC4361A_SH_REG2_DMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG3", "TMC4361A_SH_REG3"], [0, 0, 1, "c.TMC4361A_SH_REG3", "TMC4361A_SH_REG3"], [0, 0, 1, "c.TMC4361A_SH_REG3_ASTART_MASK", "TMC4361A_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG3_ASTART_MASK", "TMC4361A_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG3_ASTART_MASK", "TMC4361A_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG3_ASTART_MASK", "TMC4361A_SH_REG3_ASTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG3_ASTART_SHIFT", "TMC4361A_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG3_ASTART_SHIFT", "TMC4361A_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG3_ASTART_SHIFT", "TMC4361A_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG3_ASTART_SHIFT", "TMC4361A_SH_REG3_ASTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG3_BOW1_MASK", "TMC4361A_SH_REG3_BOW1_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG3_BOW1_MASK", "TMC4361A_SH_REG3_BOW1_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG3_BOW1_SHIFT", "TMC4361A_SH_REG3_BOW1_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG3_BOW1_SHIFT", "TMC4361A_SH_REG3_BOW1_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG4", "TMC4361A_SH_REG4"], [0, 0, 1, "c.TMC4361A_SH_REG4", "TMC4361A_SH_REG4"], [0, 0, 1, "c.TMC4361A_SH_REG4_BOW2_MASK", "TMC4361A_SH_REG4_BOW2_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG4_BOW2_MASK", "TMC4361A_SH_REG4_BOW2_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG4_BOW2_SHIFT", "TMC4361A_SH_REG4_BOW2_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG4_BOW2_SHIFT", "TMC4361A_SH_REG4_BOW2_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG4_DFINAL_MASK", "TMC4361A_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG4_DFINAL_MASK", "TMC4361A_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG4_DFINAL_MASK", "TMC4361A_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG4_DFINAL_MASK", "TMC4361A_SH_REG4_DFINAL_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG4_DFINAL_SHIFT", "TMC4361A_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG4_DFINAL_SHIFT", "TMC4361A_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG4_DFINAL_SHIFT", "TMC4361A_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG4_DFINAL_SHIFT", "TMC4361A_SH_REG4_DFINAL_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG5", "TMC4361A_SH_REG5"], [0, 0, 1, "c.TMC4361A_SH_REG5", "TMC4361A_SH_REG5"], [0, 0, 1, "c.TMC4361A_SH_REG5_BOW3_MASK", "TMC4361A_SH_REG5_BOW3_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG5_BOW3_MASK", "TMC4361A_SH_REG5_BOW3_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG5_BOW3_SHIFT", "TMC4361A_SH_REG5_BOW3_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG5_BOW3_SHIFT", "TMC4361A_SH_REG5_BOW3_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG5_VBREAK_MASK", "TMC4361A_SH_REG5_VBREAK_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG5_VBREAK_MASK", "TMC4361A_SH_REG5_VBREAK_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG5_VBREAK_SHIFT", "TMC4361A_SH_REG5_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG5_VBREAK_SHIFT", "TMC4361A_SH_REG5_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG6", "TMC4361A_SH_REG6"], [0, 0, 1, "c.TMC4361A_SH_REG6", "TMC4361A_SH_REG6"], [0, 0, 1, "c.TMC4361A_SH_REG6_BOW4_MASK", "TMC4361A_SH_REG6_BOW4_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG6_BOW4_MASK", "TMC4361A_SH_REG6_BOW4_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG6_BOW4_SHIFT", "TMC4361A_SH_REG6_BOW4_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG6_BOW4_SHIFT", "TMC4361A_SH_REG6_BOW4_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG6_VSTART_MASK", "TMC4361A_SH_REG6_VSTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG6_VSTART_MASK", "TMC4361A_SH_REG6_VSTART_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG6_VSTART_SHIFT", "TMC4361A_SH_REG6_VSTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG6_VSTART_SHIFT", "TMC4361A_SH_REG6_VSTART_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG6_VSTOP_MASK", "TMC4361A_SH_REG6_VSTOP_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG6_VSTOP_SHIFT", "TMC4361A_SH_REG6_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG7", "TMC4361A_SH_REG7"], [0, 0, 1, "c.TMC4361A_SH_REG7", "TMC4361A_SH_REG7"], [0, 0, 1, "c.TMC4361A_SH_REG7_VMAX_MASK", "TMC4361A_SH_REG7_VMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG7_VMAX_SHIFT", "TMC4361A_SH_REG7_VMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG7_VSTOP_MASK", "TMC4361A_SH_REG7_VSTOP_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG7_VSTOP_SHIFT", "TMC4361A_SH_REG7_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG8", "TMC4361A_SH_REG8"], [0, 0, 1, "c.TMC4361A_SH_REG8", "TMC4361A_SH_REG8"], [0, 0, 1, "c.TMC4361A_SH_REG8_AMAX_MASK", "TMC4361A_SH_REG8_AMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG8_AMAX_MASK", "TMC4361A_SH_REG8_AMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG8_AMAX_SHIFT", "TMC4361A_SH_REG8_AMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG8_AMAX_SHIFT", "TMC4361A_SH_REG8_AMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG8_BOW1_MASK", "TMC4361A_SH_REG8_BOW1_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG8_BOW1_MASK", "TMC4361A_SH_REG8_BOW1_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG8_BOW1_SHIFT", "TMC4361A_SH_REG8_BOW1_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG8_BOW1_SHIFT", "TMC4361A_SH_REG8_BOW1_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG9", "TMC4361A_SH_REG9"], [0, 0, 1, "c.TMC4361A_SH_REG9", "TMC4361A_SH_REG9"], [0, 0, 1, "c.TMC4361A_SH_REG9_BOW2_MASK", "TMC4361A_SH_REG9_BOW2_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG9_BOW2_MASK", "TMC4361A_SH_REG9_BOW2_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG9_BOW2_SHIFT", "TMC4361A_SH_REG9_BOW2_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG9_BOW2_SHIFT", "TMC4361A_SH_REG9_BOW2_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG9_DMAX_MASK", "TMC4361A_SH_REG9_DMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG9_DMAX_MASK", "TMC4361A_SH_REG9_DMAX_MASK"], [0, 0, 1, "c.TMC4361A_SH_REG9_DMAX_SHIFT", "TMC4361A_SH_REG9_DMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SH_REG9_DMAX_SHIFT", "TMC4361A_SH_REG9_DMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_SIGN_AACT", "TMC4361A_SIGN_AACT"], [0, 0, 1, "c.TMC4361A_SIGN_AACT", "TMC4361A_SIGN_AACT"], [0, 0, 1, "c.TMC4361A_SIGN_AACT_MASK", "TMC4361A_SIGN_AACT_MASK"], [0, 0, 1, "c.TMC4361A_SIGN_AACT_MASK", "TMC4361A_SIGN_AACT_MASK"], [0, 0, 1, "c.TMC4361A_SIGN_AACT_SHIFT", "TMC4361A_SIGN_AACT_SHIFT"], [0, 0, 1, "c.TMC4361A_SIGN_AACT_SHIFT", "TMC4361A_SIGN_AACT_SHIFT"], [0, 0, 1, "c.TMC4361A_SINGLE_TURN_RES_MASK", "TMC4361A_SINGLE_TURN_RES_MASK"], [0, 0, 1, "c.TMC4361A_SINGLE_TURN_RES_MASK", "TMC4361A_SINGLE_TURN_RES_MASK"], [0, 0, 1, "c.TMC4361A_SINGLE_TURN_RES_MASK", "TMC4361A_SINGLE_TURN_RES_MASK"], [0, 0, 1, "c.TMC4361A_SINGLE_TURN_RES_OUT_MASK", "TMC4361A_SINGLE_TURN_RES_OUT_MASK"], [0, 0, 1, "c.TMC4361A_SINGLE_TURN_RES_OUT_SHIFT", "TMC4361A_SINGLE_TURN_RES_OUT_SHIFT"], [0, 0, 1, "c.TMC4361A_SINGLE_TURN_RES_SHIFT", "TMC4361A_SINGLE_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4361A_SINGLE_TURN_RES_SHIFT", "TMC4361A_SINGLE_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4361A_SINGLE_TURN_RES_SHIFT", "TMC4361A_SINGLE_TURN_RES_SHIFT"], [0, 0, 1, "c.TMC4361A_SOFT_STOP_EN_MASK", "TMC4361A_SOFT_STOP_EN_MASK"], [0, 0, 1, "c.TMC4361A_SOFT_STOP_EN_SHIFT", "TMC4361A_SOFT_STOP_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_SPIOUT_CONF", "TMC4361A_SPIOUT_CONF"], [0, 0, 1, "c.TMC4361A_SPIOUT_CONF", "TMC4361A_SPIOUT_CONF"], [0, 0, 1, "c.TMC4361A_SPI_DATA_ON_CS_MASK", "TMC4361A_SPI_DATA_ON_CS_MASK"], [0, 0, 1, "c.TMC4361A_SPI_DATA_ON_CS_SHIFT", "TMC4361A_SPI_DATA_ON_CS_SHIFT"], [0, 0, 1, "c.TMC4361A_SPI_LOW_BEFORE_CS_MASK", "TMC4361A_SPI_LOW_BEFORE_CS_MASK"], [0, 0, 1, "c.TMC4361A_SPI_LOW_BEFORE_CS_SHIFT", "TMC4361A_SPI_LOW_BEFORE_CS_SHIFT"], [0, 0, 1, "c.TMC4361A_SPI_OUTPUT_FORMAT_MASK", "TMC4361A_SPI_OUTPUT_FORMAT_MASK"], [0, 0, 1, "c.TMC4361A_SPI_OUTPUT_FORMAT_MASK", "TMC4361A_SPI_OUTPUT_FORMAT_MASK"], [0, 0, 1, "c.TMC4361A_SPI_OUTPUT_FORMAT_SHIFT", "TMC4361A_SPI_OUTPUT_FORMAT_SHIFT"], [0, 0, 1, "c.TMC4361A_SPI_OUTPUT_FORMAT_SHIFT", "TMC4361A_SPI_OUTPUT_FORMAT_SHIFT"], [0, 0, 1, "c.TMC4361A_SPI_OUT_HIGH_TIME_MASK", "TMC4361A_SPI_OUT_HIGH_TIME_MASK"], [0, 0, 1, "c.TMC4361A_SPI_OUT_HIGH_TIME_SHIFT", "TMC4361A_SPI_OUT_HIGH_TIME_SHIFT"], [0, 0, 1, "c.TMC4361A_SPI_OUT_LOW_TIME_MASK", "TMC4361A_SPI_OUT_LOW_TIME_MASK"], [0, 0, 1, "c.TMC4361A_SPI_OUT_LOW_TIME_SHIFT", "TMC4361A_SPI_OUT_LOW_TIME_SHIFT"], [0, 0, 1, "c.TMC4361A_SPI_STATUS_SELECTION", "TMC4361A_SPI_STATUS_SELECTION"], [0, 0, 1, "c.TMC4361A_SPI_STATUS_SELECTION", "TMC4361A_SPI_STATUS_SELECTION"], [0, 0, 1, "c.TMC4361A_SPI_SWITCH_VEL", "TMC4361A_SPI_SWITCH_VEL"], [0, 0, 1, "c.TMC4361A_SPI_SWITCH_VEL", "TMC4361A_SPI_SWITCH_VEL"], [0, 0, 1, "c.TMC4361A_SPI_SWITCH_VEL_MASK", "TMC4361A_SPI_SWITCH_VEL_MASK"], [0, 0, 1, "c.TMC4361A_SPI_SWITCH_VEL_SHIFT", "TMC4361A_SPI_SWITCH_VEL_SHIFT"], [0, 0, 1, "c.TMC4361A_SR_ENC_IN_MASK", "TMC4361A_SR_ENC_IN_MASK"], [0, 0, 1, "c.TMC4361A_SR_ENC_IN_SHIFT", "TMC4361A_SR_ENC_IN_SHIFT"], [0, 0, 1, "c.TMC4361A_SR_ENC_OUT_MASK", "TMC4361A_SR_ENC_OUT_MASK"], [0, 0, 1, "c.TMC4361A_SR_ENC_OUT_SHIFT", "TMC4361A_SR_ENC_OUT_SHIFT"], [0, 0, 1, "c.TMC4361A_SR_REF_MASK", "TMC4361A_SR_REF_MASK"], [0, 0, 1, "c.TMC4361A_SR_REF_SHIFT", "TMC4361A_SR_REF_SHIFT"], [0, 0, 1, "c.TMC4361A_SR_S_MASK", "TMC4361A_SR_S_MASK"], [0, 0, 1, "c.TMC4361A_SR_S_SHIFT", "TMC4361A_SR_S_SHIFT"], [0, 0, 1, "c.TMC4361A_SSI_GRAY_CODE_EN_MASK", "TMC4361A_SSI_GRAY_CODE_EN_MASK"], [0, 0, 1, "c.TMC4361A_SSI_GRAY_CODE_EN_SHIFT", "TMC4361A_SSI_GRAY_CODE_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_SSI_IN_CLK_DELAY_MASK", "TMC4361A_SSI_IN_CLK_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_SSI_IN_CLK_DELAY_MASK", "TMC4361A_SSI_IN_CLK_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_SSI_IN_CLK_DELAY_SHIFT", "TMC4361A_SSI_IN_CLK_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_SSI_IN_CLK_DELAY_SHIFT", "TMC4361A_SSI_IN_CLK_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_SSI_IN_CLK_DELAY_WR", "TMC4361A_SSI_IN_CLK_DELAY_WR"], [0, 0, 1, "c.TMC4361A_SSI_IN_CLK_DELAY_WR", "TMC4361A_SSI_IN_CLK_DELAY_WR"], [0, 0, 1, "c.TMC4361A_SSI_IN_WTIME_MASK", "TMC4361A_SSI_IN_WTIME_MASK"], [0, 0, 1, "c.TMC4361A_SSI_IN_WTIME_MASK", "TMC4361A_SSI_IN_WTIME_MASK"], [0, 0, 1, "c.TMC4361A_SSI_IN_WTIME_SHIFT", "TMC4361A_SSI_IN_WTIME_SHIFT"], [0, 0, 1, "c.TMC4361A_SSI_IN_WTIME_SHIFT", "TMC4361A_SSI_IN_WTIME_SHIFT"], [0, 0, 1, "c.TMC4361A_SSI_IN_WTIME_WR", "TMC4361A_SSI_IN_WTIME_WR"], [0, 0, 1, "c.TMC4361A_SSI_IN_WTIME_WR", "TMC4361A_SSI_IN_WTIME_WR"], [0, 0, 1, "c.TMC4361A_SSI_MULTI_CYCLE_DATA_MASK", "TMC4361A_SSI_MULTI_CYCLE_DATA_MASK"], [0, 0, 1, "c.TMC4361A_SSI_MULTI_CYCLE_DATA_SHIFT", "TMC4361A_SSI_MULTI_CYCLE_DATA_SHIFT"], [0, 0, 1, "c.TMC4361A_SSI_OUT_MTIME_MASK", "TMC4361A_SSI_OUT_MTIME_MASK"], [0, 0, 1, "c.TMC4361A_SSI_OUT_MTIME_SHIFT", "TMC4361A_SSI_OUT_MTIME_SHIFT"], [0, 0, 1, "c.TMC4361A_STALL_FLAG_INSTEAD_OF_UV_EN_MASK", "TMC4361A_STALL_FLAG_INSTEAD_OF_UV_EN_MASK"], [0, 0, 1, "c.TMC4361A_STALL_FLAG_INSTEAD_OF_UV_EN_SHIFT", "TMC4361A_STALL_FLAG_INSTEAD_OF_UV_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_STALL_LOAD_LIMIT_MASK", "TMC4361A_STALL_LOAD_LIMIT_MASK"], [0, 0, 1, "c.TMC4361A_STALL_LOAD_LIMIT_SHIFT", "TMC4361A_STALL_LOAD_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4361A_START_CONF", "TMC4361A_START_CONF"], [0, 0, 1, "c.TMC4361A_START_CONF", "TMC4361A_START_CONF"], [0, 0, 1, "c.TMC4361A_START_DELAY", "TMC4361A_START_DELAY"], [0, 0, 1, "c.TMC4361A_START_DELAY", "TMC4361A_START_DELAY"], [0, 0, 1, "c.TMC4361A_START_DELAY_MASK", "TMC4361A_START_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_START_DELAY_SHIFT", "TMC4361A_START_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_START_EN0_MASK", "TMC4361A_START_EN0_MASK"], [0, 0, 1, "c.TMC4361A_START_EN0_SHIFT", "TMC4361A_START_EN0_SHIFT"], [0, 0, 1, "c.TMC4361A_START_EN1_MASK", "TMC4361A_START_EN1_MASK"], [0, 0, 1, "c.TMC4361A_START_EN1_SHIFT", "TMC4361A_START_EN1_SHIFT"], [0, 0, 1, "c.TMC4361A_START_EN2_MASK", "TMC4361A_START_EN2_MASK"], [0, 0, 1, "c.TMC4361A_START_EN2_SHIFT", "TMC4361A_START_EN2_SHIFT"], [0, 0, 1, "c.TMC4361A_START_EN3_MASK", "TMC4361A_START_EN3_MASK"], [0, 0, 1, "c.TMC4361A_START_EN3_SHIFT", "TMC4361A_START_EN3_SHIFT"], [0, 0, 1, "c.TMC4361A_START_EN4_MASK", "TMC4361A_START_EN4_MASK"], [0, 0, 1, "c.TMC4361A_START_EN4_SHIFT", "TMC4361A_START_EN4_SHIFT"], [0, 0, 1, "c.TMC4361A_START_HOME_TRACKING_MASK", "TMC4361A_START_HOME_TRACKING_MASK"], [0, 0, 1, "c.TMC4361A_START_HOME_TRACKING_SHIFT", "TMC4361A_START_HOME_TRACKING_SHIFT"], [0, 0, 1, "c.TMC4361A_START_OUT_ADD", "TMC4361A_START_OUT_ADD"], [0, 0, 1, "c.TMC4361A_START_OUT_ADD", "TMC4361A_START_OUT_ADD"], [0, 0, 1, "c.TMC4361A_START_OUT_ADD_MASK", "TMC4361A_START_OUT_ADD_MASK"], [0, 0, 1, "c.TMC4361A_START_OUT_ADD_SHIFT", "TMC4361A_START_OUT_ADD_SHIFT"], [0, 0, 1, "c.TMC4361A_START_SIN90_120_MASK", "TMC4361A_START_SIN90_120_MASK"], [0, 0, 1, "c.TMC4361A_START_SIN90_120_SHIFT", "TMC4361A_START_SIN90_120_SHIFT"], [0, 0, 1, "c.TMC4361A_START_SIN90_120_WR", "TMC4361A_START_SIN90_120_WR"], [0, 0, 1, "c.TMC4361A_START_SIN90_120_WR", "TMC4361A_START_SIN90_120_WR"], [0, 0, 1, "c.TMC4361A_START_SIN_MASK", "TMC4361A_START_SIN_MASK"], [0, 0, 1, "c.TMC4361A_START_SIN_SHIFT", "TMC4361A_START_SIN_SHIFT"], [0, 0, 1, "c.TMC4361A_START_SIN_WR", "TMC4361A_START_SIN_WR"], [0, 0, 1, "c.TMC4361A_START_SIN_WR", "TMC4361A_START_SIN_WR"], [0, 0, 1, "c.TMC4361A_STATUS", "TMC4361A_STATUS"], [0, 0, 1, "c.TMC4361A_STATUS", "TMC4361A_STATUS"], [0, 0, 1, "c.TMC4361A_STATUS_BIT_CNT_MASK", "TMC4361A_STATUS_BIT_CNT_MASK"], [0, 0, 1, "c.TMC4361A_STATUS_BIT_CNT_MASK", "TMC4361A_STATUS_BIT_CNT_MASK"], [0, 0, 1, "c.TMC4361A_STATUS_BIT_CNT_MASK", "TMC4361A_STATUS_BIT_CNT_MASK"], [0, 0, 1, "c.TMC4361A_STATUS_BIT_CNT_SHIFT", "TMC4361A_STATUS_BIT_CNT_SHIFT"], [0, 0, 1, "c.TMC4361A_STATUS_BIT_CNT_SHIFT", "TMC4361A_STATUS_BIT_CNT_SHIFT"], [0, 0, 1, "c.TMC4361A_STATUS_BIT_CNT_SHIFT", "TMC4361A_STATUS_BIT_CNT_SHIFT"], [0, 0, 1, "c.TMC4361A_STDBY_CLK_PIN_ASSIGNMENT_MASK", "TMC4361A_STDBY_CLK_PIN_ASSIGNMENT_MASK"], [0, 0, 1, "c.TMC4361A_STDBY_CLK_PIN_ASSIGNMENT_SHIFT", "TMC4361A_STDBY_CLK_PIN_ASSIGNMENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STDBY_DELAY", "TMC4361A_STDBY_DELAY"], [0, 0, 1, "c.TMC4361A_STDBY_DELAY", "TMC4361A_STDBY_DELAY"], [0, 0, 1, "c.TMC4361A_STDBY_DELAY_MASK", "TMC4361A_STDBY_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_STDBY_DELAY_SHIFT", "TMC4361A_STDBY_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_STDBY_ON_STALL_FOR_24X_MASK", "TMC4361A_STDBY_ON_STALL_FOR_24X_MASK"], [0, 0, 1, "c.TMC4361A_STDBY_ON_STALL_FOR_24X_SHIFT", "TMC4361A_STDBY_ON_STALL_FOR_24X_SHIFT"], [0, 0, 1, "c.TMC4361A_STEP_CONF", "TMC4361A_STEP_CONF"], [0, 0, 1, "c.TMC4361A_STEP_CONF", "TMC4361A_STEP_CONF"], [0, 0, 1, "c.TMC4361A_STEP_INACTIVE_POL_MASK", "TMC4361A_STEP_INACTIVE_POL_MASK"], [0, 0, 1, "c.TMC4361A_STEP_INACTIVE_POL_SHIFT", "TMC4361A_STEP_INACTIVE_POL_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPL_ACTIVE_F_MASK", "TMC4361A_STOPL_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4361A_STOPL_ACTIVE_F_SHIFT", "TMC4361A_STOPL_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPL_EVENT_MASK", "TMC4361A_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_STOPL_EVENT_MASK", "TMC4361A_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_STOPL_EVENT_MASK", "TMC4361A_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_STOPL_EVENT_MASK", "TMC4361A_STOPL_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_STOPL_EVENT_SHIFT", "TMC4361A_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPL_EVENT_SHIFT", "TMC4361A_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPL_EVENT_SHIFT", "TMC4361A_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPL_EVENT_SHIFT", "TMC4361A_STOPL_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPR_ACTIVE_F_MASK", "TMC4361A_STOPR_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4361A_STOPR_ACTIVE_F_SHIFT", "TMC4361A_STOPR_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPR_EVENT_MASK", "TMC4361A_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_STOPR_EVENT_MASK", "TMC4361A_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_STOPR_EVENT_MASK", "TMC4361A_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_STOPR_EVENT_MASK", "TMC4361A_STOPR_EVENT_MASK"], [0, 0, 1, "c.TMC4361A_STOPR_EVENT_SHIFT", "TMC4361A_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPR_EVENT_SHIFT", "TMC4361A_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPR_EVENT_SHIFT", "TMC4361A_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STOPR_EVENT_SHIFT", "TMC4361A_STOPR_EVENT_SHIFT"], [0, 0, 1, "c.TMC4361A_STOP_LEFT_EN_MASK", "TMC4361A_STOP_LEFT_EN_MASK"], [0, 0, 1, "c.TMC4361A_STOP_LEFT_EN_SHIFT", "TMC4361A_STOP_LEFT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_STOP_LEFT_IS_HOME_MASK", "TMC4361A_STOP_LEFT_IS_HOME_MASK"], [0, 0, 1, "c.TMC4361A_STOP_LEFT_IS_HOME_SHIFT", "TMC4361A_STOP_LEFT_IS_HOME_SHIFT"], [0, 0, 1, "c.TMC4361A_STOP_ON_STALL_MASK", "TMC4361A_STOP_ON_STALL_MASK"], [0, 0, 1, "c.TMC4361A_STOP_ON_STALL_SHIFT", "TMC4361A_STOP_ON_STALL_SHIFT"], [0, 0, 1, "c.TMC4361A_STOP_RIGHT_EN_MASK", "TMC4361A_STOP_RIGHT_EN_MASK"], [0, 0, 1, "c.TMC4361A_STOP_RIGHT_EN_SHIFT", "TMC4361A_STOP_RIGHT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_STP_LENGTH_ADD", "TMC4361A_STP_LENGTH_ADD"], [0, 0, 1, "c.TMC4361A_STP_LENGTH_ADD", "TMC4361A_STP_LENGTH_ADD"], [0, 0, 1, "c.TMC4361A_STP_LENGTH_ADD_MASK", "TMC4361A_STP_LENGTH_ADD_MASK"], [0, 0, 1, "c.TMC4361A_STP_LENGTH_ADD_SHIFT", "TMC4361A_STP_LENGTH_ADD_SHIFT"], [0, 0, 1, "c.TMC4361A_STST_MASK", "TMC4361A_STST_MASK"], [0, 0, 1, "c.TMC4361A_STST_SHIFT", "TMC4361A_STST_SHIFT"], [0, 0, 1, "c.TMC4361A_SYNCHRO_SET", "TMC4361A_SYNCHRO_SET"], [0, 0, 1, "c.TMC4361A_SYNCHRO_SET", "TMC4361A_SYNCHRO_SET"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_F_MASK", "TMC4361A_TARGET_REACHED_F_MASK"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_F_SHIFT", "TMC4361A_TARGET_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_MASK", "TMC4361A_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_MASK", "TMC4361A_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_MASK", "TMC4361A_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_MASK", "TMC4361A_TARGET_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_SHIFT", "TMC4361A_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_SHIFT", "TMC4361A_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_SHIFT", "TMC4361A_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_TARGET_REACHED_SHIFT", "TMC4361A_TARGET_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_THREE_PHASE_STEPPER_EN_MASK", "TMC4361A_THREE_PHASE_STEPPER_EN_MASK"], [0, 0, 1, "c.TMC4361A_THREE_PHASE_STEPPER_EN_SHIFT", "TMC4361A_THREE_PHASE_STEPPER_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_TOGGLE_STEP_MASK", "TMC4361A_TOGGLE_STEP_MASK"], [0, 0, 1, "c.TMC4361A_TOGGLE_STEP_SHIFT", "TMC4361A_TOGGLE_STEP_SHIFT"], [0, 0, 1, "c.TMC4361A_TRIGGER_EVENTS0_MASK", "TMC4361A_TRIGGER_EVENTS0_MASK"], [0, 0, 1, "c.TMC4361A_TRIGGER_EVENTS0_SHIFT", "TMC4361A_TRIGGER_EVENTS0_SHIFT"], [0, 0, 1, "c.TMC4361A_TRIGGER_EVENTS1_MASK", "TMC4361A_TRIGGER_EVENTS1_MASK"], [0, 0, 1, "c.TMC4361A_TRIGGER_EVENTS1_SHIFT", "TMC4361A_TRIGGER_EVENTS1_SHIFT"], [0, 0, 1, "c.TMC4361A_TRIGGER_EVENTS2_MASK", "TMC4361A_TRIGGER_EVENTS2_MASK"], [0, 0, 1, "c.TMC4361A_TRIGGER_EVENTS2_SHIFT", "TMC4361A_TRIGGER_EVENTS2_SHIFT"], [0, 0, 1, "c.TMC4361A_TRIGGER_EVENTS3_MASK", "TMC4361A_TRIGGER_EVENTS3_MASK"], [0, 0, 1, "c.TMC4361A_TRIGGER_EVENTS3_SHIFT", "TMC4361A_TRIGGER_EVENTS3_SHIFT"], [0, 0, 1, "c.TMC4361A_TR_AS_WIRED_AND_MASK", "TMC4361A_TR_AS_WIRED_AND_MASK"], [0, 0, 1, "c.TMC4361A_TR_AS_WIRED_AND_SHIFT", "TMC4361A_TR_AS_WIRED_AND_SHIFT"], [0, 0, 1, "c.TMC4361A_TZEROWAIT_MASK", "TMC4361A_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC4361A_TZEROWAIT_SHIFT", "TMC4361A_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC4361A_TZEROWAIT_WR", "TMC4361A_TZEROWAIT_WR"], [0, 0, 1, "c.TMC4361A_TZEROWAIT_WR", "TMC4361A_TZEROWAIT_WR"], [0, 0, 1, "c.TMC4361A_UP_SCALE_DELAY", "TMC4361A_UP_SCALE_DELAY"], [0, 0, 1, "c.TMC4361A_UP_SCALE_DELAY", "TMC4361A_UP_SCALE_DELAY"], [0, 0, 1, "c.TMC4361A_UP_SCALE_DELAY_MASK", "TMC4361A_UP_SCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_UP_SCALE_DELAY_MASK", "TMC4361A_UP_SCALE_DELAY_MASK"], [0, 0, 1, "c.TMC4361A_UP_SCALE_DELAY_SHIFT", "TMC4361A_UP_SCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_UP_SCALE_DELAY_SHIFT", "TMC4361A_UP_SCALE_DELAY_SHIFT"], [0, 0, 1, "c.TMC4361A_USE_ASTART_AND_VSTART_MASK", "TMC4361A_USE_ASTART_AND_VSTART_MASK"], [0, 0, 1, "c.TMC4361A_USE_ASTART_AND_VSTART_SHIFT", "TMC4361A_USE_ASTART_AND_VSTART_SHIFT"], [0, 0, 1, "c.TMC4361A_USE_USTEPS_INSTEAD_OF_XRANGE_MASK", "TMC4361A_USE_USTEPS_INSTEAD_OF_XRANGE_MASK"], [0, 0, 1, "c.TMC4361A_USE_USTEPS_INSTEAD_OF_XRANGE_SHIFT", "TMC4361A_USE_USTEPS_INSTEAD_OF_XRANGE_SHIFT"], [0, 0, 1, "c.TMC4361A_UV_SF_MASK", "TMC4361A_UV_SF_MASK"], [0, 0, 1, "c.TMC4361A_UV_SF_MASK", "TMC4361A_UV_SF_MASK"], [0, 0, 1, "c.TMC4361A_UV_SF_SHIFT", "TMC4361A_UV_SF_SHIFT"], [0, 0, 1, "c.TMC4361A_UV_SF_SHIFT", "TMC4361A_UV_SF_SHIFT"], [0, 0, 1, "c.TMC4361A_VACTUAL", "TMC4361A_VACTUAL"], [0, 0, 1, "c.TMC4361A_VACTUAL", "TMC4361A_VACTUAL"], [0, 0, 1, "c.TMC4361A_VACTUAL_MASK", "TMC4361A_VACTUAL_MASK"], [0, 0, 1, "c.TMC4361A_VACTUAL_SHIFT", "TMC4361A_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC4361A_VBREAK", "TMC4361A_VBREAK"], [0, 0, 1, "c.TMC4361A_VBREAK", "TMC4361A_VBREAK"], [0, 0, 1, "c.TMC4361A_VBREAK_MASK", "TMC4361A_VBREAK_MASK"], [0, 0, 1, "c.TMC4361A_VBREAK_SHIFT", "TMC4361A_VBREAK_SHIFT"], [0, 0, 1, "c.TMC4361A_VDRV_SCALE_LIMIT", "TMC4361A_VDRV_SCALE_LIMIT"], [0, 0, 1, "c.TMC4361A_VDRV_SCALE_LIMIT", "TMC4361A_VDRV_SCALE_LIMIT"], [0, 0, 1, "c.TMC4361A_VDRV_SCALE_LIMIT_MASK", "TMC4361A_VDRV_SCALE_LIMIT_MASK"], [0, 0, 1, "c.TMC4361A_VDRV_SCALE_LIMIT_SHIFT", "TMC4361A_VDRV_SCALE_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_F_MASK", "TMC4361A_VEL_REACHED_F_MASK"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_F_SHIFT", "TMC4361A_VEL_REACHED_F_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_MASK", "TMC4361A_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_MASK", "TMC4361A_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_MASK", "TMC4361A_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_MASK", "TMC4361A_VEL_REACHED_MASK"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_SHIFT", "TMC4361A_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_SHIFT", "TMC4361A_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_SHIFT", "TMC4361A_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_REACHED_SHIFT", "TMC4361A_VEL_REACHED_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_00_MASK", "TMC4361A_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_00_MASK", "TMC4361A_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_00_MASK", "TMC4361A_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_00_MASK", "TMC4361A_VEL_STATE_00_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_00_SHIFT", "TMC4361A_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_00_SHIFT", "TMC4361A_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_00_SHIFT", "TMC4361A_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_00_SHIFT", "TMC4361A_VEL_STATE_00_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_01_MASK", "TMC4361A_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_01_MASK", "TMC4361A_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_01_MASK", "TMC4361A_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_01_MASK", "TMC4361A_VEL_STATE_01_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_01_SHIFT", "TMC4361A_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_01_SHIFT", "TMC4361A_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_01_SHIFT", "TMC4361A_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_01_SHIFT", "TMC4361A_VEL_STATE_01_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_10_MASK", "TMC4361A_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_10_MASK", "TMC4361A_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_10_MASK", "TMC4361A_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_10_MASK", "TMC4361A_VEL_STATE_10_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_10_SHIFT", "TMC4361A_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_10_SHIFT", "TMC4361A_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_10_SHIFT", "TMC4361A_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_10_SHIFT", "TMC4361A_VEL_STATE_10_SHIFT"], [0, 0, 1, "c.TMC4361A_VEL_STATE_F_MASK", "TMC4361A_VEL_STATE_F_MASK"], [0, 0, 1, "c.TMC4361A_VEL_STATE_F_SHIFT", "TMC4361A_VEL_STATE_F_SHIFT"], [0, 0, 1, "c.TMC4361A_VERSION_NO_MASK", "TMC4361A_VERSION_NO_MASK"], [0, 0, 1, "c.TMC4361A_VERSION_NO_RD", "TMC4361A_VERSION_NO_RD"], [0, 0, 1, "c.TMC4361A_VERSION_NO_RD", "TMC4361A_VERSION_NO_RD"], [0, 0, 1, "c.TMC4361A_VERSION_NO_SHIFT", "TMC4361A_VERSION_NO_SHIFT"], [0, 0, 1, "c.TMC4361A_VIRTUAL_LEFT_LIMIT_EN_MASK", "TMC4361A_VIRTUAL_LEFT_LIMIT_EN_MASK"], [0, 0, 1, "c.TMC4361A_VIRTUAL_LEFT_LIMIT_EN_SHIFT", "TMC4361A_VIRTUAL_LEFT_LIMIT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_VIRTUAL_RIGHT_LIMIT_EN_MASK", "TMC4361A_VIRTUAL_RIGHT_LIMIT_EN_MASK"], [0, 0, 1, "c.TMC4361A_VIRTUAL_RIGHT_LIMIT_EN_SHIFT", "TMC4361A_VIRTUAL_RIGHT_LIMIT_EN_SHIFT"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_LEFT", "TMC4361A_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_LEFT", "TMC4361A_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_LEFT_MASK", "TMC4361A_VIRT_STOP_LEFT_MASK"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_LEFT_SHIFT", "TMC4361A_VIRT_STOP_LEFT_SHIFT"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_MODE_MASK", "TMC4361A_VIRT_STOP_MODE_MASK"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_MODE_SHIFT", "TMC4361A_VIRT_STOP_MODE_SHIFT"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_RIGHT", "TMC4361A_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_RIGHT", "TMC4361A_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_RIGHT_MASK", "TMC4361A_VIRT_STOP_RIGHT_MASK"], [0, 0, 1, "c.TMC4361A_VIRT_STOP_RIGHT_SHIFT", "TMC4361A_VIRT_STOP_RIGHT_SHIFT"], [0, 0, 1, "c.TMC4361A_VMAX", "TMC4361A_VMAX"], [0, 0, 1, "c.TMC4361A_VMAX", "TMC4361A_VMAX"], [0, 0, 1, "c.TMC4361A_VMAX_MASK", "TMC4361A_VMAX_MASK"], [0, 0, 1, "c.TMC4361A_VMAX_MASK", "TMC4361A_VMAX_MASK"], [0, 0, 1, "c.TMC4361A_VMAX_SHIFT", "TMC4361A_VMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_VMAX_SHIFT", "TMC4361A_VMAX_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTALL_LIMIT_MASK", "TMC4361A_VSTALL_LIMIT_MASK"], [0, 0, 1, "c.TMC4361A_VSTALL_LIMIT_SHIFT", "TMC4361A_VSTALL_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTALL_LIMIT_WR", "TMC4361A_VSTALL_LIMIT_WR"], [0, 0, 1, "c.TMC4361A_VSTALL_LIMIT_WR", "TMC4361A_VSTALL_LIMIT_WR"], [0, 0, 1, "c.TMC4361A_VSTART", "TMC4361A_VSTART"], [0, 0, 1, "c.TMC4361A_VSTART", "TMC4361A_VSTART"], [0, 0, 1, "c.TMC4361A_VSTART_MASK", "TMC4361A_VSTART_MASK"], [0, 0, 1, "c.TMC4361A_VSTART_SHIFT", "TMC4361A_VSTART_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTOP", "TMC4361A_VSTOP"], [0, 0, 1, "c.TMC4361A_VSTOP", "TMC4361A_VSTOP"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_F_MASK", "TMC4361A_VSTOPL_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_F_SHIFT", "TMC4361A_VSTOPL_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_MASK", "TMC4361A_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_MASK", "TMC4361A_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_MASK", "TMC4361A_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_MASK", "TMC4361A_VSTOPL_ACTIVE_MASK"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_SHIFT", "TMC4361A_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_SHIFT", "TMC4361A_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_SHIFT", "TMC4361A_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTOPL_ACTIVE_SHIFT", "TMC4361A_VSTOPL_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTOPR_ACTIVE_F_MASK", "TMC4361A_VSTOPR_ACTIVE_F_MASK"], [0, 0, 1, "c.TMC4361A_VSTOPR_ACTIVE_F_SHIFT", "TMC4361A_VSTOPR_ACTIVE_F_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTOP_MASK", "TMC4361A_VSTOP_MASK"], [0, 0, 1, "c.TMC4361A_VSTOP_MASK", "TMC4361A_VSTOP_MASK"], [0, 0, 1, "c.TMC4361A_VSTOP_SHIFT", "TMC4361A_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4361A_VSTOP_SHIFT", "TMC4361A_VSTOP_SHIFT"], [0, 0, 1, "c.TMC4361A_V_ENC_MASK", "TMC4361A_V_ENC_MASK"], [0, 0, 1, "c.TMC4361A_V_ENC_MEAN_MASK", "TMC4361A_V_ENC_MEAN_MASK"], [0, 0, 1, "c.TMC4361A_V_ENC_MEAN_RD", "TMC4361A_V_ENC_MEAN_RD"], [0, 0, 1, "c.TMC4361A_V_ENC_MEAN_RD", "TMC4361A_V_ENC_MEAN_RD"], [0, 0, 1, "c.TMC4361A_V_ENC_MEAN_SHIFT", "TMC4361A_V_ENC_MEAN_SHIFT"], [0, 0, 1, "c.TMC4361A_V_ENC_RD", "TMC4361A_V_ENC_RD"], [0, 0, 1, "c.TMC4361A_V_ENC_RD", "TMC4361A_V_ENC_RD"], [0, 0, 1, "c.TMC4361A_V_ENC_SHIFT", "TMC4361A_V_ENC_SHIFT"], [0, 0, 1, "c.TMC4361A_WRITE_BIT", "TMC4361A_WRITE_BIT"], [0, 0, 1, "c.TMC4361A_XACTUAL", "TMC4361A_XACTUAL"], [0, 0, 1, "c.TMC4361A_XACTUAL", "TMC4361A_XACTUAL"], [0, 0, 1, "c.TMC4361A_XACTUAL_MASK", "TMC4361A_XACTUAL_MASK"], [0, 0, 1, "c.TMC4361A_XACTUAL_SHIFT", "TMC4361A_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC4361A_XLATCH_DONE_MASK", "TMC4361A_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4361A_XLATCH_DONE_MASK", "TMC4361A_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4361A_XLATCH_DONE_MASK", "TMC4361A_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4361A_XLATCH_DONE_MASK", "TMC4361A_XLATCH_DONE_MASK"], [0, 0, 1, "c.TMC4361A_XLATCH_DONE_SHIFT", "TMC4361A_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_XLATCH_DONE_SHIFT", "TMC4361A_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_XLATCH_DONE_SHIFT", "TMC4361A_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_XLATCH_DONE_SHIFT", "TMC4361A_XLATCH_DONE_SHIFT"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG0_MASK", "TMC4361A_XPIPE_REWRITE_REG0_MASK"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG0_SHIFT", "TMC4361A_XPIPE_REWRITE_REG0_SHIFT"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG1_MASK", "TMC4361A_XPIPE_REWRITE_REG1_MASK"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG1_SHIFT", "TMC4361A_XPIPE_REWRITE_REG1_SHIFT"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG2_MASK", "TMC4361A_XPIPE_REWRITE_REG2_MASK"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG2_SHIFT", "TMC4361A_XPIPE_REWRITE_REG2_SHIFT"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG3_MASK", "TMC4361A_XPIPE_REWRITE_REG3_MASK"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG3_SHIFT", "TMC4361A_XPIPE_REWRITE_REG3_SHIFT"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG4_MASK", "TMC4361A_XPIPE_REWRITE_REG4_MASK"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG4_SHIFT", "TMC4361A_XPIPE_REWRITE_REG4_SHIFT"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG5_MASK", "TMC4361A_XPIPE_REWRITE_REG5_MASK"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG5_SHIFT", "TMC4361A_XPIPE_REWRITE_REG5_SHIFT"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG6_MASK", "TMC4361A_XPIPE_REWRITE_REG6_MASK"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG6_SHIFT", "TMC4361A_XPIPE_REWRITE_REG6_SHIFT"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG7_MASK", "TMC4361A_XPIPE_REWRITE_REG7_MASK"], [0, 0, 1, "c.TMC4361A_XPIPE_REWRITE_REG7_SHIFT", "TMC4361A_XPIPE_REWRITE_REG7_SHIFT"], [0, 0, 1, "c.TMC4361A_XTARGET_MASK", "TMC4361A_XTARGET_MASK"], [0, 0, 1, "c.TMC4361A_XTARGET_SHIFT", "TMC4361A_XTARGET_SHIFT"], [0, 0, 1, "c.TMC4361A_X_HOME", "TMC4361A_X_HOME"], [0, 0, 1, "c.TMC4361A_X_HOME", "TMC4361A_X_HOME"], [0, 0, 1, "c.TMC4361A_X_HOME_MASK", "TMC4361A_X_HOME_MASK"], [0, 0, 1, "c.TMC4361A_X_HOME_SHIFT", "TMC4361A_X_HOME_SHIFT"], [0, 0, 1, "c.TMC4361A_X_LATCH_MASK", "TMC4361A_X_LATCH_MASK"], [0, 0, 1, "c.TMC4361A_X_LATCH_MASK", "TMC4361A_X_LATCH_MASK"], [0, 0, 1, "c.TMC4361A_X_LATCH_RD", "TMC4361A_X_LATCH_RD"], [0, 0, 1, "c.TMC4361A_X_LATCH_RD", "TMC4361A_X_LATCH_RD"], [0, 0, 1, "c.TMC4361A_X_LATCH_SHIFT", "TMC4361A_X_LATCH_SHIFT"], [0, 0, 1, "c.TMC4361A_X_LATCH_SHIFT", "TMC4361A_X_LATCH_SHIFT"], [0, 0, 1, "c.TMC4361A_X_PIPE0", "TMC4361A_X_PIPE0"], [0, 0, 1, "c.TMC4361A_X_PIPE0", "TMC4361A_X_PIPE0"], [0, 0, 1, "c.TMC4361A_X_PIPE0_MASK", "TMC4361A_X_PIPE0_MASK"], [0, 0, 1, "c.TMC4361A_X_PIPE0_SHIFT", "TMC4361A_X_PIPE0_SHIFT"], [0, 0, 1, "c.TMC4361A_X_PIPE1", "TMC4361A_X_PIPE1"], [0, 0, 1, "c.TMC4361A_X_PIPE1", "TMC4361A_X_PIPE1"], [0, 0, 1, "c.TMC4361A_X_PIPE1_MASK", "TMC4361A_X_PIPE1_MASK"], [0, 0, 1, "c.TMC4361A_X_PIPE1_SHIFT", "TMC4361A_X_PIPE1_SHIFT"], [0, 0, 1, "c.TMC4361A_X_PIPE2", "TMC4361A_X_PIPE2"], [0, 0, 1, "c.TMC4361A_X_PIPE2", "TMC4361A_X_PIPE2"], [0, 0, 1, "c.TMC4361A_X_PIPE2_MASK", "TMC4361A_X_PIPE2_MASK"], [0, 0, 1, "c.TMC4361A_X_PIPE2_SHIFT", "TMC4361A_X_PIPE2_SHIFT"], [0, 0, 1, "c.TMC4361A_X_PIPE3", "TMC4361A_X_PIPE3"], [0, 0, 1, "c.TMC4361A_X_PIPE3", "TMC4361A_X_PIPE3"], [0, 0, 1, "c.TMC4361A_X_PIPE3_MASK", "TMC4361A_X_PIPE3_MASK"], [0, 0, 1, "c.TMC4361A_X_PIPE3_SHIFT", "TMC4361A_X_PIPE3_SHIFT"], [0, 0, 1, "c.TMC4361A_X_PIPE4", "TMC4361A_X_PIPE4"], [0, 0, 1, "c.TMC4361A_X_PIPE4", "TMC4361A_X_PIPE4"], [0, 0, 1, "c.TMC4361A_X_PIPE4_MASK", "TMC4361A_X_PIPE4_MASK"], [0, 0, 1, "c.TMC4361A_X_PIPE4_SHIFT", "TMC4361A_X_PIPE4_SHIFT"], [0, 0, 1, "c.TMC4361A_X_PIPE5", "TMC4361A_X_PIPE5"], [0, 0, 1, "c.TMC4361A_X_PIPE5", "TMC4361A_X_PIPE5"], [0, 0, 1, "c.TMC4361A_X_PIPE5_MASK", "TMC4361A_X_PIPE5_MASK"], [0, 0, 1, "c.TMC4361A_X_PIPE5_SHIFT", "TMC4361A_X_PIPE5_SHIFT"], [0, 0, 1, "c.TMC4361A_X_PIPE6", "TMC4361A_X_PIPE6"], [0, 0, 1, "c.TMC4361A_X_PIPE6", "TMC4361A_X_PIPE6"], [0, 0, 1, "c.TMC4361A_X_PIPE6_MASK", "TMC4361A_X_PIPE6_MASK"], [0, 0, 1, "c.TMC4361A_X_PIPE6_SHIFT", "TMC4361A_X_PIPE6_SHIFT"], [0, 0, 1, "c.TMC4361A_X_PIPE7", "TMC4361A_X_PIPE7"], [0, 0, 1, "c.TMC4361A_X_PIPE7", "TMC4361A_X_PIPE7"], [0, 0, 1, "c.TMC4361A_X_PIPE7_MASK", "TMC4361A_X_PIPE7_MASK"], [0, 0, 1, "c.TMC4361A_X_PIPE7_SHIFT", "TMC4361A_X_PIPE7_SHIFT"], [0, 0, 1, "c.TMC4361A_X_RANGE_MASK", "TMC4361A_X_RANGE_MASK"], [0, 0, 1, "c.TMC4361A_X_RANGE_SHIFT", "TMC4361A_X_RANGE_SHIFT"], [0, 0, 1, "c.TMC4361A_X_RANGE_WR", "TMC4361A_X_RANGE_WR"], [0, 0, 1, "c.TMC4361A_X_RANGE_WR", "TMC4361A_X_RANGE_WR"], [0, 0, 1, "c.TMC4361A_X_TARGET", "TMC4361A_X_TARGET"], [0, 0, 1, "c.TMC4361A_X_TARGET", "TMC4361A_X_TARGET"], [0, 0, 1, "c.TMC4361_AACTUAL", "TMC4361_AACTUAL"], [0, 0, 1, "c.TMC4361_ADDR_FROM_ENC", "TMC4361_ADDR_FROM_ENC"], [0, 0, 1, "c.TMC4361_ADDR_TO_ENC", "TMC4361_ADDR_TO_ENC"], [0, 0, 1, "c.TMC4361_AMAX", "TMC4361_AMAX"], [0, 0, 1, "c.TMC4361_ASTART", "TMC4361_ASTART"], [0, 0, 1, "c.TMC4361_BOOST_TIME", "TMC4361_BOOST_TIME"], [0, 0, 1, "c.TMC4361_BOW1", "TMC4361_BOW1"], [0, 0, 1, "c.TMC4361_BOW2", "TMC4361_BOW2"], [0, 0, 1, "c.TMC4361_BOW3", "TMC4361_BOW3"], [0, 0, 1, "c.TMC4361_BOW4", "TMC4361_BOW4"], [0, 0, 1, "c.TMC4361_CHOPSYNC_DIV", "TMC4361_CHOPSYNC_DIV"], [0, 0, 1, "c.TMC4361_CIRCULAR_DEC_WR", "TMC4361_CIRCULAR_DEC_WR"], [0, 0, 1, "c.TMC4361_CLK_FREQ", "TMC4361_CLK_FREQ"], [0, 0, 1, "c.TMC4361_CLK_GATING_DELAY", "TMC4361_CLK_GATING_DELAY"], [0, 0, 1, "c.TMC4361_CLK_GATING_REG", "TMC4361_CLK_GATING_REG"], [0, 0, 1, "c.TMC4361_CL_BETA", "TMC4361_CL_BETA"], [0, 0, 1, "c.TMC4361_CL_CYCLE_WR", "TMC4361_CL_CYCLE_WR"], [0, 0, 1, "c.TMC4361_CL_CYCLE_WR", "TMC4361_CL_CYCLE_WR"], [0, 0, 1, "c.TMC4361_CL_CYCLE_WR", "TMC4361_CL_CYCLE_WR"], [0, 0, 1, "c.TMC4361_CL_DELTA_P_WR", "TMC4361_CL_DELTA_P_WR"], [0, 0, 1, "c.TMC4361_CL_DOWNSCALE_DELAY", "TMC4361_CL_DOWNSCALE_DELAY"], [0, 0, 1, "c.TMC4361_CL_GAMMA", "TMC4361_CL_GAMMA"], [0, 0, 1, "c.TMC4361_CL_OFFSET", "TMC4361_CL_OFFSET"], [0, 0, 1, "c.TMC4361_CL_TOLERANCE_WR", "TMC4361_CL_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361_CL_TR_TOLERANCE_WR", "TMC4361_CL_TR_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361_CL_UPSCALE_DELAY", "TMC4361_CL_UPSCALE_DELAY"], [0, 0, 1, "c.TMC4361_CL_VADD_EMF", "TMC4361_CL_VADD_EMF"], [0, 0, 1, "c.TMC4361_CL_VMAX_CALC_I_WR", "TMC4361_CL_VMAX_CALC_I_WR"], [0, 0, 1, "c.TMC4361_CL_VMAX_CALC_P_WR", "TMC4361_CL_VMAX_CALC_P_WR"], [0, 0, 1, "c.TMC4361_CL_VMIN_EMF_WR", "TMC4361_CL_VMIN_EMF_WR"], [0, 0, 1, "c.TMC4361_COVER_DONE", "TMC4361_COVER_DONE"], [0, 0, 1, "c.TMC4361_COVER_DRV_HIGH_RD", "TMC4361_COVER_DRV_HIGH_RD"], [0, 0, 1, "c.TMC4361_COVER_DRV_LOW_RD", "TMC4361_COVER_DRV_LOW_RD"], [0, 0, 1, "c.TMC4361_COVER_HIGH_WR", "TMC4361_COVER_HIGH_WR"], [0, 0, 1, "c.TMC4361_COVER_LOW_WR", "TMC4361_COVER_LOW_WR"], [0, 0, 1, "c.TMC4361_CURRENTA_RD", "TMC4361_CURRENTA_RD"], [0, 0, 1, "c.TMC4361_CURRENTA_SPI_RD", "TMC4361_CURRENTA_SPI_RD"], [0, 0, 1, "c.TMC4361_CURRENTB_RD", "TMC4361_CURRENTB_RD"], [0, 0, 1, "c.TMC4361_CURRENTB_SPI_RD", "TMC4361_CURRENTB_SPI_RD"], [0, 0, 1, "c.TMC4361_CURRENT_CONF", "TMC4361_CURRENT_CONF"], [0, 0, 1, "c.TMC4361_DAC_ADDR_A", "TMC4361_DAC_ADDR_A"], [0, 0, 1, "c.TMC4361_DAC_ADDR_B", "TMC4361_DAC_ADDR_B"], [0, 0, 1, "c.TMC4361_DAC_OFFSET_WR", "TMC4361_DAC_OFFSET_WR"], [0, 0, 1, "c.TMC4361_DATA_FROM_ENC", "TMC4361_DATA_FROM_ENC"], [0, 0, 1, "c.TMC4361_DATA_TO_ENC", "TMC4361_DATA_TO_ENC"], [0, 0, 1, "c.TMC4361_DC_BLKTIME_WR", "TMC4361_DC_BLKTIME_WR"], [0, 0, 1, "c.TMC4361_DC_LSPTM_WR", "TMC4361_DC_LSPTM_WR"], [0, 0, 1, "c.TMC4361_DC_SG_WR", "TMC4361_DC_SG_WR"], [0, 0, 1, "c.TMC4361_DC_TIME_WR", "TMC4361_DC_TIME_WR"], [0, 0, 1, "c.TMC4361_DC_VEL_WR", "TMC4361_DC_VEL_WR"], [0, 0, 1, "c.TMC4361_DFINAL", "TMC4361_DFINAL"], [0, 0, 1, "c.TMC4361_DFREEZE", "TMC4361_DFREEZE"], [0, 0, 1, "c.TMC4361_DIR_SETUP_TIME", "TMC4361_DIR_SETUP_TIME"], [0, 0, 1, "c.TMC4361_DMAX", "TMC4361_DMAX"], [0, 0, 1, "c.TMC4361_DRV_SCALE_DELAY", "TMC4361_DRV_SCALE_DELAY"], [0, 0, 1, "c.TMC4361_DSTOP", "TMC4361_DSTOP"], [0, 0, 1, "c.TMC4361_ENC_COMP_AMPL", "TMC4361_ENC_COMP_AMPL"], [0, 0, 1, "c.TMC4361_ENC_COMP_XOFFSET", "TMC4361_ENC_COMP_XOFFSET"], [0, 0, 1, "c.TMC4361_ENC_COMP_YOFFSET", "TMC4361_ENC_COMP_YOFFSET"], [0, 0, 1, "c.TMC4361_ENC_CONST_RD", "TMC4361_ENC_CONST_RD"], [0, 0, 1, "c.TMC4361_ENC_IN_CONF", "TMC4361_ENC_IN_CONF"], [0, 0, 1, "c.TMC4361_ENC_IN_DATA", "TMC4361_ENC_IN_DATA"], [0, 0, 1, "c.TMC4361_ENC_IN_RES_WR", "TMC4361_ENC_IN_RES_WR"], [0, 0, 1, "c.TMC4361_ENC_LATCH_RD", "TMC4361_ENC_LATCH_RD"], [0, 0, 1, "c.TMC4361_ENC_OUT_DATA", "TMC4361_ENC_OUT_DATA"], [0, 0, 1, "c.TMC4361_ENC_OUT_RES", "TMC4361_ENC_OUT_RES"], [0, 0, 1, "c.TMC4361_ENC_POS", "TMC4361_ENC_POS"], [0, 0, 1, "c.TMC4361_ENC_POS_DEV_RD", "TMC4361_ENC_POS_DEV_RD"], [0, 0, 1, "c.TMC4361_ENC_POS_DEV_TOL_WR", "TMC4361_ENC_POS_DEV_TOL_WR"], [0, 0, 1, "c.TMC4361_ENC_RESET_VAL_WR", "TMC4361_ENC_RESET_VAL_WR"], [0, 0, 1, "c.TMC4361_ENC_VEL_ZERO_WR", "TMC4361_ENC_VEL_ZERO_WR"], [0, 0, 1, "c.TMC4361_ENC_VMEAN_FILTER_WR", "TMC4361_ENC_VMEAN_FILTER_WR"], [0, 0, 1, "c.TMC4361_ENC_VMEAN_INT_WR", "TMC4361_ENC_VMEAN_INT_WR"], [0, 0, 1, "c.TMC4361_ENC_VMEAN_WAIT_WR", "TMC4361_ENC_VMEAN_WAIT_WR"], [0, 0, 1, "c.TMC4361_EVENTS", "TMC4361_EVENTS"], [0, 0, 1, "c.TMC4361_EVENT_CLEAR_CONF", "TMC4361_EVENT_CLEAR_CONF"], [0, 0, 1, "c.TMC4361_FREEWHEEL_DELAY", "TMC4361_FREEWHEEL_DELAY"], [0, 0, 1, "c.TMC4361_FS_VEL_WR", "TMC4361_FS_VEL_WR"], [0, 0, 1, "c.TMC4361_GEAR_RATIO", "TMC4361_GEAR_RATIO"], [0, 0, 1, "c.TMC4361_GENERAL_CONF", "TMC4361_GENERAL_CONF"], [0, 0, 1, "c.TMC4361_HOLD_SCALE_DELAY", "TMC4361_HOLD_SCALE_DELAY"], [0, 0, 1, "c.TMC4361_HOME_SAFETY_MARGIN", "TMC4361_HOME_SAFETY_MARGIN"], [0, 0, 1, "c.TMC4361_IFREEZE", "TMC4361_IFREEZE"], [0, 0, 1, "c.TMC4361_INPUT_FILT_CONF", "TMC4361_INPUT_FILT_CONF"], [0, 0, 1, "c.TMC4361_INTR_CONF", "TMC4361_INTR_CONF"], [0, 0, 1, "c.TMC4361_MANUAL_ENC_CONST0", "TMC4361_MANUAL_ENC_CONST0"], [0, 0, 1, "c.TMC4361_MSCNT_RD", "TMC4361_MSCNT_RD"], [0, 0, 1, "c.TMC4361_MSLUTSEL_WR", "TMC4361_MSLUTSEL_WR"], [0, 0, 1, "c.TMC4361_MSLUT_0_WR", "TMC4361_MSLUT_0_WR"], [0, 0, 1, "c.TMC4361_MSLUT_1_WR", "TMC4361_MSLUT_1_WR"], [0, 0, 1, "c.TMC4361_MSLUT_2_WR", "TMC4361_MSLUT_2_WR"], [0, 0, 1, "c.TMC4361_MSLUT_3_WR", "TMC4361_MSLUT_3_WR"], [0, 0, 1, "c.TMC4361_MSLUT_4_WR", "TMC4361_MSLUT_4_WR"], [0, 0, 1, "c.TMC4361_MSLUT_5_WR", "TMC4361_MSLUT_5_WR"], [0, 0, 1, "c.TMC4361_MSLUT_6_WR", "TMC4361_MSLUT_6_WR"], [0, 0, 1, "c.TMC4361_MSLUT_7_WR", "TMC4361_MSLUT_7_WR"], [0, 0, 1, "c.TMC4361_MSOFFSET_WR", "TMC4361_MSOFFSET_WR"], [0, 0, 1, "c.TMC4361_PID_DV_CLIP_WR", "TMC4361_PID_DV_CLIP_WR"], [0, 0, 1, "c.TMC4361_PID_D_CLKDIV_WR", "TMC4361_PID_D_CLKDIV_WR"], [0, 0, 1, "c.TMC4361_PID_D_WR", "TMC4361_PID_D_WR"], [0, 0, 1, "c.TMC4361_PID_E_RD", "TMC4361_PID_E_RD"], [0, 0, 1, "c.TMC4361_PID_ISUM_RD", "TMC4361_PID_ISUM_RD"], [0, 0, 1, "c.TMC4361_PID_I_CLIP_WR", "TMC4361_PID_I_CLIP_WR"], [0, 0, 1, "c.TMC4361_PID_I_WR", "TMC4361_PID_I_WR"], [0, 0, 1, "c.TMC4361_PID_P_WR", "TMC4361_PID_P_WR"], [0, 0, 1, "c.TMC4361_PID_TOLERANCE_WR", "TMC4361_PID_TOLERANCE_WR"], [0, 0, 1, "c.TMC4361_PID_VEL_RD", "TMC4361_PID_VEL_RD"], [0, 0, 1, "c.TMC4361_POS_COMP", "TMC4361_POS_COMP"], [0, 0, 1, "c.TMC4361_PWM_FREQ", "TMC4361_PWM_FREQ"], [0, 0, 1, "c.TMC4361_PWM_VMAX", "TMC4361_PWM_VMAX"], [0, 0, 1, "c.TMC4361_RAMPMODE", "TMC4361_RAMPMODE"], [0, 0, 1, "c.TMC4361_RAMP_HOLD", "TMC4361_RAMP_HOLD"], [0, 0, 1, "c.TMC4361_RAMP_POSITION", "TMC4361_RAMP_POSITION"], [0, 0, 1, "c.TMC4361_RAMP_SSHAPE", "TMC4361_RAMP_SSHAPE"], [0, 0, 1, "c.TMC4361_RAMP_TRAPEZ", "TMC4361_RAMP_TRAPEZ"], [0, 0, 1, "c.TMC4361_REFERENCE_CONF", "TMC4361_REFERENCE_CONF"], [0, 0, 1, "c.TMC4361_REV_CNT_RD", "TMC4361_REV_CNT_RD"], [0, 0, 1, "c.TMC4361_SCALE_PARAM_RD", "TMC4361_SCALE_PARAM_RD"], [0, 0, 1, "c.TMC4361_SCALE_VALUES", "TMC4361_SCALE_VALUES"], [0, 0, 1, "c.TMC4361_SER_CLK_IN_HIGH_WR", "TMC4361_SER_CLK_IN_HIGH_WR"], [0, 0, 1, "c.TMC4361_SER_CLK_IN_LOW_WR", "TMC4361_SER_CLK_IN_LOW_WR"], [0, 0, 1, "c.TMC4361_SER_ENC_VARIATION_WR", "TMC4361_SER_ENC_VARIATION_WR"], [0, 0, 1, "c.TMC4361_SER_ENC_VARIATION_WR", "TMC4361_SER_ENC_VARIATION_WR"], [0, 0, 1, "c.TMC4361_SER_ENC_VARIATION_WR", "TMC4361_SER_ENC_VARIATION_WR"], [0, 0, 1, "c.TMC4361_SER_PTIME_WR", "TMC4361_SER_PTIME_WR"], [0, 0, 1, "c.TMC4361_SH_REG0", "TMC4361_SH_REG0"], [0, 0, 1, "c.TMC4361_SH_REG1", "TMC4361_SH_REG1"], [0, 0, 1, "c.TMC4361_SH_REG10", "TMC4361_SH_REG10"], [0, 0, 1, "c.TMC4361_SH_REG11", "TMC4361_SH_REG11"], [0, 0, 1, "c.TMC4361_SH_REG12", "TMC4361_SH_REG12"], [0, 0, 1, "c.TMC4361_SH_REG13", "TMC4361_SH_REG13"], [0, 0, 1, "c.TMC4361_SH_REG2", "TMC4361_SH_REG2"], [0, 0, 1, "c.TMC4361_SH_REG3", "TMC4361_SH_REG3"], [0, 0, 1, "c.TMC4361_SH_REG4", "TMC4361_SH_REG4"], [0, 0, 1, "c.TMC4361_SH_REG5", "TMC4361_SH_REG5"], [0, 0, 1, "c.TMC4361_SH_REG6", "TMC4361_SH_REG6"], [0, 0, 1, "c.TMC4361_SH_REG7", "TMC4361_SH_REG7"], [0, 0, 1, "c.TMC4361_SH_REG8", "TMC4361_SH_REG8"], [0, 0, 1, "c.TMC4361_SH_REG9", "TMC4361_SH_REG9"], [0, 0, 1, "c.TMC4361_SIGN_AACT", "TMC4361_SIGN_AACT"], [0, 0, 1, "c.TMC4361_SPIOUT_CONF", "TMC4361_SPIOUT_CONF"], [0, 0, 1, "c.TMC4361_SPI_STATUS_SELECTION", "TMC4361_SPI_STATUS_SELECTION"], [0, 0, 1, "c.TMC4361_SPI_SWITCH_VEL", "TMC4361_SPI_SWITCH_VEL"], [0, 0, 1, "c.TMC4361_SSI_IN_CLK_DELAY_WR", "TMC4361_SSI_IN_CLK_DELAY_WR"], [0, 0, 1, "c.TMC4361_SSI_IN_WTIME_WR", "TMC4361_SSI_IN_WTIME_WR"], [0, 0, 1, "c.TMC4361_START_CONF", "TMC4361_START_CONF"], [0, 0, 1, "c.TMC4361_START_DELAY", "TMC4361_START_DELAY"], [0, 0, 1, "c.TMC4361_START_OUT_ADD", "TMC4361_START_OUT_ADD"], [0, 0, 1, "c.TMC4361_START_SIN90_120_WR", "TMC4361_START_SIN90_120_WR"], [0, 0, 1, "c.TMC4361_START_SIN_WR", "TMC4361_START_SIN_WR"], [0, 0, 1, "c.TMC4361_STATUS", "TMC4361_STATUS"], [0, 0, 1, "c.TMC4361_STDBY_DELAY", "TMC4361_STDBY_DELAY"], [0, 0, 1, "c.TMC4361_STEP_CONF", "TMC4361_STEP_CONF"], [0, 0, 1, "c.TMC4361_STP_LENGTH_ADD", "TMC4361_STP_LENGTH_ADD"], [0, 0, 1, "c.TMC4361_SYNCHRO_SET", "TMC4361_SYNCHRO_SET"], [0, 0, 1, "c.TMC4361_TZEROWAIT_WR", "TMC4361_TZEROWAIT_WR"], [0, 0, 1, "c.TMC4361_UP_SCALE_DELAY", "TMC4361_UP_SCALE_DELAY"], [0, 0, 1, "c.TMC4361_VACTUAL", "TMC4361_VACTUAL"], [0, 0, 1, "c.TMC4361_VBREAK", "TMC4361_VBREAK"], [0, 0, 1, "c.TMC4361_VDRV_SCALE_LIMIT", "TMC4361_VDRV_SCALE_LIMIT"], [0, 0, 1, "c.TMC4361_VERSION_NO_RD", "TMC4361_VERSION_NO_RD"], [0, 0, 1, "c.TMC4361_VIRT_STOP_LEFT", "TMC4361_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC4361_VIRT_STOP_RIGHT", "TMC4361_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC4361_VMAX", "TMC4361_VMAX"], [0, 0, 1, "c.TMC4361_VSTALL_LIMIT_WR", "TMC4361_VSTALL_LIMIT_WR"], [0, 0, 1, "c.TMC4361_VSTART", "TMC4361_VSTART"], [0, 0, 1, "c.TMC4361_VSTOP", "TMC4361_VSTOP"], [0, 0, 1, "c.TMC4361_V_ENC_MEAN_RD", "TMC4361_V_ENC_MEAN_RD"], [0, 0, 1, "c.TMC4361_V_ENC_RD", "TMC4361_V_ENC_RD"], [0, 0, 1, "c.TMC4361_XACTUAL", "TMC4361_XACTUAL"], [0, 0, 1, "c.TMC4361_X_HOME", "TMC4361_X_HOME"], [0, 0, 1, "c.TMC4361_X_LATCH_RD", "TMC4361_X_LATCH_RD"], [0, 0, 1, "c.TMC4361_X_PIPE0", "TMC4361_X_PIPE0"], [0, 0, 1, "c.TMC4361_X_PIPE1", "TMC4361_X_PIPE1"], [0, 0, 1, "c.TMC4361_X_PIPE2", "TMC4361_X_PIPE2"], [0, 0, 1, "c.TMC4361_X_PIPE3", "TMC4361_X_PIPE3"], [0, 0, 1, "c.TMC4361_X_PIPE4", "TMC4361_X_PIPE4"], [0, 0, 1, "c.TMC4361_X_PIPE5", "TMC4361_X_PIPE5"], [0, 0, 1, "c.TMC4361_X_PIPE6", "TMC4361_X_PIPE6"], [0, 0, 1, "c.TMC4361_X_PIPE7", "TMC4361_X_PIPE7"], [0, 0, 1, "c.TMC4361_X_RANGE_WR", "TMC4361_X_RANGE_WR"], [0, 0, 1, "c.TMC4361_X_TARGET", "TMC4361_X_TARGET"], [0, 0, 1, "c.TMC43xx_CURCONF_BOOST_ACC_EN", "TMC43xx_CURCONF_BOOST_ACC_EN"], [0, 0, 1, "c.TMC43xx_CURCONF_BOOST_DEC_EN", "TMC43xx_CURCONF_BOOST_DEC_EN"], [0, 0, 1, "c.TMC43xx_CURCONF_BOOST_START_EN", "TMC43xx_CURCONF_BOOST_START_EN"], [0, 0, 1, "c.TMC43xx_CURCONF_CL_SCALE_EN", "TMC43xx_CURCONF_CL_SCALE_EN"], [0, 0, 1, "c.TMC43xx_CURCONF_DRIVE_EN", "TMC43xx_CURCONF_DRIVE_EN"], [0, 0, 1, "c.TMC43xx_CURCONF_FREEWHEELING_EN", "TMC43xx_CURCONF_FREEWHEELING_EN"], [0, 0, 1, "c.TMC43xx_CURCONF_HOLD_EN", "TMC43xx_CURCONF_HOLD_EN"], [0, 0, 1, "c.TMC43xx_CURCONF_PWM_AMPL", "TMC43xx_CURCONF_PWM_AMPL"], [0, 0, 1, "c.TMC43xx_CURCONF_PWM_SCALE_REF", "TMC43xx_CURCONF_PWM_SCALE_REF"], [0, 0, 1, "c.TMC43xx_CURCONF_SEC_DRIVE_EN", "TMC43xx_CURCONF_SEC_DRIVE_EN"], [0, 0, 1, "c.TMC43xx_ENC_IN_CL_CALIBRATION_EN", "TMC43xx_ENC_IN_CL_CALIBRATION_EN"], [0, 0, 1, "c.TMC43xx_ENC_IN_CL_EMF_EN", "TMC43xx_ENC_IN_CL_EMF_EN"], [0, 0, 1, "c.TMC43xx_ENC_IN_CL_VELOCITY_EN", "TMC43xx_ENC_IN_CL_VELOCITY_EN"], [0, 0, 1, "c.TMC43xx_ENC_IN_CL_VLIMIT_EN", "TMC43xx_ENC_IN_CL_VLIMIT_EN"], [0, 0, 1, "c.TMC43xx_ENC_IN_MODE", "TMC43xx_ENC_IN_MODE"], [0, 0, 1, "c.TMC43xx_ENC_IN_MODE_CL", "TMC43xx_ENC_IN_MODE_CL"], [0, 0, 1, "c.TMC43xx_ENC_IN_MODE_OL", "TMC43xx_ENC_IN_MODE_OL"], [0, 0, 1, "c.TMC43xx_ENC_IN_MODE_PID_0", "TMC43xx_ENC_IN_MODE_PID_0"], [0, 0, 1, "c.TMC43xx_ENC_IN_SER_VAR_LIMIT", "TMC43xx_ENC_IN_SER_VAR_LIMIT"], [0, 0, 1, "c.TMC43xx_EV_ANEGATIVE", "TMC43xx_EV_ANEGATIVE"], [0, 0, 1, "c.TMC43xx_EV_APOSITIVE", "TMC43xx_EV_APOSITIVE"], [0, 0, 1, "c.TMC43xx_EV_AZERO", "TMC43xx_EV_AZERO"], [0, 0, 1, "c.TMC43xx_EV_BISS_FLAG", "TMC43xx_EV_BISS_FLAG"], [0, 0, 1, "c.TMC43xx_EV_CL_FIT", "TMC43xx_EV_CL_FIT"], [0, 0, 1, "c.TMC43xx_EV_CL_MAX", "TMC43xx_EV_CL_MAX"], [0, 0, 1, "c.TMC43xx_EV_COVER_DONE", "TMC43xx_EV_COVER_DONE"], [0, 0, 1, "c.TMC43xx_EV_CRC_FAIL", "TMC43xx_EV_CRC_FAIL"], [0, 0, 1, "c.TMC43xx_EV_ENC_DONE", "TMC43xx_EV_ENC_DONE"], [0, 0, 1, "c.TMC43xx_EV_ENC_FAIL", "TMC43xx_EV_ENC_FAIL"], [0, 0, 1, "c.TMC43xx_EV_ENC_VZERO", "TMC43xx_EV_ENC_VZERO"], [0, 0, 1, "c.TMC43xx_EV_FROZEN", "TMC43xx_EV_FROZEN"], [0, 0, 1, "c.TMC43xx_EV_FS_ACTIVE", "TMC43xx_EV_FS_ACTIVE"], [0, 0, 1, "c.TMC43xx_EV_HOME_ERROR", "TMC43xx_EV_HOME_ERROR"], [0, 0, 1, "c.TMC43xx_EV_MAX_PHASE_TRAP", "TMC43xx_EV_MAX_PHASE_TRAP"], [0, 0, 1, "c.TMC43xx_EV_MOTOR", "TMC43xx_EV_MOTOR"], [0, 0, 1, "c.TMC43xx_EV_N_ACTIVE", "TMC43xx_EV_N_ACTIVE"], [0, 0, 1, "c.TMC43xx_EV_POSCOMP_REACHED", "TMC43xx_EV_POSCOMP_REACHED"], [0, 0, 1, "c.TMC43xx_EV_RST", "TMC43xx_EV_RST"], [0, 0, 1, "c.TMC43xx_EV_SER_DATA_DONE", "TMC43xx_EV_SER_DATA_DONE"], [0, 0, 1, "c.TMC43xx_EV_SER_ENC_DATA_FAIL", "TMC43xx_EV_SER_ENC_DATA_FAIL"], [0, 0, 1, "c.TMC43xx_EV_STOP_LEFT", "TMC43xx_EV_STOP_LEFT"], [0, 0, 1, "c.TMC43xx_EV_STOP_ON_STALL", "TMC43xx_EV_STOP_ON_STALL"], [0, 0, 1, "c.TMC43xx_EV_STOP_RIGHT", "TMC43xx_EV_STOP_RIGHT"], [0, 0, 1, "c.TMC43xx_EV_TARGET_REACHED", "TMC43xx_EV_TARGET_REACHED"], [0, 0, 1, "c.TMC43xx_EV_VELOCITY_REACHED", "TMC43xx_EV_VELOCITY_REACHED"], [0, 0, 1, "c.TMC43xx_EV_VIRT_STOP_LEFT", "TMC43xx_EV_VIRT_STOP_LEFT"], [0, 0, 1, "c.TMC43xx_EV_VIRT_STOP_RIGHT", "TMC43xx_EV_VIRT_STOP_RIGHT"], [0, 0, 1, "c.TMC43xx_EV_VNEGATIVE", "TMC43xx_EV_VNEGATIVE"], [0, 0, 1, "c.TMC43xx_EV_VPOSITIVE", "TMC43xx_EV_VPOSITIVE"], [0, 0, 1, "c.TMC43xx_EV_VZERO", "TMC43xx_EV_VZERO"], [0, 0, 1, "c.TMC43xx_EV_XLATCH_DONE", "TMC43xx_EV_XLATCH_DONE"], [0, 0, 1, "c.TMC43xx_GCONF_AUTO_DIRECT_SD_OFF", "TMC43xx_GCONF_AUTO_DIRECT_SD_OFF"], [0, 0, 1, "c.TMC43xx_GCONF_CIRC_CNT_XLATCH", "TMC43xx_GCONF_CIRC_CNT_XLATCH"], [0, 0, 1, "c.TMC43xx_GCONF_CLK_GATING_EN", "TMC43xx_GCONF_CLK_GATING_EN"], [0, 0, 1, "c.TMC43xx_GCONF_CLK_GATING_STDBY_EN", "TMC43xx_GCONF_CLK_GATING_STDBY_EN"], [0, 0, 1, "c.TMC43xx_GCONF_DCSTEP_AUTO", "TMC43xx_GCONF_DCSTEP_AUTO"], [0, 0, 1, "c.TMC43xx_GCONF_DCSTEP_OFF", "TMC43xx_GCONF_DCSTEP_OFF"], [0, 0, 1, "c.TMC43xx_GCONF_DCSTEP_TMC21xx", "TMC43xx_GCONF_DCSTEP_TMC21xx"], [0, 0, 1, "c.TMC43xx_GCONF_DCSTEP_TMC26x", "TMC43xx_GCONF_DCSTEP_TMC26x"], [0, 0, 1, "c.TMC43xx_GCONF_DIRECT_ACC_EN", "TMC43xx_GCONF_DIRECT_ACC_EN"], [0, 0, 1, "c.TMC43xx_GCONF_DIRECT_BOW_EN", "TMC43xx_GCONF_DIRECT_BOW_EN"], [0, 0, 1, "c.TMC43xx_GCONF_DIR_IN_POL", "TMC43xx_GCONF_DIR_IN_POL"], [0, 0, 1, "c.TMC43xx_GCONF_ENC_BISS", "TMC43xx_GCONF_ENC_BISS"], [0, 0, 1, "c.TMC43xx_GCONF_ENC_DIFF_DIS", "TMC43xx_GCONF_ENC_DIFF_DIS"], [0, 0, 1, "c.TMC43xx_GCONF_ENC_INC", "TMC43xx_GCONF_ENC_INC"], [0, 0, 1, "c.TMC43xx_GCONF_ENC_SPI", "TMC43xx_GCONF_ENC_SPI"], [0, 0, 1, "c.TMC43xx_GCONF_ENC_SSI", "TMC43xx_GCONF_ENC_SSI"], [0, 0, 1, "c.TMC43xx_GCONF_EXT_SD_HIGH", "TMC43xx_GCONF_EXT_SD_HIGH"], [0, 0, 1, "c.TMC43xx_GCONF_EXT_SD_LOW", "TMC43xx_GCONF_EXT_SD_LOW"], [0, 0, 1, "c.TMC43xx_GCONF_EXT_SD_TOGGLE", "TMC43xx_GCONF_EXT_SD_TOGGLE"], [0, 0, 1, "c.TMC43xx_GCONF_FS_EN", "TMC43xx_GCONF_FS_EN"], [0, 0, 1, "c.TMC43xx_GCONF_FS_SDOUT", "TMC43xx_GCONF_FS_SDOUT"], [0, 0, 1, "c.TMC43xx_GCONF_INTR_POL", "TMC43xx_GCONF_INTR_POL"], [0, 0, 1, "c.TMC43xx_GCONF_INTR_TR_PU_PD_EN", "TMC43xx_GCONF_INTR_TR_PU_PD_EN"], [0, 0, 1, "c.TMC43xx_GCONF_INTR_WIRED_AND", "TMC43xx_GCONF_INTR_WIRED_AND"], [0, 0, 1, "c.TMC43xx_GCONF_INT_SD", "TMC43xx_GCONF_INT_SD"], [0, 0, 1, "c.TMC43xx_GCONF_POL_DIR_OUT", "TMC43xx_GCONF_POL_DIR_OUT"], [0, 0, 1, "c.TMC43xx_GCONF_PWM_OUT_EN", "TMC43xx_GCONF_PWM_OUT_EN"], [0, 0, 1, "c.TMC43xx_GCONF_REV_DIR", "TMC43xx_GCONF_REV_DIR"], [0, 0, 1, "c.TMC43xx_GCONF_SD_INDIRECT", "TMC43xx_GCONF_SD_INDIRECT"], [0, 0, 1, "c.TMC43xx_GCONF_SER_ENC_OUT_DIFF", "TMC43xx_GCONF_SER_ENC_OUT_DIFF"], [0, 0, 1, "c.TMC43xx_GCONF_SER_ENC_OUT_EN", "TMC43xx_GCONF_SER_ENC_OUT_EN"], [0, 0, 1, "c.TMC43xx_GCONF_STDBY_CHOPSYNC", "TMC43xx_GCONF_STDBY_CHOPSYNC"], [0, 0, 1, "c.TMC43xx_GCONF_STDBY_CLOCK_HIGH", "TMC43xx_GCONF_STDBY_CLOCK_HIGH"], [0, 0, 1, "c.TMC43xx_GCONF_STDBY_CLOCK_INT", "TMC43xx_GCONF_STDBY_CLOCK_INT"], [0, 0, 1, "c.TMC43xx_GCONF_STDBY_CLOCK_LOW", "TMC43xx_GCONF_STDBY_CLOCK_LOW"], [0, 0, 1, "c.TMC43xx_GCONF_STEP_INACT_POL", "TMC43xx_GCONF_STEP_INACT_POL"], [0, 0, 1, "c.TMC43xx_GCONF_TARGET_REACHED_POL", "TMC43xx_GCONF_TARGET_REACHED_POL"], [0, 0, 1, "c.TMC43xx_GCONF_TOGGLE_STEP", "TMC43xx_GCONF_TOGGLE_STEP"], [0, 0, 1, "c.TMC43xx_GCONF_TR_WIRED_AND", "TMC43xx_GCONF_TR_WIRED_AND"], [0, 0, 1, "c.TMC43xx_GCONF_USE_AVSTART", "TMC43xx_GCONF_USE_AVSTART"], [0, 0, 1, "c.TMC43xx_RAMPMODE_POS_HOLD", "TMC43xx_RAMPMODE_POS_HOLD"], [0, 0, 1, "c.TMC43xx_RAMPMODE_POS_SSHAPE", "TMC43xx_RAMPMODE_POS_SSHAPE"], [0, 0, 1, "c.TMC43xx_RAMPMODE_POS_TRAPEZ", "TMC43xx_RAMPMODE_POS_TRAPEZ"], [0, 0, 1, "c.TMC43xx_RAMPMODE_VEL_HOLD", "TMC43xx_RAMPMODE_VEL_HOLD"], [0, 0, 1, "c.TMC43xx_RAMPMODE_VEL_SSHAPE", "TMC43xx_RAMPMODE_VEL_SSHAPE"], [0, 0, 1, "c.TMC43xx_RAMPMODE_VEL_TRAPEZ", "TMC43xx_RAMPMODE_VEL_TRAPEZ"], [0, 0, 1, "c.TMC43xx_REFCONF_CIRCULAR", "TMC43xx_REFCONF_CIRCULAR"], [0, 0, 1, "c.TMC43xx_REFCONF_CIRCULAR_ENC_EN", "TMC43xx_REFCONF_CIRCULAR_ENC_EN"], [0, 0, 1, "c.TMC43xx_REFCONF_DRV_AFTER_STALL", "TMC43xx_REFCONF_DRV_AFTER_STALL"], [0, 0, 1, "c.TMC43xx_REFCONF_INV_STOP_DIR", "TMC43xx_REFCONF_INV_STOP_DIR"], [0, 0, 1, "c.TMC43xx_REFCONF_POL_STOP_LEFT", "TMC43xx_REFCONF_POL_STOP_LEFT"], [0, 0, 1, "c.TMC43xx_REFCONF_POL_STOP_RIGHT", "TMC43xx_REFCONF_POL_STOP_RIGHT"], [0, 0, 1, "c.TMC43xx_REFCONF_SOFT_STOP_EN", "TMC43xx_REFCONF_SOFT_STOP_EN"], [0, 0, 1, "c.TMC43xx_REFCONF_STOP_LEFT_EN", "TMC43xx_REFCONF_STOP_LEFT_EN"], [0, 0, 1, "c.TMC43xx_REFCONF_STOP_ON_STALL", "TMC43xx_REFCONF_STOP_ON_STALL"], [0, 0, 1, "c.TMC43xx_REFCONF_STOP_RIGHT_EN", "TMC43xx_REFCONF_STOP_RIGHT_EN"], [0, 0, 1, "c.TMC43xx_REFCONF_VIRT_LEFT_LIM_EN", "TMC43xx_REFCONF_VIRT_LEFT_LIM_EN"], [0, 0, 1, "c.TMC43xx_REFCONF_VIRT_RIGHT_LIM_EN", "TMC43xx_REFCONF_VIRT_RIGHT_LIM_EN"], [0, 0, 1, "c.TMC43xx_REFCONF_VIRT_STOP_HARD", "TMC43xx_REFCONF_VIRT_STOP_HARD"], [0, 0, 1, "c.TMC43xx_REFCONF_VIRT_STOP_LINEAR", "TMC43xx_REFCONF_VIRT_STOP_LINEAR"], [0, 0, 1, "c.TMC43xx_SCALEVAL_BOOST", "TMC43xx_SCALEVAL_BOOST"], [0, 0, 1, "c.TMC43xx_SCALEVAL_DRV1", "TMC43xx_SCALEVAL_DRV1"], [0, 0, 1, "c.TMC43xx_SCALEVAL_DRV2", "TMC43xx_SCALEVAL_DRV2"], [0, 0, 1, "c.TMC43xx_SCALEVAL_HOLD", "TMC43xx_SCALEVAL_HOLD"], [0, 0, 1, "c.TMC43xx_SPIOUT_COVER_DONE_NOT_FOR_CURRENT", "TMC43xx_SPIOUT_COVER_DONE_NOT_FOR_CURRENT"], [0, 0, 1, "c.TMC43xx_SPIOUT_COVER_ONLY", "TMC43xx_SPIOUT_COVER_ONLY"], [0, 0, 1, "c.TMC43xx_SPIOUT_DAC", "TMC43xx_SPIOUT_DAC"], [0, 0, 1, "c.TMC43xx_SPIOUT_DACADDR", "TMC43xx_SPIOUT_DACADDR"], [0, 0, 1, "c.TMC43xx_SPIOUT_DAC_INV", "TMC43xx_SPIOUT_DAC_INV"], [0, 0, 1, "c.TMC43xx_SPIOUT_DAC_MAPPED", "TMC43xx_SPIOUT_DAC_MAPPED"], [0, 0, 1, "c.TMC43xx_SPIOUT_DISABLE_POLLING", "TMC43xx_SPIOUT_DISABLE_POLLING"], [0, 0, 1, "c.TMC43xx_SPIOUT_ENABLE_SHADOW_DATAGRAMS", "TMC43xx_SPIOUT_ENABLE_SHADOW_DATAGRAMS"], [0, 0, 1, "c.TMC43xx_SPIOUT_MD_ALWAYS", "TMC43xx_SPIOUT_MD_ALWAYS"], [0, 0, 1, "c.TMC43xx_SPIOUT_MD_FALLING", "TMC43xx_SPIOUT_MD_FALLING"], [0, 0, 1, "c.TMC43xx_SPIOUT_MD_NO_STANDBY", "TMC43xx_SPIOUT_MD_NO_STANDBY"], [0, 0, 1, "c.TMC43xx_SPIOUT_MD_OFF", "TMC43xx_SPIOUT_MD_OFF"], [0, 0, 1, "c.TMC43xx_SPIOUT_OFF", "TMC43xx_SPIOUT_OFF"], [0, 0, 1, "c.TMC43xx_SPIOUT_PHASE_SHIFT", "TMC43xx_SPIOUT_PHASE_SHIFT"], [0, 0, 1, "c.TMC43xx_SPIOUT_POLL_BLOCK_MULTI", "TMC43xx_SPIOUT_POLL_BLOCK_MULTI"], [0, 0, 1, "c.TMC43xx_SPIOUT_SCALE", "TMC43xx_SPIOUT_SCALE"], [0, 0, 1, "c.TMC43xx_SPIOUT_SCALE_VAL_TR_EN", "TMC43xx_SPIOUT_SCALE_VAL_TR_EN"], [0, 0, 1, "c.TMC43xx_SPIOUT_SINLUT", "TMC43xx_SPIOUT_SINLUT"], [0, 0, 1, "c.TMC43xx_SPIOUT_STALL_FLAG", "TMC43xx_SPIOUT_STALL_FLAG"], [0, 0, 1, "c.TMC43xx_SPIOUT_STDBY_ON_STALL", "TMC43xx_SPIOUT_STDBY_ON_STALL"], [0, 0, 1, "c.TMC43xx_SPIOUT_THREE_PHASE_EN", "TMC43xx_SPIOUT_THREE_PHASE_EN"], [0, 0, 1, "c.TMC43xx_SPIOUT_TMC21xx", "TMC43xx_SPIOUT_TMC21xx"], [0, 0, 1, "c.TMC43xx_SPIOUT_TMC21xx_SD", "TMC43xx_SPIOUT_TMC21xx_SD"], [0, 0, 1, "c.TMC43xx_SPIOUT_TMC23x", "TMC43xx_SPIOUT_TMC23x"], [0, 0, 1, "c.TMC43xx_SPIOUT_TMC24x", "TMC43xx_SPIOUT_TMC24x"], [0, 0, 1, "c.TMC43xx_SPIOUT_TMC26x_389", "TMC43xx_SPIOUT_TMC26x_389"], [0, 0, 1, "c.TMC43xx_SPIOUT_TMC26x_389_SD", "TMC43xx_SPIOUT_TMC26x_389_SD"], [0, 0, 1, "c.TMC43xx_STALL_LOAD_LIMIT", "TMC43xx_STALL_LOAD_LIMIT"], [0, 0, 1, "c.TMC43xx_ST_ENC_FAIL", "TMC43xx_ST_ENC_FAIL"], [0, 0, 1, "c.TMC43xx_ST_HOME_ERROR", "TMC43xx_ST_HOME_ERROR"], [0, 0, 1, "c.TMC43xx_ST_POSCOMP_REACHED", "TMC43xx_ST_POSCOMP_REACHED"], [0, 0, 1, "c.TMC43xx_ST_RAMP_ACC", "TMC43xx_ST_RAMP_ACC"], [0, 0, 1, "c.TMC43xx_ST_RAMP_DEC", "TMC43xx_ST_RAMP_DEC"], [0, 0, 1, "c.TMC43xx_ST_STOP_LEFT_ACTIVE", "TMC43xx_ST_STOP_LEFT_ACTIVE"], [0, 0, 1, "c.TMC43xx_ST_STOP_RIGHT_ACTIVE", "TMC43xx_ST_STOP_RIGHT_ACTIVE"], [0, 0, 1, "c.TMC43xx_ST_TARGET_REACHED", "TMC43xx_ST_TARGET_REACHED"], [0, 0, 1, "c.TMC43xx_ST_VEL_NEG", "TMC43xx_ST_VEL_NEG"], [0, 0, 1, "c.TMC43xx_ST_VEL_POS", "TMC43xx_ST_VEL_POS"], [0, 0, 1, "c.TMC43xx_ST_VEL_REACHED", "TMC43xx_ST_VEL_REACHED"], [0, 0, 1, "c.TMC43xx_ST_VIRT_STOP_LEFT_ACTIVE", "TMC43xx_ST_VIRT_STOP_LEFT_ACTIVE"], [0, 0, 1, "c.TMC43xx_ST_VIRT_STOP_RIGHT_ACTIVE", "TMC43xx_ST_VIRT_STOP_RIGHT_ACTIVE"], [0, 0, 1, "c.TMC43xx_WRITE", "TMC43xx_WRITE"], [0, 0, 1, "c.TMC457_AACTUAL", "TMC457_AACTUAL"], [0, 0, 1, "c.TMC457_AMAX", "TMC457_AMAX"], [0, 0, 1, "c.TMC457_AMAX_DMAX", "TMC457_AMAX_DMAX"], [0, 0, 1, "c.TMC457_BOWMAX", "TMC457_BOWMAX"], [0, 0, 1, "c.TMC457_CHOP_CLK_DIV", "TMC457_CHOP_CLK_DIV"], [0, 0, 1, "c.TMC457_DMAX", "TMC457_DMAX"], [0, 0, 1, "c.TMC457_DRV_ERROR", "TMC457_DRV_ERROR"], [0, 0, 1, "c.TMC457_DRV_OTPW", "TMC457_DRV_OTPW"], [0, 0, 1, "c.TMC457_DRV_STALL", "TMC457_DRV_STALL"], [0, 0, 1, "c.TMC457_DSTOP", "TMC457_DSTOP"], [0, 0, 1, "c.TMC457_ENC_CLRMODE", "TMC457_ENC_CLRMODE"], [0, 0, 1, "c.TMC457_ENC_CONST", "TMC457_ENC_CONST"], [0, 0, 1, "c.TMC457_ENC_LATCH", "TMC457_ENC_LATCH"], [0, 0, 1, "c.TMC457_ENC_STATUS", "TMC457_ENC_STATUS"], [0, 0, 1, "c.TMC457_ENC_WARNDIST", "TMC457_ENC_WARNDIST"], [0, 0, 1, "c.TMC457_ENC_X", "TMC457_ENC_X"], [0, 0, 1, "c.TMC457_INT_FLAGS", "TMC457_INT_FLAGS"], [0, 0, 1, "c.TMC457_INT_MASK", "TMC457_INT_MASK"], [0, 0, 1, "c.TMC457_IRQ_DEVIATION", "TMC457_IRQ_DEVIATION"], [0, 0, 1, "c.TMC457_IRQ_DRVSTATUS", "TMC457_IRQ_DRVSTATUS"], [0, 0, 1, "c.TMC457_IRQ_ENCN", "TMC457_IRQ_ENCN"], [0, 0, 1, "c.TMC457_IRQ_REFL", "TMC457_IRQ_REFL"], [0, 0, 1, "c.TMC457_IRQ_REFR", "TMC457_IRQ_REFR"], [0, 0, 1, "c.TMC457_IRQ_STOP", "TMC457_IRQ_STOP"], [0, 0, 1, "c.TMC457_IRQ_TARGET", "TMC457_IRQ_TARGET"], [0, 0, 1, "c.TMC457_IRQ_XCOMP", "TMC457_IRQ_XCOMP"], [0, 0, 1, "c.TMC457_MICROSTEP_POS", "TMC457_MICROSTEP_POS"], [0, 0, 1, "c.TMC457_MODE", "TMC457_MODE"], [0, 0, 1, "c.TMC457_PID_D", "TMC457_PID_D"], [0, 0, 1, "c.TMC457_PID_DCLKDIV", "TMC457_PID_DCLKDIV"], [0, 0, 1, "c.TMC457_PID_DV_CLIP", "TMC457_PID_DV_CLIP"], [0, 0, 1, "c.TMC457_PID_DV_CPU", "TMC457_PID_DV_CPU"], [0, 0, 1, "c.TMC457_PID_E", "TMC457_PID_E"], [0, 0, 1, "c.TMC457_PID_I", "TMC457_PID_I"], [0, 0, 1, "c.TMC457_PID_ICLIP", "TMC457_PID_ICLIP"], [0, 0, 1, "c.TMC457_PID_ISUM", "TMC457_PID_ISUM"], [0, 0, 1, "c.TMC457_PID_P", "TMC457_PID_P"], [0, 0, 1, "c.TMC457_PID_TOLERANCE", "TMC457_PID_TOLERANCE"], [0, 0, 1, "c.TMC457_PID_VACTUAL", "TMC457_PID_VACTUAL"], [0, 0, 1, "c.TMC457_POSLIM_LEFT", "TMC457_POSLIM_LEFT"], [0, 0, 1, "c.TMC457_POSLIM_RIGHT", "TMC457_POSLIM_RIGHT"], [0, 0, 1, "c.TMC457_PULSE_LENGTH", "TMC457_PULSE_LENGTH"], [0, 0, 1, "c.TMC457_PULSE_MAX", "TMC457_PULSE_MAX"], [0, 0, 1, "c.TMC457_PULSE_XSTEP_DIV", "TMC457_PULSE_XSTEP_DIV"], [0, 0, 1, "c.TMC457_RM_HOLD", "TMC457_RM_HOLD"], [0, 0, 1, "c.TMC457_RM_PID", "TMC457_RM_PID"], [0, 0, 1, "c.TMC457_RM_PID_BASE", "TMC457_RM_PID_BASE"], [0, 0, 1, "c.TMC457_RM_POSITION", "TMC457_RM_POSITION"], [0, 0, 1, "c.TMC457_RM_RESERVED", "TMC457_RM_RESERVED"], [0, 0, 1, "c.TMC457_RM_SHAFT", "TMC457_RM_SHAFT"], [0, 0, 1, "c.TMC457_RM_VELOCITY", "TMC457_RM_VELOCITY"], [0, 0, 1, "c.TMC457_SDSCALE", "TMC457_SDSCALE"], [0, 0, 1, "c.TMC457_SEQ_DAC_SCALE", "TMC457_SEQ_DAC_SCALE"], [0, 0, 1, "c.TMC457_SEQ_DRIVER_STATUS", "TMC457_SEQ_DRIVER_STATUS"], [0, 0, 1, "c.TMC457_SEQ_MODE", "TMC457_SEQ_MODE"], [0, 0, 1, "c.TMC457_SEQ_STALL_THRESHOLD", "TMC457_SEQ_STALL_THRESHOLD"], [0, 0, 1, "c.TMC457_STATUS", "TMC457_STATUS"], [0, 0, 1, "c.TMC457_STDBY_DELAY", "TMC457_STDBY_DELAY"], [0, 0, 1, "c.TMC457_STEP_DIR_MODE", "TMC457_STEP_DIR_MODE"], [0, 0, 1, "c.TMC457_ST_ENC_WARN", "TMC457_ST_ENC_WARN"], [0, 0, 1, "c.TMC457_ST_V_REACHED", "TMC457_ST_V_REACHED"], [0, 0, 1, "c.TMC457_ST_V_ZERO", "TMC457_ST_V_ZERO"], [0, 0, 1, "c.TMC457_ST_X_REACHED", "TMC457_ST_X_REACHED"], [0, 0, 1, "c.TMC457_SWITCH_MODE", "TMC457_SWITCH_MODE"], [0, 0, 1, "c.TMC457_SWITCH_STATUS", "TMC457_SWITCH_STATUS"], [0, 0, 1, "c.TMC457_VACTUAL", "TMC457_VACTUAL"], [0, 0, 1, "c.TMC457_VENC_US_CONST", "TMC457_VENC_US_CONST"], [0, 0, 1, "c.TMC457_VENC_US_POS", "TMC457_VENC_US_POS"], [0, 0, 1, "c.TMC457_VENC_US_SEL", "TMC457_VENC_US_SEL"], [0, 0, 1, "c.TMC457_VERSION", "TMC457_VERSION"], [0, 0, 1, "c.TMC457_VMAX", "TMC457_VMAX"], [0, 0, 1, "c.TMC457_VTARGET", "TMC457_VTARGET"], [0, 0, 1, "c.TMC457_WAVETAB", "TMC457_WAVETAB"], [0, 0, 1, "c.TMC457_WRITE", "TMC457_WRITE"], [0, 0, 1, "c.TMC457_XACTUAL", "TMC457_XACTUAL"], [0, 0, 1, "c.TMC457_XCOMPARE", "TMC457_XCOMPARE"], [0, 0, 1, "c.TMC457_XLATCH", "TMC457_XLATCH"], [0, 0, 1, "c.TMC457_XTARGET", "TMC457_XTARGET"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_COUNT", "TMC4671_ABN_2_DECODER_COUNT"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_COUNT_MASK", "TMC4671_ABN_2_DECODER_COUNT_MASK"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_COUNT_N", "TMC4671_ABN_2_DECODER_COUNT_N"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_COUNT_N_MASK", "TMC4671_ABN_2_DECODER_COUNT_N_MASK"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_COUNT_N_SHIFT", "TMC4671_ABN_2_DECODER_COUNT_N_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_COUNT_SHIFT", "TMC4671_ABN_2_DECODER_COUNT_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_MODE", "TMC4671_ABN_2_DECODER_MODE"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PHI_M", "TMC4671_ABN_2_DECODER_PHI_M"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PHI_M_MASK", "TMC4671_ABN_2_DECODER_PHI_M_MASK"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PHI_M_OFFSET", "TMC4671_ABN_2_DECODER_PHI_M_OFFSET"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PHI_M_OFFSET_MASK", "TMC4671_ABN_2_DECODER_PHI_M_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PHI_M_OFFSET_SHIFT", "TMC4671_ABN_2_DECODER_PHI_M_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PHI_M_SHIFT", "TMC4671_ABN_2_DECODER_PHI_M_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PPR", "TMC4671_ABN_2_DECODER_PPR"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PPR_MASK", "TMC4671_ABN_2_DECODER_PPR_MASK"], [0, 0, 1, "c.TMC4671_ABN_2_DECODER_PPR_SHIFT", "TMC4671_ABN_2_DECODER_PPR_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_2_DIRECTION_MASK", "TMC4671_ABN_2_DIRECTION_MASK"], [0, 0, 1, "c.TMC4671_ABN_2_DIRECTION_SHIFT", "TMC4671_ABN_2_DIRECTION_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_DECODER_COUNT", "TMC4671_ABN_DECODER_COUNT"], [0, 0, 1, "c.TMC4671_ABN_DECODER_COUNT_MASK", "TMC4671_ABN_DECODER_COUNT_MASK"], [0, 0, 1, "c.TMC4671_ABN_DECODER_COUNT_N", "TMC4671_ABN_DECODER_COUNT_N"], [0, 0, 1, "c.TMC4671_ABN_DECODER_COUNT_N_MASK", "TMC4671_ABN_DECODER_COUNT_N_MASK"], [0, 0, 1, "c.TMC4671_ABN_DECODER_COUNT_N_SHIFT", "TMC4671_ABN_DECODER_COUNT_N_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_DECODER_COUNT_SHIFT", "TMC4671_ABN_DECODER_COUNT_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_DECODER_MODE", "TMC4671_ABN_DECODER_MODE"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_E_MASK", "TMC4671_ABN_DECODER_PHI_E_MASK"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_E_OFFSET_MASK", "TMC4671_ABN_DECODER_PHI_E_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_E_OFFSET_SHIFT", "TMC4671_ABN_DECODER_PHI_E_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_E_PHI_M", "TMC4671_ABN_DECODER_PHI_E_PHI_M"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_E_PHI_M_OFFSET", "TMC4671_ABN_DECODER_PHI_E_PHI_M_OFFSET"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_E_SHIFT", "TMC4671_ABN_DECODER_PHI_E_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_M_MASK", "TMC4671_ABN_DECODER_PHI_M_MASK"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_M_OFFSET_MASK", "TMC4671_ABN_DECODER_PHI_M_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_M_OFFSET_SHIFT", "TMC4671_ABN_DECODER_PHI_M_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PHI_M_SHIFT", "TMC4671_ABN_DECODER_PHI_M_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PPR", "TMC4671_ABN_DECODER_PPR"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PPR_MASK", "TMC4671_ABN_DECODER_PPR_MASK"], [0, 0, 1, "c.TMC4671_ABN_DECODER_PPR_SHIFT", "TMC4671_ABN_DECODER_PPR_SHIFT"], [0, 0, 1, "c.TMC4671_ABN_DIRECTION_MASK", "TMC4671_ABN_DIRECTION_MASK"], [0, 0, 1, "c.TMC4671_ABN_DIRECTION_SHIFT", "TMC4671_ABN_DIRECTION_SHIFT"], [0, 0, 1, "c.TMC4671_ACTUAL_VELOCITY_PPTM_MASK", "TMC4671_ACTUAL_VELOCITY_PPTM_MASK"], [0, 0, 1, "c.TMC4671_ACTUAL_VELOCITY_PPTM_SHIFT", "TMC4671_ACTUAL_VELOCITY_PPTM_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AENC_UX_MASK", "TMC4671_ADC_AENC_UX_MASK"], [0, 0, 1, "c.TMC4671_ADC_AENC_UX_RAW_MASK", "TMC4671_ADC_AENC_UX_RAW_MASK"], [0, 0, 1, "c.TMC4671_ADC_AENC_UX_RAW_SHIFT", "TMC4671_ADC_AENC_UX_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AENC_UX_SHIFT", "TMC4671_ADC_AENC_UX_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AENC_VN_MASK", "TMC4671_ADC_AENC_VN_MASK"], [0, 0, 1, "c.TMC4671_ADC_AENC_VN_RAW_MASK", "TMC4671_ADC_AENC_VN_RAW_MASK"], [0, 0, 1, "c.TMC4671_ADC_AENC_VN_RAW_SHIFT", "TMC4671_ADC_AENC_VN_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AENC_VN_SHIFT", "TMC4671_ADC_AENC_VN_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AENC_WY_MASK", "TMC4671_ADC_AENC_WY_MASK"], [0, 0, 1, "c.TMC4671_ADC_AENC_WY_RAW_MASK", "TMC4671_ADC_AENC_WY_RAW_MASK"], [0, 0, 1, "c.TMC4671_ADC_AENC_WY_RAW_SHIFT", "TMC4671_ADC_AENC_WY_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AENC_WY_SHIFT", "TMC4671_ADC_AENC_WY_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AGPI_A_MASK", "TMC4671_ADC_AGPI_A_MASK"], [0, 0, 1, "c.TMC4671_ADC_AGPI_A_RAW_MASK", "TMC4671_ADC_AGPI_A_RAW_MASK"], [0, 0, 1, "c.TMC4671_ADC_AGPI_A_RAW_SHIFT", "TMC4671_ADC_AGPI_A_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AGPI_A_SHIFT", "TMC4671_ADC_AGPI_A_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AGPI_B_MASK", "TMC4671_ADC_AGPI_B_MASK"], [0, 0, 1, "c.TMC4671_ADC_AGPI_B_RAW_MASK", "TMC4671_ADC_AGPI_B_RAW_MASK"], [0, 0, 1, "c.TMC4671_ADC_AGPI_B_RAW_SHIFT", "TMC4671_ADC_AGPI_B_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_AGPI_B_SHIFT", "TMC4671_ADC_AGPI_B_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I0_EXT_MASK", "TMC4671_ADC_I0_EXT_MASK"], [0, 0, 1, "c.TMC4671_ADC_I0_EXT_SHIFT", "TMC4671_ADC_I0_EXT_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I0_MASK", "TMC4671_ADC_I0_MASK"], [0, 0, 1, "c.TMC4671_ADC_I0_OFFSET_MASK", "TMC4671_ADC_I0_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ADC_I0_OFFSET_SHIFT", "TMC4671_ADC_I0_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I0_RAW_MASK", "TMC4671_ADC_I0_RAW_MASK"], [0, 0, 1, "c.TMC4671_ADC_I0_RAW_SHIFT", "TMC4671_ADC_I0_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I0_SCALE_MASK", "TMC4671_ADC_I0_SCALE_MASK"], [0, 0, 1, "c.TMC4671_ADC_I0_SCALE_OFFSET", "TMC4671_ADC_I0_SCALE_OFFSET"], [0, 0, 1, "c.TMC4671_ADC_I0_SCALE_SHIFT", "TMC4671_ADC_I0_SCALE_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I0_SELECT_MASK", "TMC4671_ADC_I0_SELECT_MASK"], [0, 0, 1, "c.TMC4671_ADC_I0_SELECT_SHIFT", "TMC4671_ADC_I0_SELECT_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I0_SHIFT", "TMC4671_ADC_I0_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I1_EXT_MASK", "TMC4671_ADC_I1_EXT_MASK"], [0, 0, 1, "c.TMC4671_ADC_I1_EXT_SHIFT", "TMC4671_ADC_I1_EXT_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I1_I0_EXT", "TMC4671_ADC_I1_I0_EXT"], [0, 0, 1, "c.TMC4671_ADC_I1_MASK", "TMC4671_ADC_I1_MASK"], [0, 0, 1, "c.TMC4671_ADC_I1_OFFSET_MASK", "TMC4671_ADC_I1_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ADC_I1_OFFSET_SHIFT", "TMC4671_ADC_I1_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I1_RAW_MASK", "TMC4671_ADC_I1_RAW_MASK"], [0, 0, 1, "c.TMC4671_ADC_I1_RAW_SHIFT", "TMC4671_ADC_I1_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I1_SCALE_MASK", "TMC4671_ADC_I1_SCALE_MASK"], [0, 0, 1, "c.TMC4671_ADC_I1_SCALE_OFFSET", "TMC4671_ADC_I1_SCALE_OFFSET"], [0, 0, 1, "c.TMC4671_ADC_I1_SCALE_SHIFT", "TMC4671_ADC_I1_SCALE_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I1_SELECT_MASK", "TMC4671_ADC_I1_SELECT_MASK"], [0, 0, 1, "c.TMC4671_ADC_I1_SELECT_SHIFT", "TMC4671_ADC_I1_SELECT_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I1_SHIFT", "TMC4671_ADC_I1_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_IUX_MASK", "TMC4671_ADC_IUX_MASK"], [0, 0, 1, "c.TMC4671_ADC_IUX_SHIFT", "TMC4671_ADC_IUX_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_IV", "TMC4671_ADC_IV"], [0, 0, 1, "c.TMC4671_ADC_IV_MASK", "TMC4671_ADC_IV_MASK"], [0, 0, 1, "c.TMC4671_ADC_IV_SHIFT", "TMC4671_ADC_IV_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_IWY_IUX", "TMC4671_ADC_IWY_IUX"], [0, 0, 1, "c.TMC4671_ADC_IWY_MASK", "TMC4671_ADC_IWY_MASK"], [0, 0, 1, "c.TMC4671_ADC_IWY_SHIFT", "TMC4671_ADC_IWY_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I_0_MASK", "TMC4671_ADC_I_0_MASK"], [0, 0, 1, "c.TMC4671_ADC_I_0_SHIFT", "TMC4671_ADC_I_0_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I_1_MASK", "TMC4671_ADC_I_1_MASK"], [0, 0, 1, "c.TMC4671_ADC_I_1_SHIFT", "TMC4671_ADC_I_1_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I_SELECT", "TMC4671_ADC_I_SELECT"], [0, 0, 1, "c.TMC4671_ADC_I_UX_SELECT_MASK", "TMC4671_ADC_I_UX_SELECT_MASK"], [0, 0, 1, "c.TMC4671_ADC_I_UX_SELECT_SHIFT", "TMC4671_ADC_I_UX_SELECT_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I_V_SELECT_MASK", "TMC4671_ADC_I_V_SELECT_MASK"], [0, 0, 1, "c.TMC4671_ADC_I_V_SELECT_SHIFT", "TMC4671_ADC_I_V_SELECT_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_I_WY_SELECT_MASK", "TMC4671_ADC_I_WY_SELECT_MASK"], [0, 0, 1, "c.TMC4671_ADC_I_WY_SELECT_SHIFT", "TMC4671_ADC_I_WY_SELECT_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_RAW_ADDR", "TMC4671_ADC_RAW_ADDR"], [0, 0, 1, "c.TMC4671_ADC_RAW_ADDR_MASK", "TMC4671_ADC_RAW_ADDR_MASK"], [0, 0, 1, "c.TMC4671_ADC_RAW_ADDR_SHIFT", "TMC4671_ADC_RAW_ADDR_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_RAW_DATA", "TMC4671_ADC_RAW_DATA"], [0, 0, 1, "c.TMC4671_ADC_VM_LIMITS", "TMC4671_ADC_VM_LIMITS"], [0, 0, 1, "c.TMC4671_ADC_VM_LIMIT_HIGH_MASK", "TMC4671_ADC_VM_LIMIT_HIGH_MASK"], [0, 0, 1, "c.TMC4671_ADC_VM_LIMIT_HIGH_SHIFT", "TMC4671_ADC_VM_LIMIT_HIGH_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_VM_LIMIT_LOW_MASK", "TMC4671_ADC_VM_LIMIT_LOW_MASK"], [0, 0, 1, "c.TMC4671_ADC_VM_LIMIT_LOW_SHIFT", "TMC4671_ADC_VM_LIMIT_LOW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_VM_RAW_MASK", "TMC4671_ADC_VM_RAW_MASK"], [0, 0, 1, "c.TMC4671_ADC_VM_RAW_SHIFT", "TMC4671_ADC_VM_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ADC_VW_MASK", "TMC4671_ADC_VW_MASK"], [0, 0, 1, "c.TMC4671_ADC_VW_SHIFT", "TMC4671_ADC_VW_SHIFT"], [0, 0, 1, "c.TMC4671_ADDR_A_MASK", "TMC4671_ADDR_A_MASK"], [0, 0, 1, "c.TMC4671_ADDR_A_SHIFT", "TMC4671_ADDR_A_SHIFT"], [0, 0, 1, "c.TMC4671_ADDR_B_MASK", "TMC4671_ADDR_B_MASK"], [0, 0, 1, "c.TMC4671_ADDR_B_SHIFT", "TMC4671_ADDR_B_SHIFT"], [0, 0, 1, "c.TMC4671_ADDR_C_MASK", "TMC4671_ADDR_C_MASK"], [0, 0, 1, "c.TMC4671_ADDR_C_SHIFT", "TMC4671_ADDR_C_SHIFT"], [0, 0, 1, "c.TMC4671_ADDR_D_MASK", "TMC4671_ADDR_D_MASK"], [0, 0, 1, "c.TMC4671_ADDR_D_SHIFT", "TMC4671_ADDR_D_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_0_OFFSET_MASK", "TMC4671_AENC_0_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_AENC_0_OFFSET_SHIFT", "TMC4671_AENC_0_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_0_SCALE_MASK", "TMC4671_AENC_0_SCALE_MASK"], [0, 0, 1, "c.TMC4671_AENC_0_SCALE_OFFSET", "TMC4671_AENC_0_SCALE_OFFSET"], [0, 0, 1, "c.TMC4671_AENC_0_SCALE_SHIFT", "TMC4671_AENC_0_SCALE_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_0_SELECT_MASK", "TMC4671_AENC_0_SELECT_MASK"], [0, 0, 1, "c.TMC4671_AENC_0_SELECT_SHIFT", "TMC4671_AENC_0_SELECT_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_1_OFFSET_MASK", "TMC4671_AENC_1_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_AENC_1_OFFSET_SHIFT", "TMC4671_AENC_1_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_1_SCALE_MASK", "TMC4671_AENC_1_SCALE_MASK"], [0, 0, 1, "c.TMC4671_AENC_1_SCALE_OFFSET", "TMC4671_AENC_1_SCALE_OFFSET"], [0, 0, 1, "c.TMC4671_AENC_1_SCALE_SHIFT", "TMC4671_AENC_1_SCALE_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_1_SELECT_MASK", "TMC4671_AENC_1_SELECT_MASK"], [0, 0, 1, "c.TMC4671_AENC_1_SELECT_SHIFT", "TMC4671_AENC_1_SELECT_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_2_OFFSET_MASK", "TMC4671_AENC_2_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_AENC_2_OFFSET_SHIFT", "TMC4671_AENC_2_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_2_SCALE_MASK", "TMC4671_AENC_2_SCALE_MASK"], [0, 0, 1, "c.TMC4671_AENC_2_SCALE_OFFSET", "TMC4671_AENC_2_SCALE_OFFSET"], [0, 0, 1, "c.TMC4671_AENC_2_SCALE_SHIFT", "TMC4671_AENC_2_SCALE_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_2_SELECT_MASK", "TMC4671_AENC_2_SELECT_MASK"], [0, 0, 1, "c.TMC4671_AENC_2_SELECT_SHIFT", "TMC4671_AENC_2_SELECT_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_COUNT", "TMC4671_AENC_DECODER_COUNT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_COUNT_MASK", "TMC4671_AENC_DECODER_COUNT_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_COUNT_N", "TMC4671_AENC_DECODER_COUNT_N"], [0, 0, 1, "c.TMC4671_AENC_DECODER_COUNT_N_MASK", "TMC4671_AENC_DECODER_COUNT_N_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_COUNT_N_SHIFT", "TMC4671_AENC_DECODER_COUNT_N_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_COUNT_SHIFT", "TMC4671_AENC_DECODER_COUNT_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_MODE", "TMC4671_AENC_DECODER_MODE"], [0, 0, 1, "c.TMC4671_AENC_DECODER_MODE_0_MASK", "TMC4671_AENC_DECODER_MODE_0_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_MODE_0_SHIFT", "TMC4671_AENC_DECODER_MODE_0_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_MODE_12_MASK", "TMC4671_AENC_DECODER_MODE_12_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_MODE_12_SHIFT", "TMC4671_AENC_DECODER_MODE_12_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_N_FIELDS", "TMC4671_AENC_DECODER_N_FIELDS"], [0, 0, 1, "c.TMC4671_AENC_DECODER_N_MASK_MASK", "TMC4671_AENC_DECODER_N_MASK_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_N_MASK_N_THRESHOLD", "TMC4671_AENC_DECODER_N_MASK_N_THRESHOLD"], [0, 0, 1, "c.TMC4671_AENC_DECODER_N_THRESHOLD_MASK", "TMC4671_AENC_DECODER_N_THRESHOLD_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_N_THRESHOLD_SHIFT", "TMC4671_AENC_DECODER_N_THRESHOLD_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A", "TMC4671_AENC_DECODER_PHI_A"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A_MASK", "TMC4671_AENC_DECODER_PHI_A_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A_OFFSET", "TMC4671_AENC_DECODER_PHI_A_OFFSET"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A_OFFSET_MASK", "TMC4671_AENC_DECODER_PHI_A_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A_OFFSET_SHIFT", "TMC4671_AENC_DECODER_PHI_A_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A_RAW", "TMC4671_AENC_DECODER_PHI_A_RAW"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A_RAW_MASK", "TMC4671_AENC_DECODER_PHI_A_RAW_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A_RAW_SHIFT", "TMC4671_AENC_DECODER_PHI_A_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_A_SHIFT", "TMC4671_AENC_DECODER_PHI_A_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_E_MASK", "TMC4671_AENC_DECODER_PHI_E_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_E_OFFSET_MASK", "TMC4671_AENC_DECODER_PHI_E_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_E_OFFSET_SHIFT", "TMC4671_AENC_DECODER_PHI_E_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_E_PHI_M", "TMC4671_AENC_DECODER_PHI_E_PHI_M"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_E_PHI_M_OFFSET", "TMC4671_AENC_DECODER_PHI_E_PHI_M_OFFSET"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_E_SHIFT", "TMC4671_AENC_DECODER_PHI_E_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_M_MASK", "TMC4671_AENC_DECODER_PHI_M_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_M_OFFSET_MASK", "TMC4671_AENC_DECODER_PHI_M_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_M_OFFSET_SHIFT", "TMC4671_AENC_DECODER_PHI_M_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PHI_M_SHIFT", "TMC4671_AENC_DECODER_PHI_M_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_POSITION", "TMC4671_AENC_DECODER_POSITION"], [0, 0, 1, "c.TMC4671_AENC_DECODER_POSITION_MASK", "TMC4671_AENC_DECODER_POSITION_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_POSITION_SHIFT", "TMC4671_AENC_DECODER_POSITION_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PPR", "TMC4671_AENC_DECODER_PPR"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PPR_MASK", "TMC4671_AENC_DECODER_PPR_MASK"], [0, 0, 1, "c.TMC4671_AENC_DECODER_PPR_SHIFT", "TMC4671_AENC_DECODER_PPR_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_SELECT", "TMC4671_AENC_SELECT"], [0, 0, 1, "c.TMC4671_AENC_UX_MASK", "TMC4671_AENC_UX_MASK"], [0, 0, 1, "c.TMC4671_AENC_UX_SHIFT", "TMC4671_AENC_UX_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_VN", "TMC4671_AENC_VN"], [0, 0, 1, "c.TMC4671_AENC_VN_MASK", "TMC4671_AENC_VN_MASK"], [0, 0, 1, "c.TMC4671_AENC_VN_SHIFT", "TMC4671_AENC_VN_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_WY_MASK", "TMC4671_AENC_WY_MASK"], [0, 0, 1, "c.TMC4671_AENC_WY_SHIFT", "TMC4671_AENC_WY_SHIFT"], [0, 0, 1, "c.TMC4671_AENC_WY_UX", "TMC4671_AENC_WY_UX"], [0, 0, 1, "c.TMC4671_APOL_MASK", "TMC4671_APOL_MASK"], [0, 0, 1, "c.TMC4671_APOL_MASK", "TMC4671_APOL_MASK"], [0, 0, 1, "c.TMC4671_APOL_SHIFT", "TMC4671_APOL_SHIFT"], [0, 0, 1, "c.TMC4671_APOL_SHIFT", "TMC4671_APOL_SHIFT"], [0, 0, 1, "c.TMC4671_A_OF_ABN_2_RAW_MASK", "TMC4671_A_OF_ABN_2_RAW_MASK"], [0, 0, 1, "c.TMC4671_A_OF_ABN_2_RAW_SHIFT", "TMC4671_A_OF_ABN_2_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_A_OF_ABN_RAW_MASK", "TMC4671_A_OF_ABN_RAW_MASK"], [0, 0, 1, "c.TMC4671_A_OF_ABN_RAW_SHIFT", "TMC4671_A_OF_ABN_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_F_A_1_MASK", "TMC4671_BIQUAD_F_A_1_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_F_A_1_SHIFT", "TMC4671_BIQUAD_F_A_1_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_F_A_2_MASK", "TMC4671_BIQUAD_F_A_2_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_F_A_2_SHIFT", "TMC4671_BIQUAD_F_A_2_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_F_B_0_MASK", "TMC4671_BIQUAD_F_B_0_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_F_B_0_SHIFT", "TMC4671_BIQUAD_F_B_0_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_F_B_1_MASK", "TMC4671_BIQUAD_F_B_1_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_F_B_1_SHIFT", "TMC4671_BIQUAD_F_B_1_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_F_B_2_MASK", "TMC4671_BIQUAD_F_B_2_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_F_B_2_SHIFT", "TMC4671_BIQUAD_F_B_2_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_F_ENABLE_MASK", "TMC4671_BIQUAD_F_ENABLE_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_F_ENABLE_SHIFT", "TMC4671_BIQUAD_F_ENABLE_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_T_A_1_MASK", "TMC4671_BIQUAD_T_A_1_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_T_A_1_SHIFT", "TMC4671_BIQUAD_T_A_1_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_T_A_2_MASK", "TMC4671_BIQUAD_T_A_2_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_T_A_2_SHIFT", "TMC4671_BIQUAD_T_A_2_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_T_B_0_MASK", "TMC4671_BIQUAD_T_B_0_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_T_B_0_SHIFT", "TMC4671_BIQUAD_T_B_0_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_T_B_1_MASK", "TMC4671_BIQUAD_T_B_1_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_T_B_1_SHIFT", "TMC4671_BIQUAD_T_B_1_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_T_B_2_MASK", "TMC4671_BIQUAD_T_B_2_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_T_B_2_SHIFT", "TMC4671_BIQUAD_T_B_2_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_T_ENABLE_MASK", "TMC4671_BIQUAD_T_ENABLE_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_T_ENABLE_SHIFT", "TMC4671_BIQUAD_T_ENABLE_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_V_A_1_MASK", "TMC4671_BIQUAD_V_A_1_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_V_A_1_SHIFT", "TMC4671_BIQUAD_V_A_1_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_V_A_2_MASK", "TMC4671_BIQUAD_V_A_2_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_V_A_2_SHIFT", "TMC4671_BIQUAD_V_A_2_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_V_B_0_MASK", "TMC4671_BIQUAD_V_B_0_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_V_B_0_SHIFT", "TMC4671_BIQUAD_V_B_0_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_V_B_1_MASK", "TMC4671_BIQUAD_V_B_1_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_V_B_1_SHIFT", "TMC4671_BIQUAD_V_B_1_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_V_B_2_MASK", "TMC4671_BIQUAD_V_B_2_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_V_B_2_SHIFT", "TMC4671_BIQUAD_V_B_2_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_V_ENABLE_MASK", "TMC4671_BIQUAD_V_ENABLE_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_V_ENABLE_SHIFT", "TMC4671_BIQUAD_V_ENABLE_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_X_A_1_MASK", "TMC4671_BIQUAD_X_A_1_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_X_A_1_SHIFT", "TMC4671_BIQUAD_X_A_1_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_X_A_2_MASK", "TMC4671_BIQUAD_X_A_2_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_X_A_2_SHIFT", "TMC4671_BIQUAD_X_A_2_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_X_B_0_MASK", "TMC4671_BIQUAD_X_B_0_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_X_B_0_SHIFT", "TMC4671_BIQUAD_X_B_0_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_X_B_1_MASK", "TMC4671_BIQUAD_X_B_1_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_X_B_1_SHIFT", "TMC4671_BIQUAD_X_B_1_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_X_B_2_MASK", "TMC4671_BIQUAD_X_B_2_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_X_B_2_SHIFT", "TMC4671_BIQUAD_X_B_2_SHIFT"], [0, 0, 1, "c.TMC4671_BIQUAD_X_ENABLE_MASK", "TMC4671_BIQUAD_X_ENABLE_MASK"], [0, 0, 1, "c.TMC4671_BIQUAD_X_ENABLE_SHIFT", "TMC4671_BIQUAD_X_ENABLE_SHIFT"], [0, 0, 1, "c.TMC4671_BLANKING_A_MASK", "TMC4671_BLANKING_A_MASK"], [0, 0, 1, "c.TMC4671_BLANKING_A_SHIFT", "TMC4671_BLANKING_A_SHIFT"], [0, 0, 1, "c.TMC4671_BLANKING_B_MASK", "TMC4671_BLANKING_B_MASK"], [0, 0, 1, "c.TMC4671_BLANKING_B_SHIFT", "TMC4671_BLANKING_B_SHIFT"], [0, 0, 1, "c.TMC4671_BPOL_MASK", "TMC4671_BPOL_MASK"], [0, 0, 1, "c.TMC4671_BPOL_MASK", "TMC4671_BPOL_MASK"], [0, 0, 1, "c.TMC4671_BPOL_SHIFT", "TMC4671_BPOL_SHIFT"], [0, 0, 1, "c.TMC4671_BPOL_SHIFT", "TMC4671_BPOL_SHIFT"], [0, 0, 1, "c.TMC4671_B_OF_ABN_2_RAW_MASK", "TMC4671_B_OF_ABN_2_RAW_MASK"], [0, 0, 1, "c.TMC4671_B_OF_ABN_2_RAW_SHIFT", "TMC4671_B_OF_ABN_2_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_B_OF_ABN_RAW_MASK", "TMC4671_B_OF_ABN_RAW_MASK"], [0, 0, 1, "c.TMC4671_B_OF_ABN_RAW_SHIFT", "TMC4671_B_OF_ABN_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_CFG_DSMODULATOR_A_MASK", "TMC4671_CFG_DSMODULATOR_A_MASK"], [0, 0, 1, "c.TMC4671_CFG_DSMODULATOR_A_SHIFT", "TMC4671_CFG_DSMODULATOR_A_SHIFT"], [0, 0, 1, "c.TMC4671_CFG_DSMODULATOR_B_MASK", "TMC4671_CFG_DSMODULATOR_B_MASK"], [0, 0, 1, "c.TMC4671_CFG_DSMODULATOR_B_SHIFT", "TMC4671_CFG_DSMODULATOR_B_SHIFT"], [0, 0, 1, "c.TMC4671_CHIPINFO_ADDR", "TMC4671_CHIPINFO_ADDR"], [0, 0, 1, "c.TMC4671_CHIPINFO_DATA", "TMC4671_CHIPINFO_DATA"], [0, 0, 1, "c.TMC4671_CHIP_INFO_ADDRESS_MASK", "TMC4671_CHIP_INFO_ADDRESS_MASK"], [0, 0, 1, "c.TMC4671_CHIP_INFO_ADDRESS_SHIFT", "TMC4671_CHIP_INFO_ADDRESS_SHIFT"], [0, 0, 1, "c.TMC4671_CLN_MASK", "TMC4671_CLN_MASK"], [0, 0, 1, "c.TMC4671_CLN_MASK", "TMC4671_CLN_MASK"], [0, 0, 1, "c.TMC4671_CLN_SHIFT", "TMC4671_CLN_SHIFT"], [0, 0, 1, "c.TMC4671_CLN_SHIFT", "TMC4671_CLN_SHIFT"], [0, 0, 1, "c.TMC4671_CONFIG_ADDR", "TMC4671_CONFIG_ADDR"], [0, 0, 1, "c.TMC4671_CONFIG_ADDR_MASK", "TMC4671_CONFIG_ADDR_MASK"], [0, 0, 1, "c.TMC4671_CONFIG_ADDR_SHIFT", "TMC4671_CONFIG_ADDR_SHIFT"], [0, 0, 1, "c.TMC4671_CONFIG_DATA", "TMC4671_CONFIG_DATA"], [0, 0, 1, "c.TMC4671_CONFIG_REG_0_MASK", "TMC4671_CONFIG_REG_0_MASK"], [0, 0, 1, "c.TMC4671_CONFIG_REG_0_SHIFT", "TMC4671_CONFIG_REG_0_SHIFT"], [0, 0, 1, "c.TMC4671_CONFIG_REG_1_MASK", "TMC4671_CONFIG_REG_1_MASK"], [0, 0, 1, "c.TMC4671_CONFIG_REG_1_SHIFT", "TMC4671_CONFIG_REG_1_SHIFT"], [0, 0, 1, "c.TMC4671_CTRL_PARAM_0_MASK", "TMC4671_CTRL_PARAM_0_MASK"], [0, 0, 1, "c.TMC4671_CTRL_PARAM_0_SHIFT", "TMC4671_CTRL_PARAM_0_SHIFT"], [0, 0, 1, "c.TMC4671_CTRL_PARAM_1_MASK", "TMC4671_CTRL_PARAM_1_MASK"], [0, 0, 1, "c.TMC4671_CTRL_PARAM_1_SHIFT", "TMC4671_CTRL_PARAM_1_SHIFT"], [0, 0, 1, "c.TMC4671_CTRL_PARAM_2_MASK", "TMC4671_CTRL_PARAM_2_MASK"], [0, 0, 1, "c.TMC4671_CTRL_PARAM_2_SHIFT", "TMC4671_CTRL_PARAM_2_SHIFT"], [0, 0, 1, "c.TMC4671_CTRL_PARAM_3_MASK", "TMC4671_CTRL_PARAM_3_MASK"], [0, 0, 1, "c.TMC4671_CTRL_PARAM_3_SHIFT", "TMC4671_CTRL_PARAM_3_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_0_MASK", "TMC4671_DEBUG_VALUE_0_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_0_SHIFT", "TMC4671_DEBUG_VALUE_0_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_10_MASK", "TMC4671_DEBUG_VALUE_10_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_10_SHIFT", "TMC4671_DEBUG_VALUE_10_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_11_MASK", "TMC4671_DEBUG_VALUE_11_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_11_SHIFT", "TMC4671_DEBUG_VALUE_11_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_12_MASK", "TMC4671_DEBUG_VALUE_12_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_12_SHIFT", "TMC4671_DEBUG_VALUE_12_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_13_MASK", "TMC4671_DEBUG_VALUE_13_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_13_SHIFT", "TMC4671_DEBUG_VALUE_13_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_14_MASK", "TMC4671_DEBUG_VALUE_14_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_14_SHIFT", "TMC4671_DEBUG_VALUE_14_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_15_MASK", "TMC4671_DEBUG_VALUE_15_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_15_SHIFT", "TMC4671_DEBUG_VALUE_15_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_16_MASK", "TMC4671_DEBUG_VALUE_16_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_16_SHIFT", "TMC4671_DEBUG_VALUE_16_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_17_MASK", "TMC4671_DEBUG_VALUE_17_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_17_SHIFT", "TMC4671_DEBUG_VALUE_17_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_18_MASK", "TMC4671_DEBUG_VALUE_18_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_18_SHIFT", "TMC4671_DEBUG_VALUE_18_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_19_MASK", "TMC4671_DEBUG_VALUE_19_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_19_SHIFT", "TMC4671_DEBUG_VALUE_19_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_1_MASK", "TMC4671_DEBUG_VALUE_1_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_1_SHIFT", "TMC4671_DEBUG_VALUE_1_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_2_MASK", "TMC4671_DEBUG_VALUE_2_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_2_SHIFT", "TMC4671_DEBUG_VALUE_2_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_3_MASK", "TMC4671_DEBUG_VALUE_3_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_3_SHIFT", "TMC4671_DEBUG_VALUE_3_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_4_MASK", "TMC4671_DEBUG_VALUE_4_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_4_SHIFT", "TMC4671_DEBUG_VALUE_4_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_5_MASK", "TMC4671_DEBUG_VALUE_5_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_5_SHIFT", "TMC4671_DEBUG_VALUE_5_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_6_MASK", "TMC4671_DEBUG_VALUE_6_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_6_SHIFT", "TMC4671_DEBUG_VALUE_6_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_7_MASK", "TMC4671_DEBUG_VALUE_7_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_7_SHIFT", "TMC4671_DEBUG_VALUE_7_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_8_MASK", "TMC4671_DEBUG_VALUE_8_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_8_SHIFT", "TMC4671_DEBUG_VALUE_8_SHIFT"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_9_MASK", "TMC4671_DEBUG_VALUE_9_MASK"], [0, 0, 1, "c.TMC4671_DEBUG_VALUE_9_SHIFT", "TMC4671_DEBUG_VALUE_9_SHIFT"], [0, 0, 1, "c.TMC4671_DIR_OF_DIRSTP_RAW_MASK", "TMC4671_DIR_OF_DIRSTP_RAW_MASK"], [0, 0, 1, "c.TMC4671_DIR_OF_DIRSTP_RAW_SHIFT", "TMC4671_DIR_OF_DIRSTP_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_DSADC_MCLK_A_MASK", "TMC4671_DSADC_MCLK_A_MASK"], [0, 0, 1, "c.TMC4671_DSADC_MCLK_A_SHIFT", "TMC4671_DSADC_MCLK_A_SHIFT"], [0, 0, 1, "c.TMC4671_DSADC_MCLK_B_MASK", "TMC4671_DSADC_MCLK_B_MASK"], [0, 0, 1, "c.TMC4671_DSADC_MCLK_B_SHIFT", "TMC4671_DSADC_MCLK_B_SHIFT"], [0, 0, 1, "c.TMC4671_DSADC_MDEC_A_MASK", "TMC4671_DSADC_MDEC_A_MASK"], [0, 0, 1, "c.TMC4671_DSADC_MDEC_A_SHIFT", "TMC4671_DSADC_MDEC_A_SHIFT"], [0, 0, 1, "c.TMC4671_DSADC_MDEC_B_MASK", "TMC4671_DSADC_MDEC_B_MASK"], [0, 0, 1, "c.TMC4671_DSADC_MDEC_B_SHIFT", "TMC4671_DSADC_MDEC_B_SHIFT"], [0, 0, 1, "c.TMC4671_DS_ANALOG_INPUT_STAGE_CFG", "TMC4671_DS_ANALOG_INPUT_STAGE_CFG"], [0, 0, 1, "c.TMC4671_ENABLE_IN_RAW_MASK", "TMC4671_ENABLE_IN_RAW_MASK"], [0, 0, 1, "c.TMC4671_ENABLE_IN_RAW_SHIFT", "TMC4671_ENABLE_IN_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_ENCODER_INIT_HALL_ENABLE_MASK", "TMC4671_ENCODER_INIT_HALL_ENABLE_MASK"], [0, 0, 1, "c.TMC4671_ENCODER_INIT_HALL_ENABLE_SHIFT", "TMC4671_ENCODER_INIT_HALL_ENABLE_SHIFT"], [0, 0, 1, "c.TMC4671_ENC_INIT_HALL_PHI_A_AENC_OFFSET_MASK", "TMC4671_ENC_INIT_HALL_PHI_A_AENC_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ENC_INIT_HALL_PHI_A_AENC_OFFSET_SHIFT", "TMC4671_ENC_INIT_HALL_PHI_A_AENC_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ENC_INIT_HALL_PHI_E_ABN_OFFSET_MASK", "TMC4671_ENC_INIT_HALL_PHI_E_ABN_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ENC_INIT_HALL_PHI_E_ABN_OFFSET_SHIFT", "TMC4671_ENC_INIT_HALL_PHI_E_ABN_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ENC_INIT_HALL_PHI_E_AENC_OFFSET_MASK", "TMC4671_ENC_INIT_HALL_PHI_E_AENC_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ENC_INIT_HALL_PHI_E_AENC_OFFSET_SHIFT", "TMC4671_ENC_INIT_HALL_PHI_E_AENC_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ENC_INIT_HALL_STATUS_MASK", "TMC4671_ENC_INIT_HALL_STATUS_MASK"], [0, 0, 1, "c.TMC4671_ENC_INIT_HALL_STATUS_SHIFT", "TMC4671_ENC_INIT_HALL_STATUS_SHIFT"], [0, 0, 1, "c.TMC4671_ENC_INIT_MINI_MOVE_PHI_E_MASK", "TMC4671_ENC_INIT_MINI_MOVE_PHI_E_MASK"], [0, 0, 1, "c.TMC4671_ENC_INIT_MINI_MOVE_PHI_E_OFFSET_MASK", "TMC4671_ENC_INIT_MINI_MOVE_PHI_E_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_ENC_INIT_MINI_MOVE_PHI_E_OFFSET_SHIFT", "TMC4671_ENC_INIT_MINI_MOVE_PHI_E_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_ENC_INIT_MINI_MOVE_PHI_E_SHIFT", "TMC4671_ENC_INIT_MINI_MOVE_PHI_E_SHIFT"], [0, 0, 1, "c.TMC4671_ENC_INIT_MINI_MOVE_STATUS_MASK", "TMC4671_ENC_INIT_MINI_MOVE_STATUS_MASK"], [0, 0, 1, "c.TMC4671_ENC_INIT_MINI_MOVE_STATUS_SHIFT", "TMC4671_ENC_INIT_MINI_MOVE_STATUS_SHIFT"], [0, 0, 1, "c.TMC4671_ENC_INIT_MINI_MOVE_U_D_MASK", "TMC4671_ENC_INIT_MINI_MOVE_U_D_MASK"], [0, 0, 1, "c.TMC4671_ENC_INIT_MINI_MOVE_U_D_SHIFT", "TMC4671_ENC_INIT_MINI_MOVE_U_D_SHIFT"], [0, 0, 1, "c.TMC4671_FEED_FORWARD_TORGUE_FILTER_CONSTANT_MASK", "TMC4671_FEED_FORWARD_TORGUE_FILTER_CONSTANT_MASK"], [0, 0, 1, "c.TMC4671_FEED_FORWARD_TORGUE_FILTER_CONSTANT_SHIFT", "TMC4671_FEED_FORWARD_TORGUE_FILTER_CONSTANT_SHIFT"], [0, 0, 1, "c.TMC4671_FEED_FORWARD_TORQUE_GAIN_MASK", "TMC4671_FEED_FORWARD_TORQUE_GAIN_MASK"], [0, 0, 1, "c.TMC4671_FEED_FORWARD_TORQUE_GAIN_SHIFT", "TMC4671_FEED_FORWARD_TORQUE_GAIN_SHIFT"], [0, 0, 1, "c.TMC4671_FEED_FORWARD_VELICITY_FILTER_CONSTANT_MASK", "TMC4671_FEED_FORWARD_VELICITY_FILTER_CONSTANT_MASK"], [0, 0, 1, "c.TMC4671_FEED_FORWARD_VELICITY_FILTER_CONSTANT_SHIFT", "TMC4671_FEED_FORWARD_VELICITY_FILTER_CONSTANT_SHIFT"], [0, 0, 1, "c.TMC4671_FEED_FORWARD_VELOCITY_GAIN_MASK", "TMC4671_FEED_FORWARD_VELOCITY_GAIN_MASK"], [0, 0, 1, "c.TMC4671_FEED_FORWARD_VELOCITY_GAIN_SHIFT", "TMC4671_FEED_FORWARD_VELOCITY_GAIN_SHIFT"], [0, 0, 1, "c.TMC4671_FF_TORQUE_MASK", "TMC4671_FF_TORQUE_MASK"], [0, 0, 1, "c.TMC4671_FF_TORQUE_SHIFT", "TMC4671_FF_TORQUE_SHIFT"], [0, 0, 1, "c.TMC4671_FF_VELOCITY_MASK", "TMC4671_FF_VELOCITY_MASK"], [0, 0, 1, "c.TMC4671_FF_VELOCITY_SHIFT", "TMC4671_FF_VELOCITY_SHIFT"], [0, 0, 1, "c.TMC4671_FIELD_READ", "TMC4671_FIELD_READ"], [0, 0, 1, "c.TMC4671_FIELD_UPDATE", "TMC4671_FIELD_UPDATE"], [0, 0, 1, "c.TMC4671_FOC_IA_MASK", "TMC4671_FOC_IA_MASK"], [0, 0, 1, "c.TMC4671_FOC_IA_SHIFT", "TMC4671_FOC_IA_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_IB_MASK", "TMC4671_FOC_IB_MASK"], [0, 0, 1, "c.TMC4671_FOC_IB_SHIFT", "TMC4671_FOC_IB_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_ID_MASK", "TMC4671_FOC_ID_MASK"], [0, 0, 1, "c.TMC4671_FOC_ID_SHIFT", "TMC4671_FOC_ID_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_IQ_MASK", "TMC4671_FOC_IQ_MASK"], [0, 0, 1, "c.TMC4671_FOC_IQ_SHIFT", "TMC4671_FOC_IQ_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_IUX_MASK", "TMC4671_FOC_IUX_MASK"], [0, 0, 1, "c.TMC4671_FOC_IUX_SHIFT", "TMC4671_FOC_IUX_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_IV_MASK", "TMC4671_FOC_IV_MASK"], [0, 0, 1, "c.TMC4671_FOC_IV_SHIFT", "TMC4671_FOC_IV_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_IWY_MASK", "TMC4671_FOC_IWY_MASK"], [0, 0, 1, "c.TMC4671_FOC_IWY_SHIFT", "TMC4671_FOC_IWY_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UA_MASK", "TMC4671_FOC_UA_MASK"], [0, 0, 1, "c.TMC4671_FOC_UA_SHIFT", "TMC4671_FOC_UA_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UB_MASK", "TMC4671_FOC_UB_MASK"], [0, 0, 1, "c.TMC4671_FOC_UB_SHIFT", "TMC4671_FOC_UB_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UD_LIMITED_MASK", "TMC4671_FOC_UD_LIMITED_MASK"], [0, 0, 1, "c.TMC4671_FOC_UD_LIMITED_SHIFT", "TMC4671_FOC_UD_LIMITED_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UD_MASK", "TMC4671_FOC_UD_MASK"], [0, 0, 1, "c.TMC4671_FOC_UD_SHIFT", "TMC4671_FOC_UD_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UQ_LIMITED_MASK", "TMC4671_FOC_UQ_LIMITED_MASK"], [0, 0, 1, "c.TMC4671_FOC_UQ_LIMITED_SHIFT", "TMC4671_FOC_UQ_LIMITED_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UQ_MASK", "TMC4671_FOC_UQ_MASK"], [0, 0, 1, "c.TMC4671_FOC_UQ_SHIFT", "TMC4671_FOC_UQ_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UUX_MASK", "TMC4671_FOC_UUX_MASK"], [0, 0, 1, "c.TMC4671_FOC_UUX_SHIFT", "TMC4671_FOC_UUX_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UV_MASK", "TMC4671_FOC_UV_MASK"], [0, 0, 1, "c.TMC4671_FOC_UV_SHIFT", "TMC4671_FOC_UV_SHIFT"], [0, 0, 1, "c.TMC4671_FOC_UWY_MASK", "TMC4671_FOC_UWY_MASK"], [0, 0, 1, "c.TMC4671_FOC_UWY_SHIFT", "TMC4671_FOC_UWY_SHIFT"], [0, 0, 1, "c.TMC4671_GPIO_DSADCI_CONFIG_MASK", "TMC4671_GPIO_DSADCI_CONFIG_MASK"], [0, 0, 1, "c.TMC4671_GPIO_DSADCI_CONFIG_SHIFT", "TMC4671_GPIO_DSADCI_CONFIG_SHIFT"], [0, 0, 1, "c.TMC4671_GPIO_dsADCI_CONFIG", "TMC4671_GPIO_dsADCI_CONFIG"], [0, 0, 1, "c.TMC4671_HALL_BLANK_MASK", "TMC4671_HALL_BLANK_MASK"], [0, 0, 1, "c.TMC4671_HALL_BLANK_SHIFT", "TMC4671_HALL_BLANK_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_DIRECTION_MASK", "TMC4671_HALL_DIRECTION_MASK"], [0, 0, 1, "c.TMC4671_HALL_DIRECTION_SHIFT", "TMC4671_HALL_DIRECTION_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_DPHI_MAX", "TMC4671_HALL_DPHI_MAX"], [0, 0, 1, "c.TMC4671_HALL_DPHI_MAX_MASK", "TMC4671_HALL_DPHI_MAX_MASK"], [0, 0, 1, "c.TMC4671_HALL_DPHI_MAX_SHIFT", "TMC4671_HALL_DPHI_MAX_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_INTERPOLATION_MASK", "TMC4671_HALL_INTERPOLATION_MASK"], [0, 0, 1, "c.TMC4671_HALL_INTERPOLATION_SHIFT", "TMC4671_HALL_INTERPOLATION_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_MODE", "TMC4671_HALL_MODE"], [0, 0, 1, "c.TMC4671_HALL_MODE_MASK", "TMC4671_HALL_MODE_MASK"], [0, 0, 1, "c.TMC4671_HALL_MODE_SHIFT", "TMC4671_HALL_MODE_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_PHI_E_INTERPOLATED_MASK", "TMC4671_HALL_PHI_E_INTERPOLATED_MASK"], [0, 0, 1, "c.TMC4671_HALL_PHI_E_INTERPOLATED_PHI_E", "TMC4671_HALL_PHI_E_INTERPOLATED_PHI_E"], [0, 0, 1, "c.TMC4671_HALL_PHI_E_INTERPOLATED_SHIFT", "TMC4671_HALL_PHI_E_INTERPOLATED_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_PHI_E_MASK", "TMC4671_HALL_PHI_E_MASK"], [0, 0, 1, "c.TMC4671_HALL_PHI_E_OFFSET_MASK", "TMC4671_HALL_PHI_E_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_HALL_PHI_E_OFFSET_SHIFT", "TMC4671_HALL_PHI_E_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_PHI_E_PHI_M_OFFSET", "TMC4671_HALL_PHI_E_PHI_M_OFFSET"], [0, 0, 1, "c.TMC4671_HALL_PHI_E_SHIFT", "TMC4671_HALL_PHI_E_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_PHI_M", "TMC4671_HALL_PHI_M"], [0, 0, 1, "c.TMC4671_HALL_PHI_M_MASK", "TMC4671_HALL_PHI_M_MASK"], [0, 0, 1, "c.TMC4671_HALL_PHI_M_OFFSET_MASK", "TMC4671_HALL_PHI_M_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_HALL_PHI_M_OFFSET_SHIFT", "TMC4671_HALL_PHI_M_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_PHI_M_SHIFT", "TMC4671_HALL_PHI_M_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_POLARITY_MASK", "TMC4671_HALL_POLARITY_MASK"], [0, 0, 1, "c.TMC4671_HALL_POLARITY_SHIFT", "TMC4671_HALL_POLARITY_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_POSITION_000_MASK", "TMC4671_HALL_POSITION_000_MASK"], [0, 0, 1, "c.TMC4671_HALL_POSITION_000_SHIFT", "TMC4671_HALL_POSITION_000_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_POSITION_060_000", "TMC4671_HALL_POSITION_060_000"], [0, 0, 1, "c.TMC4671_HALL_POSITION_060_MASK", "TMC4671_HALL_POSITION_060_MASK"], [0, 0, 1, "c.TMC4671_HALL_POSITION_060_SHIFT", "TMC4671_HALL_POSITION_060_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_POSITION_120_MASK", "TMC4671_HALL_POSITION_120_MASK"], [0, 0, 1, "c.TMC4671_HALL_POSITION_120_SHIFT", "TMC4671_HALL_POSITION_120_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_POSITION_180_120", "TMC4671_HALL_POSITION_180_120"], [0, 0, 1, "c.TMC4671_HALL_POSITION_180_MASK", "TMC4671_HALL_POSITION_180_MASK"], [0, 0, 1, "c.TMC4671_HALL_POSITION_180_SHIFT", "TMC4671_HALL_POSITION_180_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_POSITION_240_MASK", "TMC4671_HALL_POSITION_240_MASK"], [0, 0, 1, "c.TMC4671_HALL_POSITION_240_SHIFT", "TMC4671_HALL_POSITION_240_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_POSITION_300_240", "TMC4671_HALL_POSITION_300_240"], [0, 0, 1, "c.TMC4671_HALL_POSITION_300_MASK", "TMC4671_HALL_POSITION_300_MASK"], [0, 0, 1, "c.TMC4671_HALL_POSITION_300_SHIFT", "TMC4671_HALL_POSITION_300_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_UX_FILT_MASK", "TMC4671_HALL_UX_FILT_MASK"], [0, 0, 1, "c.TMC4671_HALL_UX_FILT_SHIFT", "TMC4671_HALL_UX_FILT_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_UX_OF_HALL_RAW_MASK", "TMC4671_HALL_UX_OF_HALL_RAW_MASK"], [0, 0, 1, "c.TMC4671_HALL_UX_OF_HALL_RAW_SHIFT", "TMC4671_HALL_UX_OF_HALL_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_V_FILT_MASK", "TMC4671_HALL_V_FILT_MASK"], [0, 0, 1, "c.TMC4671_HALL_V_FILT_SHIFT", "TMC4671_HALL_V_FILT_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_V_OF_HALL_RAW_MASK", "TMC4671_HALL_V_OF_HALL_RAW_MASK"], [0, 0, 1, "c.TMC4671_HALL_V_OF_HALL_RAW_SHIFT", "TMC4671_HALL_V_OF_HALL_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_WY_FILT_MASK", "TMC4671_HALL_WY_FILT_MASK"], [0, 0, 1, "c.TMC4671_HALL_WY_FILT_SHIFT", "TMC4671_HALL_WY_FILT_SHIFT"], [0, 0, 1, "c.TMC4671_HALL_WY_OF_HALL_RAW_MASK", "TMC4671_HALL_WY_OF_HALL_RAW_MASK"], [0, 0, 1, "c.TMC4671_HALL_WY_OF_HALL_RAW_SHIFT", "TMC4671_HALL_WY_OF_HALL_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_HOME_POSITION_MASK", "TMC4671_HOME_POSITION_MASK"], [0, 0, 1, "c.TMC4671_HOME_POSITION_SHIFT", "TMC4671_HOME_POSITION_SHIFT"], [0, 0, 1, "c.TMC4671_INPUTS_RAW", "TMC4671_INPUTS_RAW"], [0, 0, 1, "c.TMC4671_INTERIM_ADDR", "TMC4671_INTERIM_ADDR"], [0, 0, 1, "c.TMC4671_INTERIM_ADDR_MASK", "TMC4671_INTERIM_ADDR_MASK"], [0, 0, 1, "c.TMC4671_INTERIM_ADDR_SHIFT", "TMC4671_INTERIM_ADDR_SHIFT"], [0, 0, 1, "c.TMC4671_INTERIM_DATA", "TMC4671_INTERIM_DATA"], [0, 0, 1, "c.TMC4671_LEFT_POSITION_MASK", "TMC4671_LEFT_POSITION_MASK"], [0, 0, 1, "c.TMC4671_LEFT_POSITION_SHIFT", "TMC4671_LEFT_POSITION_SHIFT"], [0, 0, 1, "c.TMC4671_MCLK_POLARITY_A_MASK", "TMC4671_MCLK_POLARITY_A_MASK"], [0, 0, 1, "c.TMC4671_MCLK_POLARITY_A_SHIFT", "TMC4671_MCLK_POLARITY_A_SHIFT"], [0, 0, 1, "c.TMC4671_MCLK_POLARITY_B_MASK", "TMC4671_MCLK_POLARITY_B_MASK"], [0, 0, 1, "c.TMC4671_MCLK_POLARITY_B_SHIFT", "TMC4671_MCLK_POLARITY_B_SHIFT"], [0, 0, 1, "c.TMC4671_MDAT_POLARITY_A_MASK", "TMC4671_MDAT_POLARITY_A_MASK"], [0, 0, 1, "c.TMC4671_MDAT_POLARITY_A_SHIFT", "TMC4671_MDAT_POLARITY_A_SHIFT"], [0, 0, 1, "c.TMC4671_MDAT_POLARITY_B_MASK", "TMC4671_MDAT_POLARITY_B_MASK"], [0, 0, 1, "c.TMC4671_MDAT_POLARITY_B_SHIFT", "TMC4671_MDAT_POLARITY_B_SHIFT"], [0, 0, 1, "c.TMC4671_MODE_FF_MASK", "TMC4671_MODE_FF_MASK"], [0, 0, 1, "c.TMC4671_MODE_FF_SHIFT", "TMC4671_MODE_FF_SHIFT"], [0, 0, 1, "c.TMC4671_MODE_MOTION_MASK", "TMC4671_MODE_MOTION_MASK"], [0, 0, 1, "c.TMC4671_MODE_MOTION_SHIFT", "TMC4671_MODE_MOTION_SHIFT"], [0, 0, 1, "c.TMC4671_MODE_PID_SMPL_MASK", "TMC4671_MODE_PID_SMPL_MASK"], [0, 0, 1, "c.TMC4671_MODE_PID_SMPL_SHIFT", "TMC4671_MODE_PID_SMPL_SHIFT"], [0, 0, 1, "c.TMC4671_MODE_PID_TYPE_MASK", "TMC4671_MODE_PID_TYPE_MASK"], [0, 0, 1, "c.TMC4671_MODE_PID_TYPE_SHIFT", "TMC4671_MODE_PID_TYPE_SHIFT"], [0, 0, 1, "c.TMC4671_MODE_RAMP_MASK", "TMC4671_MODE_RAMP_MASK"], [0, 0, 1, "c.TMC4671_MODE_RAMP_MODE_MOTION", "TMC4671_MODE_RAMP_MODE_MOTION"], [0, 0, 1, "c.TMC4671_MODE_RAMP_SHIFT", "TMC4671_MODE_RAMP_SHIFT"], [0, 0, 1, "c.TMC4671_MOTION_MODE_POSITION", "TMC4671_MOTION_MODE_POSITION"], [0, 0, 1, "c.TMC4671_MOTION_MODE_PRBS_FLUX", "TMC4671_MOTION_MODE_PRBS_FLUX"], [0, 0, 1, "c.TMC4671_MOTION_MODE_PRBS_POSITION", "TMC4671_MOTION_MODE_PRBS_POSITION"], [0, 0, 1, "c.TMC4671_MOTION_MODE_PRBS_TORQUE", "TMC4671_MOTION_MODE_PRBS_TORQUE"], [0, 0, 1, "c.TMC4671_MOTION_MODE_PRBS_VELOCITY", "TMC4671_MOTION_MODE_PRBS_VELOCITY"], [0, 0, 1, "c.TMC4671_MOTION_MODE_STOPPED", "TMC4671_MOTION_MODE_STOPPED"], [0, 0, 1, "c.TMC4671_MOTION_MODE_TORQUE", "TMC4671_MOTION_MODE_TORQUE"], [0, 0, 1, "c.TMC4671_MOTION_MODE_UQ_UD_EXT", "TMC4671_MOTION_MODE_UQ_UD_EXT"], [0, 0, 1, "c.TMC4671_MOTION_MODE_VELOCITY", "TMC4671_MOTION_MODE_VELOCITY"], [0, 0, 1, "c.TMC4671_MOTORS", "TMC4671_MOTORS"], [0, 0, 1, "c.TMC4671_MOTOR_TYPE_MASK", "TMC4671_MOTOR_TYPE_MASK"], [0, 0, 1, "c.TMC4671_MOTOR_TYPE_N_POLE_PAIRS", "TMC4671_MOTOR_TYPE_N_POLE_PAIRS"], [0, 0, 1, "c.TMC4671_MOTOR_TYPE_SHIFT", "TMC4671_MOTOR_TYPE_SHIFT"], [0, 0, 1, "c.TMC4671_NO_MOTOR", "TMC4671_NO_MOTOR"], [0, 0, 1, "c.TMC4671_NPOL_MASK", "TMC4671_NPOL_MASK"], [0, 0, 1, "c.TMC4671_NPOL_MASK", "TMC4671_NPOL_MASK"], [0, 0, 1, "c.TMC4671_NPOL_SHIFT", "TMC4671_NPOL_SHIFT"], [0, 0, 1, "c.TMC4671_NPOL_SHIFT", "TMC4671_NPOL_SHIFT"], [0, 0, 1, "c.TMC4671_N_OF_ABN_2_RAW_MASK", "TMC4671_N_OF_ABN_2_RAW_MASK"], [0, 0, 1, "c.TMC4671_N_OF_ABN_2_RAW_SHIFT", "TMC4671_N_OF_ABN_2_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_N_OF_ABN_RAW_MASK", "TMC4671_N_OF_ABN_RAW_MASK"], [0, 0, 1, "c.TMC4671_N_OF_ABN_RAW_SHIFT", "TMC4671_N_OF_ABN_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_N_POLE_PAIRS_MASK", "TMC4671_N_POLE_PAIRS_MASK"], [0, 0, 1, "c.TMC4671_N_POLE_PAIRS_SHIFT", "TMC4671_N_POLE_PAIRS_SHIFT"], [0, 0, 1, "c.TMC4671_OPENLOOP_ACCELERATION", "TMC4671_OPENLOOP_ACCELERATION"], [0, 0, 1, "c.TMC4671_OPENLOOP_ACCELERATION_MASK", "TMC4671_OPENLOOP_ACCELERATION_MASK"], [0, 0, 1, "c.TMC4671_OPENLOOP_ACCELERATION_SHIFT", "TMC4671_OPENLOOP_ACCELERATION_SHIFT"], [0, 0, 1, "c.TMC4671_OPENLOOP_MODE", "TMC4671_OPENLOOP_MODE"], [0, 0, 1, "c.TMC4671_OPENLOOP_PHI", "TMC4671_OPENLOOP_PHI"], [0, 0, 1, "c.TMC4671_OPENLOOP_PHI_DIRECTION_MASK", "TMC4671_OPENLOOP_PHI_DIRECTION_MASK"], [0, 0, 1, "c.TMC4671_OPENLOOP_PHI_DIRECTION_SHIFT", "TMC4671_OPENLOOP_PHI_DIRECTION_SHIFT"], [0, 0, 1, "c.TMC4671_OPENLOOP_PHI_MASK", "TMC4671_OPENLOOP_PHI_MASK"], [0, 0, 1, "c.TMC4671_OPENLOOP_PHI_SHIFT", "TMC4671_OPENLOOP_PHI_SHIFT"], [0, 0, 1, "c.TMC4671_OPENLOOP_VELOCITY_ACTUAL", "TMC4671_OPENLOOP_VELOCITY_ACTUAL"], [0, 0, 1, "c.TMC4671_OPENLOOP_VELOCITY_ACTUAL_MASK", "TMC4671_OPENLOOP_VELOCITY_ACTUAL_MASK"], [0, 0, 1, "c.TMC4671_OPENLOOP_VELOCITY_ACTUAL_SHIFT", "TMC4671_OPENLOOP_VELOCITY_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC4671_OPENLOOP_VELOCITY_TARGET", "TMC4671_OPENLOOP_VELOCITY_TARGET"], [0, 0, 1, "c.TMC4671_OPENLOOP_VELOCITY_TARGET_MASK", "TMC4671_OPENLOOP_VELOCITY_TARGET_MASK"], [0, 0, 1, "c.TMC4671_OPENLOOP_VELOCITY_TARGET_SHIFT", "TMC4671_OPENLOOP_VELOCITY_TARGET_SHIFT"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW", "TMC4671_OUTPUTS_RAW"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_0_MASK", "TMC4671_OUTPUTS_RAW_0_MASK"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_0_SHIFT", "TMC4671_OUTPUTS_RAW_0_SHIFT"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_1_MASK", "TMC4671_OUTPUTS_RAW_1_MASK"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_1_SHIFT", "TMC4671_OUTPUTS_RAW_1_SHIFT"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_2_MASK", "TMC4671_OUTPUTS_RAW_2_MASK"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_2_SHIFT", "TMC4671_OUTPUTS_RAW_2_SHIFT"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_3_MASK", "TMC4671_OUTPUTS_RAW_3_MASK"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_3_SHIFT", "TMC4671_OUTPUTS_RAW_3_SHIFT"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_4_MASK", "TMC4671_OUTPUTS_RAW_4_MASK"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_4_SHIFT", "TMC4671_OUTPUTS_RAW_4_SHIFT"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_5_MASK", "TMC4671_OUTPUTS_RAW_5_MASK"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_6_MASK", "TMC4671_OUTPUTS_RAW_6_MASK"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_6_SHIFT", "TMC4671_OUTPUTS_RAW_6_SHIFT"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_7_MASK", "TMC4671_OUTPUTS_RAW_7_MASK"], [0, 0, 1, "c.TMC4671_OUTPUTS_RAW_7_SHIFT", "TMC4671_OUTPUTS_RAW_7_SHIFT"], [0, 0, 1, "c.TMC4671_PHI_A_AENC", "TMC4671_PHI_A_AENC"], [0, 0, 1, "c.TMC4671_PHI_E", "TMC4671_PHI_E"], [0, 0, 1, "c.TMC4671_PHI_E_ABN", "TMC4671_PHI_E_ABN"], [0, 0, 1, "c.TMC4671_PHI_E_AENC", "TMC4671_PHI_E_AENC"], [0, 0, 1, "c.TMC4671_PHI_E_EXT", "TMC4671_PHI_E_EXT"], [0, 0, 1, "c.TMC4671_PHI_E_EXTERNAL", "TMC4671_PHI_E_EXTERNAL"], [0, 0, 1, "c.TMC4671_PHI_E_EXT_MASK", "TMC4671_PHI_E_EXT_MASK"], [0, 0, 1, "c.TMC4671_PHI_E_EXT_SHIFT", "TMC4671_PHI_E_EXT_SHIFT"], [0, 0, 1, "c.TMC4671_PHI_E_HALL", "TMC4671_PHI_E_HALL"], [0, 0, 1, "c.TMC4671_PHI_E_MASK", "TMC4671_PHI_E_MASK"], [0, 0, 1, "c.TMC4671_PHI_E_OPEN_LOOP", "TMC4671_PHI_E_OPEN_LOOP"], [0, 0, 1, "c.TMC4671_PHI_E_SELECTION", "TMC4671_PHI_E_SELECTION"], [0, 0, 1, "c.TMC4671_PHI_E_SELECTION_MASK", "TMC4671_PHI_E_SELECTION_MASK"], [0, 0, 1, "c.TMC4671_PHI_E_SELECTION_SHIFT", "TMC4671_PHI_E_SELECTION_SHIFT"], [0, 0, 1, "c.TMC4671_PHI_E_SHIFT", "TMC4671_PHI_E_SHIFT"], [0, 0, 1, "c.TMC4671_PHI_M_EXT", "TMC4671_PHI_M_EXT"], [0, 0, 1, "c.TMC4671_PHI_M_EXT_MASK", "TMC4671_PHI_M_EXT_MASK"], [0, 0, 1, "c.TMC4671_PHI_M_EXT_SHIFT", "TMC4671_PHI_M_EXT_SHIFT"], [0, 0, 1, "c.TMC4671_PIDIN_TARGET_FLUX_MASK", "TMC4671_PIDIN_TARGET_FLUX_MASK"], [0, 0, 1, "c.TMC4671_PIDIN_TARGET_FLUX_SHIFT", "TMC4671_PIDIN_TARGET_FLUX_SHIFT"], [0, 0, 1, "c.TMC4671_PIDIN_TARGET_POSITION_MASK", "TMC4671_PIDIN_TARGET_POSITION_MASK"], [0, 0, 1, "c.TMC4671_PIDIN_TARGET_POSITION_SHIFT", "TMC4671_PIDIN_TARGET_POSITION_SHIFT"], [0, 0, 1, "c.TMC4671_PIDIN_TARGET_TORQUE_MASK", "TMC4671_PIDIN_TARGET_TORQUE_MASK"], [0, 0, 1, "c.TMC4671_PIDIN_TARGET_TORQUE_SHIFT", "TMC4671_PIDIN_TARGET_TORQUE_SHIFT"], [0, 0, 1, "c.TMC4671_PIDIN_TARGET_VELOCITY_MASK", "TMC4671_PIDIN_TARGET_VELOCITY_MASK"], [0, 0, 1, "c.TMC4671_PIDIN_TARGET_VELOCITY_SHIFT", "TMC4671_PIDIN_TARGET_VELOCITY_SHIFT"], [0, 0, 1, "c.TMC4671_PIDOUT_TARGET_FLUX_MASK", "TMC4671_PIDOUT_TARGET_FLUX_MASK"], [0, 0, 1, "c.TMC4671_PIDOUT_TARGET_FLUX_SHIFT", "TMC4671_PIDOUT_TARGET_FLUX_SHIFT"], [0, 0, 1, "c.TMC4671_PIDOUT_TARGET_POSITION_MASK", "TMC4671_PIDOUT_TARGET_POSITION_MASK"], [0, 0, 1, "c.TMC4671_PIDOUT_TARGET_POSITION_SHIFT", "TMC4671_PIDOUT_TARGET_POSITION_SHIFT"], [0, 0, 1, "c.TMC4671_PIDOUT_TARGET_TORQUE_MASK", "TMC4671_PIDOUT_TARGET_TORQUE_MASK"], [0, 0, 1, "c.TMC4671_PIDOUT_TARGET_TORQUE_SHIFT", "TMC4671_PIDOUT_TARGET_TORQUE_SHIFT"], [0, 0, 1, "c.TMC4671_PIDOUT_TARGET_VELOCITY_MASK", "TMC4671_PIDOUT_TARGET_VELOCITY_MASK"], [0, 0, 1, "c.TMC4671_PIDOUT_TARGET_VELOCITY_SHIFT", "TMC4671_PIDOUT_TARGET_VELOCITY_SHIFT"], [0, 0, 1, "c.TMC4671_PIDOUT_UQ_UD_LIMITS", "TMC4671_PIDOUT_UQ_UD_LIMITS"], [0, 0, 1, "c.TMC4671_PIDOUT_UQ_UD_LIMITS_MASK", "TMC4671_PIDOUT_UQ_UD_LIMITS_MASK"], [0, 0, 1, "c.TMC4671_PIDOUT_UQ_UD_LIMITS_SHIFT", "TMC4671_PIDOUT_UQ_UD_LIMITS_SHIFT"], [0, 0, 1, "c.TMC4671_PID_ACCELERATION_LIMIT", "TMC4671_PID_ACCELERATION_LIMIT"], [0, 0, 1, "c.TMC4671_PID_ACCELERATION_LIMIT_MASK", "TMC4671_PID_ACCELERATION_LIMIT_MASK"], [0, 0, 1, "c.TMC4671_PID_ACCELERATION_LIMIT_SHIFT", "TMC4671_PID_ACCELERATION_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4671_PID_ERROR_ADDR", "TMC4671_PID_ERROR_ADDR"], [0, 0, 1, "c.TMC4671_PID_ERROR_ADDR_MASK", "TMC4671_PID_ERROR_ADDR_MASK"], [0, 0, 1, "c.TMC4671_PID_ERROR_ADDR_SHIFT", "TMC4671_PID_ERROR_ADDR_SHIFT"], [0, 0, 1, "c.TMC4671_PID_ERROR_DATA", "TMC4671_PID_ERROR_DATA"], [0, 0, 1, "c.TMC4671_PID_FLUX_ACTUAL_DIV256_MASK", "TMC4671_PID_FLUX_ACTUAL_DIV256_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_ACTUAL_DIV256_SHIFT", "TMC4671_PID_FLUX_ACTUAL_DIV256_SHIFT"], [0, 0, 1, "c.TMC4671_PID_FLUX_ACTUAL_MASK", "TMC4671_PID_FLUX_ACTUAL_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_ACTUAL_SHIFT", "TMC4671_PID_FLUX_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC4671_PID_FLUX_ERROR_MASK", "TMC4671_PID_FLUX_ERROR_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_ERROR_SHIFT", "TMC4671_PID_FLUX_ERROR_SHIFT"], [0, 0, 1, "c.TMC4671_PID_FLUX_ERROR_SUM_MASK", "TMC4671_PID_FLUX_ERROR_SUM_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_ERROR_SUM_SHIFT", "TMC4671_PID_FLUX_ERROR_SUM_SHIFT"], [0, 0, 1, "c.TMC4671_PID_FLUX_I_MASK", "TMC4671_PID_FLUX_I_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_I_SHIFT", "TMC4671_PID_FLUX_I_SHIFT"], [0, 0, 1, "c.TMC4671_PID_FLUX_OFFSET_MASK", "TMC4671_PID_FLUX_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_OFFSET_SHIFT", "TMC4671_PID_FLUX_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_PID_FLUX_P_FLUX_I", "TMC4671_PID_FLUX_P_FLUX_I"], [0, 0, 1, "c.TMC4671_PID_FLUX_P_MASK", "TMC4671_PID_FLUX_P_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_P_SHIFT", "TMC4671_PID_FLUX_P_SHIFT"], [0, 0, 1, "c.TMC4671_PID_FLUX_TARGET_DIV256_MASK", "TMC4671_PID_FLUX_TARGET_DIV256_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_TARGET_DIV256_SHIFT", "TMC4671_PID_FLUX_TARGET_DIV256_SHIFT"], [0, 0, 1, "c.TMC4671_PID_FLUX_TARGET_MASK", "TMC4671_PID_FLUX_TARGET_MASK"], [0, 0, 1, "c.TMC4671_PID_FLUX_TARGET_SHIFT", "TMC4671_PID_FLUX_TARGET_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_ACTUAL", "TMC4671_PID_POSITION_ACTUAL"], [0, 0, 1, "c.TMC4671_PID_POSITION_ACTUAL_DIV256_MASK", "TMC4671_PID_POSITION_ACTUAL_DIV256_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_ACTUAL_DIV256_SHIFT", "TMC4671_PID_POSITION_ACTUAL_DIV256_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_ACTUAL_LSB_MASK", "TMC4671_PID_POSITION_ACTUAL_LSB_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_ACTUAL_LSB_SHIFT", "TMC4671_PID_POSITION_ACTUAL_LSB_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_ACTUAL_MASK", "TMC4671_PID_POSITION_ACTUAL_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_ACTUAL_SHIFT", "TMC4671_PID_POSITION_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_ERROR_MASK", "TMC4671_PID_POSITION_ERROR_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_ERROR_SHIFT", "TMC4671_PID_POSITION_ERROR_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_ERROR_SUM_MASK", "TMC4671_PID_POSITION_ERROR_SUM_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_ERROR_SUM_SHIFT", "TMC4671_PID_POSITION_ERROR_SUM_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_I_MASK", "TMC4671_PID_POSITION_I_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_I_SHIFT", "TMC4671_PID_POSITION_I_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_LIMIT_HIGH", "TMC4671_PID_POSITION_LIMIT_HIGH"], [0, 0, 1, "c.TMC4671_PID_POSITION_LIMIT_HIGH_MASK", "TMC4671_PID_POSITION_LIMIT_HIGH_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_LIMIT_HIGH_SHIFT", "TMC4671_PID_POSITION_LIMIT_HIGH_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_LIMIT_LOW", "TMC4671_PID_POSITION_LIMIT_LOW"], [0, 0, 1, "c.TMC4671_PID_POSITION_LIMIT_LOW_MASK", "TMC4671_PID_POSITION_LIMIT_LOW_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_LIMIT_LOW_SHIFT", "TMC4671_PID_POSITION_LIMIT_LOW_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_P_MASK", "TMC4671_PID_POSITION_P_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_P_POSITION_I", "TMC4671_PID_POSITION_P_POSITION_I"], [0, 0, 1, "c.TMC4671_PID_POSITION_P_SHIFT", "TMC4671_PID_POSITION_P_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_TARGET", "TMC4671_PID_POSITION_TARGET"], [0, 0, 1, "c.TMC4671_PID_POSITION_TARGET_DIV256_MASK", "TMC4671_PID_POSITION_TARGET_DIV256_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_TARGET_DIV256_SHIFT", "TMC4671_PID_POSITION_TARGET_DIV256_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_TARGET_LSB_MASK", "TMC4671_PID_POSITION_TARGET_LSB_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_TARGET_LSB_SHIFT", "TMC4671_PID_POSITION_TARGET_LSB_SHIFT"], [0, 0, 1, "c.TMC4671_PID_POSITION_TARGET_MASK", "TMC4671_PID_POSITION_TARGET_MASK"], [0, 0, 1, "c.TMC4671_PID_POSITION_TARGET_SHIFT", "TMC4671_PID_POSITION_TARGET_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_ACTUAL_DIV256_MASK", "TMC4671_PID_TORQUE_ACTUAL_DIV256_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_ACTUAL_DIV256_SHIFT", "TMC4671_PID_TORQUE_ACTUAL_DIV256_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_ACTUAL_MASK", "TMC4671_PID_TORQUE_ACTUAL_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_ACTUAL_SHIFT", "TMC4671_PID_TORQUE_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_ERROR_MASK", "TMC4671_PID_TORQUE_ERROR_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_ERROR_SHIFT", "TMC4671_PID_TORQUE_ERROR_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_ERROR_SUM_MASK", "TMC4671_PID_TORQUE_ERROR_SUM_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_ERROR_SUM_SHIFT", "TMC4671_PID_TORQUE_ERROR_SUM_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_ACTUAL", "TMC4671_PID_TORQUE_FLUX_ACTUAL"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_LIMITS", "TMC4671_PID_TORQUE_FLUX_LIMITS"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_LIMITS_MASK", "TMC4671_PID_TORQUE_FLUX_LIMITS_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_LIMITS_SHIFT", "TMC4671_PID_TORQUE_FLUX_LIMITS_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_OFFSET", "TMC4671_PID_TORQUE_FLUX_OFFSET"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_TARGET", "TMC4671_PID_TORQUE_FLUX_TARGET"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS", "TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS_MASK", "TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS_SHIFT", "TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_I_MASK", "TMC4671_PID_TORQUE_I_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_I_SHIFT", "TMC4671_PID_TORQUE_I_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_OFFSET_MASK", "TMC4671_PID_TORQUE_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_OFFSET_SHIFT", "TMC4671_PID_TORQUE_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_P_MASK", "TMC4671_PID_TORQUE_P_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_P_SHIFT", "TMC4671_PID_TORQUE_P_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_P_TORQUE_I", "TMC4671_PID_TORQUE_P_TORQUE_I"], [0, 0, 1, "c.TMC4671_PID_TORQUE_TARGET_DIV256_MASK", "TMC4671_PID_TORQUE_TARGET_DIV256_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_TARGET_DIV256_SHIFT", "TMC4671_PID_TORQUE_TARGET_DIV256_SHIFT"], [0, 0, 1, "c.TMC4671_PID_TORQUE_TARGET_MASK", "TMC4671_PID_TORQUE_TARGET_MASK"], [0, 0, 1, "c.TMC4671_PID_TORQUE_TARGET_SHIFT", "TMC4671_PID_TORQUE_TARGET_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ACTUAL", "TMC4671_PID_VELOCITY_ACTUAL"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ACTUAL_DIV256_MASK", "TMC4671_PID_VELOCITY_ACTUAL_DIV256_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ACTUAL_DIV256_SHIFT", "TMC4671_PID_VELOCITY_ACTUAL_DIV256_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ACTUAL_LSB_MASK", "TMC4671_PID_VELOCITY_ACTUAL_LSB_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ACTUAL_LSB_SHIFT", "TMC4671_PID_VELOCITY_ACTUAL_LSB_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ACTUAL_MASK", "TMC4671_PID_VELOCITY_ACTUAL_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ACTUAL_SHIFT", "TMC4671_PID_VELOCITY_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ERROR_MASK", "TMC4671_PID_VELOCITY_ERROR_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ERROR_SHIFT", "TMC4671_PID_VELOCITY_ERROR_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ERROR_SUM_MASK", "TMC4671_PID_VELOCITY_ERROR_SUM_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_ERROR_SUM_SHIFT", "TMC4671_PID_VELOCITY_ERROR_SUM_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_I_MASK", "TMC4671_PID_VELOCITY_I_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_I_SHIFT", "TMC4671_PID_VELOCITY_I_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_LIMIT", "TMC4671_PID_VELOCITY_LIMIT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_LIMIT_MASK", "TMC4671_PID_VELOCITY_LIMIT_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_LIMIT_SHIFT", "TMC4671_PID_VELOCITY_LIMIT_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_OFFSET", "TMC4671_PID_VELOCITY_OFFSET"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_OFFSET_MASK", "TMC4671_PID_VELOCITY_OFFSET_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_OFFSET_SHIFT", "TMC4671_PID_VELOCITY_OFFSET_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_P_MASK", "TMC4671_PID_VELOCITY_P_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_P_SHIFT", "TMC4671_PID_VELOCITY_P_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_P_VELOCITY_I", "TMC4671_PID_VELOCITY_P_VELOCITY_I"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_TARGET", "TMC4671_PID_VELOCITY_TARGET"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_TARGET_DIV256_MASK", "TMC4671_PID_VELOCITY_TARGET_DIV256_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_TARGET_DIV256_SHIFT", "TMC4671_PID_VELOCITY_TARGET_DIV256_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_TARGET_LSB_MASK", "TMC4671_PID_VELOCITY_TARGET_LSB_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_TARGET_LSB_SHIFT", "TMC4671_PID_VELOCITY_TARGET_LSB_SHIFT"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_TARGET_MASK", "TMC4671_PID_VELOCITY_TARGET_MASK"], [0, 0, 1, "c.TMC4671_PID_VELOCITY_TARGET_SHIFT", "TMC4671_PID_VELOCITY_TARGET_SHIFT"], [0, 0, 1, "c.TMC4671_POSITION_EXT", "TMC4671_POSITION_EXT"], [0, 0, 1, "c.TMC4671_POSITION_EXT_MASK", "TMC4671_POSITION_EXT_MASK"], [0, 0, 1, "c.TMC4671_POSITION_EXT_SHIFT", "TMC4671_POSITION_EXT_SHIFT"], [0, 0, 1, "c.TMC4671_POSITION_PHI_A_AENC", "TMC4671_POSITION_PHI_A_AENC"], [0, 0, 1, "c.TMC4671_POSITION_PHI_E_ABN", "TMC4671_POSITION_PHI_E_ABN"], [0, 0, 1, "c.TMC4671_POSITION_PHI_E_AENC", "TMC4671_POSITION_PHI_E_AENC"], [0, 0, 1, "c.TMC4671_POSITION_PHI_E_EXT", "TMC4671_POSITION_PHI_E_EXT"], [0, 0, 1, "c.TMC4671_POSITION_PHI_E_HAL", "TMC4671_POSITION_PHI_E_HAL"], [0, 0, 1, "c.TMC4671_POSITION_PHI_E_OPENLOOP", "TMC4671_POSITION_PHI_E_OPENLOOP"], [0, 0, 1, "c.TMC4671_POSITION_PHI_E_SELECTION", "TMC4671_POSITION_PHI_E_SELECTION"], [0, 0, 1, "c.TMC4671_POSITION_PHI_M_ABN", "TMC4671_POSITION_PHI_M_ABN"], [0, 0, 1, "c.TMC4671_POSITION_PHI_M_ABN_2", "TMC4671_POSITION_PHI_M_ABN_2"], [0, 0, 1, "c.TMC4671_POSITION_PHI_M_AENC", "TMC4671_POSITION_PHI_M_AENC"], [0, 0, 1, "c.TMC4671_POSITION_PHI_M_HAL", "TMC4671_POSITION_PHI_M_HAL"], [0, 0, 1, "c.TMC4671_POSITION_SELECTION", "TMC4671_POSITION_SELECTION"], [0, 0, 1, "c.TMC4671_POSITION_SELECTION_MASK", "TMC4671_POSITION_SELECTION_MASK"], [0, 0, 1, "c.TMC4671_POSITION_SELECTION_SHIFT", "TMC4671_POSITION_SELECTION_SHIFT"], [0, 0, 1, "c.TMC4671_PRBS_AMPLITUDE_MASK", "TMC4671_PRBS_AMPLITUDE_MASK"], [0, 0, 1, "c.TMC4671_PRBS_AMPLITUDE_SHIFT", "TMC4671_PRBS_AMPLITUDE_SHIFT"], [0, 0, 1, "c.TMC4671_PRBS_DOWN_SAMPLING_RATIO_MASK", "TMC4671_PRBS_DOWN_SAMPLING_RATIO_MASK"], [0, 0, 1, "c.TMC4671_PRBS_DOWN_SAMPLING_RATIO_SHIFT", "TMC4671_PRBS_DOWN_SAMPLING_RATIO_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_BBM_H_BBM_L", "TMC4671_PWM_BBM_H_BBM_L"], [0, 0, 1, "c.TMC4671_PWM_BBM_H_MASK", "TMC4671_PWM_BBM_H_MASK"], [0, 0, 1, "c.TMC4671_PWM_BBM_H_SHIFT", "TMC4671_PWM_BBM_H_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_BBM_L_MASK", "TMC4671_PWM_BBM_L_MASK"], [0, 0, 1, "c.TMC4671_PWM_BBM_L_SHIFT", "TMC4671_PWM_BBM_L_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_CHOP_MASK", "TMC4671_PWM_CHOP_MASK"], [0, 0, 1, "c.TMC4671_PWM_CHOP_SHIFT", "TMC4671_PWM_CHOP_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_IDLE_H_RAW_MASK", "TMC4671_PWM_IDLE_H_RAW_MASK"], [0, 0, 1, "c.TMC4671_PWM_IDLE_H_RAW_SHIFT", "TMC4671_PWM_IDLE_H_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_IDLE_L_RAW_MASK", "TMC4671_PWM_IDLE_L_RAW_MASK"], [0, 0, 1, "c.TMC4671_PWM_IDLE_L_RAW_SHIFT", "TMC4671_PWM_IDLE_L_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_IN_RAW_MASK", "TMC4671_PWM_IN_RAW_MASK"], [0, 0, 1, "c.TMC4671_PWM_IN_RAW_SHIFT", "TMC4671_PWM_IN_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_MAXCNT", "TMC4671_PWM_MAXCNT"], [0, 0, 1, "c.TMC4671_PWM_MAXCNT_MASK", "TMC4671_PWM_MAXCNT_MASK"], [0, 0, 1, "c.TMC4671_PWM_MAXCNT_SHIFT", "TMC4671_PWM_MAXCNT_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES", "TMC4671_PWM_POLARITIES"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_0_MASK", "TMC4671_PWM_POLARITIES_0_MASK"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_0_SHIFT", "TMC4671_PWM_POLARITIES_0_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_1_MASK", "TMC4671_PWM_POLARITIES_1_MASK"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_1_SHIFT", "TMC4671_PWM_POLARITIES_1_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_2_MASK", "TMC4671_PWM_POLARITIES_2_MASK"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_2_SHIFT", "TMC4671_PWM_POLARITIES_2_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_3_MASK", "TMC4671_PWM_POLARITIES_3_MASK"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_3_SHIFT", "TMC4671_PWM_POLARITIES_3_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_4_MASK", "TMC4671_PWM_POLARITIES_4_MASK"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_4_SHIFT", "TMC4671_PWM_POLARITIES_4_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_5_MASK", "TMC4671_PWM_POLARITIES_5_MASK"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_5_SHIFT", "TMC4671_PWM_POLARITIES_5_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_6_MASK", "TMC4671_PWM_POLARITIES_6_MASK"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_6_SHIFT", "TMC4671_PWM_POLARITIES_6_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_7_MASK", "TMC4671_PWM_POLARITIES_7_MASK"], [0, 0, 1, "c.TMC4671_PWM_POLARITIES_7_SHIFT", "TMC4671_PWM_POLARITIES_7_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_SV_CHOP", "TMC4671_PWM_SV_CHOP"], [0, 0, 1, "c.TMC4671_PWM_SV_MASK", "TMC4671_PWM_SV_MASK"], [0, 0, 1, "c.TMC4671_PWM_SV_SHIFT", "TMC4671_PWM_SV_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_UX_MASK", "TMC4671_PWM_UX_MASK"], [0, 0, 1, "c.TMC4671_PWM_UX_SHIFT", "TMC4671_PWM_UX_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_V_MASK", "TMC4671_PWM_V_MASK"], [0, 0, 1, "c.TMC4671_PWM_V_SHIFT", "TMC4671_PWM_V_SHIFT"], [0, 0, 1, "c.TMC4671_PWM_WY_MASK", "TMC4671_PWM_WY_MASK"], [0, 0, 1, "c.TMC4671_PWM_WY_SHIFT", "TMC4671_PWM_WY_SHIFT"], [0, 0, 1, "c.TMC4671_REF_SWITCH_CONFIG_MASK", "TMC4671_REF_SWITCH_CONFIG_MASK"], [0, 0, 1, "c.TMC4671_REF_SWITCH_CONFIG_SHIFT", "TMC4671_REF_SWITCH_CONFIG_SHIFT"], [0, 0, 1, "c.TMC4671_REF_SWITCH_STATUS_MASK", "TMC4671_REF_SWITCH_STATUS_MASK"], [0, 0, 1, "c.TMC4671_REF_SWITCH_STATUS_SHIFT", "TMC4671_REF_SWITCH_STATUS_SHIFT"], [0, 0, 1, "c.TMC4671_REF_SW_H_RAW_MASK", "TMC4671_REF_SW_H_RAW_MASK"], [0, 0, 1, "c.TMC4671_REF_SW_H_RAW_SHIFT", "TMC4671_REF_SW_H_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_REF_SW_L_RAW_MASK", "TMC4671_REF_SW_L_RAW_MASK"], [0, 0, 1, "c.TMC4671_REF_SW_L_RAW_SHIFT", "TMC4671_REF_SW_L_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_REF_SW_R_RAW_MASK", "TMC4671_REF_SW_R_RAW_MASK"], [0, 0, 1, "c.TMC4671_REF_SW_R_RAW_SHIFT", "TMC4671_REF_SW_R_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_RIGHT_POSITION_MASK", "TMC4671_RIGHT_POSITION_MASK"], [0, 0, 1, "c.TMC4671_RIGHT_POSITION_SHIFT", "TMC4671_RIGHT_POSITION_SHIFT"], [0, 0, 1, "c.TMC4671_SEL_NCLK_MCLK_I_A_MASK", "TMC4671_SEL_NCLK_MCLK_I_A_MASK"], [0, 0, 1, "c.TMC4671_SEL_NCLK_MCLK_I_A_SHIFT", "TMC4671_SEL_NCLK_MCLK_I_A_SHIFT"], [0, 0, 1, "c.TMC4671_SEL_NCLK_MCLK_I_B_MASK", "TMC4671_SEL_NCLK_MCLK_I_B_MASK"], [0, 0, 1, "c.TMC4671_SEL_NCLK_MCLK_I_B_SHIFT", "TMC4671_SEL_NCLK_MCLK_I_B_SHIFT"], [0, 0, 1, "c.TMC4671_SINGLE_PHASE_DC", "TMC4671_SINGLE_PHASE_DC"], [0, 0, 1, "c.TMC4671_SI_BUILD_MASK", "TMC4671_SI_BUILD_MASK"], [0, 0, 1, "c.TMC4671_SI_BUILD_SHIFT", "TMC4671_SI_BUILD_SHIFT"], [0, 0, 1, "c.TMC4671_SI_DATE_MASK", "TMC4671_SI_DATE_MASK"], [0, 0, 1, "c.TMC4671_SI_DATE_SHIFT", "TMC4671_SI_DATE_SHIFT"], [0, 0, 1, "c.TMC4671_SI_TIME_MASK", "TMC4671_SI_TIME_MASK"], [0, 0, 1, "c.TMC4671_SI_TIME_SHIFT", "TMC4671_SI_TIME_SHIFT"], [0, 0, 1, "c.TMC4671_SI_TYPE_MASK", "TMC4671_SI_TYPE_MASK"], [0, 0, 1, "c.TMC4671_SI_TYPE_SHIFT", "TMC4671_SI_TYPE_SHIFT"], [0, 0, 1, "c.TMC4671_SI_VARIANT_MASK", "TMC4671_SI_VARIANT_MASK"], [0, 0, 1, "c.TMC4671_SI_VARIANT_SHIFT", "TMC4671_SI_VARIANT_SHIFT"], [0, 0, 1, "c.TMC4671_SI_VERSION_MASK", "TMC4671_SI_VERSION_MASK"], [0, 0, 1, "c.TMC4671_SI_VERSION_SHIFT", "TMC4671_SI_VERSION_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS", "TMC4671_STATUS_FLAGS"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_0_MASK", "TMC4671_STATUS_FLAGS_0_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_0_SHIFT", "TMC4671_STATUS_FLAGS_0_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_10_MASK", "TMC4671_STATUS_FLAGS_10_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_10_SHIFT", "TMC4671_STATUS_FLAGS_10_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_11_MASK", "TMC4671_STATUS_FLAGS_11_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_11_SHIFT", "TMC4671_STATUS_FLAGS_11_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_12_MASK", "TMC4671_STATUS_FLAGS_12_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_12_SHIFT", "TMC4671_STATUS_FLAGS_12_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_13_MASK", "TMC4671_STATUS_FLAGS_13_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_13_SHIFT", "TMC4671_STATUS_FLAGS_13_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_14_MASK", "TMC4671_STATUS_FLAGS_14_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_14_SHIFT", "TMC4671_STATUS_FLAGS_14_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_15_MASK", "TMC4671_STATUS_FLAGS_15_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_15_SHIFT", "TMC4671_STATUS_FLAGS_15_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_16_MASK", "TMC4671_STATUS_FLAGS_16_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_16_SHIFT", "TMC4671_STATUS_FLAGS_16_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_17_MASK", "TMC4671_STATUS_FLAGS_17_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_17_SHIFT", "TMC4671_STATUS_FLAGS_17_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_18_MASK", "TMC4671_STATUS_FLAGS_18_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_18_SHIFT", "TMC4671_STATUS_FLAGS_18_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_19_MASK", "TMC4671_STATUS_FLAGS_19_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_19_SHIFT", "TMC4671_STATUS_FLAGS_19_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_1_MASK", "TMC4671_STATUS_FLAGS_1_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_1_SHIFT", "TMC4671_STATUS_FLAGS_1_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_20_MASK", "TMC4671_STATUS_FLAGS_20_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_20_SHIFT", "TMC4671_STATUS_FLAGS_20_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_21_MASK", "TMC4671_STATUS_FLAGS_21_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_21_SHIFT", "TMC4671_STATUS_FLAGS_21_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_22_MASK", "TMC4671_STATUS_FLAGS_22_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_22_SHIFT", "TMC4671_STATUS_FLAGS_22_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_23_MASK", "TMC4671_STATUS_FLAGS_23_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_23_SHIFT", "TMC4671_STATUS_FLAGS_23_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_24_MASK", "TMC4671_STATUS_FLAGS_24_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_24_SHIFT", "TMC4671_STATUS_FLAGS_24_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_25_MASK", "TMC4671_STATUS_FLAGS_25_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_25_SHIFT", "TMC4671_STATUS_FLAGS_25_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_26_MASK", "TMC4671_STATUS_FLAGS_26_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_26_SHIFT", "TMC4671_STATUS_FLAGS_26_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_27_MASK", "TMC4671_STATUS_FLAGS_27_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_27_SHIFT", "TMC4671_STATUS_FLAGS_27_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_28_MASK", "TMC4671_STATUS_FLAGS_28_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_28_SHIFT", "TMC4671_STATUS_FLAGS_28_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_29_MASK", "TMC4671_STATUS_FLAGS_29_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_29_SHIFT", "TMC4671_STATUS_FLAGS_29_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_2_MASK", "TMC4671_STATUS_FLAGS_2_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_2_SHIFT", "TMC4671_STATUS_FLAGS_2_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_30_MASK", "TMC4671_STATUS_FLAGS_30_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_30_SHIFT", "TMC4671_STATUS_FLAGS_30_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_31_MASK", "TMC4671_STATUS_FLAGS_31_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_31_SHIFT", "TMC4671_STATUS_FLAGS_31_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_3_MASK", "TMC4671_STATUS_FLAGS_3_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_3_SHIFT", "TMC4671_STATUS_FLAGS_3_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_4_MASK", "TMC4671_STATUS_FLAGS_4_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_4_SHIFT", "TMC4671_STATUS_FLAGS_4_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_5_MASK", "TMC4671_STATUS_FLAGS_5_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_5_SHIFT", "TMC4671_STATUS_FLAGS_5_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_6_MASK", "TMC4671_STATUS_FLAGS_6_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_6_SHIFT", "TMC4671_STATUS_FLAGS_6_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_7_MASK", "TMC4671_STATUS_FLAGS_7_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_7_SHIFT", "TMC4671_STATUS_FLAGS_7_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_8_MASK", "TMC4671_STATUS_FLAGS_8_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_8_SHIFT", "TMC4671_STATUS_FLAGS_8_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_9_MASK", "TMC4671_STATUS_FLAGS_9_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_9_SHIFT", "TMC4671_STATUS_FLAGS_9_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_REF_MASK", "TMC4671_STATUS_FLAGS_REF_MASK"], [0, 0, 1, "c.TMC4671_STATUS_FLAGS_REF_SHIFT", "TMC4671_STATUS_FLAGS_REF_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_MASK", "TMC4671_STATUS_MASK"], [0, 0, 1, "c.TMC4671_STATUS_PARAM_0_MASK", "TMC4671_STATUS_PARAM_0_MASK"], [0, 0, 1, "c.TMC4671_STATUS_PARAM_0_SHIFT", "TMC4671_STATUS_PARAM_0_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_PARAM_1_MASK", "TMC4671_STATUS_PARAM_1_MASK"], [0, 0, 1, "c.TMC4671_STATUS_PARAM_1_SHIFT", "TMC4671_STATUS_PARAM_1_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_PARAM_2_MASK", "TMC4671_STATUS_PARAM_2_MASK"], [0, 0, 1, "c.TMC4671_STATUS_PARAM_2_SHIFT", "TMC4671_STATUS_PARAM_2_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_PARAM_3_MASK", "TMC4671_STATUS_PARAM_3_MASK"], [0, 0, 1, "c.TMC4671_STATUS_PARAM_3_SHIFT", "TMC4671_STATUS_PARAM_3_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_REG_0_MASK", "TMC4671_STATUS_REG_0_MASK"], [0, 0, 1, "c.TMC4671_STATUS_REG_0_SHIFT", "TMC4671_STATUS_REG_0_SHIFT"], [0, 0, 1, "c.TMC4671_STATUS_REG_1_MASK", "TMC4671_STATUS_REG_1_MASK"], [0, 0, 1, "c.TMC4671_STATUS_REG_1_SHIFT", "TMC4671_STATUS_REG_1_SHIFT"], [0, 0, 1, "c.TMC4671_STEP_WIDTH", "TMC4671_STEP_WIDTH"], [0, 0, 1, "c.TMC4671_STEP_WIDTH_MASK", "TMC4671_STEP_WIDTH_MASK"], [0, 0, 1, "c.TMC4671_STEP_WIDTH_SHIFT", "TMC4671_STEP_WIDTH_SHIFT"], [0, 0, 1, "c.TMC4671_STP_OF_DIRSTP_RAW_MASK", "TMC4671_STP_OF_DIRSTP_RAW_MASK"], [0, 0, 1, "c.TMC4671_STP_OF_DIRSTP_RAW_SHIFT", "TMC4671_STP_OF_DIRSTP_RAW_SHIFT"], [0, 0, 1, "c.TMC4671_THREE_PHASE_BLDC", "TMC4671_THREE_PHASE_BLDC"], [0, 0, 1, "c.TMC4671_TWO_PHASE_STEPPER", "TMC4671_TWO_PHASE_STEPPER"], [0, 0, 1, "c.TMC4671_UART_ADDRS", "TMC4671_UART_ADDRS"], [0, 0, 1, "c.TMC4671_UART_BPS", "TMC4671_UART_BPS"], [0, 0, 1, "c.TMC4671_UART_BPS_MASK", "TMC4671_UART_BPS_MASK"], [0, 0, 1, "c.TMC4671_UART_BPS_SHIFT", "TMC4671_UART_BPS_SHIFT"], [0, 0, 1, "c.TMC4671_UD_EXT_MASK", "TMC4671_UD_EXT_MASK"], [0, 0, 1, "c.TMC4671_UD_EXT_SHIFT", "TMC4671_UD_EXT_SHIFT"], [0, 0, 1, "c.TMC4671_UQ_EXT_MASK", "TMC4671_UQ_EXT_MASK"], [0, 0, 1, "c.TMC4671_UQ_EXT_SHIFT", "TMC4671_UQ_EXT_SHIFT"], [0, 0, 1, "c.TMC4671_UQ_UD_EXT", "TMC4671_UQ_UD_EXT"], [0, 0, 1, "c.TMC4671_USE_ABN_AS_N_MASK", "TMC4671_USE_ABN_AS_N_MASK"], [0, 0, 1, "c.TMC4671_USE_ABN_AS_N_MASK", "TMC4671_USE_ABN_AS_N_MASK"], [0, 0, 1, "c.TMC4671_USE_ABN_AS_N_SHIFT", "TMC4671_USE_ABN_AS_N_SHIFT"], [0, 0, 1, "c.TMC4671_USE_ABN_AS_N_SHIFT", "TMC4671_USE_ABN_AS_N_SHIFT"], [0, 0, 1, "c.TMC4671_VELOCITY_METER_PPTM_MIN_POS_DEV_MASK", "TMC4671_VELOCITY_METER_PPTM_MIN_POS_DEV_MASK"], [0, 0, 1, "c.TMC4671_VELOCITY_METER_PPTM_MIN_POS_DEV_SHIFT", "TMC4671_VELOCITY_METER_PPTM_MIN_POS_DEV_SHIFT"], [0, 0, 1, "c.TMC4671_VELOCITY_METER_SELECTION_MASK", "TMC4671_VELOCITY_METER_SELECTION_MASK"], [0, 0, 1, "c.TMC4671_VELOCITY_METER_SELECTION_SHIFT", "TMC4671_VELOCITY_METER_SELECTION_SHIFT"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_A_AENC", "TMC4671_VELOCITY_PHI_A_AENC"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_E_ABN", "TMC4671_VELOCITY_PHI_E_ABN"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_E_AENC", "TMC4671_VELOCITY_PHI_E_AENC"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_E_EXT", "TMC4671_VELOCITY_PHI_E_EXT"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_E_HAL", "TMC4671_VELOCITY_PHI_E_HAL"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_E_OPENLOOP", "TMC4671_VELOCITY_PHI_E_OPENLOOP"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_E_SELECTION", "TMC4671_VELOCITY_PHI_E_SELECTION"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_M_ABN", "TMC4671_VELOCITY_PHI_M_ABN"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_M_ABN_2", "TMC4671_VELOCITY_PHI_M_ABN_2"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_M_AENC", "TMC4671_VELOCITY_PHI_M_AENC"], [0, 0, 1, "c.TMC4671_VELOCITY_PHI_M_HAL", "TMC4671_VELOCITY_PHI_M_HAL"], [0, 0, 1, "c.TMC4671_VELOCITY_SELECTION", "TMC4671_VELOCITY_SELECTION"], [0, 0, 1, "c.TMC4671_VELOCITY_SELECTION_MASK", "TMC4671_VELOCITY_SELECTION_MASK"], [0, 0, 1, "c.TMC4671_VELOCITY_SELECTION_SHIFT", "TMC4671_VELOCITY_SELECTION_SHIFT"], [0, 0, 1, "c.TMC4671_WARNING_FIELDS", "TMC4671_WARNING_FIELDS"], [0, 0, 1, "c.TMC4671_WARNING_MASK_MASK", "TMC4671_WARNING_MASK_MASK"], [0, 0, 1, "c.TMC4671_WATCHDOG_CFG", "TMC4671_WATCHDOG_CFG"], [0, 0, 1, "c.TMC4671_WATCHDOG_CFG_MASK", "TMC4671_WATCHDOG_CFG_MASK"], [0, 0, 1, "c.TMC4671_WATCHDOG_CFG_SHIFT", "TMC4671_WATCHDOG_CFG_SHIFT"], [0, 0, 1, "c.TMC4671__OUTPUTS_RAW_5_SHIFT", "TMC4671__OUTPUTS_RAW_5_SHIFT"], [0, 0, 1, "c.TMC4671_dsADC_MCFG_B_MCFG_A", "TMC4671_dsADC_MCFG_B_MCFG_A"], [0, 0, 1, "c.TMC4671_dsADC_MCLK_A", "TMC4671_dsADC_MCLK_A"], [0, 0, 1, "c.TMC4671_dsADC_MCLK_B", "TMC4671_dsADC_MCLK_B"], [0, 0, 1, "c.TMC4671_dsADC_MDEC_B_MDEC_A", "TMC4671_dsADC_MDEC_B_MDEC_A"], [0, 0, 1, "c.TMC5031_A1", "TMC5031_A1"], [0, 0, 1, "c.TMC5031_A1_MASK", "TMC5031_A1_MASK"], [0, 0, 1, "c.TMC5031_A1_MASK", "TMC5031_A1_MASK"], [0, 0, 1, "c.TMC5031_A1_SHIFT", "TMC5031_A1_SHIFT"], [0, 0, 1, "c.TMC5031_A1_SHIFT", "TMC5031_A1_SHIFT"], [0, 0, 1, "c.TMC5031_ADDRESS_MASK", "TMC5031_ADDRESS_MASK"], [0, 0, 1, "c.TMC5031_AMAX", "TMC5031_AMAX"], [0, 0, 1, "c.TMC5031_AMAX_MASK", "TMC5031_AMAX_MASK"], [0, 0, 1, "c.TMC5031_AMAX_MASK", "TMC5031_AMAX_MASK"], [0, 0, 1, "c.TMC5031_AMAX_SHIFT", "TMC5031_AMAX_SHIFT"], [0, 0, 1, "c.TMC5031_AMAX_SHIFT", "TMC5031_AMAX_SHIFT"], [0, 0, 1, "c.TMC5031_CHM_MASK", "TMC5031_CHM_MASK"], [0, 0, 1, "c.TMC5031_CHM_MASK", "TMC5031_CHM_MASK"], [0, 0, 1, "c.TMC5031_CHM_MASK", "TMC5031_CHM_MASK"], [0, 0, 1, "c.TMC5031_CHM_MASK", "TMC5031_CHM_MASK"], [0, 0, 1, "c.TMC5031_CHM_MASK", "TMC5031_CHM_MASK"], [0, 0, 1, "c.TMC5031_CHM_MASK", "TMC5031_CHM_MASK"], [0, 0, 1, "c.TMC5031_CHM_SHIFT", "TMC5031_CHM_SHIFT"], [0, 0, 1, "c.TMC5031_CHM_SHIFT", "TMC5031_CHM_SHIFT"], [0, 0, 1, "c.TMC5031_CHM_SHIFT", "TMC5031_CHM_SHIFT"], [0, 0, 1, "c.TMC5031_CHM_SHIFT", "TMC5031_CHM_SHIFT"], [0, 0, 1, "c.TMC5031_CHM_SHIFT", "TMC5031_CHM_SHIFT"], [0, 0, 1, "c.TMC5031_CHM_SHIFT", "TMC5031_CHM_SHIFT"], [0, 0, 1, "c.TMC5031_CHOPCONF", "TMC5031_CHOPCONF"], [0, 0, 1, "c.TMC5031_COOLCONF", "TMC5031_COOLCONF"], [0, 0, 1, "c.TMC5031_CS_ACTUAL_MASK", "TMC5031_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5031_CS_ACTUAL_MASK", "TMC5031_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5031_CS_ACTUAL_SHIFT", "TMC5031_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5031_CS_ACTUAL_SHIFT", "TMC5031_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5031_CUR_A_MASK", "TMC5031_CUR_A_MASK"], [0, 0, 1, "c.TMC5031_CUR_A_MASK", "TMC5031_CUR_A_MASK"], [0, 0, 1, "c.TMC5031_CUR_A_SHIFT", "TMC5031_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5031_CUR_A_SHIFT", "TMC5031_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5031_CUR_B_MASK", "TMC5031_CUR_B_MASK"], [0, 0, 1, "c.TMC5031_CUR_B_MASK", "TMC5031_CUR_B_MASK"], [0, 0, 1, "c.TMC5031_CUR_B_SHIFT", "TMC5031_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5031_CUR_B_SHIFT", "TMC5031_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5031_D1", "TMC5031_D1"], [0, 0, 1, "c.TMC5031_D1_MASK", "TMC5031_D1_MASK"], [0, 0, 1, "c.TMC5031_D1_MASK", "TMC5031_D1_MASK"], [0, 0, 1, "c.TMC5031_D1_SHIFT", "TMC5031_D1_SHIFT"], [0, 0, 1, "c.TMC5031_D1_SHIFT", "TMC5031_D1_SHIFT"], [0, 0, 1, "c.TMC5031_DCCTRL", "TMC5031_DCCTRL"], [0, 0, 1, "c.TMC5031_DISFDCC_MASK", "TMC5031_DISFDCC_MASK"], [0, 0, 1, "c.TMC5031_DISFDCC_MASK", "TMC5031_DISFDCC_MASK"], [0, 0, 1, "c.TMC5031_DISFDCC_MASK", "TMC5031_DISFDCC_MASK"], [0, 0, 1, "c.TMC5031_DISFDCC_MASK", "TMC5031_DISFDCC_MASK"], [0, 0, 1, "c.TMC5031_DISFDCC_SHIFT", "TMC5031_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5031_DISFDCC_SHIFT", "TMC5031_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5031_DISFDCC_SHIFT", "TMC5031_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5031_DISFDCC_SHIFT", "TMC5031_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5031_DISS2G_MASK", "TMC5031_DISS2G_MASK"], [0, 0, 1, "c.TMC5031_DISS2G_MASK", "TMC5031_DISS2G_MASK"], [0, 0, 1, "c.TMC5031_DISS2G_MASK", "TMC5031_DISS2G_MASK"], [0, 0, 1, "c.TMC5031_DISS2G_MASK", "TMC5031_DISS2G_MASK"], [0, 0, 1, "c.TMC5031_DISS2G_MASK", "TMC5031_DISS2G_MASK"], [0, 0, 1, "c.TMC5031_DISS2G_MASK", "TMC5031_DISS2G_MASK"], [0, 0, 1, "c.TMC5031_DISS2G_SHIFT", "TMC5031_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5031_DISS2G_SHIFT", "TMC5031_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5031_DISS2G_SHIFT", "TMC5031_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5031_DISS2G_SHIFT", "TMC5031_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5031_DISS2G_SHIFT", "TMC5031_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5031_DISS2G_SHIFT", "TMC5031_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5031_DMAX", "TMC5031_DMAX"], [0, 0, 1, "c.TMC5031_DMAX_MASK", "TMC5031_DMAX_MASK"], [0, 0, 1, "c.TMC5031_DMAX_MASK", "TMC5031_DMAX_MASK"], [0, 0, 1, "c.TMC5031_DMAX_SHIFT", "TMC5031_DMAX_SHIFT"], [0, 0, 1, "c.TMC5031_DMAX_SHIFT", "TMC5031_DMAX_SHIFT"], [0, 0, 1, "c.TMC5031_DRVSTATUS", "TMC5031_DRVSTATUS"], [0, 0, 1, "c.TMC5031_DRV_ENN_MASK", "TMC5031_DRV_ENN_MASK"], [0, 0, 1, "c.TMC5031_DRV_ENN_SHIFT", "TMC5031_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC5031_DRV_ERR1_MASK", "TMC5031_DRV_ERR1_MASK"], [0, 0, 1, "c.TMC5031_DRV_ERR1_SHIFT", "TMC5031_DRV_ERR1_SHIFT"], [0, 0, 1, "c.TMC5031_ENCMODE", "TMC5031_ENCMODE"], [0, 0, 1, "c.TMC5031_ENC_CONST", "TMC5031_ENC_CONST"], [0, 0, 1, "c.TMC5031_ENC_LATCH", "TMC5031_ENC_LATCH"], [0, 0, 1, "c.TMC5031_ENC_STATUS", "TMC5031_ENC_STATUS"], [0, 0, 1, "c.TMC5031_EN_SOFTSTOP_MASK", "TMC5031_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5031_EN_SOFTSTOP_MASK", "TMC5031_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5031_EN_SOFTSTOP_SHIFT", "TMC5031_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5031_EN_SOFTSTOP_SHIFT", "TMC5031_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5031_EVENT_POS_REACHED_MASK", "TMC5031_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5031_EVENT_POS_REACHED_MASK", "TMC5031_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5031_EVENT_POS_REACHED_SHIFT", "TMC5031_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5031_EVENT_POS_REACHED_SHIFT", "TMC5031_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5031_EVENT_STOP_L_MASK", "TMC5031_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5031_EVENT_STOP_L_MASK", "TMC5031_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5031_EVENT_STOP_L_SHIFT", "TMC5031_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5031_EVENT_STOP_L_SHIFT", "TMC5031_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5031_EVENT_STOP_R_MASK", "TMC5031_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5031_EVENT_STOP_R_MASK", "TMC5031_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5031_EVENT_STOP_R_SHIFT", "TMC5031_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5031_EVENT_STOP_R_SHIFT", "TMC5031_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5031_EVENT_STOP_SG_MASK", "TMC5031_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5031_EVENT_STOP_SG_MASK", "TMC5031_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5031_EVENT_STOP_SG_SHIFT", "TMC5031_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5031_EVENT_STOP_SG_SHIFT", "TMC5031_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5031_FIELD_READ", "TMC5031_FIELD_READ"], [0, 0, 1, "c.TMC5031_FIELD_UPDATE", "TMC5031_FIELD_UPDATE"], [0, 0, 1, "c.TMC5031_FIELD_WRITE", "TMC5031_FIELD_WRITE"], [0, 0, 1, "c.TMC5031_FSACTIVE_MASK", "TMC5031_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5031_FSACTIVE_MASK", "TMC5031_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5031_FSACTIVE_SHIFT", "TMC5031_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_FSACTIVE_SHIFT", "TMC5031_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_GCONF", "TMC5031_GCONF"], [0, 0, 1, "c.TMC5031_GSTAT", "TMC5031_GSTAT"], [0, 0, 1, "c.TMC5031_HEND_MASK", "TMC5031_HEND_MASK"], [0, 0, 1, "c.TMC5031_HEND_MASK", "TMC5031_HEND_MASK"], [0, 0, 1, "c.TMC5031_HEND_SHIFT", "TMC5031_HEND_SHIFT"], [0, 0, 1, "c.TMC5031_HEND_SHIFT", "TMC5031_HEND_SHIFT"], [0, 0, 1, "c.TMC5031_HSTRT_MASK", "TMC5031_HSTRT_MASK"], [0, 0, 1, "c.TMC5031_HSTRT_MASK", "TMC5031_HSTRT_MASK"], [0, 0, 1, "c.TMC5031_HSTRT_SHIFT", "TMC5031_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5031_HSTRT_SHIFT", "TMC5031_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5031_IFCNT", "TMC5031_IFCNT"], [0, 0, 1, "c.TMC5031_IHOLDDELAY_MASK", "TMC5031_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5031_IHOLDDELAY_MASK", "TMC5031_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5031_IHOLDDELAY_SHIFT", "TMC5031_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5031_IHOLDDELAY_SHIFT", "TMC5031_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5031_IHOLD_IRUN", "TMC5031_IHOLD_IRUN"], [0, 0, 1, "c.TMC5031_IHOLD_MASK", "TMC5031_IHOLD_MASK"], [0, 0, 1, "c.TMC5031_IHOLD_MASK", "TMC5031_IHOLD_MASK"], [0, 0, 1, "c.TMC5031_IHOLD_SHIFT", "TMC5031_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5031_IHOLD_SHIFT", "TMC5031_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5031_INP_OUT", "TMC5031_INP_OUT"], [0, 0, 1, "c.TMC5031_IRUN_MASK", "TMC5031_IRUN_MASK"], [0, 0, 1, "c.TMC5031_IRUN_MASK", "TMC5031_IRUN_MASK"], [0, 0, 1, "c.TMC5031_IRUN_SHIFT", "TMC5031_IRUN_SHIFT"], [0, 0, 1, "c.TMC5031_IRUN_SHIFT", "TMC5031_IRUN_SHIFT"], [0, 0, 1, "c.TMC5031_LATCH_L_ACTIVE_MASK", "TMC5031_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5031_LATCH_L_ACTIVE_MASK", "TMC5031_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5031_LATCH_L_ACTIVE_SHIFT", "TMC5031_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_LATCH_L_ACTIVE_SHIFT", "TMC5031_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_LATCH_L_INACTIVE_MASK", "TMC5031_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5031_LATCH_L_INACTIVE_MASK", "TMC5031_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5031_LATCH_L_INACTIVE_SHIFT", "TMC5031_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_LATCH_L_INACTIVE_SHIFT", "TMC5031_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_LATCH_R_ACTIVE_MASK", "TMC5031_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5031_LATCH_R_ACTIVE_MASK", "TMC5031_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5031_LATCH_R_ACTIVE_SHIFT", "TMC5031_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_LATCH_R_ACTIVE_SHIFT", "TMC5031_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_LATCH_R_INACTIVE_MASK", "TMC5031_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5031_LATCH_R_INACTIVE_MASK", "TMC5031_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5031_LATCH_R_INACTIVE_SHIFT", "TMC5031_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_LATCH_R_INACTIVE_SHIFT", "TMC5031_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_LOCK_GCONF_MASK", "TMC5031_LOCK_GCONF_MASK"], [0, 0, 1, "c.TMC5031_LOCK_GCONF_SHIFT", "TMC5031_LOCK_GCONF_SHIFT"], [0, 0, 1, "c.TMC5031_MAX_ACCELERATION", "TMC5031_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5031_MAX_VELOCITY", "TMC5031_MAX_VELOCITY"], [0, 0, 1, "c.TMC5031_MODE_HOLD", "TMC5031_MODE_HOLD"], [0, 0, 1, "c.TMC5031_MODE_POSITION", "TMC5031_MODE_POSITION"], [0, 0, 1, "c.TMC5031_MODE_VELNEG", "TMC5031_MODE_VELNEG"], [0, 0, 1, "c.TMC5031_MODE_VELPOS", "TMC5031_MODE_VELPOS"], [0, 0, 1, "c.TMC5031_MOTORS", "TMC5031_MOTORS"], [0, 0, 1, "c.TMC5031_MOTOR_ADDR", "TMC5031_MOTOR_ADDR"], [0, 0, 1, "c.TMC5031_MOTOR_ADDR_DRV", "TMC5031_MOTOR_ADDR_DRV"], [0, 0, 1, "c.TMC5031_MOTOR_ADDR_PWM", "TMC5031_MOTOR_ADDR_PWM"], [0, 0, 1, "c.TMC5031_MRES_MASK", "TMC5031_MRES_MASK"], [0, 0, 1, "c.TMC5031_MRES_MASK", "TMC5031_MRES_MASK"], [0, 0, 1, "c.TMC5031_MRES_MASK", "TMC5031_MRES_MASK"], [0, 0, 1, "c.TMC5031_MRES_MASK", "TMC5031_MRES_MASK"], [0, 0, 1, "c.TMC5031_MRES_MASK", "TMC5031_MRES_MASK"], [0, 0, 1, "c.TMC5031_MRES_SHIFT", "TMC5031_MRES_SHIFT"], [0, 0, 1, "c.TMC5031_MRES_SHIFT", "TMC5031_MRES_SHIFT"], [0, 0, 1, "c.TMC5031_MRES_SHIFT", "TMC5031_MRES_SHIFT"], [0, 0, 1, "c.TMC5031_MRES_SHIFT", "TMC5031_MRES_SHIFT"], [0, 0, 1, "c.TMC5031_MRES_SHIFT", "TMC5031_MRES_SHIFT"], [0, 0, 1, "c.TMC5031_MSCNT", "TMC5031_MSCNT"], [0, 0, 1, "c.TMC5031_MSCNT_MASK", "TMC5031_MSCNT_MASK"], [0, 0, 1, "c.TMC5031_MSCNT_MASK", "TMC5031_MSCNT_MASK"], [0, 0, 1, "c.TMC5031_MSCNT_SHIFT", "TMC5031_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5031_MSCNT_SHIFT", "TMC5031_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5031_MSCURACT", "TMC5031_MSCURACT"], [0, 0, 1, "c.TMC5031_MSLUT0", "TMC5031_MSLUT0"], [0, 0, 1, "c.TMC5031_MSLUT1", "TMC5031_MSLUT1"], [0, 0, 1, "c.TMC5031_MSLUT2", "TMC5031_MSLUT2"], [0, 0, 1, "c.TMC5031_MSLUT3", "TMC5031_MSLUT3"], [0, 0, 1, "c.TMC5031_MSLUT4", "TMC5031_MSLUT4"], [0, 0, 1, "c.TMC5031_MSLUT5", "TMC5031_MSLUT5"], [0, 0, 1, "c.TMC5031_MSLUT6", "TMC5031_MSLUT6"], [0, 0, 1, "c.TMC5031_MSLUT7", "TMC5031_MSLUT7"], [0, 0, 1, "c.TMC5031_MSLUTSEL", "TMC5031_MSLUTSEL"], [0, 0, 1, "c.TMC5031_MSLUTSTART", "TMC5031_MSLUTSTART"], [0, 0, 1, "c.TMC5031_OFFSET_MASK", "TMC5031_OFFSET_MASK"], [0, 0, 1, "c.TMC5031_OFFSET_MASK", "TMC5031_OFFSET_MASK"], [0, 0, 1, "c.TMC5031_OFFSET_MASK", "TMC5031_OFFSET_MASK"], [0, 0, 1, "c.TMC5031_OFFSET_MASK", "TMC5031_OFFSET_MASK"], [0, 0, 1, "c.TMC5031_OFFSET_SHIFT", "TMC5031_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5031_OFFSET_SHIFT", "TMC5031_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5031_OFFSET_SHIFT", "TMC5031_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5031_OFFSET_SHIFT", "TMC5031_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5031_OFS0_MASK", "TMC5031_OFS0_MASK"], [0, 0, 1, "c.TMC5031_OFS0_MASK", "TMC5031_OFS0_MASK"], [0, 0, 1, "c.TMC5031_OFS0_SHIFT", "TMC5031_OFS0_SHIFT"], [0, 0, 1, "c.TMC5031_OFS0_SHIFT", "TMC5031_OFS0_SHIFT"], [0, 0, 1, "c.TMC5031_OFS100_MASK", "TMC5031_OFS100_MASK"], [0, 0, 1, "c.TMC5031_OFS100_MASK", "TMC5031_OFS100_MASK"], [0, 0, 1, "c.TMC5031_OFS100_SHIFT", "TMC5031_OFS100_SHIFT"], [0, 0, 1, "c.TMC5031_OFS100_SHIFT", "TMC5031_OFS100_SHIFT"], [0, 0, 1, "c.TMC5031_OFS101_MASK", "TMC5031_OFS101_MASK"], [0, 0, 1, "c.TMC5031_OFS101_MASK", "TMC5031_OFS101_MASK"], [0, 0, 1, "c.TMC5031_OFS101_SHIFT", "TMC5031_OFS101_SHIFT"], [0, 0, 1, "c.TMC5031_OFS101_SHIFT", "TMC5031_OFS101_SHIFT"], [0, 0, 1, "c.TMC5031_OFS102_MASK", "TMC5031_OFS102_MASK"], [0, 0, 1, "c.TMC5031_OFS102_MASK", "TMC5031_OFS102_MASK"], [0, 0, 1, "c.TMC5031_OFS102_SHIFT", "TMC5031_OFS102_SHIFT"], [0, 0, 1, "c.TMC5031_OFS102_SHIFT", "TMC5031_OFS102_SHIFT"], [0, 0, 1, "c.TMC5031_OFS103_MASK", "TMC5031_OFS103_MASK"], [0, 0, 1, "c.TMC5031_OFS103_MASK", "TMC5031_OFS103_MASK"], [0, 0, 1, "c.TMC5031_OFS103_SHIFT", "TMC5031_OFS103_SHIFT"], [0, 0, 1, "c.TMC5031_OFS103_SHIFT", "TMC5031_OFS103_SHIFT"], [0, 0, 1, "c.TMC5031_OFS104_MASK", "TMC5031_OFS104_MASK"], [0, 0, 1, "c.TMC5031_OFS104_MASK", "TMC5031_OFS104_MASK"], [0, 0, 1, "c.TMC5031_OFS104_SHIFT", "TMC5031_OFS104_SHIFT"], [0, 0, 1, "c.TMC5031_OFS104_SHIFT", "TMC5031_OFS104_SHIFT"], [0, 0, 1, "c.TMC5031_OFS105_MASK", "TMC5031_OFS105_MASK"], [0, 0, 1, "c.TMC5031_OFS105_MASK", "TMC5031_OFS105_MASK"], [0, 0, 1, "c.TMC5031_OFS105_SHIFT", "TMC5031_OFS105_SHIFT"], [0, 0, 1, "c.TMC5031_OFS105_SHIFT", "TMC5031_OFS105_SHIFT"], [0, 0, 1, "c.TMC5031_OFS106_MASK", "TMC5031_OFS106_MASK"], [0, 0, 1, "c.TMC5031_OFS106_MASK", "TMC5031_OFS106_MASK"], [0, 0, 1, "c.TMC5031_OFS106_SHIFT", "TMC5031_OFS106_SHIFT"], [0, 0, 1, "c.TMC5031_OFS106_SHIFT", "TMC5031_OFS106_SHIFT"], [0, 0, 1, "c.TMC5031_OFS107_MASK", "TMC5031_OFS107_MASK"], [0, 0, 1, "c.TMC5031_OFS107_MASK", "TMC5031_OFS107_MASK"], [0, 0, 1, "c.TMC5031_OFS107_SHIFT", "TMC5031_OFS107_SHIFT"], [0, 0, 1, "c.TMC5031_OFS107_SHIFT", "TMC5031_OFS107_SHIFT"], [0, 0, 1, "c.TMC5031_OFS108_MASK", "TMC5031_OFS108_MASK"], [0, 0, 1, "c.TMC5031_OFS108_MASK", "TMC5031_OFS108_MASK"], [0, 0, 1, "c.TMC5031_OFS108_SHIFT", "TMC5031_OFS108_SHIFT"], [0, 0, 1, "c.TMC5031_OFS108_SHIFT", "TMC5031_OFS108_SHIFT"], [0, 0, 1, "c.TMC5031_OFS109_MASK", "TMC5031_OFS109_MASK"], [0, 0, 1, "c.TMC5031_OFS109_MASK", "TMC5031_OFS109_MASK"], [0, 0, 1, "c.TMC5031_OFS109_SHIFT", "TMC5031_OFS109_SHIFT"], [0, 0, 1, "c.TMC5031_OFS109_SHIFT", "TMC5031_OFS109_SHIFT"], [0, 0, 1, "c.TMC5031_OFS10_MASK", "TMC5031_OFS10_MASK"], [0, 0, 1, "c.TMC5031_OFS10_MASK", "TMC5031_OFS10_MASK"], [0, 0, 1, "c.TMC5031_OFS10_SHIFT", "TMC5031_OFS10_SHIFT"], [0, 0, 1, "c.TMC5031_OFS10_SHIFT", "TMC5031_OFS10_SHIFT"], [0, 0, 1, "c.TMC5031_OFS110_MASK", "TMC5031_OFS110_MASK"], [0, 0, 1, "c.TMC5031_OFS110_MASK", "TMC5031_OFS110_MASK"], [0, 0, 1, "c.TMC5031_OFS110_SHIFT", "TMC5031_OFS110_SHIFT"], [0, 0, 1, "c.TMC5031_OFS110_SHIFT", "TMC5031_OFS110_SHIFT"], [0, 0, 1, "c.TMC5031_OFS111_MASK", "TMC5031_OFS111_MASK"], [0, 0, 1, "c.TMC5031_OFS111_MASK", "TMC5031_OFS111_MASK"], [0, 0, 1, "c.TMC5031_OFS111_SHIFT", "TMC5031_OFS111_SHIFT"], [0, 0, 1, "c.TMC5031_OFS111_SHIFT", "TMC5031_OFS111_SHIFT"], [0, 0, 1, "c.TMC5031_OFS112_MASK", "TMC5031_OFS112_MASK"], [0, 0, 1, "c.TMC5031_OFS112_MASK", "TMC5031_OFS112_MASK"], [0, 0, 1, "c.TMC5031_OFS112_SHIFT", "TMC5031_OFS112_SHIFT"], [0, 0, 1, "c.TMC5031_OFS112_SHIFT", "TMC5031_OFS112_SHIFT"], [0, 0, 1, "c.TMC5031_OFS113_MASK", "TMC5031_OFS113_MASK"], [0, 0, 1, "c.TMC5031_OFS113_MASK", "TMC5031_OFS113_MASK"], [0, 0, 1, "c.TMC5031_OFS113_SHIFT", "TMC5031_OFS113_SHIFT"], [0, 0, 1, "c.TMC5031_OFS113_SHIFT", "TMC5031_OFS113_SHIFT"], [0, 0, 1, "c.TMC5031_OFS114_MASK", "TMC5031_OFS114_MASK"], [0, 0, 1, "c.TMC5031_OFS114_MASK", "TMC5031_OFS114_MASK"], [0, 0, 1, "c.TMC5031_OFS114_SHIFT", "TMC5031_OFS114_SHIFT"], [0, 0, 1, "c.TMC5031_OFS114_SHIFT", "TMC5031_OFS114_SHIFT"], [0, 0, 1, "c.TMC5031_OFS115_MASK", "TMC5031_OFS115_MASK"], [0, 0, 1, "c.TMC5031_OFS115_MASK", "TMC5031_OFS115_MASK"], [0, 0, 1, "c.TMC5031_OFS115_SHIFT", "TMC5031_OFS115_SHIFT"], [0, 0, 1, "c.TMC5031_OFS115_SHIFT", "TMC5031_OFS115_SHIFT"], [0, 0, 1, "c.TMC5031_OFS116_MASK", "TMC5031_OFS116_MASK"], [0, 0, 1, "c.TMC5031_OFS116_MASK", "TMC5031_OFS116_MASK"], [0, 0, 1, "c.TMC5031_OFS116_SHIFT", "TMC5031_OFS116_SHIFT"], [0, 0, 1, "c.TMC5031_OFS116_SHIFT", "TMC5031_OFS116_SHIFT"], [0, 0, 1, "c.TMC5031_OFS117_MASK", "TMC5031_OFS117_MASK"], [0, 0, 1, "c.TMC5031_OFS117_MASK", "TMC5031_OFS117_MASK"], [0, 0, 1, "c.TMC5031_OFS117_SHIFT", "TMC5031_OFS117_SHIFT"], [0, 0, 1, "c.TMC5031_OFS117_SHIFT", "TMC5031_OFS117_SHIFT"], [0, 0, 1, "c.TMC5031_OFS118_MASK", "TMC5031_OFS118_MASK"], [0, 0, 1, "c.TMC5031_OFS118_MASK", "TMC5031_OFS118_MASK"], [0, 0, 1, "c.TMC5031_OFS118_SHIFT", "TMC5031_OFS118_SHIFT"], [0, 0, 1, "c.TMC5031_OFS118_SHIFT", "TMC5031_OFS118_SHIFT"], [0, 0, 1, "c.TMC5031_OFS119_MASK", "TMC5031_OFS119_MASK"], [0, 0, 1, "c.TMC5031_OFS119_MASK", "TMC5031_OFS119_MASK"], [0, 0, 1, "c.TMC5031_OFS119_SHIFT", "TMC5031_OFS119_SHIFT"], [0, 0, 1, "c.TMC5031_OFS119_SHIFT", "TMC5031_OFS119_SHIFT"], [0, 0, 1, "c.TMC5031_OFS11_MASK", "TMC5031_OFS11_MASK"], [0, 0, 1, "c.TMC5031_OFS11_MASK", "TMC5031_OFS11_MASK"], [0, 0, 1, "c.TMC5031_OFS11_SHIFT", "TMC5031_OFS11_SHIFT"], [0, 0, 1, "c.TMC5031_OFS11_SHIFT", "TMC5031_OFS11_SHIFT"], [0, 0, 1, "c.TMC5031_OFS120_MASK", "TMC5031_OFS120_MASK"], [0, 0, 1, "c.TMC5031_OFS120_MASK", "TMC5031_OFS120_MASK"], [0, 0, 1, "c.TMC5031_OFS120_SHIFT", "TMC5031_OFS120_SHIFT"], [0, 0, 1, "c.TMC5031_OFS120_SHIFT", "TMC5031_OFS120_SHIFT"], [0, 0, 1, "c.TMC5031_OFS121_MASK", "TMC5031_OFS121_MASK"], [0, 0, 1, "c.TMC5031_OFS121_MASK", "TMC5031_OFS121_MASK"], [0, 0, 1, "c.TMC5031_OFS121_SHIFT", "TMC5031_OFS121_SHIFT"], [0, 0, 1, "c.TMC5031_OFS121_SHIFT", "TMC5031_OFS121_SHIFT"], [0, 0, 1, "c.TMC5031_OFS122_MASK", "TMC5031_OFS122_MASK"], [0, 0, 1, "c.TMC5031_OFS122_MASK", "TMC5031_OFS122_MASK"], [0, 0, 1, "c.TMC5031_OFS122_SHIFT", "TMC5031_OFS122_SHIFT"], [0, 0, 1, "c.TMC5031_OFS122_SHIFT", "TMC5031_OFS122_SHIFT"], [0, 0, 1, "c.TMC5031_OFS123_MASK", "TMC5031_OFS123_MASK"], [0, 0, 1, "c.TMC5031_OFS123_MASK", "TMC5031_OFS123_MASK"], [0, 0, 1, "c.TMC5031_OFS123_SHIFT", "TMC5031_OFS123_SHIFT"], [0, 0, 1, "c.TMC5031_OFS123_SHIFT", "TMC5031_OFS123_SHIFT"], [0, 0, 1, "c.TMC5031_OFS124_MASK", "TMC5031_OFS124_MASK"], [0, 0, 1, "c.TMC5031_OFS124_MASK", "TMC5031_OFS124_MASK"], [0, 0, 1, "c.TMC5031_OFS124_SHIFT", "TMC5031_OFS124_SHIFT"], [0, 0, 1, "c.TMC5031_OFS124_SHIFT", "TMC5031_OFS124_SHIFT"], [0, 0, 1, "c.TMC5031_OFS125_MASK", "TMC5031_OFS125_MASK"], [0, 0, 1, "c.TMC5031_OFS125_MASK", "TMC5031_OFS125_MASK"], [0, 0, 1, "c.TMC5031_OFS125_SHIFT", "TMC5031_OFS125_SHIFT"], [0, 0, 1, "c.TMC5031_OFS125_SHIFT", "TMC5031_OFS125_SHIFT"], [0, 0, 1, "c.TMC5031_OFS126_MASK", "TMC5031_OFS126_MASK"], [0, 0, 1, "c.TMC5031_OFS126_MASK", "TMC5031_OFS126_MASK"], [0, 0, 1, "c.TMC5031_OFS126_SHIFT", "TMC5031_OFS126_SHIFT"], [0, 0, 1, "c.TMC5031_OFS126_SHIFT", "TMC5031_OFS126_SHIFT"], [0, 0, 1, "c.TMC5031_OFS127_MASK", "TMC5031_OFS127_MASK"], [0, 0, 1, "c.TMC5031_OFS127_MASK", "TMC5031_OFS127_MASK"], [0, 0, 1, "c.TMC5031_OFS127_SHIFT", "TMC5031_OFS127_SHIFT"], [0, 0, 1, "c.TMC5031_OFS127_SHIFT", "TMC5031_OFS127_SHIFT"], [0, 0, 1, "c.TMC5031_OFS128_MASK", "TMC5031_OFS128_MASK"], [0, 0, 1, "c.TMC5031_OFS128_MASK", "TMC5031_OFS128_MASK"], [0, 0, 1, "c.TMC5031_OFS128_SHIFT", "TMC5031_OFS128_SHIFT"], [0, 0, 1, "c.TMC5031_OFS128_SHIFT", "TMC5031_OFS128_SHIFT"], [0, 0, 1, "c.TMC5031_OFS129_MASK", "TMC5031_OFS129_MASK"], [0, 0, 1, "c.TMC5031_OFS129_MASK", "TMC5031_OFS129_MASK"], [0, 0, 1, "c.TMC5031_OFS129_SHIFT", "TMC5031_OFS129_SHIFT"], [0, 0, 1, "c.TMC5031_OFS129_SHIFT", "TMC5031_OFS129_SHIFT"], [0, 0, 1, "c.TMC5031_OFS12_MASK", "TMC5031_OFS12_MASK"], [0, 0, 1, "c.TMC5031_OFS12_MASK", "TMC5031_OFS12_MASK"], [0, 0, 1, "c.TMC5031_OFS12_SHIFT", "TMC5031_OFS12_SHIFT"], [0, 0, 1, "c.TMC5031_OFS12_SHIFT", "TMC5031_OFS12_SHIFT"], [0, 0, 1, "c.TMC5031_OFS130_MASK", "TMC5031_OFS130_MASK"], [0, 0, 1, "c.TMC5031_OFS130_MASK", "TMC5031_OFS130_MASK"], [0, 0, 1, "c.TMC5031_OFS130_SHIFT", "TMC5031_OFS130_SHIFT"], [0, 0, 1, "c.TMC5031_OFS130_SHIFT", "TMC5031_OFS130_SHIFT"], [0, 0, 1, "c.TMC5031_OFS131_MASK", "TMC5031_OFS131_MASK"], [0, 0, 1, "c.TMC5031_OFS131_MASK", "TMC5031_OFS131_MASK"], [0, 0, 1, "c.TMC5031_OFS131_SHIFT", "TMC5031_OFS131_SHIFT"], [0, 0, 1, "c.TMC5031_OFS131_SHIFT", "TMC5031_OFS131_SHIFT"], [0, 0, 1, "c.TMC5031_OFS132_MASK", "TMC5031_OFS132_MASK"], [0, 0, 1, "c.TMC5031_OFS132_MASK", "TMC5031_OFS132_MASK"], [0, 0, 1, "c.TMC5031_OFS132_SHIFT", "TMC5031_OFS132_SHIFT"], [0, 0, 1, "c.TMC5031_OFS132_SHIFT", "TMC5031_OFS132_SHIFT"], [0, 0, 1, "c.TMC5031_OFS133_MASK", "TMC5031_OFS133_MASK"], [0, 0, 1, "c.TMC5031_OFS133_MASK", "TMC5031_OFS133_MASK"], [0, 0, 1, "c.TMC5031_OFS133_SHIFT", "TMC5031_OFS133_SHIFT"], [0, 0, 1, "c.TMC5031_OFS133_SHIFT", "TMC5031_OFS133_SHIFT"], [0, 0, 1, "c.TMC5031_OFS134_MASK", "TMC5031_OFS134_MASK"], [0, 0, 1, "c.TMC5031_OFS134_MASK", "TMC5031_OFS134_MASK"], [0, 0, 1, "c.TMC5031_OFS134_SHIFT", "TMC5031_OFS134_SHIFT"], [0, 0, 1, "c.TMC5031_OFS134_SHIFT", "TMC5031_OFS134_SHIFT"], [0, 0, 1, "c.TMC5031_OFS135_MASK", "TMC5031_OFS135_MASK"], [0, 0, 1, "c.TMC5031_OFS135_MASK", "TMC5031_OFS135_MASK"], [0, 0, 1, "c.TMC5031_OFS135_SHIFT", "TMC5031_OFS135_SHIFT"], [0, 0, 1, "c.TMC5031_OFS135_SHIFT", "TMC5031_OFS135_SHIFT"], [0, 0, 1, "c.TMC5031_OFS136_MASK", "TMC5031_OFS136_MASK"], [0, 0, 1, "c.TMC5031_OFS136_MASK", "TMC5031_OFS136_MASK"], [0, 0, 1, "c.TMC5031_OFS136_SHIFT", "TMC5031_OFS136_SHIFT"], [0, 0, 1, "c.TMC5031_OFS136_SHIFT", "TMC5031_OFS136_SHIFT"], [0, 0, 1, "c.TMC5031_OFS137_MASK", "TMC5031_OFS137_MASK"], [0, 0, 1, "c.TMC5031_OFS137_MASK", "TMC5031_OFS137_MASK"], [0, 0, 1, "c.TMC5031_OFS137_SHIFT", "TMC5031_OFS137_SHIFT"], [0, 0, 1, "c.TMC5031_OFS137_SHIFT", "TMC5031_OFS137_SHIFT"], [0, 0, 1, "c.TMC5031_OFS138_MASK", "TMC5031_OFS138_MASK"], [0, 0, 1, "c.TMC5031_OFS138_MASK", "TMC5031_OFS138_MASK"], [0, 0, 1, "c.TMC5031_OFS138_SHIFT", "TMC5031_OFS138_SHIFT"], [0, 0, 1, "c.TMC5031_OFS138_SHIFT", "TMC5031_OFS138_SHIFT"], [0, 0, 1, "c.TMC5031_OFS139_MASK", "TMC5031_OFS139_MASK"], [0, 0, 1, "c.TMC5031_OFS139_MASK", "TMC5031_OFS139_MASK"], [0, 0, 1, "c.TMC5031_OFS139_SHIFT", "TMC5031_OFS139_SHIFT"], [0, 0, 1, "c.TMC5031_OFS139_SHIFT", "TMC5031_OFS139_SHIFT"], [0, 0, 1, "c.TMC5031_OFS13_MASK", "TMC5031_OFS13_MASK"], [0, 0, 1, "c.TMC5031_OFS13_MASK", "TMC5031_OFS13_MASK"], [0, 0, 1, "c.TMC5031_OFS13_SHIFT", "TMC5031_OFS13_SHIFT"], [0, 0, 1, "c.TMC5031_OFS13_SHIFT", "TMC5031_OFS13_SHIFT"], [0, 0, 1, "c.TMC5031_OFS140_MASK", "TMC5031_OFS140_MASK"], [0, 0, 1, "c.TMC5031_OFS140_MASK", "TMC5031_OFS140_MASK"], [0, 0, 1, "c.TMC5031_OFS140_SHIFT", "TMC5031_OFS140_SHIFT"], [0, 0, 1, "c.TMC5031_OFS140_SHIFT", "TMC5031_OFS140_SHIFT"], [0, 0, 1, "c.TMC5031_OFS141_MASK", "TMC5031_OFS141_MASK"], [0, 0, 1, "c.TMC5031_OFS141_MASK", "TMC5031_OFS141_MASK"], [0, 0, 1, "c.TMC5031_OFS141_SHIFT", "TMC5031_OFS141_SHIFT"], [0, 0, 1, "c.TMC5031_OFS141_SHIFT", "TMC5031_OFS141_SHIFT"], [0, 0, 1, "c.TMC5031_OFS142_MASK", "TMC5031_OFS142_MASK"], [0, 0, 1, "c.TMC5031_OFS142_MASK", "TMC5031_OFS142_MASK"], [0, 0, 1, "c.TMC5031_OFS142_SHIFT", "TMC5031_OFS142_SHIFT"], [0, 0, 1, "c.TMC5031_OFS142_SHIFT", "TMC5031_OFS142_SHIFT"], [0, 0, 1, "c.TMC5031_OFS143_MASK", "TMC5031_OFS143_MASK"], [0, 0, 1, "c.TMC5031_OFS143_MASK", "TMC5031_OFS143_MASK"], [0, 0, 1, "c.TMC5031_OFS143_SHIFT", "TMC5031_OFS143_SHIFT"], [0, 0, 1, "c.TMC5031_OFS143_SHIFT", "TMC5031_OFS143_SHIFT"], [0, 0, 1, "c.TMC5031_OFS144_MASK", "TMC5031_OFS144_MASK"], [0, 0, 1, "c.TMC5031_OFS144_MASK", "TMC5031_OFS144_MASK"], [0, 0, 1, "c.TMC5031_OFS144_SHIFT", "TMC5031_OFS144_SHIFT"], [0, 0, 1, "c.TMC5031_OFS144_SHIFT", "TMC5031_OFS144_SHIFT"], [0, 0, 1, "c.TMC5031_OFS145_MASK", "TMC5031_OFS145_MASK"], [0, 0, 1, "c.TMC5031_OFS145_MASK", "TMC5031_OFS145_MASK"], [0, 0, 1, "c.TMC5031_OFS145_SHIFT", "TMC5031_OFS145_SHIFT"], [0, 0, 1, "c.TMC5031_OFS145_SHIFT", "TMC5031_OFS145_SHIFT"], [0, 0, 1, "c.TMC5031_OFS146_MASK", "TMC5031_OFS146_MASK"], [0, 0, 1, "c.TMC5031_OFS146_MASK", "TMC5031_OFS146_MASK"], [0, 0, 1, "c.TMC5031_OFS146_SHIFT", "TMC5031_OFS146_SHIFT"], [0, 0, 1, "c.TMC5031_OFS146_SHIFT", "TMC5031_OFS146_SHIFT"], [0, 0, 1, "c.TMC5031_OFS147_MASK", "TMC5031_OFS147_MASK"], [0, 0, 1, "c.TMC5031_OFS147_MASK", "TMC5031_OFS147_MASK"], [0, 0, 1, "c.TMC5031_OFS147_SHIFT", "TMC5031_OFS147_SHIFT"], [0, 0, 1, "c.TMC5031_OFS147_SHIFT", "TMC5031_OFS147_SHIFT"], [0, 0, 1, "c.TMC5031_OFS148_MASK", "TMC5031_OFS148_MASK"], [0, 0, 1, "c.TMC5031_OFS148_MASK", "TMC5031_OFS148_MASK"], [0, 0, 1, "c.TMC5031_OFS148_SHIFT", "TMC5031_OFS148_SHIFT"], [0, 0, 1, "c.TMC5031_OFS148_SHIFT", "TMC5031_OFS148_SHIFT"], [0, 0, 1, "c.TMC5031_OFS149_MASK", "TMC5031_OFS149_MASK"], [0, 0, 1, "c.TMC5031_OFS149_MASK", "TMC5031_OFS149_MASK"], [0, 0, 1, "c.TMC5031_OFS149_SHIFT", "TMC5031_OFS149_SHIFT"], [0, 0, 1, "c.TMC5031_OFS149_SHIFT", "TMC5031_OFS149_SHIFT"], [0, 0, 1, "c.TMC5031_OFS14_MASK", "TMC5031_OFS14_MASK"], [0, 0, 1, "c.TMC5031_OFS14_MASK", "TMC5031_OFS14_MASK"], [0, 0, 1, "c.TMC5031_OFS14_SHIFT", "TMC5031_OFS14_SHIFT"], [0, 0, 1, "c.TMC5031_OFS14_SHIFT", "TMC5031_OFS14_SHIFT"], [0, 0, 1, "c.TMC5031_OFS150_MASK", "TMC5031_OFS150_MASK"], [0, 0, 1, "c.TMC5031_OFS150_MASK", "TMC5031_OFS150_MASK"], [0, 0, 1, "c.TMC5031_OFS150_SHIFT", "TMC5031_OFS150_SHIFT"], [0, 0, 1, "c.TMC5031_OFS150_SHIFT", "TMC5031_OFS150_SHIFT"], [0, 0, 1, "c.TMC5031_OFS151_MASK", "TMC5031_OFS151_MASK"], [0, 0, 1, "c.TMC5031_OFS151_MASK", "TMC5031_OFS151_MASK"], [0, 0, 1, "c.TMC5031_OFS151_SHIFT", "TMC5031_OFS151_SHIFT"], [0, 0, 1, "c.TMC5031_OFS151_SHIFT", "TMC5031_OFS151_SHIFT"], [0, 0, 1, "c.TMC5031_OFS152_MASK", "TMC5031_OFS152_MASK"], [0, 0, 1, "c.TMC5031_OFS152_MASK", "TMC5031_OFS152_MASK"], [0, 0, 1, "c.TMC5031_OFS152_SHIFT", "TMC5031_OFS152_SHIFT"], [0, 0, 1, "c.TMC5031_OFS152_SHIFT", "TMC5031_OFS152_SHIFT"], [0, 0, 1, "c.TMC5031_OFS153_MASK", "TMC5031_OFS153_MASK"], [0, 0, 1, "c.TMC5031_OFS153_MASK", "TMC5031_OFS153_MASK"], [0, 0, 1, "c.TMC5031_OFS153_SHIFT", "TMC5031_OFS153_SHIFT"], [0, 0, 1, "c.TMC5031_OFS153_SHIFT", "TMC5031_OFS153_SHIFT"], [0, 0, 1, "c.TMC5031_OFS154_MASK", "TMC5031_OFS154_MASK"], [0, 0, 1, "c.TMC5031_OFS154_MASK", "TMC5031_OFS154_MASK"], [0, 0, 1, "c.TMC5031_OFS154_SHIFT", "TMC5031_OFS154_SHIFT"], [0, 0, 1, "c.TMC5031_OFS154_SHIFT", "TMC5031_OFS154_SHIFT"], [0, 0, 1, "c.TMC5031_OFS155_MASK", "TMC5031_OFS155_MASK"], [0, 0, 1, "c.TMC5031_OFS155_MASK", "TMC5031_OFS155_MASK"], [0, 0, 1, "c.TMC5031_OFS155_SHIFT", "TMC5031_OFS155_SHIFT"], [0, 0, 1, "c.TMC5031_OFS155_SHIFT", "TMC5031_OFS155_SHIFT"], [0, 0, 1, "c.TMC5031_OFS156_MASK", "TMC5031_OFS156_MASK"], [0, 0, 1, "c.TMC5031_OFS156_MASK", "TMC5031_OFS156_MASK"], [0, 0, 1, "c.TMC5031_OFS156_SHIFT", "TMC5031_OFS156_SHIFT"], [0, 0, 1, "c.TMC5031_OFS156_SHIFT", "TMC5031_OFS156_SHIFT"], [0, 0, 1, "c.TMC5031_OFS157_MASK", "TMC5031_OFS157_MASK"], [0, 0, 1, "c.TMC5031_OFS157_MASK", "TMC5031_OFS157_MASK"], [0, 0, 1, "c.TMC5031_OFS157_SHIFT", "TMC5031_OFS157_SHIFT"], [0, 0, 1, "c.TMC5031_OFS157_SHIFT", "TMC5031_OFS157_SHIFT"], [0, 0, 1, "c.TMC5031_OFS158_MASK", "TMC5031_OFS158_MASK"], [0, 0, 1, "c.TMC5031_OFS158_MASK", "TMC5031_OFS158_MASK"], [0, 0, 1, "c.TMC5031_OFS158_SHIFT", "TMC5031_OFS158_SHIFT"], [0, 0, 1, "c.TMC5031_OFS158_SHIFT", "TMC5031_OFS158_SHIFT"], [0, 0, 1, "c.TMC5031_OFS159_MASK", "TMC5031_OFS159_MASK"], [0, 0, 1, "c.TMC5031_OFS159_MASK", "TMC5031_OFS159_MASK"], [0, 0, 1, "c.TMC5031_OFS159_SHIFT", "TMC5031_OFS159_SHIFT"], [0, 0, 1, "c.TMC5031_OFS159_SHIFT", "TMC5031_OFS159_SHIFT"], [0, 0, 1, "c.TMC5031_OFS15_MASK", "TMC5031_OFS15_MASK"], [0, 0, 1, "c.TMC5031_OFS15_MASK", "TMC5031_OFS15_MASK"], [0, 0, 1, "c.TMC5031_OFS15_SHIFT", "TMC5031_OFS15_SHIFT"], [0, 0, 1, "c.TMC5031_OFS15_SHIFT", "TMC5031_OFS15_SHIFT"], [0, 0, 1, "c.TMC5031_OFS160_MASK", "TMC5031_OFS160_MASK"], [0, 0, 1, "c.TMC5031_OFS160_MASK", "TMC5031_OFS160_MASK"], [0, 0, 1, "c.TMC5031_OFS160_SHIFT", "TMC5031_OFS160_SHIFT"], [0, 0, 1, "c.TMC5031_OFS160_SHIFT", "TMC5031_OFS160_SHIFT"], [0, 0, 1, "c.TMC5031_OFS161_MASK", "TMC5031_OFS161_MASK"], [0, 0, 1, "c.TMC5031_OFS161_MASK", "TMC5031_OFS161_MASK"], [0, 0, 1, "c.TMC5031_OFS161_SHIFT", "TMC5031_OFS161_SHIFT"], [0, 0, 1, "c.TMC5031_OFS161_SHIFT", "TMC5031_OFS161_SHIFT"], [0, 0, 1, "c.TMC5031_OFS162_MASK", "TMC5031_OFS162_MASK"], [0, 0, 1, "c.TMC5031_OFS162_MASK", "TMC5031_OFS162_MASK"], [0, 0, 1, "c.TMC5031_OFS162_SHIFT", "TMC5031_OFS162_SHIFT"], [0, 0, 1, "c.TMC5031_OFS162_SHIFT", "TMC5031_OFS162_SHIFT"], [0, 0, 1, "c.TMC5031_OFS163_MASK", "TMC5031_OFS163_MASK"], [0, 0, 1, "c.TMC5031_OFS163_MASK", "TMC5031_OFS163_MASK"], [0, 0, 1, "c.TMC5031_OFS163_SHIFT", "TMC5031_OFS163_SHIFT"], [0, 0, 1, "c.TMC5031_OFS163_SHIFT", "TMC5031_OFS163_SHIFT"], [0, 0, 1, "c.TMC5031_OFS164_MASK", "TMC5031_OFS164_MASK"], [0, 0, 1, "c.TMC5031_OFS164_MASK", "TMC5031_OFS164_MASK"], [0, 0, 1, "c.TMC5031_OFS164_SHIFT", "TMC5031_OFS164_SHIFT"], [0, 0, 1, "c.TMC5031_OFS164_SHIFT", "TMC5031_OFS164_SHIFT"], [0, 0, 1, "c.TMC5031_OFS165_MASK", "TMC5031_OFS165_MASK"], [0, 0, 1, "c.TMC5031_OFS165_MASK", "TMC5031_OFS165_MASK"], [0, 0, 1, "c.TMC5031_OFS165_SHIFT", "TMC5031_OFS165_SHIFT"], [0, 0, 1, "c.TMC5031_OFS165_SHIFT", "TMC5031_OFS165_SHIFT"], [0, 0, 1, "c.TMC5031_OFS166_MASK", "TMC5031_OFS166_MASK"], [0, 0, 1, "c.TMC5031_OFS166_MASK", "TMC5031_OFS166_MASK"], [0, 0, 1, "c.TMC5031_OFS166_SHIFT", "TMC5031_OFS166_SHIFT"], [0, 0, 1, "c.TMC5031_OFS166_SHIFT", "TMC5031_OFS166_SHIFT"], [0, 0, 1, "c.TMC5031_OFS167_MASK", "TMC5031_OFS167_MASK"], [0, 0, 1, "c.TMC5031_OFS167_MASK", "TMC5031_OFS167_MASK"], [0, 0, 1, "c.TMC5031_OFS167_SHIFT", "TMC5031_OFS167_SHIFT"], [0, 0, 1, "c.TMC5031_OFS167_SHIFT", "TMC5031_OFS167_SHIFT"], [0, 0, 1, "c.TMC5031_OFS168_MASK", "TMC5031_OFS168_MASK"], [0, 0, 1, "c.TMC5031_OFS168_MASK", "TMC5031_OFS168_MASK"], [0, 0, 1, "c.TMC5031_OFS168_SHIFT", "TMC5031_OFS168_SHIFT"], [0, 0, 1, "c.TMC5031_OFS168_SHIFT", "TMC5031_OFS168_SHIFT"], [0, 0, 1, "c.TMC5031_OFS169_MASK", "TMC5031_OFS169_MASK"], [0, 0, 1, "c.TMC5031_OFS169_MASK", "TMC5031_OFS169_MASK"], [0, 0, 1, "c.TMC5031_OFS169_SHIFT", "TMC5031_OFS169_SHIFT"], [0, 0, 1, "c.TMC5031_OFS169_SHIFT", "TMC5031_OFS169_SHIFT"], [0, 0, 1, "c.TMC5031_OFS16_MASK", "TMC5031_OFS16_MASK"], [0, 0, 1, "c.TMC5031_OFS16_MASK", "TMC5031_OFS16_MASK"], [0, 0, 1, "c.TMC5031_OFS16_SHIFT", "TMC5031_OFS16_SHIFT"], [0, 0, 1, "c.TMC5031_OFS16_SHIFT", "TMC5031_OFS16_SHIFT"], [0, 0, 1, "c.TMC5031_OFS170_MASK", "TMC5031_OFS170_MASK"], [0, 0, 1, "c.TMC5031_OFS170_MASK", "TMC5031_OFS170_MASK"], [0, 0, 1, "c.TMC5031_OFS170_SHIFT", "TMC5031_OFS170_SHIFT"], [0, 0, 1, "c.TMC5031_OFS170_SHIFT", "TMC5031_OFS170_SHIFT"], [0, 0, 1, "c.TMC5031_OFS171_MASK", "TMC5031_OFS171_MASK"], [0, 0, 1, "c.TMC5031_OFS171_MASK", "TMC5031_OFS171_MASK"], [0, 0, 1, "c.TMC5031_OFS171_SHIFT", "TMC5031_OFS171_SHIFT"], [0, 0, 1, "c.TMC5031_OFS171_SHIFT", "TMC5031_OFS171_SHIFT"], [0, 0, 1, "c.TMC5031_OFS172_MASK", "TMC5031_OFS172_MASK"], [0, 0, 1, "c.TMC5031_OFS172_MASK", "TMC5031_OFS172_MASK"], [0, 0, 1, "c.TMC5031_OFS172_SHIFT", "TMC5031_OFS172_SHIFT"], [0, 0, 1, "c.TMC5031_OFS172_SHIFT", "TMC5031_OFS172_SHIFT"], [0, 0, 1, "c.TMC5031_OFS173_MASK", "TMC5031_OFS173_MASK"], [0, 0, 1, "c.TMC5031_OFS173_MASK", "TMC5031_OFS173_MASK"], [0, 0, 1, "c.TMC5031_OFS173_SHIFT", "TMC5031_OFS173_SHIFT"], [0, 0, 1, "c.TMC5031_OFS173_SHIFT", "TMC5031_OFS173_SHIFT"], [0, 0, 1, "c.TMC5031_OFS174_MASK", "TMC5031_OFS174_MASK"], [0, 0, 1, "c.TMC5031_OFS174_MASK", "TMC5031_OFS174_MASK"], [0, 0, 1, "c.TMC5031_OFS174_SHIFT", "TMC5031_OFS174_SHIFT"], [0, 0, 1, "c.TMC5031_OFS174_SHIFT", "TMC5031_OFS174_SHIFT"], [0, 0, 1, "c.TMC5031_OFS175_MASK", "TMC5031_OFS175_MASK"], [0, 0, 1, "c.TMC5031_OFS175_MASK", "TMC5031_OFS175_MASK"], [0, 0, 1, "c.TMC5031_OFS175_SHIFT", "TMC5031_OFS175_SHIFT"], [0, 0, 1, "c.TMC5031_OFS175_SHIFT", "TMC5031_OFS175_SHIFT"], [0, 0, 1, "c.TMC5031_OFS176_MASK", "TMC5031_OFS176_MASK"], [0, 0, 1, "c.TMC5031_OFS176_MASK", "TMC5031_OFS176_MASK"], [0, 0, 1, "c.TMC5031_OFS176_SHIFT", "TMC5031_OFS176_SHIFT"], [0, 0, 1, "c.TMC5031_OFS176_SHIFT", "TMC5031_OFS176_SHIFT"], [0, 0, 1, "c.TMC5031_OFS177_MASK", "TMC5031_OFS177_MASK"], [0, 0, 1, "c.TMC5031_OFS177_MASK", "TMC5031_OFS177_MASK"], [0, 0, 1, "c.TMC5031_OFS177_SHIFT", "TMC5031_OFS177_SHIFT"], [0, 0, 1, "c.TMC5031_OFS177_SHIFT", "TMC5031_OFS177_SHIFT"], [0, 0, 1, "c.TMC5031_OFS178_MASK", "TMC5031_OFS178_MASK"], [0, 0, 1, "c.TMC5031_OFS178_MASK", "TMC5031_OFS178_MASK"], [0, 0, 1, "c.TMC5031_OFS178_SHIFT", "TMC5031_OFS178_SHIFT"], [0, 0, 1, "c.TMC5031_OFS178_SHIFT", "TMC5031_OFS178_SHIFT"], [0, 0, 1, "c.TMC5031_OFS179_MASK", "TMC5031_OFS179_MASK"], [0, 0, 1, "c.TMC5031_OFS179_MASK", "TMC5031_OFS179_MASK"], [0, 0, 1, "c.TMC5031_OFS179_SHIFT", "TMC5031_OFS179_SHIFT"], [0, 0, 1, "c.TMC5031_OFS179_SHIFT", "TMC5031_OFS179_SHIFT"], [0, 0, 1, "c.TMC5031_OFS17_MASK", "TMC5031_OFS17_MASK"], [0, 0, 1, "c.TMC5031_OFS17_MASK", "TMC5031_OFS17_MASK"], [0, 0, 1, "c.TMC5031_OFS17_SHIFT", "TMC5031_OFS17_SHIFT"], [0, 0, 1, "c.TMC5031_OFS17_SHIFT", "TMC5031_OFS17_SHIFT"], [0, 0, 1, "c.TMC5031_OFS180_MASK", "TMC5031_OFS180_MASK"], [0, 0, 1, "c.TMC5031_OFS180_MASK", "TMC5031_OFS180_MASK"], [0, 0, 1, "c.TMC5031_OFS180_SHIFT", "TMC5031_OFS180_SHIFT"], [0, 0, 1, "c.TMC5031_OFS180_SHIFT", "TMC5031_OFS180_SHIFT"], [0, 0, 1, "c.TMC5031_OFS181_MASK", "TMC5031_OFS181_MASK"], [0, 0, 1, "c.TMC5031_OFS181_MASK", "TMC5031_OFS181_MASK"], [0, 0, 1, "c.TMC5031_OFS181_SHIFT", "TMC5031_OFS181_SHIFT"], [0, 0, 1, "c.TMC5031_OFS181_SHIFT", "TMC5031_OFS181_SHIFT"], [0, 0, 1, "c.TMC5031_OFS182_MASK", "TMC5031_OFS182_MASK"], [0, 0, 1, "c.TMC5031_OFS182_MASK", "TMC5031_OFS182_MASK"], [0, 0, 1, "c.TMC5031_OFS182_SHIFT", "TMC5031_OFS182_SHIFT"], [0, 0, 1, "c.TMC5031_OFS182_SHIFT", "TMC5031_OFS182_SHIFT"], [0, 0, 1, "c.TMC5031_OFS183_MASK", "TMC5031_OFS183_MASK"], [0, 0, 1, "c.TMC5031_OFS183_MASK", "TMC5031_OFS183_MASK"], [0, 0, 1, "c.TMC5031_OFS183_SHIFT", "TMC5031_OFS183_SHIFT"], [0, 0, 1, "c.TMC5031_OFS183_SHIFT", "TMC5031_OFS183_SHIFT"], [0, 0, 1, "c.TMC5031_OFS184_MASK", "TMC5031_OFS184_MASK"], [0, 0, 1, "c.TMC5031_OFS184_MASK", "TMC5031_OFS184_MASK"], [0, 0, 1, "c.TMC5031_OFS184_SHIFT", "TMC5031_OFS184_SHIFT"], [0, 0, 1, "c.TMC5031_OFS184_SHIFT", "TMC5031_OFS184_SHIFT"], [0, 0, 1, "c.TMC5031_OFS185_MASK", "TMC5031_OFS185_MASK"], [0, 0, 1, "c.TMC5031_OFS185_MASK", "TMC5031_OFS185_MASK"], [0, 0, 1, "c.TMC5031_OFS185_SHIFT", "TMC5031_OFS185_SHIFT"], [0, 0, 1, "c.TMC5031_OFS185_SHIFT", "TMC5031_OFS185_SHIFT"], [0, 0, 1, "c.TMC5031_OFS186_MASK", "TMC5031_OFS186_MASK"], [0, 0, 1, "c.TMC5031_OFS186_MASK", "TMC5031_OFS186_MASK"], [0, 0, 1, "c.TMC5031_OFS186_SHIFT", "TMC5031_OFS186_SHIFT"], [0, 0, 1, "c.TMC5031_OFS186_SHIFT", "TMC5031_OFS186_SHIFT"], [0, 0, 1, "c.TMC5031_OFS187_MASK", "TMC5031_OFS187_MASK"], [0, 0, 1, "c.TMC5031_OFS187_MASK", "TMC5031_OFS187_MASK"], [0, 0, 1, "c.TMC5031_OFS187_SHIFT", "TMC5031_OFS187_SHIFT"], [0, 0, 1, "c.TMC5031_OFS187_SHIFT", "TMC5031_OFS187_SHIFT"], [0, 0, 1, "c.TMC5031_OFS188_MASK", "TMC5031_OFS188_MASK"], [0, 0, 1, "c.TMC5031_OFS188_MASK", "TMC5031_OFS188_MASK"], [0, 0, 1, "c.TMC5031_OFS188_SHIFT", "TMC5031_OFS188_SHIFT"], [0, 0, 1, "c.TMC5031_OFS188_SHIFT", "TMC5031_OFS188_SHIFT"], [0, 0, 1, "c.TMC5031_OFS189_MASK", "TMC5031_OFS189_MASK"], [0, 0, 1, "c.TMC5031_OFS189_MASK", "TMC5031_OFS189_MASK"], [0, 0, 1, "c.TMC5031_OFS189_SHIFT", "TMC5031_OFS189_SHIFT"], [0, 0, 1, "c.TMC5031_OFS189_SHIFT", "TMC5031_OFS189_SHIFT"], [0, 0, 1, "c.TMC5031_OFS18_MASK", "TMC5031_OFS18_MASK"], [0, 0, 1, "c.TMC5031_OFS18_MASK", "TMC5031_OFS18_MASK"], [0, 0, 1, "c.TMC5031_OFS18_SHIFT", "TMC5031_OFS18_SHIFT"], [0, 0, 1, "c.TMC5031_OFS18_SHIFT", "TMC5031_OFS18_SHIFT"], [0, 0, 1, "c.TMC5031_OFS190_MASK", "TMC5031_OFS190_MASK"], [0, 0, 1, "c.TMC5031_OFS190_MASK", "TMC5031_OFS190_MASK"], [0, 0, 1, "c.TMC5031_OFS190_SHIFT", "TMC5031_OFS190_SHIFT"], [0, 0, 1, "c.TMC5031_OFS190_SHIFT", "TMC5031_OFS190_SHIFT"], [0, 0, 1, "c.TMC5031_OFS191_MASK", "TMC5031_OFS191_MASK"], [0, 0, 1, "c.TMC5031_OFS191_MASK", "TMC5031_OFS191_MASK"], [0, 0, 1, "c.TMC5031_OFS191_SHIFT", "TMC5031_OFS191_SHIFT"], [0, 0, 1, "c.TMC5031_OFS191_SHIFT", "TMC5031_OFS191_SHIFT"], [0, 0, 1, "c.TMC5031_OFS192_MASK", "TMC5031_OFS192_MASK"], [0, 0, 1, "c.TMC5031_OFS192_MASK", "TMC5031_OFS192_MASK"], [0, 0, 1, "c.TMC5031_OFS192_SHIFT", "TMC5031_OFS192_SHIFT"], [0, 0, 1, "c.TMC5031_OFS192_SHIFT", "TMC5031_OFS192_SHIFT"], [0, 0, 1, "c.TMC5031_OFS193_MASK", "TMC5031_OFS193_MASK"], [0, 0, 1, "c.TMC5031_OFS193_MASK", "TMC5031_OFS193_MASK"], [0, 0, 1, "c.TMC5031_OFS193_SHIFT", "TMC5031_OFS193_SHIFT"], [0, 0, 1, "c.TMC5031_OFS193_SHIFT", "TMC5031_OFS193_SHIFT"], [0, 0, 1, "c.TMC5031_OFS194_MASK", "TMC5031_OFS194_MASK"], [0, 0, 1, "c.TMC5031_OFS194_MASK", "TMC5031_OFS194_MASK"], [0, 0, 1, "c.TMC5031_OFS194_SHIFT", "TMC5031_OFS194_SHIFT"], [0, 0, 1, "c.TMC5031_OFS194_SHIFT", "TMC5031_OFS194_SHIFT"], [0, 0, 1, "c.TMC5031_OFS195_MASK", "TMC5031_OFS195_MASK"], [0, 0, 1, "c.TMC5031_OFS195_MASK", "TMC5031_OFS195_MASK"], [0, 0, 1, "c.TMC5031_OFS195_SHIFT", "TMC5031_OFS195_SHIFT"], [0, 0, 1, "c.TMC5031_OFS195_SHIFT", "TMC5031_OFS195_SHIFT"], [0, 0, 1, "c.TMC5031_OFS196_MASK", "TMC5031_OFS196_MASK"], [0, 0, 1, "c.TMC5031_OFS196_MASK", "TMC5031_OFS196_MASK"], [0, 0, 1, "c.TMC5031_OFS196_SHIFT", "TMC5031_OFS196_SHIFT"], [0, 0, 1, "c.TMC5031_OFS196_SHIFT", "TMC5031_OFS196_SHIFT"], [0, 0, 1, "c.TMC5031_OFS197_MASK", "TMC5031_OFS197_MASK"], [0, 0, 1, "c.TMC5031_OFS197_MASK", "TMC5031_OFS197_MASK"], [0, 0, 1, "c.TMC5031_OFS197_SHIFT", "TMC5031_OFS197_SHIFT"], [0, 0, 1, "c.TMC5031_OFS197_SHIFT", "TMC5031_OFS197_SHIFT"], [0, 0, 1, "c.TMC5031_OFS198_MASK", "TMC5031_OFS198_MASK"], [0, 0, 1, "c.TMC5031_OFS198_MASK", "TMC5031_OFS198_MASK"], [0, 0, 1, "c.TMC5031_OFS198_SHIFT", "TMC5031_OFS198_SHIFT"], [0, 0, 1, "c.TMC5031_OFS198_SHIFT", "TMC5031_OFS198_SHIFT"], [0, 0, 1, "c.TMC5031_OFS199_MASK", "TMC5031_OFS199_MASK"], [0, 0, 1, "c.TMC5031_OFS199_MASK", "TMC5031_OFS199_MASK"], [0, 0, 1, "c.TMC5031_OFS199_SHIFT", "TMC5031_OFS199_SHIFT"], [0, 0, 1, "c.TMC5031_OFS199_SHIFT", "TMC5031_OFS199_SHIFT"], [0, 0, 1, "c.TMC5031_OFS19_MASK", "TMC5031_OFS19_MASK"], [0, 0, 1, "c.TMC5031_OFS19_MASK", "TMC5031_OFS19_MASK"], [0, 0, 1, "c.TMC5031_OFS19_SHIFT", "TMC5031_OFS19_SHIFT"], [0, 0, 1, "c.TMC5031_OFS19_SHIFT", "TMC5031_OFS19_SHIFT"], [0, 0, 1, "c.TMC5031_OFS1_MASK", "TMC5031_OFS1_MASK"], [0, 0, 1, "c.TMC5031_OFS1_MASK", "TMC5031_OFS1_MASK"], [0, 0, 1, "c.TMC5031_OFS1_SHIFT", "TMC5031_OFS1_SHIFT"], [0, 0, 1, "c.TMC5031_OFS1_SHIFT", "TMC5031_OFS1_SHIFT"], [0, 0, 1, "c.TMC5031_OFS200_MASK", "TMC5031_OFS200_MASK"], [0, 0, 1, "c.TMC5031_OFS200_MASK", "TMC5031_OFS200_MASK"], [0, 0, 1, "c.TMC5031_OFS200_SHIFT", "TMC5031_OFS200_SHIFT"], [0, 0, 1, "c.TMC5031_OFS200_SHIFT", "TMC5031_OFS200_SHIFT"], [0, 0, 1, "c.TMC5031_OFS201_MASK", "TMC5031_OFS201_MASK"], [0, 0, 1, "c.TMC5031_OFS201_MASK", "TMC5031_OFS201_MASK"], [0, 0, 1, "c.TMC5031_OFS201_SHIFT", "TMC5031_OFS201_SHIFT"], [0, 0, 1, "c.TMC5031_OFS201_SHIFT", "TMC5031_OFS201_SHIFT"], [0, 0, 1, "c.TMC5031_OFS202_MASK", "TMC5031_OFS202_MASK"], [0, 0, 1, "c.TMC5031_OFS202_MASK", "TMC5031_OFS202_MASK"], [0, 0, 1, "c.TMC5031_OFS202_SHIFT", "TMC5031_OFS202_SHIFT"], [0, 0, 1, "c.TMC5031_OFS202_SHIFT", "TMC5031_OFS202_SHIFT"], [0, 0, 1, "c.TMC5031_OFS203_MASK", "TMC5031_OFS203_MASK"], [0, 0, 1, "c.TMC5031_OFS203_MASK", "TMC5031_OFS203_MASK"], [0, 0, 1, "c.TMC5031_OFS203_SHIFT", "TMC5031_OFS203_SHIFT"], [0, 0, 1, "c.TMC5031_OFS203_SHIFT", "TMC5031_OFS203_SHIFT"], [0, 0, 1, "c.TMC5031_OFS204_MASK", "TMC5031_OFS204_MASK"], [0, 0, 1, "c.TMC5031_OFS204_MASK", "TMC5031_OFS204_MASK"], [0, 0, 1, "c.TMC5031_OFS204_SHIFT", "TMC5031_OFS204_SHIFT"], [0, 0, 1, "c.TMC5031_OFS204_SHIFT", "TMC5031_OFS204_SHIFT"], [0, 0, 1, "c.TMC5031_OFS205_MASK", "TMC5031_OFS205_MASK"], [0, 0, 1, "c.TMC5031_OFS205_MASK", "TMC5031_OFS205_MASK"], [0, 0, 1, "c.TMC5031_OFS205_SHIFT", "TMC5031_OFS205_SHIFT"], [0, 0, 1, "c.TMC5031_OFS205_SHIFT", "TMC5031_OFS205_SHIFT"], [0, 0, 1, "c.TMC5031_OFS206_MASK", "TMC5031_OFS206_MASK"], [0, 0, 1, "c.TMC5031_OFS206_MASK", "TMC5031_OFS206_MASK"], [0, 0, 1, "c.TMC5031_OFS206_SHIFT", "TMC5031_OFS206_SHIFT"], [0, 0, 1, "c.TMC5031_OFS206_SHIFT", "TMC5031_OFS206_SHIFT"], [0, 0, 1, "c.TMC5031_OFS207_MASK", "TMC5031_OFS207_MASK"], [0, 0, 1, "c.TMC5031_OFS207_MASK", "TMC5031_OFS207_MASK"], [0, 0, 1, "c.TMC5031_OFS207_SHIFT", "TMC5031_OFS207_SHIFT"], [0, 0, 1, "c.TMC5031_OFS207_SHIFT", "TMC5031_OFS207_SHIFT"], [0, 0, 1, "c.TMC5031_OFS208_MASK", "TMC5031_OFS208_MASK"], [0, 0, 1, "c.TMC5031_OFS208_MASK", "TMC5031_OFS208_MASK"], [0, 0, 1, "c.TMC5031_OFS208_SHIFT", "TMC5031_OFS208_SHIFT"], [0, 0, 1, "c.TMC5031_OFS208_SHIFT", "TMC5031_OFS208_SHIFT"], [0, 0, 1, "c.TMC5031_OFS209_MASK", "TMC5031_OFS209_MASK"], [0, 0, 1, "c.TMC5031_OFS209_MASK", "TMC5031_OFS209_MASK"], [0, 0, 1, "c.TMC5031_OFS209_SHIFT", "TMC5031_OFS209_SHIFT"], [0, 0, 1, "c.TMC5031_OFS209_SHIFT", "TMC5031_OFS209_SHIFT"], [0, 0, 1, "c.TMC5031_OFS20_MASK", "TMC5031_OFS20_MASK"], [0, 0, 1, "c.TMC5031_OFS20_MASK", "TMC5031_OFS20_MASK"], [0, 0, 1, "c.TMC5031_OFS20_SHIFT", "TMC5031_OFS20_SHIFT"], [0, 0, 1, "c.TMC5031_OFS20_SHIFT", "TMC5031_OFS20_SHIFT"], [0, 0, 1, "c.TMC5031_OFS210_MASK", "TMC5031_OFS210_MASK"], [0, 0, 1, "c.TMC5031_OFS210_MASK", "TMC5031_OFS210_MASK"], [0, 0, 1, "c.TMC5031_OFS210_SHIFT", "TMC5031_OFS210_SHIFT"], [0, 0, 1, "c.TMC5031_OFS210_SHIFT", "TMC5031_OFS210_SHIFT"], [0, 0, 1, "c.TMC5031_OFS211_MASK", "TMC5031_OFS211_MASK"], [0, 0, 1, "c.TMC5031_OFS211_MASK", "TMC5031_OFS211_MASK"], [0, 0, 1, "c.TMC5031_OFS211_SHIFT", "TMC5031_OFS211_SHIFT"], [0, 0, 1, "c.TMC5031_OFS211_SHIFT", "TMC5031_OFS211_SHIFT"], [0, 0, 1, "c.TMC5031_OFS212_MASK", "TMC5031_OFS212_MASK"], [0, 0, 1, "c.TMC5031_OFS212_MASK", "TMC5031_OFS212_MASK"], [0, 0, 1, "c.TMC5031_OFS212_SHIFT", "TMC5031_OFS212_SHIFT"], [0, 0, 1, "c.TMC5031_OFS212_SHIFT", "TMC5031_OFS212_SHIFT"], [0, 0, 1, "c.TMC5031_OFS213_MASK", "TMC5031_OFS213_MASK"], [0, 0, 1, "c.TMC5031_OFS213_MASK", "TMC5031_OFS213_MASK"], [0, 0, 1, "c.TMC5031_OFS213_SHIFT", "TMC5031_OFS213_SHIFT"], [0, 0, 1, "c.TMC5031_OFS213_SHIFT", "TMC5031_OFS213_SHIFT"], [0, 0, 1, "c.TMC5031_OFS214_MASK", "TMC5031_OFS214_MASK"], [0, 0, 1, "c.TMC5031_OFS214_MASK", "TMC5031_OFS214_MASK"], [0, 0, 1, "c.TMC5031_OFS214_SHIFT", "TMC5031_OFS214_SHIFT"], [0, 0, 1, "c.TMC5031_OFS214_SHIFT", "TMC5031_OFS214_SHIFT"], [0, 0, 1, "c.TMC5031_OFS215_MASK", "TMC5031_OFS215_MASK"], [0, 0, 1, "c.TMC5031_OFS215_MASK", "TMC5031_OFS215_MASK"], [0, 0, 1, "c.TMC5031_OFS215_SHIFT", "TMC5031_OFS215_SHIFT"], [0, 0, 1, "c.TMC5031_OFS215_SHIFT", "TMC5031_OFS215_SHIFT"], [0, 0, 1, "c.TMC5031_OFS216_MASK", "TMC5031_OFS216_MASK"], [0, 0, 1, "c.TMC5031_OFS216_MASK", "TMC5031_OFS216_MASK"], [0, 0, 1, "c.TMC5031_OFS216_SHIFT", "TMC5031_OFS216_SHIFT"], [0, 0, 1, "c.TMC5031_OFS216_SHIFT", "TMC5031_OFS216_SHIFT"], [0, 0, 1, "c.TMC5031_OFS217_MASK", "TMC5031_OFS217_MASK"], [0, 0, 1, "c.TMC5031_OFS217_MASK", "TMC5031_OFS217_MASK"], [0, 0, 1, "c.TMC5031_OFS217_SHIFT", "TMC5031_OFS217_SHIFT"], [0, 0, 1, "c.TMC5031_OFS217_SHIFT", "TMC5031_OFS217_SHIFT"], [0, 0, 1, "c.TMC5031_OFS218_MASK", "TMC5031_OFS218_MASK"], [0, 0, 1, "c.TMC5031_OFS218_MASK", "TMC5031_OFS218_MASK"], [0, 0, 1, "c.TMC5031_OFS218_SHIFT", "TMC5031_OFS218_SHIFT"], [0, 0, 1, "c.TMC5031_OFS218_SHIFT", "TMC5031_OFS218_SHIFT"], [0, 0, 1, "c.TMC5031_OFS219_MASK", "TMC5031_OFS219_MASK"], [0, 0, 1, "c.TMC5031_OFS219_MASK", "TMC5031_OFS219_MASK"], [0, 0, 1, "c.TMC5031_OFS219_SHIFT", "TMC5031_OFS219_SHIFT"], [0, 0, 1, "c.TMC5031_OFS219_SHIFT", "TMC5031_OFS219_SHIFT"], [0, 0, 1, "c.TMC5031_OFS21_MASK", "TMC5031_OFS21_MASK"], [0, 0, 1, "c.TMC5031_OFS21_MASK", "TMC5031_OFS21_MASK"], [0, 0, 1, "c.TMC5031_OFS21_SHIFT", "TMC5031_OFS21_SHIFT"], [0, 0, 1, "c.TMC5031_OFS21_SHIFT", "TMC5031_OFS21_SHIFT"], [0, 0, 1, "c.TMC5031_OFS220_MASK", "TMC5031_OFS220_MASK"], [0, 0, 1, "c.TMC5031_OFS220_MASK", "TMC5031_OFS220_MASK"], [0, 0, 1, "c.TMC5031_OFS220_SHIFT", "TMC5031_OFS220_SHIFT"], [0, 0, 1, "c.TMC5031_OFS220_SHIFT", "TMC5031_OFS220_SHIFT"], [0, 0, 1, "c.TMC5031_OFS221_MASK", "TMC5031_OFS221_MASK"], [0, 0, 1, "c.TMC5031_OFS221_MASK", "TMC5031_OFS221_MASK"], [0, 0, 1, "c.TMC5031_OFS221_SHIFT", "TMC5031_OFS221_SHIFT"], [0, 0, 1, "c.TMC5031_OFS221_SHIFT", "TMC5031_OFS221_SHIFT"], [0, 0, 1, "c.TMC5031_OFS222_MASK", "TMC5031_OFS222_MASK"], [0, 0, 1, "c.TMC5031_OFS222_MASK", "TMC5031_OFS222_MASK"], [0, 0, 1, "c.TMC5031_OFS222_SHIFT", "TMC5031_OFS222_SHIFT"], [0, 0, 1, "c.TMC5031_OFS222_SHIFT", "TMC5031_OFS222_SHIFT"], [0, 0, 1, "c.TMC5031_OFS223_MASK", "TMC5031_OFS223_MASK"], [0, 0, 1, "c.TMC5031_OFS223_MASK", "TMC5031_OFS223_MASK"], [0, 0, 1, "c.TMC5031_OFS223_SHIFT", "TMC5031_OFS223_SHIFT"], [0, 0, 1, "c.TMC5031_OFS223_SHIFT", "TMC5031_OFS223_SHIFT"], [0, 0, 1, "c.TMC5031_OFS224_MASK", "TMC5031_OFS224_MASK"], [0, 0, 1, "c.TMC5031_OFS224_MASK", "TMC5031_OFS224_MASK"], [0, 0, 1, "c.TMC5031_OFS224_SHIFT", "TMC5031_OFS224_SHIFT"], [0, 0, 1, "c.TMC5031_OFS224_SHIFT", "TMC5031_OFS224_SHIFT"], [0, 0, 1, "c.TMC5031_OFS225_MASK", "TMC5031_OFS225_MASK"], [0, 0, 1, "c.TMC5031_OFS225_MASK", "TMC5031_OFS225_MASK"], [0, 0, 1, "c.TMC5031_OFS225_SHIFT", "TMC5031_OFS225_SHIFT"], [0, 0, 1, "c.TMC5031_OFS225_SHIFT", "TMC5031_OFS225_SHIFT"], [0, 0, 1, "c.TMC5031_OFS226_MASK", "TMC5031_OFS226_MASK"], [0, 0, 1, "c.TMC5031_OFS226_MASK", "TMC5031_OFS226_MASK"], [0, 0, 1, "c.TMC5031_OFS226_SHIFT", "TMC5031_OFS226_SHIFT"], [0, 0, 1, "c.TMC5031_OFS226_SHIFT", "TMC5031_OFS226_SHIFT"], [0, 0, 1, "c.TMC5031_OFS227_MASK", "TMC5031_OFS227_MASK"], [0, 0, 1, "c.TMC5031_OFS227_MASK", "TMC5031_OFS227_MASK"], [0, 0, 1, "c.TMC5031_OFS227_SHIFT", "TMC5031_OFS227_SHIFT"], [0, 0, 1, "c.TMC5031_OFS227_SHIFT", "TMC5031_OFS227_SHIFT"], [0, 0, 1, "c.TMC5031_OFS228_MASK", "TMC5031_OFS228_MASK"], [0, 0, 1, "c.TMC5031_OFS228_MASK", "TMC5031_OFS228_MASK"], [0, 0, 1, "c.TMC5031_OFS228_SHIFT", "TMC5031_OFS228_SHIFT"], [0, 0, 1, "c.TMC5031_OFS228_SHIFT", "TMC5031_OFS228_SHIFT"], [0, 0, 1, "c.TMC5031_OFS229_MASK", "TMC5031_OFS229_MASK"], [0, 0, 1, "c.TMC5031_OFS229_MASK", "TMC5031_OFS229_MASK"], [0, 0, 1, "c.TMC5031_OFS229_SHIFT", "TMC5031_OFS229_SHIFT"], [0, 0, 1, "c.TMC5031_OFS229_SHIFT", "TMC5031_OFS229_SHIFT"], [0, 0, 1, "c.TMC5031_OFS22_MASK", "TMC5031_OFS22_MASK"], [0, 0, 1, "c.TMC5031_OFS22_MASK", "TMC5031_OFS22_MASK"], [0, 0, 1, "c.TMC5031_OFS22_SHIFT", "TMC5031_OFS22_SHIFT"], [0, 0, 1, "c.TMC5031_OFS22_SHIFT", "TMC5031_OFS22_SHIFT"], [0, 0, 1, "c.TMC5031_OFS230_MASK", "TMC5031_OFS230_MASK"], [0, 0, 1, "c.TMC5031_OFS230_MASK", "TMC5031_OFS230_MASK"], [0, 0, 1, "c.TMC5031_OFS230_SHIFT", "TMC5031_OFS230_SHIFT"], [0, 0, 1, "c.TMC5031_OFS230_SHIFT", "TMC5031_OFS230_SHIFT"], [0, 0, 1, "c.TMC5031_OFS231_MASK", "TMC5031_OFS231_MASK"], [0, 0, 1, "c.TMC5031_OFS231_MASK", "TMC5031_OFS231_MASK"], [0, 0, 1, "c.TMC5031_OFS231_SHIFT", "TMC5031_OFS231_SHIFT"], [0, 0, 1, "c.TMC5031_OFS231_SHIFT", "TMC5031_OFS231_SHIFT"], [0, 0, 1, "c.TMC5031_OFS232_MASK", "TMC5031_OFS232_MASK"], [0, 0, 1, "c.TMC5031_OFS232_MASK", "TMC5031_OFS232_MASK"], [0, 0, 1, "c.TMC5031_OFS232_SHIFT", "TMC5031_OFS232_SHIFT"], [0, 0, 1, "c.TMC5031_OFS232_SHIFT", "TMC5031_OFS232_SHIFT"], [0, 0, 1, "c.TMC5031_OFS233_MASK", "TMC5031_OFS233_MASK"], [0, 0, 1, "c.TMC5031_OFS233_MASK", "TMC5031_OFS233_MASK"], [0, 0, 1, "c.TMC5031_OFS233_SHIFT", "TMC5031_OFS233_SHIFT"], [0, 0, 1, "c.TMC5031_OFS233_SHIFT", "TMC5031_OFS233_SHIFT"], [0, 0, 1, "c.TMC5031_OFS234_MASK", "TMC5031_OFS234_MASK"], [0, 0, 1, "c.TMC5031_OFS234_MASK", "TMC5031_OFS234_MASK"], [0, 0, 1, "c.TMC5031_OFS234_SHIFT", "TMC5031_OFS234_SHIFT"], [0, 0, 1, "c.TMC5031_OFS234_SHIFT", "TMC5031_OFS234_SHIFT"], [0, 0, 1, "c.TMC5031_OFS235_MASK", "TMC5031_OFS235_MASK"], [0, 0, 1, "c.TMC5031_OFS235_MASK", "TMC5031_OFS235_MASK"], [0, 0, 1, "c.TMC5031_OFS235_SHIFT", "TMC5031_OFS235_SHIFT"], [0, 0, 1, "c.TMC5031_OFS235_SHIFT", "TMC5031_OFS235_SHIFT"], [0, 0, 1, "c.TMC5031_OFS236_MASK", "TMC5031_OFS236_MASK"], [0, 0, 1, "c.TMC5031_OFS236_MASK", "TMC5031_OFS236_MASK"], [0, 0, 1, "c.TMC5031_OFS236_SHIFT", "TMC5031_OFS236_SHIFT"], [0, 0, 1, "c.TMC5031_OFS236_SHIFT", "TMC5031_OFS236_SHIFT"], [0, 0, 1, "c.TMC5031_OFS237_MASK", "TMC5031_OFS237_MASK"], [0, 0, 1, "c.TMC5031_OFS237_MASK", "TMC5031_OFS237_MASK"], [0, 0, 1, "c.TMC5031_OFS237_SHIFT", "TMC5031_OFS237_SHIFT"], [0, 0, 1, "c.TMC5031_OFS237_SHIFT", "TMC5031_OFS237_SHIFT"], [0, 0, 1, "c.TMC5031_OFS238_MASK", "TMC5031_OFS238_MASK"], [0, 0, 1, "c.TMC5031_OFS238_MASK", "TMC5031_OFS238_MASK"], [0, 0, 1, "c.TMC5031_OFS238_SHIFT", "TMC5031_OFS238_SHIFT"], [0, 0, 1, "c.TMC5031_OFS238_SHIFT", "TMC5031_OFS238_SHIFT"], [0, 0, 1, "c.TMC5031_OFS239_MASK", "TMC5031_OFS239_MASK"], [0, 0, 1, "c.TMC5031_OFS239_MASK", "TMC5031_OFS239_MASK"], [0, 0, 1, "c.TMC5031_OFS239_SHIFT", "TMC5031_OFS239_SHIFT"], [0, 0, 1, "c.TMC5031_OFS239_SHIFT", "TMC5031_OFS239_SHIFT"], [0, 0, 1, "c.TMC5031_OFS23_MASK", "TMC5031_OFS23_MASK"], [0, 0, 1, "c.TMC5031_OFS23_MASK", "TMC5031_OFS23_MASK"], [0, 0, 1, "c.TMC5031_OFS23_SHIFT", "TMC5031_OFS23_SHIFT"], [0, 0, 1, "c.TMC5031_OFS23_SHIFT", "TMC5031_OFS23_SHIFT"], [0, 0, 1, "c.TMC5031_OFS240_MASK", "TMC5031_OFS240_MASK"], [0, 0, 1, "c.TMC5031_OFS240_MASK", "TMC5031_OFS240_MASK"], [0, 0, 1, "c.TMC5031_OFS240_SHIFT", "TMC5031_OFS240_SHIFT"], [0, 0, 1, "c.TMC5031_OFS240_SHIFT", "TMC5031_OFS240_SHIFT"], [0, 0, 1, "c.TMC5031_OFS241_MASK", "TMC5031_OFS241_MASK"], [0, 0, 1, "c.TMC5031_OFS241_MASK", "TMC5031_OFS241_MASK"], [0, 0, 1, "c.TMC5031_OFS241_SHIFT", "TMC5031_OFS241_SHIFT"], [0, 0, 1, "c.TMC5031_OFS241_SHIFT", "TMC5031_OFS241_SHIFT"], [0, 0, 1, "c.TMC5031_OFS242_MASK", "TMC5031_OFS242_MASK"], [0, 0, 1, "c.TMC5031_OFS242_MASK", "TMC5031_OFS242_MASK"], [0, 0, 1, "c.TMC5031_OFS242_SHIFT", "TMC5031_OFS242_SHIFT"], [0, 0, 1, "c.TMC5031_OFS242_SHIFT", "TMC5031_OFS242_SHIFT"], [0, 0, 1, "c.TMC5031_OFS243_MASK", "TMC5031_OFS243_MASK"], [0, 0, 1, "c.TMC5031_OFS243_MASK", "TMC5031_OFS243_MASK"], [0, 0, 1, "c.TMC5031_OFS243_SHIFT", "TMC5031_OFS243_SHIFT"], [0, 0, 1, "c.TMC5031_OFS243_SHIFT", "TMC5031_OFS243_SHIFT"], [0, 0, 1, "c.TMC5031_OFS244_MASK", "TMC5031_OFS244_MASK"], [0, 0, 1, "c.TMC5031_OFS244_MASK", "TMC5031_OFS244_MASK"], [0, 0, 1, "c.TMC5031_OFS244_SHIFT", "TMC5031_OFS244_SHIFT"], [0, 0, 1, "c.TMC5031_OFS244_SHIFT", "TMC5031_OFS244_SHIFT"], [0, 0, 1, "c.TMC5031_OFS245_MASK", "TMC5031_OFS245_MASK"], [0, 0, 1, "c.TMC5031_OFS245_MASK", "TMC5031_OFS245_MASK"], [0, 0, 1, "c.TMC5031_OFS245_SHIFT", "TMC5031_OFS245_SHIFT"], [0, 0, 1, "c.TMC5031_OFS245_SHIFT", "TMC5031_OFS245_SHIFT"], [0, 0, 1, "c.TMC5031_OFS246_MASK", "TMC5031_OFS246_MASK"], [0, 0, 1, "c.TMC5031_OFS246_MASK", "TMC5031_OFS246_MASK"], [0, 0, 1, "c.TMC5031_OFS246_SHIFT", "TMC5031_OFS246_SHIFT"], [0, 0, 1, "c.TMC5031_OFS246_SHIFT", "TMC5031_OFS246_SHIFT"], [0, 0, 1, "c.TMC5031_OFS247_MASK", "TMC5031_OFS247_MASK"], [0, 0, 1, "c.TMC5031_OFS247_MASK", "TMC5031_OFS247_MASK"], [0, 0, 1, "c.TMC5031_OFS247_SHIFT", "TMC5031_OFS247_SHIFT"], [0, 0, 1, "c.TMC5031_OFS247_SHIFT", "TMC5031_OFS247_SHIFT"], [0, 0, 1, "c.TMC5031_OFS248_MASK", "TMC5031_OFS248_MASK"], [0, 0, 1, "c.TMC5031_OFS248_MASK", "TMC5031_OFS248_MASK"], [0, 0, 1, "c.TMC5031_OFS248_SHIFT", "TMC5031_OFS248_SHIFT"], [0, 0, 1, "c.TMC5031_OFS248_SHIFT", "TMC5031_OFS248_SHIFT"], [0, 0, 1, "c.TMC5031_OFS249_MASK", "TMC5031_OFS249_MASK"], [0, 0, 1, "c.TMC5031_OFS249_MASK", "TMC5031_OFS249_MASK"], [0, 0, 1, "c.TMC5031_OFS249_SHIFT", "TMC5031_OFS249_SHIFT"], [0, 0, 1, "c.TMC5031_OFS249_SHIFT", "TMC5031_OFS249_SHIFT"], [0, 0, 1, "c.TMC5031_OFS24_MASK", "TMC5031_OFS24_MASK"], [0, 0, 1, "c.TMC5031_OFS24_MASK", "TMC5031_OFS24_MASK"], [0, 0, 1, "c.TMC5031_OFS24_SHIFT", "TMC5031_OFS24_SHIFT"], [0, 0, 1, "c.TMC5031_OFS24_SHIFT", "TMC5031_OFS24_SHIFT"], [0, 0, 1, "c.TMC5031_OFS250_MASK", "TMC5031_OFS250_MASK"], [0, 0, 1, "c.TMC5031_OFS250_MASK", "TMC5031_OFS250_MASK"], [0, 0, 1, "c.TMC5031_OFS250_SHIFT", "TMC5031_OFS250_SHIFT"], [0, 0, 1, "c.TMC5031_OFS250_SHIFT", "TMC5031_OFS250_SHIFT"], [0, 0, 1, "c.TMC5031_OFS251_MASK", "TMC5031_OFS251_MASK"], [0, 0, 1, "c.TMC5031_OFS251_MASK", "TMC5031_OFS251_MASK"], [0, 0, 1, "c.TMC5031_OFS251_SHIFT", "TMC5031_OFS251_SHIFT"], [0, 0, 1, "c.TMC5031_OFS251_SHIFT", "TMC5031_OFS251_SHIFT"], [0, 0, 1, "c.TMC5031_OFS252_MASK", "TMC5031_OFS252_MASK"], [0, 0, 1, "c.TMC5031_OFS252_MASK", "TMC5031_OFS252_MASK"], [0, 0, 1, "c.TMC5031_OFS252_SHIFT", "TMC5031_OFS252_SHIFT"], [0, 0, 1, "c.TMC5031_OFS252_SHIFT", "TMC5031_OFS252_SHIFT"], [0, 0, 1, "c.TMC5031_OFS253_MASK", "TMC5031_OFS253_MASK"], [0, 0, 1, "c.TMC5031_OFS253_MASK", "TMC5031_OFS253_MASK"], [0, 0, 1, "c.TMC5031_OFS253_SHIFT", "TMC5031_OFS253_SHIFT"], [0, 0, 1, "c.TMC5031_OFS253_SHIFT", "TMC5031_OFS253_SHIFT"], [0, 0, 1, "c.TMC5031_OFS254_MASK", "TMC5031_OFS254_MASK"], [0, 0, 1, "c.TMC5031_OFS254_MASK", "TMC5031_OFS254_MASK"], [0, 0, 1, "c.TMC5031_OFS254_SHIFT", "TMC5031_OFS254_SHIFT"], [0, 0, 1, "c.TMC5031_OFS254_SHIFT", "TMC5031_OFS254_SHIFT"], [0, 0, 1, "c.TMC5031_OFS255_MASK", "TMC5031_OFS255_MASK"], [0, 0, 1, "c.TMC5031_OFS255_MASK", "TMC5031_OFS255_MASK"], [0, 0, 1, "c.TMC5031_OFS255_SHIFT", "TMC5031_OFS255_SHIFT"], [0, 0, 1, "c.TMC5031_OFS255_SHIFT", "TMC5031_OFS255_SHIFT"], [0, 0, 1, "c.TMC5031_OFS25_MASK", "TMC5031_OFS25_MASK"], [0, 0, 1, "c.TMC5031_OFS25_MASK", "TMC5031_OFS25_MASK"], [0, 0, 1, "c.TMC5031_OFS25_SHIFT", "TMC5031_OFS25_SHIFT"], [0, 0, 1, "c.TMC5031_OFS25_SHIFT", "TMC5031_OFS25_SHIFT"], [0, 0, 1, "c.TMC5031_OFS26_MASK", "TMC5031_OFS26_MASK"], [0, 0, 1, "c.TMC5031_OFS26_MASK", "TMC5031_OFS26_MASK"], [0, 0, 1, "c.TMC5031_OFS26_SHIFT", "TMC5031_OFS26_SHIFT"], [0, 0, 1, "c.TMC5031_OFS26_SHIFT", "TMC5031_OFS26_SHIFT"], [0, 0, 1, "c.TMC5031_OFS27_MASK", "TMC5031_OFS27_MASK"], [0, 0, 1, "c.TMC5031_OFS27_MASK", "TMC5031_OFS27_MASK"], [0, 0, 1, "c.TMC5031_OFS27_SHIFT", "TMC5031_OFS27_SHIFT"], [0, 0, 1, "c.TMC5031_OFS27_SHIFT", "TMC5031_OFS27_SHIFT"], [0, 0, 1, "c.TMC5031_OFS28_MASK", "TMC5031_OFS28_MASK"], [0, 0, 1, "c.TMC5031_OFS28_MASK", "TMC5031_OFS28_MASK"], [0, 0, 1, "c.TMC5031_OFS28_SHIFT", "TMC5031_OFS28_SHIFT"], [0, 0, 1, "c.TMC5031_OFS28_SHIFT", "TMC5031_OFS28_SHIFT"], [0, 0, 1, "c.TMC5031_OFS29_MASK", "TMC5031_OFS29_MASK"], [0, 0, 1, "c.TMC5031_OFS29_MASK", "TMC5031_OFS29_MASK"], [0, 0, 1, "c.TMC5031_OFS29_SHIFT", "TMC5031_OFS29_SHIFT"], [0, 0, 1, "c.TMC5031_OFS29_SHIFT", "TMC5031_OFS29_SHIFT"], [0, 0, 1, "c.TMC5031_OFS2_MASK", "TMC5031_OFS2_MASK"], [0, 0, 1, "c.TMC5031_OFS2_MASK", "TMC5031_OFS2_MASK"], [0, 0, 1, "c.TMC5031_OFS2_SHIFT", "TMC5031_OFS2_SHIFT"], [0, 0, 1, "c.TMC5031_OFS2_SHIFT", "TMC5031_OFS2_SHIFT"], [0, 0, 1, "c.TMC5031_OFS30_MASK", "TMC5031_OFS30_MASK"], [0, 0, 1, "c.TMC5031_OFS30_MASK", "TMC5031_OFS30_MASK"], [0, 0, 1, "c.TMC5031_OFS30_SHIFT", "TMC5031_OFS30_SHIFT"], [0, 0, 1, "c.TMC5031_OFS30_SHIFT", "TMC5031_OFS30_SHIFT"], [0, 0, 1, "c.TMC5031_OFS31_MASK", "TMC5031_OFS31_MASK"], [0, 0, 1, "c.TMC5031_OFS31_MASK", "TMC5031_OFS31_MASK"], [0, 0, 1, "c.TMC5031_OFS31_SHIFT", "TMC5031_OFS31_SHIFT"], [0, 0, 1, "c.TMC5031_OFS31_SHIFT", "TMC5031_OFS31_SHIFT"], [0, 0, 1, "c.TMC5031_OFS32_MASK", "TMC5031_OFS32_MASK"], [0, 0, 1, "c.TMC5031_OFS32_MASK", "TMC5031_OFS32_MASK"], [0, 0, 1, "c.TMC5031_OFS32_SHIFT", "TMC5031_OFS32_SHIFT"], [0, 0, 1, "c.TMC5031_OFS32_SHIFT", "TMC5031_OFS32_SHIFT"], [0, 0, 1, "c.TMC5031_OFS33_MASK", "TMC5031_OFS33_MASK"], [0, 0, 1, "c.TMC5031_OFS33_MASK", "TMC5031_OFS33_MASK"], [0, 0, 1, "c.TMC5031_OFS33_SHIFT", "TMC5031_OFS33_SHIFT"], [0, 0, 1, "c.TMC5031_OFS33_SHIFT", "TMC5031_OFS33_SHIFT"], [0, 0, 1, "c.TMC5031_OFS34_MASK", "TMC5031_OFS34_MASK"], [0, 0, 1, "c.TMC5031_OFS34_MASK", "TMC5031_OFS34_MASK"], [0, 0, 1, "c.TMC5031_OFS34_SHIFT", "TMC5031_OFS34_SHIFT"], [0, 0, 1, "c.TMC5031_OFS34_SHIFT", "TMC5031_OFS34_SHIFT"], [0, 0, 1, "c.TMC5031_OFS35_MASK", "TMC5031_OFS35_MASK"], [0, 0, 1, "c.TMC5031_OFS35_MASK", "TMC5031_OFS35_MASK"], [0, 0, 1, "c.TMC5031_OFS35_SHIFT", "TMC5031_OFS35_SHIFT"], [0, 0, 1, "c.TMC5031_OFS35_SHIFT", "TMC5031_OFS35_SHIFT"], [0, 0, 1, "c.TMC5031_OFS36_MASK", "TMC5031_OFS36_MASK"], [0, 0, 1, "c.TMC5031_OFS36_MASK", "TMC5031_OFS36_MASK"], [0, 0, 1, "c.TMC5031_OFS36_SHIFT", "TMC5031_OFS36_SHIFT"], [0, 0, 1, "c.TMC5031_OFS36_SHIFT", "TMC5031_OFS36_SHIFT"], [0, 0, 1, "c.TMC5031_OFS37_MASK", "TMC5031_OFS37_MASK"], [0, 0, 1, "c.TMC5031_OFS37_MASK", "TMC5031_OFS37_MASK"], [0, 0, 1, "c.TMC5031_OFS37_SHIFT", "TMC5031_OFS37_SHIFT"], [0, 0, 1, "c.TMC5031_OFS37_SHIFT", "TMC5031_OFS37_SHIFT"], [0, 0, 1, "c.TMC5031_OFS38_MASK", "TMC5031_OFS38_MASK"], [0, 0, 1, "c.TMC5031_OFS38_MASK", "TMC5031_OFS38_MASK"], [0, 0, 1, "c.TMC5031_OFS38_SHIFT", "TMC5031_OFS38_SHIFT"], [0, 0, 1, "c.TMC5031_OFS38_SHIFT", "TMC5031_OFS38_SHIFT"], [0, 0, 1, "c.TMC5031_OFS39_MASK", "TMC5031_OFS39_MASK"], [0, 0, 1, "c.TMC5031_OFS39_MASK", "TMC5031_OFS39_MASK"], [0, 0, 1, "c.TMC5031_OFS39_SHIFT", "TMC5031_OFS39_SHIFT"], [0, 0, 1, "c.TMC5031_OFS39_SHIFT", "TMC5031_OFS39_SHIFT"], [0, 0, 1, "c.TMC5031_OFS3_MASK", "TMC5031_OFS3_MASK"], [0, 0, 1, "c.TMC5031_OFS3_MASK", "TMC5031_OFS3_MASK"], [0, 0, 1, "c.TMC5031_OFS3_SHIFT", "TMC5031_OFS3_SHIFT"], [0, 0, 1, "c.TMC5031_OFS3_SHIFT", "TMC5031_OFS3_SHIFT"], [0, 0, 1, "c.TMC5031_OFS40_MASK", "TMC5031_OFS40_MASK"], [0, 0, 1, "c.TMC5031_OFS40_MASK", "TMC5031_OFS40_MASK"], [0, 0, 1, "c.TMC5031_OFS40_SHIFT", "TMC5031_OFS40_SHIFT"], [0, 0, 1, "c.TMC5031_OFS40_SHIFT", "TMC5031_OFS40_SHIFT"], [0, 0, 1, "c.TMC5031_OFS41_MASK", "TMC5031_OFS41_MASK"], [0, 0, 1, "c.TMC5031_OFS41_MASK", "TMC5031_OFS41_MASK"], [0, 0, 1, "c.TMC5031_OFS41_SHIFT", "TMC5031_OFS41_SHIFT"], [0, 0, 1, "c.TMC5031_OFS41_SHIFT", "TMC5031_OFS41_SHIFT"], [0, 0, 1, "c.TMC5031_OFS42_MASK", "TMC5031_OFS42_MASK"], [0, 0, 1, "c.TMC5031_OFS42_MASK", "TMC5031_OFS42_MASK"], [0, 0, 1, "c.TMC5031_OFS42_SHIFT", "TMC5031_OFS42_SHIFT"], [0, 0, 1, "c.TMC5031_OFS42_SHIFT", "TMC5031_OFS42_SHIFT"], [0, 0, 1, "c.TMC5031_OFS43_MASK", "TMC5031_OFS43_MASK"], [0, 0, 1, "c.TMC5031_OFS43_MASK", "TMC5031_OFS43_MASK"], [0, 0, 1, "c.TMC5031_OFS43_SHIFT", "TMC5031_OFS43_SHIFT"], [0, 0, 1, "c.TMC5031_OFS43_SHIFT", "TMC5031_OFS43_SHIFT"], [0, 0, 1, "c.TMC5031_OFS44_MASK", "TMC5031_OFS44_MASK"], [0, 0, 1, "c.TMC5031_OFS44_MASK", "TMC5031_OFS44_MASK"], [0, 0, 1, "c.TMC5031_OFS44_SHIFT", "TMC5031_OFS44_SHIFT"], [0, 0, 1, "c.TMC5031_OFS44_SHIFT", "TMC5031_OFS44_SHIFT"], [0, 0, 1, "c.TMC5031_OFS45_MASK", "TMC5031_OFS45_MASK"], [0, 0, 1, "c.TMC5031_OFS45_MASK", "TMC5031_OFS45_MASK"], [0, 0, 1, "c.TMC5031_OFS45_SHIFT", "TMC5031_OFS45_SHIFT"], [0, 0, 1, "c.TMC5031_OFS45_SHIFT", "TMC5031_OFS45_SHIFT"], [0, 0, 1, "c.TMC5031_OFS46_MASK", "TMC5031_OFS46_MASK"], [0, 0, 1, "c.TMC5031_OFS46_MASK", "TMC5031_OFS46_MASK"], [0, 0, 1, "c.TMC5031_OFS46_SHIFT", "TMC5031_OFS46_SHIFT"], [0, 0, 1, "c.TMC5031_OFS46_SHIFT", "TMC5031_OFS46_SHIFT"], [0, 0, 1, "c.TMC5031_OFS47_MASK", "TMC5031_OFS47_MASK"], [0, 0, 1, "c.TMC5031_OFS47_MASK", "TMC5031_OFS47_MASK"], [0, 0, 1, "c.TMC5031_OFS47_SHIFT", "TMC5031_OFS47_SHIFT"], [0, 0, 1, "c.TMC5031_OFS47_SHIFT", "TMC5031_OFS47_SHIFT"], [0, 0, 1, "c.TMC5031_OFS48_MASK", "TMC5031_OFS48_MASK"], [0, 0, 1, "c.TMC5031_OFS48_MASK", "TMC5031_OFS48_MASK"], [0, 0, 1, "c.TMC5031_OFS48_SHIFT", "TMC5031_OFS48_SHIFT"], [0, 0, 1, "c.TMC5031_OFS48_SHIFT", "TMC5031_OFS48_SHIFT"], [0, 0, 1, "c.TMC5031_OFS49_MASK", "TMC5031_OFS49_MASK"], [0, 0, 1, "c.TMC5031_OFS49_MASK", "TMC5031_OFS49_MASK"], [0, 0, 1, "c.TMC5031_OFS49_SHIFT", "TMC5031_OFS49_SHIFT"], [0, 0, 1, "c.TMC5031_OFS49_SHIFT", "TMC5031_OFS49_SHIFT"], [0, 0, 1, "c.TMC5031_OFS4_MASK", "TMC5031_OFS4_MASK"], [0, 0, 1, "c.TMC5031_OFS4_MASK", "TMC5031_OFS4_MASK"], [0, 0, 1, "c.TMC5031_OFS4_SHIFT", "TMC5031_OFS4_SHIFT"], [0, 0, 1, "c.TMC5031_OFS4_SHIFT", "TMC5031_OFS4_SHIFT"], [0, 0, 1, "c.TMC5031_OFS50_MASK", "TMC5031_OFS50_MASK"], [0, 0, 1, "c.TMC5031_OFS50_MASK", "TMC5031_OFS50_MASK"], [0, 0, 1, "c.TMC5031_OFS50_SHIFT", "TMC5031_OFS50_SHIFT"], [0, 0, 1, "c.TMC5031_OFS50_SHIFT", "TMC5031_OFS50_SHIFT"], [0, 0, 1, "c.TMC5031_OFS51_MASK", "TMC5031_OFS51_MASK"], [0, 0, 1, "c.TMC5031_OFS51_MASK", "TMC5031_OFS51_MASK"], [0, 0, 1, "c.TMC5031_OFS51_SHIFT", "TMC5031_OFS51_SHIFT"], [0, 0, 1, "c.TMC5031_OFS51_SHIFT", "TMC5031_OFS51_SHIFT"], [0, 0, 1, "c.TMC5031_OFS52_MASK", "TMC5031_OFS52_MASK"], [0, 0, 1, "c.TMC5031_OFS52_MASK", "TMC5031_OFS52_MASK"], [0, 0, 1, "c.TMC5031_OFS52_SHIFT", "TMC5031_OFS52_SHIFT"], [0, 0, 1, "c.TMC5031_OFS52_SHIFT", "TMC5031_OFS52_SHIFT"], [0, 0, 1, "c.TMC5031_OFS53_MASK", "TMC5031_OFS53_MASK"], [0, 0, 1, "c.TMC5031_OFS53_MASK", "TMC5031_OFS53_MASK"], [0, 0, 1, "c.TMC5031_OFS53_SHIFT", "TMC5031_OFS53_SHIFT"], [0, 0, 1, "c.TMC5031_OFS53_SHIFT", "TMC5031_OFS53_SHIFT"], [0, 0, 1, "c.TMC5031_OFS54_MASK", "TMC5031_OFS54_MASK"], [0, 0, 1, "c.TMC5031_OFS54_MASK", "TMC5031_OFS54_MASK"], [0, 0, 1, "c.TMC5031_OFS54_SHIFT", "TMC5031_OFS54_SHIFT"], [0, 0, 1, "c.TMC5031_OFS54_SHIFT", "TMC5031_OFS54_SHIFT"], [0, 0, 1, "c.TMC5031_OFS55_MASK", "TMC5031_OFS55_MASK"], [0, 0, 1, "c.TMC5031_OFS55_MASK", "TMC5031_OFS55_MASK"], [0, 0, 1, "c.TMC5031_OFS55_SHIFT", "TMC5031_OFS55_SHIFT"], [0, 0, 1, "c.TMC5031_OFS55_SHIFT", "TMC5031_OFS55_SHIFT"], [0, 0, 1, "c.TMC5031_OFS56_MASK", "TMC5031_OFS56_MASK"], [0, 0, 1, "c.TMC5031_OFS56_MASK", "TMC5031_OFS56_MASK"], [0, 0, 1, "c.TMC5031_OFS56_SHIFT", "TMC5031_OFS56_SHIFT"], [0, 0, 1, "c.TMC5031_OFS56_SHIFT", "TMC5031_OFS56_SHIFT"], [0, 0, 1, "c.TMC5031_OFS57_MASK", "TMC5031_OFS57_MASK"], [0, 0, 1, "c.TMC5031_OFS57_MASK", "TMC5031_OFS57_MASK"], [0, 0, 1, "c.TMC5031_OFS57_SHIFT", "TMC5031_OFS57_SHIFT"], [0, 0, 1, "c.TMC5031_OFS57_SHIFT", "TMC5031_OFS57_SHIFT"], [0, 0, 1, "c.TMC5031_OFS58_MASK", "TMC5031_OFS58_MASK"], [0, 0, 1, "c.TMC5031_OFS58_MASK", "TMC5031_OFS58_MASK"], [0, 0, 1, "c.TMC5031_OFS58_SHIFT", "TMC5031_OFS58_SHIFT"], [0, 0, 1, "c.TMC5031_OFS58_SHIFT", "TMC5031_OFS58_SHIFT"], [0, 0, 1, "c.TMC5031_OFS59_MASK", "TMC5031_OFS59_MASK"], [0, 0, 1, "c.TMC5031_OFS59_MASK", "TMC5031_OFS59_MASK"], [0, 0, 1, "c.TMC5031_OFS59_SHIFT", "TMC5031_OFS59_SHIFT"], [0, 0, 1, "c.TMC5031_OFS59_SHIFT", "TMC5031_OFS59_SHIFT"], [0, 0, 1, "c.TMC5031_OFS5_MASK", "TMC5031_OFS5_MASK"], [0, 0, 1, "c.TMC5031_OFS5_MASK", "TMC5031_OFS5_MASK"], [0, 0, 1, "c.TMC5031_OFS5_SHIFT", "TMC5031_OFS5_SHIFT"], [0, 0, 1, "c.TMC5031_OFS5_SHIFT", "TMC5031_OFS5_SHIFT"], [0, 0, 1, "c.TMC5031_OFS60_MASK", "TMC5031_OFS60_MASK"], [0, 0, 1, "c.TMC5031_OFS60_MASK", "TMC5031_OFS60_MASK"], [0, 0, 1, "c.TMC5031_OFS60_SHIFT", "TMC5031_OFS60_SHIFT"], [0, 0, 1, "c.TMC5031_OFS60_SHIFT", "TMC5031_OFS60_SHIFT"], [0, 0, 1, "c.TMC5031_OFS61_MASK", "TMC5031_OFS61_MASK"], [0, 0, 1, "c.TMC5031_OFS61_MASK", "TMC5031_OFS61_MASK"], [0, 0, 1, "c.TMC5031_OFS61_SHIFT", "TMC5031_OFS61_SHIFT"], [0, 0, 1, "c.TMC5031_OFS61_SHIFT", "TMC5031_OFS61_SHIFT"], [0, 0, 1, "c.TMC5031_OFS62_MASK", "TMC5031_OFS62_MASK"], [0, 0, 1, "c.TMC5031_OFS62_MASK", "TMC5031_OFS62_MASK"], [0, 0, 1, "c.TMC5031_OFS62_SHIFT", "TMC5031_OFS62_SHIFT"], [0, 0, 1, "c.TMC5031_OFS62_SHIFT", "TMC5031_OFS62_SHIFT"], [0, 0, 1, "c.TMC5031_OFS63_MASK", "TMC5031_OFS63_MASK"], [0, 0, 1, "c.TMC5031_OFS63_MASK", "TMC5031_OFS63_MASK"], [0, 0, 1, "c.TMC5031_OFS63_SHIFT", "TMC5031_OFS63_SHIFT"], [0, 0, 1, "c.TMC5031_OFS63_SHIFT", "TMC5031_OFS63_SHIFT"], [0, 0, 1, "c.TMC5031_OFS64_MASK", "TMC5031_OFS64_MASK"], [0, 0, 1, "c.TMC5031_OFS64_MASK", "TMC5031_OFS64_MASK"], [0, 0, 1, "c.TMC5031_OFS64_SHIFT", "TMC5031_OFS64_SHIFT"], [0, 0, 1, "c.TMC5031_OFS64_SHIFT", "TMC5031_OFS64_SHIFT"], [0, 0, 1, "c.TMC5031_OFS65_MASK", "TMC5031_OFS65_MASK"], [0, 0, 1, "c.TMC5031_OFS65_MASK", "TMC5031_OFS65_MASK"], [0, 0, 1, "c.TMC5031_OFS65_SHIFT", "TMC5031_OFS65_SHIFT"], [0, 0, 1, "c.TMC5031_OFS65_SHIFT", "TMC5031_OFS65_SHIFT"], [0, 0, 1, "c.TMC5031_OFS66_MASK", "TMC5031_OFS66_MASK"], [0, 0, 1, "c.TMC5031_OFS66_MASK", "TMC5031_OFS66_MASK"], [0, 0, 1, "c.TMC5031_OFS66_SHIFT", "TMC5031_OFS66_SHIFT"], [0, 0, 1, "c.TMC5031_OFS66_SHIFT", "TMC5031_OFS66_SHIFT"], [0, 0, 1, "c.TMC5031_OFS67_MASK", "TMC5031_OFS67_MASK"], [0, 0, 1, "c.TMC5031_OFS67_MASK", "TMC5031_OFS67_MASK"], [0, 0, 1, "c.TMC5031_OFS67_SHIFT", "TMC5031_OFS67_SHIFT"], [0, 0, 1, "c.TMC5031_OFS67_SHIFT", "TMC5031_OFS67_SHIFT"], [0, 0, 1, "c.TMC5031_OFS68_MASK", "TMC5031_OFS68_MASK"], [0, 0, 1, "c.TMC5031_OFS68_MASK", "TMC5031_OFS68_MASK"], [0, 0, 1, "c.TMC5031_OFS68_SHIFT", "TMC5031_OFS68_SHIFT"], [0, 0, 1, "c.TMC5031_OFS68_SHIFT", "TMC5031_OFS68_SHIFT"], [0, 0, 1, "c.TMC5031_OFS69_MASK", "TMC5031_OFS69_MASK"], [0, 0, 1, "c.TMC5031_OFS69_MASK", "TMC5031_OFS69_MASK"], [0, 0, 1, "c.TMC5031_OFS69_SHIFT", "TMC5031_OFS69_SHIFT"], [0, 0, 1, "c.TMC5031_OFS69_SHIFT", "TMC5031_OFS69_SHIFT"], [0, 0, 1, "c.TMC5031_OFS6_MASK", "TMC5031_OFS6_MASK"], [0, 0, 1, "c.TMC5031_OFS6_MASK", "TMC5031_OFS6_MASK"], [0, 0, 1, "c.TMC5031_OFS6_SHIFT", "TMC5031_OFS6_SHIFT"], [0, 0, 1, "c.TMC5031_OFS6_SHIFT", "TMC5031_OFS6_SHIFT"], [0, 0, 1, "c.TMC5031_OFS70_MASK", "TMC5031_OFS70_MASK"], [0, 0, 1, "c.TMC5031_OFS70_MASK", "TMC5031_OFS70_MASK"], [0, 0, 1, "c.TMC5031_OFS70_SHIFT", "TMC5031_OFS70_SHIFT"], [0, 0, 1, "c.TMC5031_OFS70_SHIFT", "TMC5031_OFS70_SHIFT"], [0, 0, 1, "c.TMC5031_OFS71_MASK", "TMC5031_OFS71_MASK"], [0, 0, 1, "c.TMC5031_OFS71_MASK", "TMC5031_OFS71_MASK"], [0, 0, 1, "c.TMC5031_OFS71_SHIFT", "TMC5031_OFS71_SHIFT"], [0, 0, 1, "c.TMC5031_OFS71_SHIFT", "TMC5031_OFS71_SHIFT"], [0, 0, 1, "c.TMC5031_OFS72_MASK", "TMC5031_OFS72_MASK"], [0, 0, 1, "c.TMC5031_OFS72_MASK", "TMC5031_OFS72_MASK"], [0, 0, 1, "c.TMC5031_OFS72_SHIFT", "TMC5031_OFS72_SHIFT"], [0, 0, 1, "c.TMC5031_OFS72_SHIFT", "TMC5031_OFS72_SHIFT"], [0, 0, 1, "c.TMC5031_OFS73_MASK", "TMC5031_OFS73_MASK"], [0, 0, 1, "c.TMC5031_OFS73_MASK", "TMC5031_OFS73_MASK"], [0, 0, 1, "c.TMC5031_OFS73_SHIFT", "TMC5031_OFS73_SHIFT"], [0, 0, 1, "c.TMC5031_OFS73_SHIFT", "TMC5031_OFS73_SHIFT"], [0, 0, 1, "c.TMC5031_OFS74_MASK", "TMC5031_OFS74_MASK"], [0, 0, 1, "c.TMC5031_OFS74_MASK", "TMC5031_OFS74_MASK"], [0, 0, 1, "c.TMC5031_OFS74_SHIFT", "TMC5031_OFS74_SHIFT"], [0, 0, 1, "c.TMC5031_OFS74_SHIFT", "TMC5031_OFS74_SHIFT"], [0, 0, 1, "c.TMC5031_OFS75_MASK", "TMC5031_OFS75_MASK"], [0, 0, 1, "c.TMC5031_OFS75_MASK", "TMC5031_OFS75_MASK"], [0, 0, 1, "c.TMC5031_OFS75_SHIFT", "TMC5031_OFS75_SHIFT"], [0, 0, 1, "c.TMC5031_OFS75_SHIFT", "TMC5031_OFS75_SHIFT"], [0, 0, 1, "c.TMC5031_OFS76_MASK", "TMC5031_OFS76_MASK"], [0, 0, 1, "c.TMC5031_OFS76_MASK", "TMC5031_OFS76_MASK"], [0, 0, 1, "c.TMC5031_OFS76_SHIFT", "TMC5031_OFS76_SHIFT"], [0, 0, 1, "c.TMC5031_OFS76_SHIFT", "TMC5031_OFS76_SHIFT"], [0, 0, 1, "c.TMC5031_OFS77_MASK", "TMC5031_OFS77_MASK"], [0, 0, 1, "c.TMC5031_OFS77_MASK", "TMC5031_OFS77_MASK"], [0, 0, 1, "c.TMC5031_OFS77_SHIFT", "TMC5031_OFS77_SHIFT"], [0, 0, 1, "c.TMC5031_OFS77_SHIFT", "TMC5031_OFS77_SHIFT"], [0, 0, 1, "c.TMC5031_OFS78_MASK", "TMC5031_OFS78_MASK"], [0, 0, 1, "c.TMC5031_OFS78_MASK", "TMC5031_OFS78_MASK"], [0, 0, 1, "c.TMC5031_OFS78_SHIFT", "TMC5031_OFS78_SHIFT"], [0, 0, 1, "c.TMC5031_OFS78_SHIFT", "TMC5031_OFS78_SHIFT"], [0, 0, 1, "c.TMC5031_OFS79_MASK", "TMC5031_OFS79_MASK"], [0, 0, 1, "c.TMC5031_OFS79_MASK", "TMC5031_OFS79_MASK"], [0, 0, 1, "c.TMC5031_OFS79_SHIFT", "TMC5031_OFS79_SHIFT"], [0, 0, 1, "c.TMC5031_OFS79_SHIFT", "TMC5031_OFS79_SHIFT"], [0, 0, 1, "c.TMC5031_OFS7_MASK", "TMC5031_OFS7_MASK"], [0, 0, 1, "c.TMC5031_OFS7_MASK", "TMC5031_OFS7_MASK"], [0, 0, 1, "c.TMC5031_OFS7_SHIFT", "TMC5031_OFS7_SHIFT"], [0, 0, 1, "c.TMC5031_OFS7_SHIFT", "TMC5031_OFS7_SHIFT"], [0, 0, 1, "c.TMC5031_OFS80_MASK", "TMC5031_OFS80_MASK"], [0, 0, 1, "c.TMC5031_OFS80_MASK", "TMC5031_OFS80_MASK"], [0, 0, 1, "c.TMC5031_OFS80_SHIFT", "TMC5031_OFS80_SHIFT"], [0, 0, 1, "c.TMC5031_OFS80_SHIFT", "TMC5031_OFS80_SHIFT"], [0, 0, 1, "c.TMC5031_OFS81_MASK", "TMC5031_OFS81_MASK"], [0, 0, 1, "c.TMC5031_OFS81_MASK", "TMC5031_OFS81_MASK"], [0, 0, 1, "c.TMC5031_OFS81_SHIFT", "TMC5031_OFS81_SHIFT"], [0, 0, 1, "c.TMC5031_OFS81_SHIFT", "TMC5031_OFS81_SHIFT"], [0, 0, 1, "c.TMC5031_OFS82_MASK", "TMC5031_OFS82_MASK"], [0, 0, 1, "c.TMC5031_OFS82_MASK", "TMC5031_OFS82_MASK"], [0, 0, 1, "c.TMC5031_OFS82_SHIFT", "TMC5031_OFS82_SHIFT"], [0, 0, 1, "c.TMC5031_OFS82_SHIFT", "TMC5031_OFS82_SHIFT"], [0, 0, 1, "c.TMC5031_OFS83_MASK", "TMC5031_OFS83_MASK"], [0, 0, 1, "c.TMC5031_OFS83_MASK", "TMC5031_OFS83_MASK"], [0, 0, 1, "c.TMC5031_OFS83_SHIFT", "TMC5031_OFS83_SHIFT"], [0, 0, 1, "c.TMC5031_OFS83_SHIFT", "TMC5031_OFS83_SHIFT"], [0, 0, 1, "c.TMC5031_OFS84_MASK", "TMC5031_OFS84_MASK"], [0, 0, 1, "c.TMC5031_OFS84_MASK", "TMC5031_OFS84_MASK"], [0, 0, 1, "c.TMC5031_OFS84_SHIFT", "TMC5031_OFS84_SHIFT"], [0, 0, 1, "c.TMC5031_OFS84_SHIFT", "TMC5031_OFS84_SHIFT"], [0, 0, 1, "c.TMC5031_OFS85_MASK", "TMC5031_OFS85_MASK"], [0, 0, 1, "c.TMC5031_OFS85_MASK", "TMC5031_OFS85_MASK"], [0, 0, 1, "c.TMC5031_OFS85_SHIFT", "TMC5031_OFS85_SHIFT"], [0, 0, 1, "c.TMC5031_OFS85_SHIFT", "TMC5031_OFS85_SHIFT"], [0, 0, 1, "c.TMC5031_OFS86_MASK", "TMC5031_OFS86_MASK"], [0, 0, 1, "c.TMC5031_OFS86_MASK", "TMC5031_OFS86_MASK"], [0, 0, 1, "c.TMC5031_OFS86_SHIFT", "TMC5031_OFS86_SHIFT"], [0, 0, 1, "c.TMC5031_OFS86_SHIFT", "TMC5031_OFS86_SHIFT"], [0, 0, 1, "c.TMC5031_OFS87_MASK", "TMC5031_OFS87_MASK"], [0, 0, 1, "c.TMC5031_OFS87_MASK", "TMC5031_OFS87_MASK"], [0, 0, 1, "c.TMC5031_OFS87_SHIFT", "TMC5031_OFS87_SHIFT"], [0, 0, 1, "c.TMC5031_OFS87_SHIFT", "TMC5031_OFS87_SHIFT"], [0, 0, 1, "c.TMC5031_OFS88_MASK", "TMC5031_OFS88_MASK"], [0, 0, 1, "c.TMC5031_OFS88_MASK", "TMC5031_OFS88_MASK"], [0, 0, 1, "c.TMC5031_OFS88_SHIFT", "TMC5031_OFS88_SHIFT"], [0, 0, 1, "c.TMC5031_OFS88_SHIFT", "TMC5031_OFS88_SHIFT"], [0, 0, 1, "c.TMC5031_OFS89_MASK", "TMC5031_OFS89_MASK"], [0, 0, 1, "c.TMC5031_OFS89_MASK", "TMC5031_OFS89_MASK"], [0, 0, 1, "c.TMC5031_OFS89_SHIFT", "TMC5031_OFS89_SHIFT"], [0, 0, 1, "c.TMC5031_OFS89_SHIFT", "TMC5031_OFS89_SHIFT"], [0, 0, 1, "c.TMC5031_OFS8_MASK", "TMC5031_OFS8_MASK"], [0, 0, 1, "c.TMC5031_OFS8_MASK", "TMC5031_OFS8_MASK"], [0, 0, 1, "c.TMC5031_OFS8_SHIFT", "TMC5031_OFS8_SHIFT"], [0, 0, 1, "c.TMC5031_OFS8_SHIFT", "TMC5031_OFS8_SHIFT"], [0, 0, 1, "c.TMC5031_OFS90_MASK", "TMC5031_OFS90_MASK"], [0, 0, 1, "c.TMC5031_OFS90_MASK", "TMC5031_OFS90_MASK"], [0, 0, 1, "c.TMC5031_OFS90_SHIFT", "TMC5031_OFS90_SHIFT"], [0, 0, 1, "c.TMC5031_OFS90_SHIFT", "TMC5031_OFS90_SHIFT"], [0, 0, 1, "c.TMC5031_OFS91_MASK", "TMC5031_OFS91_MASK"], [0, 0, 1, "c.TMC5031_OFS91_MASK", "TMC5031_OFS91_MASK"], [0, 0, 1, "c.TMC5031_OFS91_SHIFT", "TMC5031_OFS91_SHIFT"], [0, 0, 1, "c.TMC5031_OFS91_SHIFT", "TMC5031_OFS91_SHIFT"], [0, 0, 1, "c.TMC5031_OFS92_MASK", "TMC5031_OFS92_MASK"], [0, 0, 1, "c.TMC5031_OFS92_MASK", "TMC5031_OFS92_MASK"], [0, 0, 1, "c.TMC5031_OFS92_SHIFT", "TMC5031_OFS92_SHIFT"], [0, 0, 1, "c.TMC5031_OFS92_SHIFT", "TMC5031_OFS92_SHIFT"], [0, 0, 1, "c.TMC5031_OFS93_MASK", "TMC5031_OFS93_MASK"], [0, 0, 1, "c.TMC5031_OFS93_MASK", "TMC5031_OFS93_MASK"], [0, 0, 1, "c.TMC5031_OFS93_SHIFT", "TMC5031_OFS93_SHIFT"], [0, 0, 1, "c.TMC5031_OFS93_SHIFT", "TMC5031_OFS93_SHIFT"], [0, 0, 1, "c.TMC5031_OFS94_MASK", "TMC5031_OFS94_MASK"], [0, 0, 1, "c.TMC5031_OFS94_MASK", "TMC5031_OFS94_MASK"], [0, 0, 1, "c.TMC5031_OFS94_SHIFT", "TMC5031_OFS94_SHIFT"], [0, 0, 1, "c.TMC5031_OFS94_SHIFT", "TMC5031_OFS94_SHIFT"], [0, 0, 1, "c.TMC5031_OFS95_MASK", "TMC5031_OFS95_MASK"], [0, 0, 1, "c.TMC5031_OFS95_MASK", "TMC5031_OFS95_MASK"], [0, 0, 1, "c.TMC5031_OFS95_SHIFT", "TMC5031_OFS95_SHIFT"], [0, 0, 1, "c.TMC5031_OFS95_SHIFT", "TMC5031_OFS95_SHIFT"], [0, 0, 1, "c.TMC5031_OFS96_MASK", "TMC5031_OFS96_MASK"], [0, 0, 1, "c.TMC5031_OFS96_MASK", "TMC5031_OFS96_MASK"], [0, 0, 1, "c.TMC5031_OFS96_SHIFT", "TMC5031_OFS96_SHIFT"], [0, 0, 1, "c.TMC5031_OFS96_SHIFT", "TMC5031_OFS96_SHIFT"], [0, 0, 1, "c.TMC5031_OFS97_MASK", "TMC5031_OFS97_MASK"], [0, 0, 1, "c.TMC5031_OFS97_MASK", "TMC5031_OFS97_MASK"], [0, 0, 1, "c.TMC5031_OFS97_SHIFT", "TMC5031_OFS97_SHIFT"], [0, 0, 1, "c.TMC5031_OFS97_SHIFT", "TMC5031_OFS97_SHIFT"], [0, 0, 1, "c.TMC5031_OFS98_MASK", "TMC5031_OFS98_MASK"], [0, 0, 1, "c.TMC5031_OFS98_MASK", "TMC5031_OFS98_MASK"], [0, 0, 1, "c.TMC5031_OFS98_SHIFT", "TMC5031_OFS98_SHIFT"], [0, 0, 1, "c.TMC5031_OFS98_SHIFT", "TMC5031_OFS98_SHIFT"], [0, 0, 1, "c.TMC5031_OFS99_MASK", "TMC5031_OFS99_MASK"], [0, 0, 1, "c.TMC5031_OFS99_MASK", "TMC5031_OFS99_MASK"], [0, 0, 1, "c.TMC5031_OFS99_SHIFT", "TMC5031_OFS99_SHIFT"], [0, 0, 1, "c.TMC5031_OFS99_SHIFT", "TMC5031_OFS99_SHIFT"], [0, 0, 1, "c.TMC5031_OFS9_MASK", "TMC5031_OFS9_MASK"], [0, 0, 1, "c.TMC5031_OFS9_MASK", "TMC5031_OFS9_MASK"], [0, 0, 1, "c.TMC5031_OFS9_SHIFT", "TMC5031_OFS9_SHIFT"], [0, 0, 1, "c.TMC5031_OFS9_SHIFT", "TMC5031_OFS9_SHIFT"], [0, 0, 1, "c.TMC5031_OLA_MASK", "TMC5031_OLA_MASK"], [0, 0, 1, "c.TMC5031_OLA_MASK", "TMC5031_OLA_MASK"], [0, 0, 1, "c.TMC5031_OLA_SHIFT", "TMC5031_OLA_SHIFT"], [0, 0, 1, "c.TMC5031_OLA_SHIFT", "TMC5031_OLA_SHIFT"], [0, 0, 1, "c.TMC5031_OLB_MASK", "TMC5031_OLB_MASK"], [0, 0, 1, "c.TMC5031_OLB_MASK", "TMC5031_OLB_MASK"], [0, 0, 1, "c.TMC5031_OLB_SHIFT", "TMC5031_OLB_SHIFT"], [0, 0, 1, "c.TMC5031_OLB_SHIFT", "TMC5031_OLB_SHIFT"], [0, 0, 1, "c.TMC5031_OTPW_MASK", "TMC5031_OTPW_MASK"], [0, 0, 1, "c.TMC5031_OTPW_MASK", "TMC5031_OTPW_MASK"], [0, 0, 1, "c.TMC5031_OTPW_SHIFT", "TMC5031_OTPW_SHIFT"], [0, 0, 1, "c.TMC5031_OTPW_SHIFT", "TMC5031_OTPW_SHIFT"], [0, 0, 1, "c.TMC5031_OT_MASK", "TMC5031_OT_MASK"], [0, 0, 1, "c.TMC5031_OT_MASK", "TMC5031_OT_MASK"], [0, 0, 1, "c.TMC5031_OT_SHIFT", "TMC5031_OT_SHIFT"], [0, 0, 1, "c.TMC5031_OT_SHIFT", "TMC5031_OT_SHIFT"], [0, 0, 1, "c.TMC5031_POL_STOP_L_MASK", "TMC5031_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5031_POL_STOP_L_MASK", "TMC5031_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5031_POL_STOP_L_SHIFT", "TMC5031_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5031_POL_STOP_L_SHIFT", "TMC5031_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5031_POL_STOP_R_MASK", "TMC5031_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5031_POL_STOP_R_MASK", "TMC5031_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5031_POL_STOP_R_SHIFT", "TMC5031_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5031_POL_STOP_R_SHIFT", "TMC5031_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5031_POSCMP_ENABLE_MASK", "TMC5031_POSCMP_ENABLE_MASK"], [0, 0, 1, "c.TMC5031_POSCMP_ENABLE_SHIFT", "TMC5031_POSCMP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5031_POSITION_REACHED_MASK", "TMC5031_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5031_POSITION_REACHED_MASK", "TMC5031_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5031_POSITION_REACHED_SHIFT", "TMC5031_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5031_POSITION_REACHED_SHIFT", "TMC5031_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5031_PWMCONF", "TMC5031_PWMCONF"], [0, 0, 1, "c.TMC5031_PWM_STATUS", "TMC5031_PWM_STATUS"], [0, 0, 1, "c.TMC5031_RAMPMODE", "TMC5031_RAMPMODE"], [0, 0, 1, "c.TMC5031_RAMPMODE_MASK", "TMC5031_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5031_RAMPMODE_MASK", "TMC5031_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5031_RAMPMODE_SHIFT", "TMC5031_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5031_RAMPMODE_SHIFT", "TMC5031_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5031_RAMPSTAT", "TMC5031_RAMPSTAT"], [0, 0, 1, "c.TMC5031_REGISTER_COUNT", "TMC5031_REGISTER_COUNT"], [0, 0, 1, "c.TMC5031_RESET_MASK", "TMC5031_RESET_MASK"], [0, 0, 1, "c.TMC5031_RESET_SHIFT", "TMC5031_RESET_SHIFT"], [0, 0, 1, "c.TMC5031_RNDTF_MASK", "TMC5031_RNDTF_MASK"], [0, 0, 1, "c.TMC5031_RNDTF_MASK", "TMC5031_RNDTF_MASK"], [0, 0, 1, "c.TMC5031_RNDTF_MASK", "TMC5031_RNDTF_MASK"], [0, 0, 1, "c.TMC5031_RNDTF_MASK", "TMC5031_RNDTF_MASK"], [0, 0, 1, "c.TMC5031_RNDTF_MASK", "TMC5031_RNDTF_MASK"], [0, 0, 1, "c.TMC5031_RNDTF_MASK", "TMC5031_RNDTF_MASK"], [0, 0, 1, "c.TMC5031_RNDTF_SHIFT", "TMC5031_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5031_RNDTF_SHIFT", "TMC5031_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5031_RNDTF_SHIFT", "TMC5031_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5031_RNDTF_SHIFT", "TMC5031_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5031_RNDTF_SHIFT", "TMC5031_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5031_RNDTF_SHIFT", "TMC5031_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5031_S2GA_MASK", "TMC5031_S2GA_MASK"], [0, 0, 1, "c.TMC5031_S2GA_MASK", "TMC5031_S2GA_MASK"], [0, 0, 1, "c.TMC5031_S2GA_SHIFT", "TMC5031_S2GA_SHIFT"], [0, 0, 1, "c.TMC5031_S2GA_SHIFT", "TMC5031_S2GA_SHIFT"], [0, 0, 1, "c.TMC5031_S2GB_MASK", "TMC5031_S2GB_MASK"], [0, 0, 1, "c.TMC5031_S2GB_MASK", "TMC5031_S2GB_MASK"], [0, 0, 1, "c.TMC5031_S2GB_SHIFT", "TMC5031_S2GB_SHIFT"], [0, 0, 1, "c.TMC5031_S2GB_SHIFT", "TMC5031_S2GB_SHIFT"], [0, 0, 1, "c.TMC5031_SECOND_MOVE_MASK", "TMC5031_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5031_SECOND_MOVE_MASK", "TMC5031_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5031_SECOND_MOVE_SHIFT", "TMC5031_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5031_SECOND_MOVE_SHIFT", "TMC5031_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5031_SEDN_MASK", "TMC5031_SEDN_MASK"], [0, 0, 1, "c.TMC5031_SEDN_MASK", "TMC5031_SEDN_MASK"], [0, 0, 1, "c.TMC5031_SEDN_SHIFT", "TMC5031_SEDN_SHIFT"], [0, 0, 1, "c.TMC5031_SEDN_SHIFT", "TMC5031_SEDN_SHIFT"], [0, 0, 1, "c.TMC5031_SEIMIN_MASK", "TMC5031_SEIMIN_MASK"], [0, 0, 1, "c.TMC5031_SEIMIN_MASK", "TMC5031_SEIMIN_MASK"], [0, 0, 1, "c.TMC5031_SEIMIN_SHIFT", "TMC5031_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5031_SEIMIN_SHIFT", "TMC5031_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5031_SEMAX_MASK", "TMC5031_SEMAX_MASK"], [0, 0, 1, "c.TMC5031_SEMAX_MASK", "TMC5031_SEMAX_MASK"], [0, 0, 1, "c.TMC5031_SEMAX_SHIFT", "TMC5031_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5031_SEMAX_SHIFT", "TMC5031_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5031_SEMIN_MASK", "TMC5031_SEMIN_MASK"], [0, 0, 1, "c.TMC5031_SEMIN_MASK", "TMC5031_SEMIN_MASK"], [0, 0, 1, "c.TMC5031_SEMIN_SHIFT", "TMC5031_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5031_SEMIN_SHIFT", "TMC5031_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5031_SEUP_MASK", "TMC5031_SEUP_MASK"], [0, 0, 1, "c.TMC5031_SEUP_MASK", "TMC5031_SEUP_MASK"], [0, 0, 1, "c.TMC5031_SEUP_SHIFT", "TMC5031_SEUP_SHIFT"], [0, 0, 1, "c.TMC5031_SEUP_SHIFT", "TMC5031_SEUP_SHIFT"], [0, 0, 1, "c.TMC5031_SFILT_MASK", "TMC5031_SFILT_MASK"], [0, 0, 1, "c.TMC5031_SFILT_MASK", "TMC5031_SFILT_MASK"], [0, 0, 1, "c.TMC5031_SFILT_SHIFT", "TMC5031_SFILT_SHIFT"], [0, 0, 1, "c.TMC5031_SFILT_SHIFT", "TMC5031_SFILT_SHIFT"], [0, 0, 1, "c.TMC5031_SGT_MASK", "TMC5031_SGT_MASK"], [0, 0, 1, "c.TMC5031_SGT_MASK", "TMC5031_SGT_MASK"], [0, 0, 1, "c.TMC5031_SGT_SHIFT", "TMC5031_SGT_SHIFT"], [0, 0, 1, "c.TMC5031_SGT_SHIFT", "TMC5031_SGT_SHIFT"], [0, 0, 1, "c.TMC5031_SG_RESULT_MASK", "TMC5031_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5031_SG_RESULT_MASK", "TMC5031_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5031_SG_RESULT_SHIFT", "TMC5031_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5031_SG_RESULT_SHIFT", "TMC5031_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5031_SG_STOP_MASK", "TMC5031_SG_STOP_MASK"], [0, 0, 1, "c.TMC5031_SG_STOP_MASK", "TMC5031_SG_STOP_MASK"], [0, 0, 1, "c.TMC5031_SG_STOP_SHIFT", "TMC5031_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5031_SG_STOP_SHIFT", "TMC5031_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5031_SHAFT1_MASK", "TMC5031_SHAFT1_MASK"], [0, 0, 1, "c.TMC5031_SHAFT1_SHIFT", "TMC5031_SHAFT1_SHIFT"], [0, 0, 1, "c.TMC5031_SHAFT2_MASK", "TMC5031_SHAFT2_MASK"], [0, 0, 1, "c.TMC5031_SHAFT2_SHIFT", "TMC5031_SHAFT2_SHIFT"], [0, 0, 1, "c.TMC5031_SLAVECONF", "TMC5031_SLAVECONF"], [0, 0, 1, "c.TMC5031_STALLGUARD_MASK", "TMC5031_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5031_STALLGUARD_MASK", "TMC5031_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5031_STALLGUARD_SHIFT", "TMC5031_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5031_STALLGUARD_SHIFT", "TMC5031_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5031_START_SIN90_MASK", "TMC5031_START_SIN90_MASK"], [0, 0, 1, "c.TMC5031_START_SIN90_MASK", "TMC5031_START_SIN90_MASK"], [0, 0, 1, "c.TMC5031_START_SIN90_SHIFT", "TMC5031_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5031_START_SIN90_SHIFT", "TMC5031_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5031_START_SIN_MASK", "TMC5031_START_SIN_MASK"], [0, 0, 1, "c.TMC5031_START_SIN_MASK", "TMC5031_START_SIN_MASK"], [0, 0, 1, "c.TMC5031_START_SIN_SHIFT", "TMC5031_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5031_START_SIN_SHIFT", "TMC5031_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_LATCH_L_MASK", "TMC5031_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5031_STATUS_LATCH_L_MASK", "TMC5031_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5031_STATUS_LATCH_L_SHIFT", "TMC5031_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_LATCH_L_SHIFT", "TMC5031_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_LATCH_R_MASK", "TMC5031_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5031_STATUS_LATCH_R_MASK", "TMC5031_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5031_STATUS_LATCH_R_SHIFT", "TMC5031_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_LATCH_R_SHIFT", "TMC5031_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_SG_MASK", "TMC5031_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5031_STATUS_SG_MASK", "TMC5031_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5031_STATUS_SG_SHIFT", "TMC5031_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_SG_SHIFT", "TMC5031_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_STOP_L_MASK", "TMC5031_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5031_STATUS_STOP_L_MASK", "TMC5031_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5031_STATUS_STOP_L_SHIFT", "TMC5031_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_STOP_L_SHIFT", "TMC5031_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_STOP_R_MASK", "TMC5031_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5031_STATUS_STOP_R_MASK", "TMC5031_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5031_STATUS_STOP_R_SHIFT", "TMC5031_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5031_STATUS_STOP_R_SHIFT", "TMC5031_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5031_STOP_L_ENABLE_MASK", "TMC5031_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5031_STOP_L_ENABLE_MASK", "TMC5031_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5031_STOP_L_ENABLE_SHIFT", "TMC5031_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5031_STOP_L_ENABLE_SHIFT", "TMC5031_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5031_STOP_R_ENABLE_MASK", "TMC5031_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5031_STOP_R_ENABLE_MASK", "TMC5031_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5031_STOP_R_ENABLE_SHIFT", "TMC5031_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5031_STOP_R_ENABLE_SHIFT", "TMC5031_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5031_STST_MASK", "TMC5031_STST_MASK"], [0, 0, 1, "c.TMC5031_STST_MASK", "TMC5031_STST_MASK"], [0, 0, 1, "c.TMC5031_STST_SHIFT", "TMC5031_STST_SHIFT"], [0, 0, 1, "c.TMC5031_STST_SHIFT", "TMC5031_STST_SHIFT"], [0, 0, 1, "c.TMC5031_SWAP_LR_MASK", "TMC5031_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5031_SWAP_LR_MASK", "TMC5031_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5031_SWAP_LR_SHIFT", "TMC5031_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5031_SWAP_LR_SHIFT", "TMC5031_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5031_SWMODE", "TMC5031_SWMODE"], [0, 0, 1, "c.TMC5031_SYNC_MASK", "TMC5031_SYNC_MASK"], [0, 0, 1, "c.TMC5031_SYNC_MASK", "TMC5031_SYNC_MASK"], [0, 0, 1, "c.TMC5031_SYNC_MASK", "TMC5031_SYNC_MASK"], [0, 0, 1, "c.TMC5031_SYNC_MASK", "TMC5031_SYNC_MASK"], [0, 0, 1, "c.TMC5031_SYNC_MASK", "TMC5031_SYNC_MASK"], [0, 0, 1, "c.TMC5031_SYNC_MASK", "TMC5031_SYNC_MASK"], [0, 0, 1, "c.TMC5031_SYNC_SHIFT", "TMC5031_SYNC_SHIFT"], [0, 0, 1, "c.TMC5031_SYNC_SHIFT", "TMC5031_SYNC_SHIFT"], [0, 0, 1, "c.TMC5031_SYNC_SHIFT", "TMC5031_SYNC_SHIFT"], [0, 0, 1, "c.TMC5031_SYNC_SHIFT", "TMC5031_SYNC_SHIFT"], [0, 0, 1, "c.TMC5031_SYNC_SHIFT", "TMC5031_SYNC_SHIFT"], [0, 0, 1, "c.TMC5031_SYNC_SHIFT", "TMC5031_SYNC_SHIFT"], [0, 0, 1, "c.TMC5031_TBL_MASK", "TMC5031_TBL_MASK"], [0, 0, 1, "c.TMC5031_TBL_MASK", "TMC5031_TBL_MASK"], [0, 0, 1, "c.TMC5031_TBL_MASK", "TMC5031_TBL_MASK"], [0, 0, 1, "c.TMC5031_TBL_MASK", "TMC5031_TBL_MASK"], [0, 0, 1, "c.TMC5031_TBL_MASK", "TMC5031_TBL_MASK"], [0, 0, 1, "c.TMC5031_TBL_MASK", "TMC5031_TBL_MASK"], [0, 0, 1, "c.TMC5031_TBL_SHIFT", "TMC5031_TBL_SHIFT"], [0, 0, 1, "c.TMC5031_TBL_SHIFT", "TMC5031_TBL_SHIFT"], [0, 0, 1, "c.TMC5031_TBL_SHIFT", "TMC5031_TBL_SHIFT"], [0, 0, 1, "c.TMC5031_TBL_SHIFT", "TMC5031_TBL_SHIFT"], [0, 0, 1, "c.TMC5031_TBL_SHIFT", "TMC5031_TBL_SHIFT"], [0, 0, 1, "c.TMC5031_TBL_SHIFT", "TMC5031_TBL_SHIFT"], [0, 0, 1, "c.TMC5031_TEST_MODE_MASK", "TMC5031_TEST_MODE_MASK"], [0, 0, 1, "c.TMC5031_TEST_MODE_SHIFT", "TMC5031_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC5031_TEST_SEL_MASK", "TMC5031_TEST_SEL_MASK"], [0, 0, 1, "c.TMC5031_TEST_SEL_SHIFT", "TMC5031_TEST_SEL_SHIFT"], [0, 0, 1, "c.TMC5031_TFD_3_MASK", "TMC5031_TFD_3_MASK"], [0, 0, 1, "c.TMC5031_TFD_3_MASK", "TMC5031_TFD_3_MASK"], [0, 0, 1, "c.TMC5031_TFD_3_MASK", "TMC5031_TFD_3_MASK"], [0, 0, 1, "c.TMC5031_TFD_3_MASK", "TMC5031_TFD_3_MASK"], [0, 0, 1, "c.TMC5031_TFD_3_SHIFT", "TMC5031_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5031_TFD_3_SHIFT", "TMC5031_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5031_TFD_3_SHIFT", "TMC5031_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5031_TFD_3_SHIFT", "TMC5031_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5031_TFD_ALL_MASK", "TMC5031_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5031_TFD_ALL_MASK", "TMC5031_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5031_TFD_ALL_MASK", "TMC5031_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5031_TFD_ALL_MASK", "TMC5031_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5031_TFD_ALL_SHIFT", "TMC5031_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5031_TFD_ALL_SHIFT", "TMC5031_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5031_TFD_ALL_SHIFT", "TMC5031_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5031_TFD_ALL_SHIFT", "TMC5031_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5031_TOFF_MASK", "TMC5031_TOFF_MASK"], [0, 0, 1, "c.TMC5031_TOFF_MASK", "TMC5031_TOFF_MASK"], [0, 0, 1, "c.TMC5031_TOFF_MASK", "TMC5031_TOFF_MASK"], [0, 0, 1, "c.TMC5031_TOFF_MASK", "TMC5031_TOFF_MASK"], [0, 0, 1, "c.TMC5031_TOFF_MASK", "TMC5031_TOFF_MASK"], [0, 0, 1, "c.TMC5031_TOFF_MASK", "TMC5031_TOFF_MASK"], [0, 0, 1, "c.TMC5031_TOFF_SHIFT", "TMC5031_TOFF_SHIFT"], [0, 0, 1, "c.TMC5031_TOFF_SHIFT", "TMC5031_TOFF_SHIFT"], [0, 0, 1, "c.TMC5031_TOFF_SHIFT", "TMC5031_TOFF_SHIFT"], [0, 0, 1, "c.TMC5031_TOFF_SHIFT", "TMC5031_TOFF_SHIFT"], [0, 0, 1, "c.TMC5031_TOFF_SHIFT", "TMC5031_TOFF_SHIFT"], [0, 0, 1, "c.TMC5031_TOFF_SHIFT", "TMC5031_TOFF_SHIFT"], [0, 0, 1, "c.TMC5031_TZEROWAIT", "TMC5031_TZEROWAIT"], [0, 0, 1, "c.TMC5031_TZEROWAIT_MASK", "TMC5031_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5031_TZEROWAIT_MASK", "TMC5031_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5031_TZEROWAIT_SHIFT", "TMC5031_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5031_TZEROWAIT_SHIFT", "TMC5031_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5031_T_ZEROWAIT_ACTIVE_MASK", "TMC5031_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5031_T_ZEROWAIT_ACTIVE_MASK", "TMC5031_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5031_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5031_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5031_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5031_UV_CP_MASK", "TMC5031_UV_CP_MASK"], [0, 0, 1, "c.TMC5031_UV_CP_SHIFT", "TMC5031_UV_CP_SHIFT"], [0, 0, 1, "c.TMC5031_V1", "TMC5031_V1"], [0, 0, 1, "c.TMC5031_V1__MASK", "TMC5031_V1__MASK"], [0, 0, 1, "c.TMC5031_V1__MASK", "TMC5031_V1__MASK"], [0, 0, 1, "c.TMC5031_V1__SHIFT", "TMC5031_V1__SHIFT"], [0, 0, 1, "c.TMC5031_V1__SHIFT", "TMC5031_V1__SHIFT"], [0, 0, 1, "c.TMC5031_VACTUAL", "TMC5031_VACTUAL"], [0, 0, 1, "c.TMC5031_VACTUAL_MASK", "TMC5031_VACTUAL_MASK"], [0, 0, 1, "c.TMC5031_VACTUAL_MASK", "TMC5031_VACTUAL_MASK"], [0, 0, 1, "c.TMC5031_VACTUAL_SHIFT", "TMC5031_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5031_VACTUAL_SHIFT", "TMC5031_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5031_VCOOLTHRS", "TMC5031_VCOOLTHRS"], [0, 0, 1, "c.TMC5031_VCOOLTHRS_MASK", "TMC5031_VCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5031_VCOOLTHRS_MASK", "TMC5031_VCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5031_VCOOLTHRS_SHIFT", "TMC5031_VCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5031_VCOOLTHRS_SHIFT", "TMC5031_VCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5031_VDCMIN", "TMC5031_VDCMIN"], [0, 0, 1, "c.TMC5031_VELOCITY_REACHED_MASK", "TMC5031_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5031_VELOCITY_REACHED_MASK", "TMC5031_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5031_VELOCITY_REACHED_SHIFT", "TMC5031_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5031_VELOCITY_REACHED_SHIFT", "TMC5031_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5031_VERSION_MASK", "TMC5031_VERSION_MASK"], [0, 0, 1, "c.TMC5031_VERSION_SHIFT", "TMC5031_VERSION_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGH", "TMC5031_VHIGH"], [0, 0, 1, "c.TMC5031_VHIGHCHM_MASK", "TMC5031_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5031_VHIGHCHM_MASK", "TMC5031_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5031_VHIGHCHM_MASK", "TMC5031_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5031_VHIGHCHM_MASK", "TMC5031_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5031_VHIGHCHM_MASK", "TMC5031_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5031_VHIGHCHM_MASK", "TMC5031_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5031_VHIGHCHM_SHIFT", "TMC5031_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHCHM_SHIFT", "TMC5031_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHCHM_SHIFT", "TMC5031_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHCHM_SHIFT", "TMC5031_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHCHM_SHIFT", "TMC5031_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHCHM_SHIFT", "TMC5031_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHFS_MASK", "TMC5031_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5031_VHIGHFS_MASK", "TMC5031_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5031_VHIGHFS_MASK", "TMC5031_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5031_VHIGHFS_MASK", "TMC5031_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5031_VHIGHFS_MASK", "TMC5031_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5031_VHIGHFS_MASK", "TMC5031_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5031_VHIGHFS_SHIFT", "TMC5031_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHFS_SHIFT", "TMC5031_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHFS_SHIFT", "TMC5031_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHFS_SHIFT", "TMC5031_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHFS_SHIFT", "TMC5031_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGHFS_SHIFT", "TMC5031_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGH_MASK", "TMC5031_VHIGH_MASK"], [0, 0, 1, "c.TMC5031_VHIGH_MASK", "TMC5031_VHIGH_MASK"], [0, 0, 1, "c.TMC5031_VHIGH_SHIFT", "TMC5031_VHIGH_SHIFT"], [0, 0, 1, "c.TMC5031_VHIGH_SHIFT", "TMC5031_VHIGH_SHIFT"], [0, 0, 1, "c.TMC5031_VMAX", "TMC5031_VMAX"], [0, 0, 1, "c.TMC5031_VMAX_MASK", "TMC5031_VMAX_MASK"], [0, 0, 1, "c.TMC5031_VMAX_MASK", "TMC5031_VMAX_MASK"], [0, 0, 1, "c.TMC5031_VMAX_SHIFT", "TMC5031_VMAX_SHIFT"], [0, 0, 1, "c.TMC5031_VMAX_SHIFT", "TMC5031_VMAX_SHIFT"], [0, 0, 1, "c.TMC5031_VSENSE_MASK", "TMC5031_VSENSE_MASK"], [0, 0, 1, "c.TMC5031_VSENSE_MASK", "TMC5031_VSENSE_MASK"], [0, 0, 1, "c.TMC5031_VSENSE_MASK", "TMC5031_VSENSE_MASK"], [0, 0, 1, "c.TMC5031_VSENSE_MASK", "TMC5031_VSENSE_MASK"], [0, 0, 1, "c.TMC5031_VSENSE_MASK", "TMC5031_VSENSE_MASK"], [0, 0, 1, "c.TMC5031_VSENSE_MASK", "TMC5031_VSENSE_MASK"], [0, 0, 1, "c.TMC5031_VSENSE_SHIFT", "TMC5031_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5031_VSENSE_SHIFT", "TMC5031_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5031_VSENSE_SHIFT", "TMC5031_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5031_VSENSE_SHIFT", "TMC5031_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5031_VSENSE_SHIFT", "TMC5031_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5031_VSENSE_SHIFT", "TMC5031_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5031_VSTART", "TMC5031_VSTART"], [0, 0, 1, "c.TMC5031_VSTART_MASK", "TMC5031_VSTART_MASK"], [0, 0, 1, "c.TMC5031_VSTART_MASK", "TMC5031_VSTART_MASK"], [0, 0, 1, "c.TMC5031_VSTART_SHIFT", "TMC5031_VSTART_SHIFT"], [0, 0, 1, "c.TMC5031_VSTART_SHIFT", "TMC5031_VSTART_SHIFT"], [0, 0, 1, "c.TMC5031_VSTOP", "TMC5031_VSTOP"], [0, 0, 1, "c.TMC5031_VSTOP_MASK", "TMC5031_VSTOP_MASK"], [0, 0, 1, "c.TMC5031_VSTOP_MASK", "TMC5031_VSTOP_MASK"], [0, 0, 1, "c.TMC5031_VSTOP_SHIFT", "TMC5031_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5031_VSTOP_SHIFT", "TMC5031_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5031_VZERO_MASK", "TMC5031_VZERO_MASK"], [0, 0, 1, "c.TMC5031_VZERO_MASK", "TMC5031_VZERO_MASK"], [0, 0, 1, "c.TMC5031_VZERO_SHIFT", "TMC5031_VZERO_SHIFT"], [0, 0, 1, "c.TMC5031_VZERO_SHIFT", "TMC5031_VZERO_SHIFT"], [0, 0, 1, "c.TMC5031_W0_MASK", "TMC5031_W0_MASK"], [0, 0, 1, "c.TMC5031_W0_MASK", "TMC5031_W0_MASK"], [0, 0, 1, "c.TMC5031_W0_SHIFT", "TMC5031_W0_SHIFT"], [0, 0, 1, "c.TMC5031_W0_SHIFT", "TMC5031_W0_SHIFT"], [0, 0, 1, "c.TMC5031_W1_MASK", "TMC5031_W1_MASK"], [0, 0, 1, "c.TMC5031_W1_MASK", "TMC5031_W1_MASK"], [0, 0, 1, "c.TMC5031_W1_SHIFT", "TMC5031_W1_SHIFT"], [0, 0, 1, "c.TMC5031_W1_SHIFT", "TMC5031_W1_SHIFT"], [0, 0, 1, "c.TMC5031_W2_MASK", "TMC5031_W2_MASK"], [0, 0, 1, "c.TMC5031_W2_MASK", "TMC5031_W2_MASK"], [0, 0, 1, "c.TMC5031_W2_SHIFT", "TMC5031_W2_SHIFT"], [0, 0, 1, "c.TMC5031_W2_SHIFT", "TMC5031_W2_SHIFT"], [0, 0, 1, "c.TMC5031_W3_MASK", "TMC5031_W3_MASK"], [0, 0, 1, "c.TMC5031_W3_MASK", "TMC5031_W3_MASK"], [0, 0, 1, "c.TMC5031_W3_SHIFT", "TMC5031_W3_SHIFT"], [0, 0, 1, "c.TMC5031_W3_SHIFT", "TMC5031_W3_SHIFT"], [0, 0, 1, "c.TMC5031_WRITE_BIT", "TMC5031_WRITE_BIT"], [0, 0, 1, "c.TMC5031_X1_MASK", "TMC5031_X1_MASK"], [0, 0, 1, "c.TMC5031_X1_MASK", "TMC5031_X1_MASK"], [0, 0, 1, "c.TMC5031_X1_SHIFT", "TMC5031_X1_SHIFT"], [0, 0, 1, "c.TMC5031_X1_SHIFT", "TMC5031_X1_SHIFT"], [0, 0, 1, "c.TMC5031_X2_MASK", "TMC5031_X2_MASK"], [0, 0, 1, "c.TMC5031_X2_MASK", "TMC5031_X2_MASK"], [0, 0, 1, "c.TMC5031_X2_SHIFT", "TMC5031_X2_SHIFT"], [0, 0, 1, "c.TMC5031_X2_SHIFT", "TMC5031_X2_SHIFT"], [0, 0, 1, "c.TMC5031_X3_MASK", "TMC5031_X3_MASK"], [0, 0, 1, "c.TMC5031_X3_MASK", "TMC5031_X3_MASK"], [0, 0, 1, "c.TMC5031_X3_SHIFT", "TMC5031_X3_SHIFT"], [0, 0, 1, "c.TMC5031_X3_SHIFT", "TMC5031_X3_SHIFT"], [0, 0, 1, "c.TMC5031_XACTUAL", "TMC5031_XACTUAL"], [0, 0, 1, "c.TMC5031_XACTUAL_MASK", "TMC5031_XACTUAL_MASK"], [0, 0, 1, "c.TMC5031_XACTUAL_MASK", "TMC5031_XACTUAL_MASK"], [0, 0, 1, "c.TMC5031_XACTUAL_SHIFT", "TMC5031_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5031_XACTUAL_SHIFT", "TMC5031_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5031_XENC", "TMC5031_XENC"], [0, 0, 1, "c.TMC5031_XLATCH", "TMC5031_XLATCH"], [0, 0, 1, "c.TMC5031_XLATCH_MASK", "TMC5031_XLATCH_MASK"], [0, 0, 1, "c.TMC5031_XLATCH_MASK", "TMC5031_XLATCH_MASK"], [0, 0, 1, "c.TMC5031_XLATCH_SHIFT", "TMC5031_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5031_XLATCH_SHIFT", "TMC5031_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5031_XTARGET", "TMC5031_XTARGET"], [0, 0, 1, "c.TMC5031_XTARGET_MASK", "TMC5031_XTARGET_MASK"], [0, 0, 1, "c.TMC5031_XTARGET_MASK", "TMC5031_XTARGET_MASK"], [0, 0, 1, "c.TMC5031_XTARGET_SHIFT", "TMC5031_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5031_XTARGET_SHIFT", "TMC5031_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5031_X_COMPARE", "TMC5031_X_COMPARE"], [0, 0, 1, "c.TMC5031_X_COMPARE_MASK", "TMC5031_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5031_X_COMPARE_SHIFT", "TMC5031_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5041_A1", "TMC5041_A1"], [0, 0, 1, "c.TMC5041_A1_MASK", "TMC5041_A1_MASK"], [0, 0, 1, "c.TMC5041_A1_MASK", "TMC5041_A1_MASK"], [0, 0, 1, "c.TMC5041_A1_SHIFT", "TMC5041_A1_SHIFT"], [0, 0, 1, "c.TMC5041_A1_SHIFT", "TMC5041_A1_SHIFT"], [0, 0, 1, "c.TMC5041_ADDRESS_MASK", "TMC5041_ADDRESS_MASK"], [0, 0, 1, "c.TMC5041_AMAX", "TMC5041_AMAX"], [0, 0, 1, "c.TMC5041_AMAX_MASK", "TMC5041_AMAX_MASK"], [0, 0, 1, "c.TMC5041_AMAX_MASK", "TMC5041_AMAX_MASK"], [0, 0, 1, "c.TMC5041_AMAX_SHIFT", "TMC5041_AMAX_SHIFT"], [0, 0, 1, "c.TMC5041_AMAX_SHIFT", "TMC5041_AMAX_SHIFT"], [0, 0, 1, "c.TMC5041_CHM_MASK", "TMC5041_CHM_MASK"], [0, 0, 1, "c.TMC5041_CHM_MASK", "TMC5041_CHM_MASK"], [0, 0, 1, "c.TMC5041_CHM_MASK", "TMC5041_CHM_MASK"], [0, 0, 1, "c.TMC5041_CHM_MASK", "TMC5041_CHM_MASK"], [0, 0, 1, "c.TMC5041_CHM_MASK", "TMC5041_CHM_MASK"], [0, 0, 1, "c.TMC5041_CHM_MASK", "TMC5041_CHM_MASK"], [0, 0, 1, "c.TMC5041_CHM_SHIFT", "TMC5041_CHM_SHIFT"], [0, 0, 1, "c.TMC5041_CHM_SHIFT", "TMC5041_CHM_SHIFT"], [0, 0, 1, "c.TMC5041_CHM_SHIFT", "TMC5041_CHM_SHIFT"], [0, 0, 1, "c.TMC5041_CHM_SHIFT", "TMC5041_CHM_SHIFT"], [0, 0, 1, "c.TMC5041_CHM_SHIFT", "TMC5041_CHM_SHIFT"], [0, 0, 1, "c.TMC5041_CHM_SHIFT", "TMC5041_CHM_SHIFT"], [0, 0, 1, "c.TMC5041_CHOPCONF", "TMC5041_CHOPCONF"], [0, 0, 1, "c.TMC5041_COOLCONF", "TMC5041_COOLCONF"], [0, 0, 1, "c.TMC5041_CS_ACTUAL_MASK", "TMC5041_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5041_CS_ACTUAL_MASK", "TMC5041_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5041_CS_ACTUAL_SHIFT", "TMC5041_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5041_CS_ACTUAL_SHIFT", "TMC5041_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5041_CUR_A_MASK", "TMC5041_CUR_A_MASK"], [0, 0, 1, "c.TMC5041_CUR_A_MASK", "TMC5041_CUR_A_MASK"], [0, 0, 1, "c.TMC5041_CUR_A_SHIFT", "TMC5041_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5041_CUR_A_SHIFT", "TMC5041_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5041_CUR_B_MASK", "TMC5041_CUR_B_MASK"], [0, 0, 1, "c.TMC5041_CUR_B_MASK", "TMC5041_CUR_B_MASK"], [0, 0, 1, "c.TMC5041_CUR_B_SHIFT", "TMC5041_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5041_CUR_B_SHIFT", "TMC5041_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5041_D1", "TMC5041_D1"], [0, 0, 1, "c.TMC5041_D1_MASK", "TMC5041_D1_MASK"], [0, 0, 1, "c.TMC5041_D1_MASK", "TMC5041_D1_MASK"], [0, 0, 1, "c.TMC5041_D1_SHIFT", "TMC5041_D1_SHIFT"], [0, 0, 1, "c.TMC5041_D1_SHIFT", "TMC5041_D1_SHIFT"], [0, 0, 1, "c.TMC5041_DC_SG_MASK", "TMC5041_DC_SG_MASK"], [0, 0, 1, "c.TMC5041_DC_SG_MASK", "TMC5041_DC_SG_MASK"], [0, 0, 1, "c.TMC5041_DC_SG_SHIFT", "TMC5041_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5041_DC_SG_SHIFT", "TMC5041_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5041_DC_TIME_MASK", "TMC5041_DC_TIME_MASK"], [0, 0, 1, "c.TMC5041_DC_TIME_MASK", "TMC5041_DC_TIME_MASK"], [0, 0, 1, "c.TMC5041_DC_TIME_SHIFT", "TMC5041_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5041_DC_TIME_SHIFT", "TMC5041_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5041_DISFDCC_MASK", "TMC5041_DISFDCC_MASK"], [0, 0, 1, "c.TMC5041_DISFDCC_MASK", "TMC5041_DISFDCC_MASK"], [0, 0, 1, "c.TMC5041_DISFDCC_MASK", "TMC5041_DISFDCC_MASK"], [0, 0, 1, "c.TMC5041_DISFDCC_MASK", "TMC5041_DISFDCC_MASK"], [0, 0, 1, "c.TMC5041_DISFDCC_SHIFT", "TMC5041_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5041_DISFDCC_SHIFT", "TMC5041_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5041_DISFDCC_SHIFT", "TMC5041_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5041_DISFDCC_SHIFT", "TMC5041_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5041_DISS2G_MASK", "TMC5041_DISS2G_MASK"], [0, 0, 1, "c.TMC5041_DISS2G_MASK", "TMC5041_DISS2G_MASK"], [0, 0, 1, "c.TMC5041_DISS2G_MASK", "TMC5041_DISS2G_MASK"], [0, 0, 1, "c.TMC5041_DISS2G_MASK", "TMC5041_DISS2G_MASK"], [0, 0, 1, "c.TMC5041_DISS2G_MASK", "TMC5041_DISS2G_MASK"], [0, 0, 1, "c.TMC5041_DISS2G_MASK", "TMC5041_DISS2G_MASK"], [0, 0, 1, "c.TMC5041_DISS2G_SHIFT", "TMC5041_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5041_DISS2G_SHIFT", "TMC5041_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5041_DISS2G_SHIFT", "TMC5041_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5041_DISS2G_SHIFT", "TMC5041_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5041_DISS2G_SHIFT", "TMC5041_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5041_DISS2G_SHIFT", "TMC5041_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5041_DMAX", "TMC5041_DMAX"], [0, 0, 1, "c.TMC5041_DMAX_MASK", "TMC5041_DMAX_MASK"], [0, 0, 1, "c.TMC5041_DMAX_MASK", "TMC5041_DMAX_MASK"], [0, 0, 1, "c.TMC5041_DMAX_SHIFT", "TMC5041_DMAX_SHIFT"], [0, 0, 1, "c.TMC5041_DMAX_SHIFT", "TMC5041_DMAX_SHIFT"], [0, 0, 1, "c.TMC5041_DRVSTATUS", "TMC5041_DRVSTATUS"], [0, 0, 1, "c.TMC5041_DRV_ENN_MASK", "TMC5041_DRV_ENN_MASK"], [0, 0, 1, "c.TMC5041_DRV_ENN_SHIFT", "TMC5041_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC5041_DRV_ERR1_MASK", "TMC5041_DRV_ERR1_MASK"], [0, 0, 1, "c.TMC5041_DRV_ERR1_SHIFT", "TMC5041_DRV_ERR1_SHIFT"], [0, 0, 1, "c.TMC5041_DRV_ERR2_MASK", "TMC5041_DRV_ERR2_MASK"], [0, 0, 1, "c.TMC5041_DRV_ERR2_SHIFT", "TMC5041_DRV_ERR2_SHIFT"], [0, 0, 1, "c.TMC5041_ENC_CONST", "TMC5041_ENC_CONST"], [0, 0, 1, "c.TMC5041_EN_SOFTSTOP_MASK", "TMC5041_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5041_EN_SOFTSTOP_MASK", "TMC5041_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5041_EN_SOFTSTOP_SHIFT", "TMC5041_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5041_EN_SOFTSTOP_SHIFT", "TMC5041_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5041_EVENT_POS_REACHED_MASK", "TMC5041_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5041_EVENT_POS_REACHED_MASK", "TMC5041_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5041_EVENT_POS_REACHED_SHIFT", "TMC5041_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5041_EVENT_POS_REACHED_SHIFT", "TMC5041_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5041_EVENT_STOP_L_MASK", "TMC5041_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5041_EVENT_STOP_L_MASK", "TMC5041_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5041_EVENT_STOP_L_SHIFT", "TMC5041_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5041_EVENT_STOP_L_SHIFT", "TMC5041_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5041_EVENT_STOP_R_MASK", "TMC5041_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5041_EVENT_STOP_R_MASK", "TMC5041_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5041_EVENT_STOP_R_SHIFT", "TMC5041_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5041_EVENT_STOP_R_SHIFT", "TMC5041_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5041_EVENT_STOP_SG_MASK", "TMC5041_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5041_EVENT_STOP_SG_MASK", "TMC5041_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5041_EVENT_STOP_SG_SHIFT", "TMC5041_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5041_EVENT_STOP_SG_SHIFT", "TMC5041_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5041_FIELD_READ", "TMC5041_FIELD_READ"], [0, 0, 1, "c.TMC5041_FIELD_WRITE", "TMC5041_FIELD_WRITE"], [0, 0, 1, "c.TMC5041_FREEWHEEL_MASK", "TMC5041_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5041_FREEWHEEL_MASK", "TMC5041_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5041_FREEWHEEL_MASK", "TMC5041_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5041_FREEWHEEL_MASK", "TMC5041_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5041_FREEWHEEL_SHIFT", "TMC5041_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5041_FREEWHEEL_SHIFT", "TMC5041_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5041_FREEWHEEL_SHIFT", "TMC5041_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5041_FREEWHEEL_SHIFT", "TMC5041_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5041_FSACTIVE_MASK", "TMC5041_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5041_FSACTIVE_MASK", "TMC5041_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5041_FSACTIVE_SHIFT", "TMC5041_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_FSACTIVE_SHIFT", "TMC5041_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_GCONF", "TMC5041_GCONF"], [0, 0, 1, "c.TMC5041_GSTAT", "TMC5041_GSTAT"], [0, 0, 1, "c.TMC5041_HEND_MASK", "TMC5041_HEND_MASK"], [0, 0, 1, "c.TMC5041_HEND_MASK", "TMC5041_HEND_MASK"], [0, 0, 1, "c.TMC5041_HEND_SHIFT", "TMC5041_HEND_SHIFT"], [0, 0, 1, "c.TMC5041_HEND_SHIFT", "TMC5041_HEND_SHIFT"], [0, 0, 1, "c.TMC5041_HSTRT_MASK", "TMC5041_HSTRT_MASK"], [0, 0, 1, "c.TMC5041_HSTRT_MASK", "TMC5041_HSTRT_MASK"], [0, 0, 1, "c.TMC5041_HSTRT_SHIFT", "TMC5041_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5041_HSTRT_SHIFT", "TMC5041_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5041_IFCNT", "TMC5041_IFCNT"], [0, 0, 1, "c.TMC5041_IFCNT_MASK", "TMC5041_IFCNT_MASK"], [0, 0, 1, "c.TMC5041_IFCNT_SHIFT", "TMC5041_IFCNT_SHIFT"], [0, 0, 1, "c.TMC5041_IHOLDDELAY_MASK", "TMC5041_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5041_IHOLDDELAY_MASK", "TMC5041_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5041_IHOLDDELAY_SHIFT", "TMC5041_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5041_IHOLDDELAY_SHIFT", "TMC5041_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5041_IHOLD_IRUN", "TMC5041_IHOLD_IRUN"], [0, 0, 1, "c.TMC5041_IHOLD_MASK", "TMC5041_IHOLD_MASK"], [0, 0, 1, "c.TMC5041_IHOLD_MASK", "TMC5041_IHOLD_MASK"], [0, 0, 1, "c.TMC5041_IHOLD_SHIFT", "TMC5041_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5041_IHOLD_SHIFT", "TMC5041_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5041_INPUT", "TMC5041_INPUT"], [0, 0, 1, "c.TMC5041_IRUN_MASK", "TMC5041_IRUN_MASK"], [0, 0, 1, "c.TMC5041_IRUN_MASK", "TMC5041_IRUN_MASK"], [0, 0, 1, "c.TMC5041_IRUN_SHIFT", "TMC5041_IRUN_SHIFT"], [0, 0, 1, "c.TMC5041_IRUN_SHIFT", "TMC5041_IRUN_SHIFT"], [0, 0, 1, "c.TMC5041_LATCH_L_ACTIVE_MASK", "TMC5041_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5041_LATCH_L_ACTIVE_MASK", "TMC5041_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5041_LATCH_L_ACTIVE_SHIFT", "TMC5041_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_LATCH_L_ACTIVE_SHIFT", "TMC5041_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_LATCH_L_INACTIVE_MASK", "TMC5041_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5041_LATCH_L_INACTIVE_MASK", "TMC5041_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5041_LATCH_L_INACTIVE_SHIFT", "TMC5041_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_LATCH_L_INACTIVE_SHIFT", "TMC5041_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_LATCH_R_ACTIVE_MASK", "TMC5041_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5041_LATCH_R_ACTIVE_MASK", "TMC5041_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5041_LATCH_R_ACTIVE_SHIFT", "TMC5041_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_LATCH_R_ACTIVE_SHIFT", "TMC5041_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_LATCH_R_INACTIVE_MASK", "TMC5041_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5041_LATCH_R_INACTIVE_MASK", "TMC5041_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5041_LATCH_R_INACTIVE_SHIFT", "TMC5041_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_LATCH_R_INACTIVE_SHIFT", "TMC5041_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_LOCK_GCONF_MASK", "TMC5041_LOCK_GCONF_MASK"], [0, 0, 1, "c.TMC5041_LOCK_GCONF_SHIFT", "TMC5041_LOCK_GCONF_SHIFT"], [0, 0, 1, "c.TMC5041_MAX_ACCELERATION", "TMC5041_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5041_MAX_VELOCITY", "TMC5041_MAX_VELOCITY"], [0, 0, 1, "c.TMC5041_MODE_HOLD", "TMC5041_MODE_HOLD"], [0, 0, 1, "c.TMC5041_MODE_POSITION", "TMC5041_MODE_POSITION"], [0, 0, 1, "c.TMC5041_MODE_VELNEG", "TMC5041_MODE_VELNEG"], [0, 0, 1, "c.TMC5041_MODE_VELPOS", "TMC5041_MODE_VELPOS"], [0, 0, 1, "c.TMC5041_MOTORS", "TMC5041_MOTORS"], [0, 0, 1, "c.TMC5041_MOTOR_ADDR", "TMC5041_MOTOR_ADDR"], [0, 0, 1, "c.TMC5041_MOTOR_ADDR_DRV", "TMC5041_MOTOR_ADDR_DRV"], [0, 0, 1, "c.TMC5041_MOTOR_ADDR_PWM", "TMC5041_MOTOR_ADDR_PWM"], [0, 0, 1, "c.TMC5041_MRES_MASK", "TMC5041_MRES_MASK"], [0, 0, 1, "c.TMC5041_MRES_MASK", "TMC5041_MRES_MASK"], [0, 0, 1, "c.TMC5041_MRES_MASK", "TMC5041_MRES_MASK"], [0, 0, 1, "c.TMC5041_MRES_MASK", "TMC5041_MRES_MASK"], [0, 0, 1, "c.TMC5041_MRES_SHIFT", "TMC5041_MRES_SHIFT"], [0, 0, 1, "c.TMC5041_MRES_SHIFT", "TMC5041_MRES_SHIFT"], [0, 0, 1, "c.TMC5041_MRES_SHIFT", "TMC5041_MRES_SHIFT"], [0, 0, 1, "c.TMC5041_MRES_SHIFT", "TMC5041_MRES_SHIFT"], [0, 0, 1, "c.TMC5041_MSCNT", "TMC5041_MSCNT"], [0, 0, 1, "c.TMC5041_MSCNT_MASK", "TMC5041_MSCNT_MASK"], [0, 0, 1, "c.TMC5041_MSCNT_MASK", "TMC5041_MSCNT_MASK"], [0, 0, 1, "c.TMC5041_MSCNT_SHIFT", "TMC5041_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5041_MSCNT_SHIFT", "TMC5041_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5041_MSCURACT", "TMC5041_MSCURACT"], [0, 0, 1, "c.TMC5041_MSLUT0", "TMC5041_MSLUT0"], [0, 0, 1, "c.TMC5041_MSLUT1", "TMC5041_MSLUT1"], [0, 0, 1, "c.TMC5041_MSLUT2", "TMC5041_MSLUT2"], [0, 0, 1, "c.TMC5041_MSLUT3", "TMC5041_MSLUT3"], [0, 0, 1, "c.TMC5041_MSLUT4", "TMC5041_MSLUT4"], [0, 0, 1, "c.TMC5041_MSLUT5", "TMC5041_MSLUT5"], [0, 0, 1, "c.TMC5041_MSLUT6", "TMC5041_MSLUT6"], [0, 0, 1, "c.TMC5041_MSLUT7", "TMC5041_MSLUT7"], [0, 0, 1, "c.TMC5041_MSLUTSEL", "TMC5041_MSLUTSEL"], [0, 0, 1, "c.TMC5041_MSLUTSTART", "TMC5041_MSLUTSTART"], [0, 0, 1, "c.TMC5041_OFFSET_MASK", "TMC5041_OFFSET_MASK"], [0, 0, 1, "c.TMC5041_OFFSET_MASK", "TMC5041_OFFSET_MASK"], [0, 0, 1, "c.TMC5041_OFFSET_MASK", "TMC5041_OFFSET_MASK"], [0, 0, 1, "c.TMC5041_OFFSET_MASK", "TMC5041_OFFSET_MASK"], [0, 0, 1, "c.TMC5041_OFFSET_SHIFT", "TMC5041_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5041_OFFSET_SHIFT", "TMC5041_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5041_OFFSET_SHIFT", "TMC5041_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5041_OFFSET_SHIFT", "TMC5041_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5041_OFS0_MASK", "TMC5041_OFS0_MASK"], [0, 0, 1, "c.TMC5041_OFS0_SHIFT", "TMC5041_OFS0_SHIFT"], [0, 0, 1, "c.TMC5041_OFS100_MASK", "TMC5041_OFS100_MASK"], [0, 0, 1, "c.TMC5041_OFS100_SHIFT", "TMC5041_OFS100_SHIFT"], [0, 0, 1, "c.TMC5041_OFS101_MASK", "TMC5041_OFS101_MASK"], [0, 0, 1, "c.TMC5041_OFS101_SHIFT", "TMC5041_OFS101_SHIFT"], [0, 0, 1, "c.TMC5041_OFS102_MASK", "TMC5041_OFS102_MASK"], [0, 0, 1, "c.TMC5041_OFS102_SHIFT", "TMC5041_OFS102_SHIFT"], [0, 0, 1, "c.TMC5041_OFS103_MASK", "TMC5041_OFS103_MASK"], [0, 0, 1, "c.TMC5041_OFS103_SHIFT", "TMC5041_OFS103_SHIFT"], [0, 0, 1, "c.TMC5041_OFS104_MASK", "TMC5041_OFS104_MASK"], [0, 0, 1, "c.TMC5041_OFS104_SHIFT", "TMC5041_OFS104_SHIFT"], [0, 0, 1, "c.TMC5041_OFS105_MASK", "TMC5041_OFS105_MASK"], [0, 0, 1, "c.TMC5041_OFS105_SHIFT", "TMC5041_OFS105_SHIFT"], [0, 0, 1, "c.TMC5041_OFS106_MASK", "TMC5041_OFS106_MASK"], [0, 0, 1, "c.TMC5041_OFS106_SHIFT", "TMC5041_OFS106_SHIFT"], [0, 0, 1, "c.TMC5041_OFS107_MASK", "TMC5041_OFS107_MASK"], [0, 0, 1, "c.TMC5041_OFS107_SHIFT", "TMC5041_OFS107_SHIFT"], [0, 0, 1, "c.TMC5041_OFS108_MASK", "TMC5041_OFS108_MASK"], [0, 0, 1, "c.TMC5041_OFS108_SHIFT", "TMC5041_OFS108_SHIFT"], [0, 0, 1, "c.TMC5041_OFS109_MASK", "TMC5041_OFS109_MASK"], [0, 0, 1, "c.TMC5041_OFS109_SHIFT", "TMC5041_OFS109_SHIFT"], [0, 0, 1, "c.TMC5041_OFS10_MASK", "TMC5041_OFS10_MASK"], [0, 0, 1, "c.TMC5041_OFS10_SHIFT", "TMC5041_OFS10_SHIFT"], [0, 0, 1, "c.TMC5041_OFS110_MASK", "TMC5041_OFS110_MASK"], [0, 0, 1, "c.TMC5041_OFS110_SHIFT", "TMC5041_OFS110_SHIFT"], [0, 0, 1, "c.TMC5041_OFS111_MASK", "TMC5041_OFS111_MASK"], [0, 0, 1, "c.TMC5041_OFS111_SHIFT", "TMC5041_OFS111_SHIFT"], [0, 0, 1, "c.TMC5041_OFS112_MASK", "TMC5041_OFS112_MASK"], [0, 0, 1, "c.TMC5041_OFS112_SHIFT", "TMC5041_OFS112_SHIFT"], [0, 0, 1, "c.TMC5041_OFS113_MASK", "TMC5041_OFS113_MASK"], [0, 0, 1, "c.TMC5041_OFS113_SHIFT", "TMC5041_OFS113_SHIFT"], [0, 0, 1, "c.TMC5041_OFS114_MASK", "TMC5041_OFS114_MASK"], [0, 0, 1, "c.TMC5041_OFS114_SHIFT", "TMC5041_OFS114_SHIFT"], [0, 0, 1, "c.TMC5041_OFS115_MASK", "TMC5041_OFS115_MASK"], [0, 0, 1, "c.TMC5041_OFS115_SHIFT", "TMC5041_OFS115_SHIFT"], [0, 0, 1, "c.TMC5041_OFS116_MASK", "TMC5041_OFS116_MASK"], [0, 0, 1, "c.TMC5041_OFS116_SHIFT", "TMC5041_OFS116_SHIFT"], [0, 0, 1, "c.TMC5041_OFS117_MASK", "TMC5041_OFS117_MASK"], [0, 0, 1, "c.TMC5041_OFS117_SHIFT", "TMC5041_OFS117_SHIFT"], [0, 0, 1, "c.TMC5041_OFS118_MASK", "TMC5041_OFS118_MASK"], [0, 0, 1, "c.TMC5041_OFS118_SHIFT", "TMC5041_OFS118_SHIFT"], [0, 0, 1, "c.TMC5041_OFS119_MASK", "TMC5041_OFS119_MASK"], [0, 0, 1, "c.TMC5041_OFS119_SHIFT", "TMC5041_OFS119_SHIFT"], [0, 0, 1, "c.TMC5041_OFS11_MASK", "TMC5041_OFS11_MASK"], [0, 0, 1, "c.TMC5041_OFS11_SHIFT", "TMC5041_OFS11_SHIFT"], [0, 0, 1, "c.TMC5041_OFS120_MASK", "TMC5041_OFS120_MASK"], [0, 0, 1, "c.TMC5041_OFS120_SHIFT", "TMC5041_OFS120_SHIFT"], [0, 0, 1, "c.TMC5041_OFS121_MASK", "TMC5041_OFS121_MASK"], [0, 0, 1, "c.TMC5041_OFS121_SHIFT", "TMC5041_OFS121_SHIFT"], [0, 0, 1, "c.TMC5041_OFS122_MASK", "TMC5041_OFS122_MASK"], [0, 0, 1, "c.TMC5041_OFS122_SHIFT", "TMC5041_OFS122_SHIFT"], [0, 0, 1, "c.TMC5041_OFS123_MASK", "TMC5041_OFS123_MASK"], [0, 0, 1, "c.TMC5041_OFS123_SHIFT", "TMC5041_OFS123_SHIFT"], [0, 0, 1, "c.TMC5041_OFS124_MASK", "TMC5041_OFS124_MASK"], [0, 0, 1, "c.TMC5041_OFS124_SHIFT", "TMC5041_OFS124_SHIFT"], [0, 0, 1, "c.TMC5041_OFS125_MASK", "TMC5041_OFS125_MASK"], [0, 0, 1, "c.TMC5041_OFS125_SHIFT", "TMC5041_OFS125_SHIFT"], [0, 0, 1, "c.TMC5041_OFS126_MASK", "TMC5041_OFS126_MASK"], [0, 0, 1, "c.TMC5041_OFS126_SHIFT", "TMC5041_OFS126_SHIFT"], [0, 0, 1, "c.TMC5041_OFS127_MASK", "TMC5041_OFS127_MASK"], [0, 0, 1, "c.TMC5041_OFS127_SHIFT", "TMC5041_OFS127_SHIFT"], [0, 0, 1, "c.TMC5041_OFS128_MASK", "TMC5041_OFS128_MASK"], [0, 0, 1, "c.TMC5041_OFS128_SHIFT", "TMC5041_OFS128_SHIFT"], [0, 0, 1, "c.TMC5041_OFS129_MASK", "TMC5041_OFS129_MASK"], [0, 0, 1, "c.TMC5041_OFS129_SHIFT", "TMC5041_OFS129_SHIFT"], [0, 0, 1, "c.TMC5041_OFS12_MASK", "TMC5041_OFS12_MASK"], [0, 0, 1, "c.TMC5041_OFS12_SHIFT", "TMC5041_OFS12_SHIFT"], [0, 0, 1, "c.TMC5041_OFS130_MASK", "TMC5041_OFS130_MASK"], [0, 0, 1, "c.TMC5041_OFS130_SHIFT", "TMC5041_OFS130_SHIFT"], [0, 0, 1, "c.TMC5041_OFS131_MASK", "TMC5041_OFS131_MASK"], [0, 0, 1, "c.TMC5041_OFS131_SHIFT", "TMC5041_OFS131_SHIFT"], [0, 0, 1, "c.TMC5041_OFS132_MASK", "TMC5041_OFS132_MASK"], [0, 0, 1, "c.TMC5041_OFS132_SHIFT", "TMC5041_OFS132_SHIFT"], [0, 0, 1, "c.TMC5041_OFS133_MASK", "TMC5041_OFS133_MASK"], [0, 0, 1, "c.TMC5041_OFS133_SHIFT", "TMC5041_OFS133_SHIFT"], [0, 0, 1, "c.TMC5041_OFS134_MASK", "TMC5041_OFS134_MASK"], [0, 0, 1, "c.TMC5041_OFS134_SHIFT", "TMC5041_OFS134_SHIFT"], [0, 0, 1, "c.TMC5041_OFS135_MASK", "TMC5041_OFS135_MASK"], [0, 0, 1, "c.TMC5041_OFS135_SHIFT", "TMC5041_OFS135_SHIFT"], [0, 0, 1, "c.TMC5041_OFS136_MASK", "TMC5041_OFS136_MASK"], [0, 0, 1, "c.TMC5041_OFS136_SHIFT", "TMC5041_OFS136_SHIFT"], [0, 0, 1, "c.TMC5041_OFS137_MASK", "TMC5041_OFS137_MASK"], [0, 0, 1, "c.TMC5041_OFS137_SHIFT", "TMC5041_OFS137_SHIFT"], [0, 0, 1, "c.TMC5041_OFS138_MASK", "TMC5041_OFS138_MASK"], [0, 0, 1, "c.TMC5041_OFS138_SHIFT", "TMC5041_OFS138_SHIFT"], [0, 0, 1, "c.TMC5041_OFS139_MASK", "TMC5041_OFS139_MASK"], [0, 0, 1, "c.TMC5041_OFS139_SHIFT", "TMC5041_OFS139_SHIFT"], [0, 0, 1, "c.TMC5041_OFS13_MASK", "TMC5041_OFS13_MASK"], [0, 0, 1, "c.TMC5041_OFS13_SHIFT", "TMC5041_OFS13_SHIFT"], [0, 0, 1, "c.TMC5041_OFS140_MASK", "TMC5041_OFS140_MASK"], [0, 0, 1, "c.TMC5041_OFS140_SHIFT", "TMC5041_OFS140_SHIFT"], [0, 0, 1, "c.TMC5041_OFS141_MASK", "TMC5041_OFS141_MASK"], [0, 0, 1, "c.TMC5041_OFS141_SHIFT", "TMC5041_OFS141_SHIFT"], [0, 0, 1, "c.TMC5041_OFS142_MASK", "TMC5041_OFS142_MASK"], [0, 0, 1, "c.TMC5041_OFS142_SHIFT", "TMC5041_OFS142_SHIFT"], [0, 0, 1, "c.TMC5041_OFS143_MASK", "TMC5041_OFS143_MASK"], [0, 0, 1, "c.TMC5041_OFS143_SHIFT", "TMC5041_OFS143_SHIFT"], [0, 0, 1, "c.TMC5041_OFS144_MASK", "TMC5041_OFS144_MASK"], [0, 0, 1, "c.TMC5041_OFS144_SHIFT", "TMC5041_OFS144_SHIFT"], [0, 0, 1, "c.TMC5041_OFS145_MASK", "TMC5041_OFS145_MASK"], [0, 0, 1, "c.TMC5041_OFS145_SHIFT", "TMC5041_OFS145_SHIFT"], [0, 0, 1, "c.TMC5041_OFS146_MASK", "TMC5041_OFS146_MASK"], [0, 0, 1, "c.TMC5041_OFS146_SHIFT", "TMC5041_OFS146_SHIFT"], [0, 0, 1, "c.TMC5041_OFS147_MASK", "TMC5041_OFS147_MASK"], [0, 0, 1, "c.TMC5041_OFS147_SHIFT", "TMC5041_OFS147_SHIFT"], [0, 0, 1, "c.TMC5041_OFS148_MASK", "TMC5041_OFS148_MASK"], [0, 0, 1, "c.TMC5041_OFS148_SHIFT", "TMC5041_OFS148_SHIFT"], [0, 0, 1, "c.TMC5041_OFS149_MASK", "TMC5041_OFS149_MASK"], [0, 0, 1, "c.TMC5041_OFS149_SHIFT", "TMC5041_OFS149_SHIFT"], [0, 0, 1, "c.TMC5041_OFS14_MASK", "TMC5041_OFS14_MASK"], [0, 0, 1, "c.TMC5041_OFS14_SHIFT", "TMC5041_OFS14_SHIFT"], [0, 0, 1, "c.TMC5041_OFS150_MASK", "TMC5041_OFS150_MASK"], [0, 0, 1, "c.TMC5041_OFS150_SHIFT", "TMC5041_OFS150_SHIFT"], [0, 0, 1, "c.TMC5041_OFS151_MASK", "TMC5041_OFS151_MASK"], [0, 0, 1, "c.TMC5041_OFS151_SHIFT", "TMC5041_OFS151_SHIFT"], [0, 0, 1, "c.TMC5041_OFS152_MASK", "TMC5041_OFS152_MASK"], [0, 0, 1, "c.TMC5041_OFS152_SHIFT", "TMC5041_OFS152_SHIFT"], [0, 0, 1, "c.TMC5041_OFS153_MASK", "TMC5041_OFS153_MASK"], [0, 0, 1, "c.TMC5041_OFS153_SHIFT", "TMC5041_OFS153_SHIFT"], [0, 0, 1, "c.TMC5041_OFS154_MASK", "TMC5041_OFS154_MASK"], [0, 0, 1, "c.TMC5041_OFS154_SHIFT", "TMC5041_OFS154_SHIFT"], [0, 0, 1, "c.TMC5041_OFS155_MASK", "TMC5041_OFS155_MASK"], [0, 0, 1, "c.TMC5041_OFS155_SHIFT", "TMC5041_OFS155_SHIFT"], [0, 0, 1, "c.TMC5041_OFS156_MASK", "TMC5041_OFS156_MASK"], [0, 0, 1, "c.TMC5041_OFS156_SHIFT", "TMC5041_OFS156_SHIFT"], [0, 0, 1, "c.TMC5041_OFS157_MASK", "TMC5041_OFS157_MASK"], [0, 0, 1, "c.TMC5041_OFS157_SHIFT", "TMC5041_OFS157_SHIFT"], [0, 0, 1, "c.TMC5041_OFS158_MASK", "TMC5041_OFS158_MASK"], [0, 0, 1, "c.TMC5041_OFS158_SHIFT", "TMC5041_OFS158_SHIFT"], [0, 0, 1, "c.TMC5041_OFS159_MASK", "TMC5041_OFS159_MASK"], [0, 0, 1, "c.TMC5041_OFS159_SHIFT", "TMC5041_OFS159_SHIFT"], [0, 0, 1, "c.TMC5041_OFS15_MASK", "TMC5041_OFS15_MASK"], [0, 0, 1, "c.TMC5041_OFS15_SHIFT", "TMC5041_OFS15_SHIFT"], [0, 0, 1, "c.TMC5041_OFS160_MASK", "TMC5041_OFS160_MASK"], [0, 0, 1, "c.TMC5041_OFS160_SHIFT", "TMC5041_OFS160_SHIFT"], [0, 0, 1, "c.TMC5041_OFS161_MASK", "TMC5041_OFS161_MASK"], [0, 0, 1, "c.TMC5041_OFS161_SHIFT", "TMC5041_OFS161_SHIFT"], [0, 0, 1, "c.TMC5041_OFS162_MASK", "TMC5041_OFS162_MASK"], [0, 0, 1, "c.TMC5041_OFS162_SHIFT", "TMC5041_OFS162_SHIFT"], [0, 0, 1, "c.TMC5041_OFS163_MASK", "TMC5041_OFS163_MASK"], [0, 0, 1, "c.TMC5041_OFS163_SHIFT", "TMC5041_OFS163_SHIFT"], [0, 0, 1, "c.TMC5041_OFS164_MASK", "TMC5041_OFS164_MASK"], [0, 0, 1, "c.TMC5041_OFS164_SHIFT", "TMC5041_OFS164_SHIFT"], [0, 0, 1, "c.TMC5041_OFS165_MASK", "TMC5041_OFS165_MASK"], [0, 0, 1, "c.TMC5041_OFS165_SHIFT", "TMC5041_OFS165_SHIFT"], [0, 0, 1, "c.TMC5041_OFS166_MASK", "TMC5041_OFS166_MASK"], [0, 0, 1, "c.TMC5041_OFS166_SHIFT", "TMC5041_OFS166_SHIFT"], [0, 0, 1, "c.TMC5041_OFS167_MASK", "TMC5041_OFS167_MASK"], [0, 0, 1, "c.TMC5041_OFS167_SHIFT", "TMC5041_OFS167_SHIFT"], [0, 0, 1, "c.TMC5041_OFS168_MASK", "TMC5041_OFS168_MASK"], [0, 0, 1, "c.TMC5041_OFS168_SHIFT", "TMC5041_OFS168_SHIFT"], [0, 0, 1, "c.TMC5041_OFS169_MASK", "TMC5041_OFS169_MASK"], [0, 0, 1, "c.TMC5041_OFS169_SHIFT", "TMC5041_OFS169_SHIFT"], [0, 0, 1, "c.TMC5041_OFS16_MASK", "TMC5041_OFS16_MASK"], [0, 0, 1, "c.TMC5041_OFS16_SHIFT", "TMC5041_OFS16_SHIFT"], [0, 0, 1, "c.TMC5041_OFS170_MASK", "TMC5041_OFS170_MASK"], [0, 0, 1, "c.TMC5041_OFS170_SHIFT", "TMC5041_OFS170_SHIFT"], [0, 0, 1, "c.TMC5041_OFS171_MASK", "TMC5041_OFS171_MASK"], [0, 0, 1, "c.TMC5041_OFS171_SHIFT", "TMC5041_OFS171_SHIFT"], [0, 0, 1, "c.TMC5041_OFS172_MASK", "TMC5041_OFS172_MASK"], [0, 0, 1, "c.TMC5041_OFS172_SHIFT", "TMC5041_OFS172_SHIFT"], [0, 0, 1, "c.TMC5041_OFS173_MASK", "TMC5041_OFS173_MASK"], [0, 0, 1, "c.TMC5041_OFS173_SHIFT", "TMC5041_OFS173_SHIFT"], [0, 0, 1, "c.TMC5041_OFS174_MASK", "TMC5041_OFS174_MASK"], [0, 0, 1, "c.TMC5041_OFS174_SHIFT", "TMC5041_OFS174_SHIFT"], [0, 0, 1, "c.TMC5041_OFS175_MASK", "TMC5041_OFS175_MASK"], [0, 0, 1, "c.TMC5041_OFS175_SHIFT", "TMC5041_OFS175_SHIFT"], [0, 0, 1, "c.TMC5041_OFS176_MASK", "TMC5041_OFS176_MASK"], [0, 0, 1, "c.TMC5041_OFS176_SHIFT", "TMC5041_OFS176_SHIFT"], [0, 0, 1, "c.TMC5041_OFS177_MASK", "TMC5041_OFS177_MASK"], [0, 0, 1, "c.TMC5041_OFS177_SHIFT", "TMC5041_OFS177_SHIFT"], [0, 0, 1, "c.TMC5041_OFS178_MASK", "TMC5041_OFS178_MASK"], [0, 0, 1, "c.TMC5041_OFS178_SHIFT", "TMC5041_OFS178_SHIFT"], [0, 0, 1, "c.TMC5041_OFS179_MASK", "TMC5041_OFS179_MASK"], [0, 0, 1, "c.TMC5041_OFS179_SHIFT", "TMC5041_OFS179_SHIFT"], [0, 0, 1, "c.TMC5041_OFS17_MASK", "TMC5041_OFS17_MASK"], [0, 0, 1, "c.TMC5041_OFS17_SHIFT", "TMC5041_OFS17_SHIFT"], [0, 0, 1, "c.TMC5041_OFS180_MASK", "TMC5041_OFS180_MASK"], [0, 0, 1, "c.TMC5041_OFS180_SHIFT", "TMC5041_OFS180_SHIFT"], [0, 0, 1, "c.TMC5041_OFS181_MASK", "TMC5041_OFS181_MASK"], [0, 0, 1, "c.TMC5041_OFS181_SHIFT", "TMC5041_OFS181_SHIFT"], [0, 0, 1, "c.TMC5041_OFS182_MASK", "TMC5041_OFS182_MASK"], [0, 0, 1, "c.TMC5041_OFS182_SHIFT", "TMC5041_OFS182_SHIFT"], [0, 0, 1, "c.TMC5041_OFS183_MASK", "TMC5041_OFS183_MASK"], [0, 0, 1, "c.TMC5041_OFS183_SHIFT", "TMC5041_OFS183_SHIFT"], [0, 0, 1, "c.TMC5041_OFS184_MASK", "TMC5041_OFS184_MASK"], [0, 0, 1, "c.TMC5041_OFS184_SHIFT", "TMC5041_OFS184_SHIFT"], [0, 0, 1, "c.TMC5041_OFS185_MASK", "TMC5041_OFS185_MASK"], [0, 0, 1, "c.TMC5041_OFS185_SHIFT", "TMC5041_OFS185_SHIFT"], [0, 0, 1, "c.TMC5041_OFS186_MASK", "TMC5041_OFS186_MASK"], [0, 0, 1, "c.TMC5041_OFS186_SHIFT", "TMC5041_OFS186_SHIFT"], [0, 0, 1, "c.TMC5041_OFS187_MASK", "TMC5041_OFS187_MASK"], [0, 0, 1, "c.TMC5041_OFS187_SHIFT", "TMC5041_OFS187_SHIFT"], [0, 0, 1, "c.TMC5041_OFS188_MASK", "TMC5041_OFS188_MASK"], [0, 0, 1, "c.TMC5041_OFS188_SHIFT", "TMC5041_OFS188_SHIFT"], [0, 0, 1, "c.TMC5041_OFS189_MASK", "TMC5041_OFS189_MASK"], [0, 0, 1, "c.TMC5041_OFS189_SHIFT", "TMC5041_OFS189_SHIFT"], [0, 0, 1, "c.TMC5041_OFS18_MASK", "TMC5041_OFS18_MASK"], [0, 0, 1, "c.TMC5041_OFS18_SHIFT", "TMC5041_OFS18_SHIFT"], [0, 0, 1, "c.TMC5041_OFS190_MASK", "TMC5041_OFS190_MASK"], [0, 0, 1, "c.TMC5041_OFS190_SHIFT", "TMC5041_OFS190_SHIFT"], [0, 0, 1, "c.TMC5041_OFS191_MASK", "TMC5041_OFS191_MASK"], [0, 0, 1, "c.TMC5041_OFS191_SHIFT", "TMC5041_OFS191_SHIFT"], [0, 0, 1, "c.TMC5041_OFS192_MASK", "TMC5041_OFS192_MASK"], [0, 0, 1, "c.TMC5041_OFS192_SHIFT", "TMC5041_OFS192_SHIFT"], [0, 0, 1, "c.TMC5041_OFS193_MASK", "TMC5041_OFS193_MASK"], [0, 0, 1, "c.TMC5041_OFS193_SHIFT", "TMC5041_OFS193_SHIFT"], [0, 0, 1, "c.TMC5041_OFS194_MASK", "TMC5041_OFS194_MASK"], [0, 0, 1, "c.TMC5041_OFS194_SHIFT", "TMC5041_OFS194_SHIFT"], [0, 0, 1, "c.TMC5041_OFS195_MASK", "TMC5041_OFS195_MASK"], [0, 0, 1, "c.TMC5041_OFS195_SHIFT", "TMC5041_OFS195_SHIFT"], [0, 0, 1, "c.TMC5041_OFS196_MASK", "TMC5041_OFS196_MASK"], [0, 0, 1, "c.TMC5041_OFS196_SHIFT", "TMC5041_OFS196_SHIFT"], [0, 0, 1, "c.TMC5041_OFS197_MASK", "TMC5041_OFS197_MASK"], [0, 0, 1, "c.TMC5041_OFS197_SHIFT", "TMC5041_OFS197_SHIFT"], [0, 0, 1, "c.TMC5041_OFS198_MASK", "TMC5041_OFS198_MASK"], [0, 0, 1, "c.TMC5041_OFS198_SHIFT", "TMC5041_OFS198_SHIFT"], [0, 0, 1, "c.TMC5041_OFS199_MASK", "TMC5041_OFS199_MASK"], [0, 0, 1, "c.TMC5041_OFS199_SHIFT", "TMC5041_OFS199_SHIFT"], [0, 0, 1, "c.TMC5041_OFS19_MASK", "TMC5041_OFS19_MASK"], [0, 0, 1, "c.TMC5041_OFS19_SHIFT", "TMC5041_OFS19_SHIFT"], [0, 0, 1, "c.TMC5041_OFS1_MASK", "TMC5041_OFS1_MASK"], [0, 0, 1, "c.TMC5041_OFS1_SHIFT", "TMC5041_OFS1_SHIFT"], [0, 0, 1, "c.TMC5041_OFS200_MASK", "TMC5041_OFS200_MASK"], [0, 0, 1, "c.TMC5041_OFS200_SHIFT", "TMC5041_OFS200_SHIFT"], [0, 0, 1, "c.TMC5041_OFS201_MASK", "TMC5041_OFS201_MASK"], [0, 0, 1, "c.TMC5041_OFS201_SHIFT", "TMC5041_OFS201_SHIFT"], [0, 0, 1, "c.TMC5041_OFS202_MASK", "TMC5041_OFS202_MASK"], [0, 0, 1, "c.TMC5041_OFS202_SHIFT", "TMC5041_OFS202_SHIFT"], [0, 0, 1, "c.TMC5041_OFS203_MASK", "TMC5041_OFS203_MASK"], [0, 0, 1, "c.TMC5041_OFS203_SHIFT", "TMC5041_OFS203_SHIFT"], [0, 0, 1, "c.TMC5041_OFS204_MASK", "TMC5041_OFS204_MASK"], [0, 0, 1, "c.TMC5041_OFS204_SHIFT", "TMC5041_OFS204_SHIFT"], [0, 0, 1, "c.TMC5041_OFS205_MASK", "TMC5041_OFS205_MASK"], [0, 0, 1, "c.TMC5041_OFS205_SHIFT", "TMC5041_OFS205_SHIFT"], [0, 0, 1, "c.TMC5041_OFS206_MASK", "TMC5041_OFS206_MASK"], [0, 0, 1, "c.TMC5041_OFS206_SHIFT", "TMC5041_OFS206_SHIFT"], [0, 0, 1, "c.TMC5041_OFS207_MASK", "TMC5041_OFS207_MASK"], [0, 0, 1, "c.TMC5041_OFS207_SHIFT", "TMC5041_OFS207_SHIFT"], [0, 0, 1, "c.TMC5041_OFS208_MASK", "TMC5041_OFS208_MASK"], [0, 0, 1, "c.TMC5041_OFS208_SHIFT", "TMC5041_OFS208_SHIFT"], [0, 0, 1, "c.TMC5041_OFS209_MASK", "TMC5041_OFS209_MASK"], [0, 0, 1, "c.TMC5041_OFS209_SHIFT", "TMC5041_OFS209_SHIFT"], [0, 0, 1, "c.TMC5041_OFS20_MASK", "TMC5041_OFS20_MASK"], [0, 0, 1, "c.TMC5041_OFS20_SHIFT", "TMC5041_OFS20_SHIFT"], [0, 0, 1, "c.TMC5041_OFS210_MASK", "TMC5041_OFS210_MASK"], [0, 0, 1, "c.TMC5041_OFS210_SHIFT", "TMC5041_OFS210_SHIFT"], [0, 0, 1, "c.TMC5041_OFS211_MASK", "TMC5041_OFS211_MASK"], [0, 0, 1, "c.TMC5041_OFS211_SHIFT", "TMC5041_OFS211_SHIFT"], [0, 0, 1, "c.TMC5041_OFS212_MASK", "TMC5041_OFS212_MASK"], [0, 0, 1, "c.TMC5041_OFS212_SHIFT", "TMC5041_OFS212_SHIFT"], [0, 0, 1, "c.TMC5041_OFS213_MASK", "TMC5041_OFS213_MASK"], [0, 0, 1, "c.TMC5041_OFS213_SHIFT", "TMC5041_OFS213_SHIFT"], [0, 0, 1, "c.TMC5041_OFS214_MASK", "TMC5041_OFS214_MASK"], [0, 0, 1, "c.TMC5041_OFS214_SHIFT", "TMC5041_OFS214_SHIFT"], [0, 0, 1, "c.TMC5041_OFS215_MASK", "TMC5041_OFS215_MASK"], [0, 0, 1, "c.TMC5041_OFS215_SHIFT", "TMC5041_OFS215_SHIFT"], [0, 0, 1, "c.TMC5041_OFS216_MASK", "TMC5041_OFS216_MASK"], [0, 0, 1, "c.TMC5041_OFS216_SHIFT", "TMC5041_OFS216_SHIFT"], [0, 0, 1, "c.TMC5041_OFS217_MASK", "TMC5041_OFS217_MASK"], [0, 0, 1, "c.TMC5041_OFS217_SHIFT", "TMC5041_OFS217_SHIFT"], [0, 0, 1, "c.TMC5041_OFS218_MASK", "TMC5041_OFS218_MASK"], [0, 0, 1, "c.TMC5041_OFS218_SHIFT", "TMC5041_OFS218_SHIFT"], [0, 0, 1, "c.TMC5041_OFS219_MASK", "TMC5041_OFS219_MASK"], [0, 0, 1, "c.TMC5041_OFS219_SHIFT", "TMC5041_OFS219_SHIFT"], [0, 0, 1, "c.TMC5041_OFS21_MASK", "TMC5041_OFS21_MASK"], [0, 0, 1, "c.TMC5041_OFS21_SHIFT", "TMC5041_OFS21_SHIFT"], [0, 0, 1, "c.TMC5041_OFS220_MASK", "TMC5041_OFS220_MASK"], [0, 0, 1, "c.TMC5041_OFS220_SHIFT", "TMC5041_OFS220_SHIFT"], [0, 0, 1, "c.TMC5041_OFS221_MASK", "TMC5041_OFS221_MASK"], [0, 0, 1, "c.TMC5041_OFS221_SHIFT", "TMC5041_OFS221_SHIFT"], [0, 0, 1, "c.TMC5041_OFS222_MASK", "TMC5041_OFS222_MASK"], [0, 0, 1, "c.TMC5041_OFS222_SHIFT", "TMC5041_OFS222_SHIFT"], [0, 0, 1, "c.TMC5041_OFS223_MASK", "TMC5041_OFS223_MASK"], [0, 0, 1, "c.TMC5041_OFS223_SHIFT", "TMC5041_OFS223_SHIFT"], [0, 0, 1, "c.TMC5041_OFS224_MASK", "TMC5041_OFS224_MASK"], [0, 0, 1, "c.TMC5041_OFS224_SHIFT", "TMC5041_OFS224_SHIFT"], [0, 0, 1, "c.TMC5041_OFS225_MASK", "TMC5041_OFS225_MASK"], [0, 0, 1, "c.TMC5041_OFS225_SHIFT", "TMC5041_OFS225_SHIFT"], [0, 0, 1, "c.TMC5041_OFS226_MASK", "TMC5041_OFS226_MASK"], [0, 0, 1, "c.TMC5041_OFS226_SHIFT", "TMC5041_OFS226_SHIFT"], [0, 0, 1, "c.TMC5041_OFS227_MASK", "TMC5041_OFS227_MASK"], [0, 0, 1, "c.TMC5041_OFS227_SHIFT", "TMC5041_OFS227_SHIFT"], [0, 0, 1, "c.TMC5041_OFS228_MASK", "TMC5041_OFS228_MASK"], [0, 0, 1, "c.TMC5041_OFS228_SHIFT", "TMC5041_OFS228_SHIFT"], [0, 0, 1, "c.TMC5041_OFS229_MASK", "TMC5041_OFS229_MASK"], [0, 0, 1, "c.TMC5041_OFS229_SHIFT", "TMC5041_OFS229_SHIFT"], [0, 0, 1, "c.TMC5041_OFS22_MASK", "TMC5041_OFS22_MASK"], [0, 0, 1, "c.TMC5041_OFS22_SHIFT", "TMC5041_OFS22_SHIFT"], [0, 0, 1, "c.TMC5041_OFS230_MASK", "TMC5041_OFS230_MASK"], [0, 0, 1, "c.TMC5041_OFS230_SHIFT", "TMC5041_OFS230_SHIFT"], [0, 0, 1, "c.TMC5041_OFS231_MASK", "TMC5041_OFS231_MASK"], [0, 0, 1, "c.TMC5041_OFS231_SHIFT", "TMC5041_OFS231_SHIFT"], [0, 0, 1, "c.TMC5041_OFS232_MASK", "TMC5041_OFS232_MASK"], [0, 0, 1, "c.TMC5041_OFS232_SHIFT", "TMC5041_OFS232_SHIFT"], [0, 0, 1, "c.TMC5041_OFS233_MASK", "TMC5041_OFS233_MASK"], [0, 0, 1, "c.TMC5041_OFS233_SHIFT", "TMC5041_OFS233_SHIFT"], [0, 0, 1, "c.TMC5041_OFS234_MASK", "TMC5041_OFS234_MASK"], [0, 0, 1, "c.TMC5041_OFS234_SHIFT", "TMC5041_OFS234_SHIFT"], [0, 0, 1, "c.TMC5041_OFS235_MASK", "TMC5041_OFS235_MASK"], [0, 0, 1, "c.TMC5041_OFS235_SHIFT", "TMC5041_OFS235_SHIFT"], [0, 0, 1, "c.TMC5041_OFS236_MASK", "TMC5041_OFS236_MASK"], [0, 0, 1, "c.TMC5041_OFS236_SHIFT", "TMC5041_OFS236_SHIFT"], [0, 0, 1, "c.TMC5041_OFS237_MASK", "TMC5041_OFS237_MASK"], [0, 0, 1, "c.TMC5041_OFS237_SHIFT", "TMC5041_OFS237_SHIFT"], [0, 0, 1, "c.TMC5041_OFS238_MASK", "TMC5041_OFS238_MASK"], [0, 0, 1, "c.TMC5041_OFS238_SHIFT", "TMC5041_OFS238_SHIFT"], [0, 0, 1, "c.TMC5041_OFS239_MASK", "TMC5041_OFS239_MASK"], [0, 0, 1, "c.TMC5041_OFS239_SHIFT", "TMC5041_OFS239_SHIFT"], [0, 0, 1, "c.TMC5041_OFS23_MASK", "TMC5041_OFS23_MASK"], [0, 0, 1, "c.TMC5041_OFS23_SHIFT", "TMC5041_OFS23_SHIFT"], [0, 0, 1, "c.TMC5041_OFS240_MASK", "TMC5041_OFS240_MASK"], [0, 0, 1, "c.TMC5041_OFS240_SHIFT", "TMC5041_OFS240_SHIFT"], [0, 0, 1, "c.TMC5041_OFS241_MASK", "TMC5041_OFS241_MASK"], [0, 0, 1, "c.TMC5041_OFS241_SHIFT", "TMC5041_OFS241_SHIFT"], [0, 0, 1, "c.TMC5041_OFS242_MASK", "TMC5041_OFS242_MASK"], [0, 0, 1, "c.TMC5041_OFS242_SHIFT", "TMC5041_OFS242_SHIFT"], [0, 0, 1, "c.TMC5041_OFS243_MASK", "TMC5041_OFS243_MASK"], [0, 0, 1, "c.TMC5041_OFS243_SHIFT", "TMC5041_OFS243_SHIFT"], [0, 0, 1, "c.TMC5041_OFS244_MASK", "TMC5041_OFS244_MASK"], [0, 0, 1, "c.TMC5041_OFS244_SHIFT", "TMC5041_OFS244_SHIFT"], [0, 0, 1, "c.TMC5041_OFS245_MASK", "TMC5041_OFS245_MASK"], [0, 0, 1, "c.TMC5041_OFS245_SHIFT", "TMC5041_OFS245_SHIFT"], [0, 0, 1, "c.TMC5041_OFS246_MASK", "TMC5041_OFS246_MASK"], [0, 0, 1, "c.TMC5041_OFS246_SHIFT", "TMC5041_OFS246_SHIFT"], [0, 0, 1, "c.TMC5041_OFS247_MASK", "TMC5041_OFS247_MASK"], [0, 0, 1, "c.TMC5041_OFS247_SHIFT", "TMC5041_OFS247_SHIFT"], [0, 0, 1, "c.TMC5041_OFS248_MASK", "TMC5041_OFS248_MASK"], [0, 0, 1, "c.TMC5041_OFS248_SHIFT", "TMC5041_OFS248_SHIFT"], [0, 0, 1, "c.TMC5041_OFS249_MASK", "TMC5041_OFS249_MASK"], [0, 0, 1, "c.TMC5041_OFS249_SHIFT", "TMC5041_OFS249_SHIFT"], [0, 0, 1, "c.TMC5041_OFS24_MASK", "TMC5041_OFS24_MASK"], [0, 0, 1, "c.TMC5041_OFS24_SHIFT", "TMC5041_OFS24_SHIFT"], [0, 0, 1, "c.TMC5041_OFS250_MASK", "TMC5041_OFS250_MASK"], [0, 0, 1, "c.TMC5041_OFS250_SHIFT", "TMC5041_OFS250_SHIFT"], [0, 0, 1, "c.TMC5041_OFS251_MASK", "TMC5041_OFS251_MASK"], [0, 0, 1, "c.TMC5041_OFS251_SHIFT", "TMC5041_OFS251_SHIFT"], [0, 0, 1, "c.TMC5041_OFS252_MASK", "TMC5041_OFS252_MASK"], [0, 0, 1, "c.TMC5041_OFS252_SHIFT", "TMC5041_OFS252_SHIFT"], [0, 0, 1, "c.TMC5041_OFS253_MASK", "TMC5041_OFS253_MASK"], [0, 0, 1, "c.TMC5041_OFS253_SHIFT", "TMC5041_OFS253_SHIFT"], [0, 0, 1, "c.TMC5041_OFS254_MASK", "TMC5041_OFS254_MASK"], [0, 0, 1, "c.TMC5041_OFS254_SHIFT", "TMC5041_OFS254_SHIFT"], [0, 0, 1, "c.TMC5041_OFS255_MASK", "TMC5041_OFS255_MASK"], [0, 0, 1, "c.TMC5041_OFS255_SHIFT", "TMC5041_OFS255_SHIFT"], [0, 0, 1, "c.TMC5041_OFS25_MASK", "TMC5041_OFS25_MASK"], [0, 0, 1, "c.TMC5041_OFS25_SHIFT", "TMC5041_OFS25_SHIFT"], [0, 0, 1, "c.TMC5041_OFS26_MASK", "TMC5041_OFS26_MASK"], [0, 0, 1, "c.TMC5041_OFS26_SHIFT", "TMC5041_OFS26_SHIFT"], [0, 0, 1, "c.TMC5041_OFS27_MASK", "TMC5041_OFS27_MASK"], [0, 0, 1, "c.TMC5041_OFS27_SHIFT", "TMC5041_OFS27_SHIFT"], [0, 0, 1, "c.TMC5041_OFS28_MASK", "TMC5041_OFS28_MASK"], [0, 0, 1, "c.TMC5041_OFS28_SHIFT", "TMC5041_OFS28_SHIFT"], [0, 0, 1, "c.TMC5041_OFS29_MASK", "TMC5041_OFS29_MASK"], [0, 0, 1, "c.TMC5041_OFS29_SHIFT", "TMC5041_OFS29_SHIFT"], [0, 0, 1, "c.TMC5041_OFS2_MASK", "TMC5041_OFS2_MASK"], [0, 0, 1, "c.TMC5041_OFS2_SHIFT", "TMC5041_OFS2_SHIFT"], [0, 0, 1, "c.TMC5041_OFS30_MASK", "TMC5041_OFS30_MASK"], [0, 0, 1, "c.TMC5041_OFS30_SHIFT", "TMC5041_OFS30_SHIFT"], [0, 0, 1, "c.TMC5041_OFS31_MASK", "TMC5041_OFS31_MASK"], [0, 0, 1, "c.TMC5041_OFS31_SHIFT", "TMC5041_OFS31_SHIFT"], [0, 0, 1, "c.TMC5041_OFS32_MASK", "TMC5041_OFS32_MASK"], [0, 0, 1, "c.TMC5041_OFS32_SHIFT", "TMC5041_OFS32_SHIFT"], [0, 0, 1, "c.TMC5041_OFS33_MASK", "TMC5041_OFS33_MASK"], [0, 0, 1, "c.TMC5041_OFS33_SHIFT", "TMC5041_OFS33_SHIFT"], [0, 0, 1, "c.TMC5041_OFS34_MASK", "TMC5041_OFS34_MASK"], [0, 0, 1, "c.TMC5041_OFS34_SHIFT", "TMC5041_OFS34_SHIFT"], [0, 0, 1, "c.TMC5041_OFS35_MASK", "TMC5041_OFS35_MASK"], [0, 0, 1, "c.TMC5041_OFS35_SHIFT", "TMC5041_OFS35_SHIFT"], [0, 0, 1, "c.TMC5041_OFS36_MASK", "TMC5041_OFS36_MASK"], [0, 0, 1, "c.TMC5041_OFS36_SHIFT", "TMC5041_OFS36_SHIFT"], [0, 0, 1, "c.TMC5041_OFS37_MASK", "TMC5041_OFS37_MASK"], [0, 0, 1, "c.TMC5041_OFS37_SHIFT", "TMC5041_OFS37_SHIFT"], [0, 0, 1, "c.TMC5041_OFS38_MASK", "TMC5041_OFS38_MASK"], [0, 0, 1, "c.TMC5041_OFS38_SHIFT", "TMC5041_OFS38_SHIFT"], [0, 0, 1, "c.TMC5041_OFS39_MASK", "TMC5041_OFS39_MASK"], [0, 0, 1, "c.TMC5041_OFS39_SHIFT", "TMC5041_OFS39_SHIFT"], [0, 0, 1, "c.TMC5041_OFS3_MASK", "TMC5041_OFS3_MASK"], [0, 0, 1, "c.TMC5041_OFS3_SHIFT", "TMC5041_OFS3_SHIFT"], [0, 0, 1, "c.TMC5041_OFS40_MASK", "TMC5041_OFS40_MASK"], [0, 0, 1, "c.TMC5041_OFS40_SHIFT", "TMC5041_OFS40_SHIFT"], [0, 0, 1, "c.TMC5041_OFS41_MASK", "TMC5041_OFS41_MASK"], [0, 0, 1, "c.TMC5041_OFS41_SHIFT", "TMC5041_OFS41_SHIFT"], [0, 0, 1, "c.TMC5041_OFS42_MASK", "TMC5041_OFS42_MASK"], [0, 0, 1, "c.TMC5041_OFS42_SHIFT", "TMC5041_OFS42_SHIFT"], [0, 0, 1, "c.TMC5041_OFS43_MASK", "TMC5041_OFS43_MASK"], [0, 0, 1, "c.TMC5041_OFS43_SHIFT", "TMC5041_OFS43_SHIFT"], [0, 0, 1, "c.TMC5041_OFS44_MASK", "TMC5041_OFS44_MASK"], [0, 0, 1, "c.TMC5041_OFS44_SHIFT", "TMC5041_OFS44_SHIFT"], [0, 0, 1, "c.TMC5041_OFS45_MASK", "TMC5041_OFS45_MASK"], [0, 0, 1, "c.TMC5041_OFS45_SHIFT", "TMC5041_OFS45_SHIFT"], [0, 0, 1, "c.TMC5041_OFS46_MASK", "TMC5041_OFS46_MASK"], [0, 0, 1, "c.TMC5041_OFS46_SHIFT", "TMC5041_OFS46_SHIFT"], [0, 0, 1, "c.TMC5041_OFS47_MASK", "TMC5041_OFS47_MASK"], [0, 0, 1, "c.TMC5041_OFS47_SHIFT", "TMC5041_OFS47_SHIFT"], [0, 0, 1, "c.TMC5041_OFS48_MASK", "TMC5041_OFS48_MASK"], [0, 0, 1, "c.TMC5041_OFS48_SHIFT", "TMC5041_OFS48_SHIFT"], [0, 0, 1, "c.TMC5041_OFS49_MASK", "TMC5041_OFS49_MASK"], [0, 0, 1, "c.TMC5041_OFS49_SHIFT", "TMC5041_OFS49_SHIFT"], [0, 0, 1, "c.TMC5041_OFS4_MASK", "TMC5041_OFS4_MASK"], [0, 0, 1, "c.TMC5041_OFS4_SHIFT", "TMC5041_OFS4_SHIFT"], [0, 0, 1, "c.TMC5041_OFS50_MASK", "TMC5041_OFS50_MASK"], [0, 0, 1, "c.TMC5041_OFS50_SHIFT", "TMC5041_OFS50_SHIFT"], [0, 0, 1, "c.TMC5041_OFS51_MASK", "TMC5041_OFS51_MASK"], [0, 0, 1, "c.TMC5041_OFS51_SHIFT", "TMC5041_OFS51_SHIFT"], [0, 0, 1, "c.TMC5041_OFS52_MASK", "TMC5041_OFS52_MASK"], [0, 0, 1, "c.TMC5041_OFS52_SHIFT", "TMC5041_OFS52_SHIFT"], [0, 0, 1, "c.TMC5041_OFS53_MASK", "TMC5041_OFS53_MASK"], [0, 0, 1, "c.TMC5041_OFS53_SHIFT", "TMC5041_OFS53_SHIFT"], [0, 0, 1, "c.TMC5041_OFS54_MASK", "TMC5041_OFS54_MASK"], [0, 0, 1, "c.TMC5041_OFS54_SHIFT", "TMC5041_OFS54_SHIFT"], [0, 0, 1, "c.TMC5041_OFS55_MASK", "TMC5041_OFS55_MASK"], [0, 0, 1, "c.TMC5041_OFS55_SHIFT", "TMC5041_OFS55_SHIFT"], [0, 0, 1, "c.TMC5041_OFS56_MASK", "TMC5041_OFS56_MASK"], [0, 0, 1, "c.TMC5041_OFS56_SHIFT", "TMC5041_OFS56_SHIFT"], [0, 0, 1, "c.TMC5041_OFS57_MASK", "TMC5041_OFS57_MASK"], [0, 0, 1, "c.TMC5041_OFS57_SHIFT", "TMC5041_OFS57_SHIFT"], [0, 0, 1, "c.TMC5041_OFS58_MASK", "TMC5041_OFS58_MASK"], [0, 0, 1, "c.TMC5041_OFS58_SHIFT", "TMC5041_OFS58_SHIFT"], [0, 0, 1, "c.TMC5041_OFS59_MASK", "TMC5041_OFS59_MASK"], [0, 0, 1, "c.TMC5041_OFS59_SHIFT", "TMC5041_OFS59_SHIFT"], [0, 0, 1, "c.TMC5041_OFS5_MASK", "TMC5041_OFS5_MASK"], [0, 0, 1, "c.TMC5041_OFS5_SHIFT", "TMC5041_OFS5_SHIFT"], [0, 0, 1, "c.TMC5041_OFS60_MASK", "TMC5041_OFS60_MASK"], [0, 0, 1, "c.TMC5041_OFS60_SHIFT", "TMC5041_OFS60_SHIFT"], [0, 0, 1, "c.TMC5041_OFS61_MASK", "TMC5041_OFS61_MASK"], [0, 0, 1, "c.TMC5041_OFS61_SHIFT", "TMC5041_OFS61_SHIFT"], [0, 0, 1, "c.TMC5041_OFS62_MASK", "TMC5041_OFS62_MASK"], [0, 0, 1, "c.TMC5041_OFS62_SHIFT", "TMC5041_OFS62_SHIFT"], [0, 0, 1, "c.TMC5041_OFS63_MASK", "TMC5041_OFS63_MASK"], [0, 0, 1, "c.TMC5041_OFS63_SHIFT", "TMC5041_OFS63_SHIFT"], [0, 0, 1, "c.TMC5041_OFS64_MASK", "TMC5041_OFS64_MASK"], [0, 0, 1, "c.TMC5041_OFS64_SHIFT", "TMC5041_OFS64_SHIFT"], [0, 0, 1, "c.TMC5041_OFS65_MASK", "TMC5041_OFS65_MASK"], [0, 0, 1, "c.TMC5041_OFS65_SHIFT", "TMC5041_OFS65_SHIFT"], [0, 0, 1, "c.TMC5041_OFS66_MASK", "TMC5041_OFS66_MASK"], [0, 0, 1, "c.TMC5041_OFS66_SHIFT", "TMC5041_OFS66_SHIFT"], [0, 0, 1, "c.TMC5041_OFS67_MASK", "TMC5041_OFS67_MASK"], [0, 0, 1, "c.TMC5041_OFS67_SHIFT", "TMC5041_OFS67_SHIFT"], [0, 0, 1, "c.TMC5041_OFS68_MASK", "TMC5041_OFS68_MASK"], [0, 0, 1, "c.TMC5041_OFS68_SHIFT", "TMC5041_OFS68_SHIFT"], [0, 0, 1, "c.TMC5041_OFS69_MASK", "TMC5041_OFS69_MASK"], [0, 0, 1, "c.TMC5041_OFS69_SHIFT", "TMC5041_OFS69_SHIFT"], [0, 0, 1, "c.TMC5041_OFS6_MASK", "TMC5041_OFS6_MASK"], [0, 0, 1, "c.TMC5041_OFS6_SHIFT", "TMC5041_OFS6_SHIFT"], [0, 0, 1, "c.TMC5041_OFS70_MASK", "TMC5041_OFS70_MASK"], [0, 0, 1, "c.TMC5041_OFS70_SHIFT", "TMC5041_OFS70_SHIFT"], [0, 0, 1, "c.TMC5041_OFS71_MASK", "TMC5041_OFS71_MASK"], [0, 0, 1, "c.TMC5041_OFS71_SHIFT", "TMC5041_OFS71_SHIFT"], [0, 0, 1, "c.TMC5041_OFS72_MASK", "TMC5041_OFS72_MASK"], [0, 0, 1, "c.TMC5041_OFS72_SHIFT", "TMC5041_OFS72_SHIFT"], [0, 0, 1, "c.TMC5041_OFS73_MASK", "TMC5041_OFS73_MASK"], [0, 0, 1, "c.TMC5041_OFS73_SHIFT", "TMC5041_OFS73_SHIFT"], [0, 0, 1, "c.TMC5041_OFS74_MASK", "TMC5041_OFS74_MASK"], [0, 0, 1, "c.TMC5041_OFS74_SHIFT", "TMC5041_OFS74_SHIFT"], [0, 0, 1, "c.TMC5041_OFS75_MASK", "TMC5041_OFS75_MASK"], [0, 0, 1, "c.TMC5041_OFS75_SHIFT", "TMC5041_OFS75_SHIFT"], [0, 0, 1, "c.TMC5041_OFS76_MASK", "TMC5041_OFS76_MASK"], [0, 0, 1, "c.TMC5041_OFS76_SHIFT", "TMC5041_OFS76_SHIFT"], [0, 0, 1, "c.TMC5041_OFS77_MASK", "TMC5041_OFS77_MASK"], [0, 0, 1, "c.TMC5041_OFS77_SHIFT", "TMC5041_OFS77_SHIFT"], [0, 0, 1, "c.TMC5041_OFS78_MASK", "TMC5041_OFS78_MASK"], [0, 0, 1, "c.TMC5041_OFS78_SHIFT", "TMC5041_OFS78_SHIFT"], [0, 0, 1, "c.TMC5041_OFS79_MASK", "TMC5041_OFS79_MASK"], [0, 0, 1, "c.TMC5041_OFS79_SHIFT", "TMC5041_OFS79_SHIFT"], [0, 0, 1, "c.TMC5041_OFS7_MASK", "TMC5041_OFS7_MASK"], [0, 0, 1, "c.TMC5041_OFS7_SHIFT", "TMC5041_OFS7_SHIFT"], [0, 0, 1, "c.TMC5041_OFS80_MASK", "TMC5041_OFS80_MASK"], [0, 0, 1, "c.TMC5041_OFS80_SHIFT", "TMC5041_OFS80_SHIFT"], [0, 0, 1, "c.TMC5041_OFS81_MASK", "TMC5041_OFS81_MASK"], [0, 0, 1, "c.TMC5041_OFS81_SHIFT", "TMC5041_OFS81_SHIFT"], [0, 0, 1, "c.TMC5041_OFS82_MASK", "TMC5041_OFS82_MASK"], [0, 0, 1, "c.TMC5041_OFS82_SHIFT", "TMC5041_OFS82_SHIFT"], [0, 0, 1, "c.TMC5041_OFS83_MASK", "TMC5041_OFS83_MASK"], [0, 0, 1, "c.TMC5041_OFS83_SHIFT", "TMC5041_OFS83_SHIFT"], [0, 0, 1, "c.TMC5041_OFS84_MASK", "TMC5041_OFS84_MASK"], [0, 0, 1, "c.TMC5041_OFS84_SHIFT", "TMC5041_OFS84_SHIFT"], [0, 0, 1, "c.TMC5041_OFS85_MASK", "TMC5041_OFS85_MASK"], [0, 0, 1, "c.TMC5041_OFS85_SHIFT", "TMC5041_OFS85_SHIFT"], [0, 0, 1, "c.TMC5041_OFS86_MASK", "TMC5041_OFS86_MASK"], [0, 0, 1, "c.TMC5041_OFS86_SHIFT", "TMC5041_OFS86_SHIFT"], [0, 0, 1, "c.TMC5041_OFS87_MASK", "TMC5041_OFS87_MASK"], [0, 0, 1, "c.TMC5041_OFS87_SHIFT", "TMC5041_OFS87_SHIFT"], [0, 0, 1, "c.TMC5041_OFS88_MASK", "TMC5041_OFS88_MASK"], [0, 0, 1, "c.TMC5041_OFS88_SHIFT", "TMC5041_OFS88_SHIFT"], [0, 0, 1, "c.TMC5041_OFS89_MASK", "TMC5041_OFS89_MASK"], [0, 0, 1, "c.TMC5041_OFS89_SHIFT", "TMC5041_OFS89_SHIFT"], [0, 0, 1, "c.TMC5041_OFS8_MASK", "TMC5041_OFS8_MASK"], [0, 0, 1, "c.TMC5041_OFS8_SHIFT", "TMC5041_OFS8_SHIFT"], [0, 0, 1, "c.TMC5041_OFS90_MASK", "TMC5041_OFS90_MASK"], [0, 0, 1, "c.TMC5041_OFS90_SHIFT", "TMC5041_OFS90_SHIFT"], [0, 0, 1, "c.TMC5041_OFS91_MASK", "TMC5041_OFS91_MASK"], [0, 0, 1, "c.TMC5041_OFS91_SHIFT", "TMC5041_OFS91_SHIFT"], [0, 0, 1, "c.TMC5041_OFS92_MASK", "TMC5041_OFS92_MASK"], [0, 0, 1, "c.TMC5041_OFS92_SHIFT", "TMC5041_OFS92_SHIFT"], [0, 0, 1, "c.TMC5041_OFS93_MASK", "TMC5041_OFS93_MASK"], [0, 0, 1, "c.TMC5041_OFS93_SHIFT", "TMC5041_OFS93_SHIFT"], [0, 0, 1, "c.TMC5041_OFS94_MASK", "TMC5041_OFS94_MASK"], [0, 0, 1, "c.TMC5041_OFS94_SHIFT", "TMC5041_OFS94_SHIFT"], [0, 0, 1, "c.TMC5041_OFS95_MASK", "TMC5041_OFS95_MASK"], [0, 0, 1, "c.TMC5041_OFS95_SHIFT", "TMC5041_OFS95_SHIFT"], [0, 0, 1, "c.TMC5041_OFS96_MASK", "TMC5041_OFS96_MASK"], [0, 0, 1, "c.TMC5041_OFS96_SHIFT", "TMC5041_OFS96_SHIFT"], [0, 0, 1, "c.TMC5041_OFS97_MASK", "TMC5041_OFS97_MASK"], [0, 0, 1, "c.TMC5041_OFS97_SHIFT", "TMC5041_OFS97_SHIFT"], [0, 0, 1, "c.TMC5041_OFS98_MASK", "TMC5041_OFS98_MASK"], [0, 0, 1, "c.TMC5041_OFS98_SHIFT", "TMC5041_OFS98_SHIFT"], [0, 0, 1, "c.TMC5041_OFS99_MASK", "TMC5041_OFS99_MASK"], [0, 0, 1, "c.TMC5041_OFS99_SHIFT", "TMC5041_OFS99_SHIFT"], [0, 0, 1, "c.TMC5041_OFS9_MASK", "TMC5041_OFS9_MASK"], [0, 0, 1, "c.TMC5041_OFS9_SHIFT", "TMC5041_OFS9_SHIFT"], [0, 0, 1, "c.TMC5041_OLA_MASK", "TMC5041_OLA_MASK"], [0, 0, 1, "c.TMC5041_OLA_MASK", "TMC5041_OLA_MASK"], [0, 0, 1, "c.TMC5041_OLA_SHIFT", "TMC5041_OLA_SHIFT"], [0, 0, 1, "c.TMC5041_OLA_SHIFT", "TMC5041_OLA_SHIFT"], [0, 0, 1, "c.TMC5041_OLB_MASK", "TMC5041_OLB_MASK"], [0, 0, 1, "c.TMC5041_OLB_MASK", "TMC5041_OLB_MASK"], [0, 0, 1, "c.TMC5041_OLB_SHIFT", "TMC5041_OLB_SHIFT"], [0, 0, 1, "c.TMC5041_OLB_SHIFT", "TMC5041_OLB_SHIFT"], [0, 0, 1, "c.TMC5041_OTPW_MASK", "TMC5041_OTPW_MASK"], [0, 0, 1, "c.TMC5041_OTPW_MASK", "TMC5041_OTPW_MASK"], [0, 0, 1, "c.TMC5041_OTPW_SHIFT", "TMC5041_OTPW_SHIFT"], [0, 0, 1, "c.TMC5041_OTPW_SHIFT", "TMC5041_OTPW_SHIFT"], [0, 0, 1, "c.TMC5041_OT_MASK", "TMC5041_OT_MASK"], [0, 0, 1, "c.TMC5041_OT_MASK", "TMC5041_OT_MASK"], [0, 0, 1, "c.TMC5041_OT_SHIFT", "TMC5041_OT_SHIFT"], [0, 0, 1, "c.TMC5041_OT_SHIFT", "TMC5041_OT_SHIFT"], [0, 0, 1, "c.TMC5041_POL_STOP_L_MASK", "TMC5041_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5041_POL_STOP_L_MASK", "TMC5041_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5041_POL_STOP_L_SHIFT", "TMC5041_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5041_POL_STOP_L_SHIFT", "TMC5041_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5041_POL_STOP_R_MASK", "TMC5041_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5041_POL_STOP_R_MASK", "TMC5041_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5041_POL_STOP_R_SHIFT", "TMC5041_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5041_POL_STOP_R_SHIFT", "TMC5041_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5041_POSCMP_ENABLE_MASK", "TMC5041_POSCMP_ENABLE_MASK"], [0, 0, 1, "c.TMC5041_POSCMP_ENABLE_SHIFT", "TMC5041_POSCMP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5041_POSITION_REACHED_MASK", "TMC5041_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5041_POSITION_REACHED_MASK", "TMC5041_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5041_POSITION_REACHED_SHIFT", "TMC5041_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5041_POSITION_REACHED_SHIFT", "TMC5041_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5041_PWMCONF", "TMC5041_PWMCONF"], [0, 0, 1, "c.TMC5041_PWM_AMPL_MASK", "TMC5041_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC5041_PWM_AMPL_MASK", "TMC5041_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC5041_PWM_AMPL_SHIFT", "TMC5041_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_AMPL_SHIFT", "TMC5041_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_AUTOSCALE_MASK", "TMC5041_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5041_PWM_AUTOSCALE_MASK", "TMC5041_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5041_PWM_AUTOSCALE_MASK", "TMC5041_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5041_PWM_AUTOSCALE_MASK", "TMC5041_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5041_PWM_AUTOSCALE_SHIFT", "TMC5041_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_AUTOSCALE_SHIFT", "TMC5041_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_AUTOSCALE_SHIFT", "TMC5041_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_AUTOSCALE_SHIFT", "TMC5041_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_FREQ_MASK", "TMC5041_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5041_PWM_FREQ_MASK", "TMC5041_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5041_PWM_FREQ_MASK", "TMC5041_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5041_PWM_FREQ_MASK", "TMC5041_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5041_PWM_FREQ_SHIFT", "TMC5041_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_FREQ_SHIFT", "TMC5041_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_FREQ_SHIFT", "TMC5041_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_FREQ_SHIFT", "TMC5041_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_GRAD_MASK", "TMC5041_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5041_PWM_GRAD_MASK", "TMC5041_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5041_PWM_GRAD_MASK", "TMC5041_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5041_PWM_GRAD_MASK", "TMC5041_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5041_PWM_GRAD_SHIFT", "TMC5041_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_GRAD_SHIFT", "TMC5041_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_GRAD_SHIFT", "TMC5041_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_GRAD_SHIFT", "TMC5041_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_STATUS", "TMC5041_PWM_STATUS"], [0, 0, 1, "c.TMC5041_PWM_SYMMETRIC_MASK", "TMC5041_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5041_PWM_SYMMETRIC_MASK", "TMC5041_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5041_PWM_SYMMETRIC_MASK", "TMC5041_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5041_PWM_SYMMETRIC_MASK", "TMC5041_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5041_PWM_SYMMETRIC_SHIFT", "TMC5041_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_SYMMETRIC_SHIFT", "TMC5041_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_SYMMETRIC_SHIFT", "TMC5041_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5041_PWM_SYMMETRIC_SHIFT", "TMC5041_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5041_PWM__STATUS_MASK", "TMC5041_PWM__STATUS_MASK"], [0, 0, 1, "c.TMC5041_PWM__STATUS_MASK", "TMC5041_PWM__STATUS_MASK"], [0, 0, 1, "c.TMC5041_PWM__STATUS_SHIFT", "TMC5041_PWM__STATUS_SHIFT"], [0, 0, 1, "c.TMC5041_PWM__STATUS_SHIFT", "TMC5041_PWM__STATUS_SHIFT"], [0, 0, 1, "c.TMC5041_RAMPMODE", "TMC5041_RAMPMODE"], [0, 0, 1, "c.TMC5041_RAMPMODE_MASK", "TMC5041_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5041_RAMPMODE_MASK", "TMC5041_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5041_RAMPMODE_SHIFT", "TMC5041_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5041_RAMPMODE_SHIFT", "TMC5041_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5041_RAMPSTAT", "TMC5041_RAMPSTAT"], [0, 0, 1, "c.TMC5041_REGISTER_COUNT", "TMC5041_REGISTER_COUNT"], [0, 0, 1, "c.TMC5041_RESET_MASK", "TMC5041_RESET_MASK"], [0, 0, 1, "c.TMC5041_RESET_SHIFT", "TMC5041_RESET_SHIFT"], [0, 0, 1, "c.TMC5041_RNDTF_MASK", "TMC5041_RNDTF_MASK"], [0, 0, 1, "c.TMC5041_RNDTF_MASK", "TMC5041_RNDTF_MASK"], [0, 0, 1, "c.TMC5041_RNDTF_MASK", "TMC5041_RNDTF_MASK"], [0, 0, 1, "c.TMC5041_RNDTF_MASK", "TMC5041_RNDTF_MASK"], [0, 0, 1, "c.TMC5041_RNDTF_MASK", "TMC5041_RNDTF_MASK"], [0, 0, 1, "c.TMC5041_RNDTF_MASK", "TMC5041_RNDTF_MASK"], [0, 0, 1, "c.TMC5041_RNDTF_SHIFT", "TMC5041_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5041_RNDTF_SHIFT", "TMC5041_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5041_RNDTF_SHIFT", "TMC5041_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5041_RNDTF_SHIFT", "TMC5041_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5041_RNDTF_SHIFT", "TMC5041_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5041_RNDTF_SHIFT", "TMC5041_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5041_S2GA_MASK", "TMC5041_S2GA_MASK"], [0, 0, 1, "c.TMC5041_S2GA_MASK", "TMC5041_S2GA_MASK"], [0, 0, 1, "c.TMC5041_S2GA_SHIFT", "TMC5041_S2GA_SHIFT"], [0, 0, 1, "c.TMC5041_S2GA_SHIFT", "TMC5041_S2GA_SHIFT"], [0, 0, 1, "c.TMC5041_S2GB_MASK", "TMC5041_S2GB_MASK"], [0, 0, 1, "c.TMC5041_S2GB_MASK", "TMC5041_S2GB_MASK"], [0, 0, 1, "c.TMC5041_S2GB_SHIFT", "TMC5041_S2GB_SHIFT"], [0, 0, 1, "c.TMC5041_S2GB_SHIFT", "TMC5041_S2GB_SHIFT"], [0, 0, 1, "c.TMC5041_SECOND_MOVE_MASK", "TMC5041_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5041_SECOND_MOVE_MASK", "TMC5041_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5041_SECOND_MOVE_SHIFT", "TMC5041_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5041_SECOND_MOVE_SHIFT", "TMC5041_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5041_SEDN_MASK", "TMC5041_SEDN_MASK"], [0, 0, 1, "c.TMC5041_SEDN_MASK", "TMC5041_SEDN_MASK"], [0, 0, 1, "c.TMC5041_SEDN_SHIFT", "TMC5041_SEDN_SHIFT"], [0, 0, 1, "c.TMC5041_SEDN_SHIFT", "TMC5041_SEDN_SHIFT"], [0, 0, 1, "c.TMC5041_SEIMIN_MASK", "TMC5041_SEIMIN_MASK"], [0, 0, 1, "c.TMC5041_SEIMIN_MASK", "TMC5041_SEIMIN_MASK"], [0, 0, 1, "c.TMC5041_SEIMIN_SHIFT", "TMC5041_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5041_SEIMIN_SHIFT", "TMC5041_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5041_SEMAX_MASK", "TMC5041_SEMAX_MASK"], [0, 0, 1, "c.TMC5041_SEMAX_MASK", "TMC5041_SEMAX_MASK"], [0, 0, 1, "c.TMC5041_SEMAX_SHIFT", "TMC5041_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5041_SEMAX_SHIFT", "TMC5041_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5041_SEMIN_MASK", "TMC5041_SEMIN_MASK"], [0, 0, 1, "c.TMC5041_SEMIN_MASK", "TMC5041_SEMIN_MASK"], [0, 0, 1, "c.TMC5041_SEMIN_SHIFT", "TMC5041_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5041_SEMIN_SHIFT", "TMC5041_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5041_SEUP_MASK", "TMC5041_SEUP_MASK"], [0, 0, 1, "c.TMC5041_SEUP_MASK", "TMC5041_SEUP_MASK"], [0, 0, 1, "c.TMC5041_SEUP_SHIFT", "TMC5041_SEUP_SHIFT"], [0, 0, 1, "c.TMC5041_SEUP_SHIFT", "TMC5041_SEUP_SHIFT"], [0, 0, 1, "c.TMC5041_SFILT_MASK", "TMC5041_SFILT_MASK"], [0, 0, 1, "c.TMC5041_SFILT_MASK", "TMC5041_SFILT_MASK"], [0, 0, 1, "c.TMC5041_SFILT_SHIFT", "TMC5041_SFILT_SHIFT"], [0, 0, 1, "c.TMC5041_SFILT_SHIFT", "TMC5041_SFILT_SHIFT"], [0, 0, 1, "c.TMC5041_SGT_MASK", "TMC5041_SGT_MASK"], [0, 0, 1, "c.TMC5041_SGT_MASK", "TMC5041_SGT_MASK"], [0, 0, 1, "c.TMC5041_SGT_SHIFT", "TMC5041_SGT_SHIFT"], [0, 0, 1, "c.TMC5041_SGT_SHIFT", "TMC5041_SGT_SHIFT"], [0, 0, 1, "c.TMC5041_SG_RESULT_MASK", "TMC5041_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5041_SG_RESULT_MASK", "TMC5041_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5041_SG_RESULT_SHIFT", "TMC5041_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5041_SG_RESULT_SHIFT", "TMC5041_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5041_SG_STOP_MASK", "TMC5041_SG_STOP_MASK"], [0, 0, 1, "c.TMC5041_SG_STOP_MASK", "TMC5041_SG_STOP_MASK"], [0, 0, 1, "c.TMC5041_SG_STOP_SHIFT", "TMC5041_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5041_SG_STOP_SHIFT", "TMC5041_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5041_SHAFT1_MASK", "TMC5041_SHAFT1_MASK"], [0, 0, 1, "c.TMC5041_SHAFT1_SHIFT", "TMC5041_SHAFT1_SHIFT"], [0, 0, 1, "c.TMC5041_SHAFT2_MASK", "TMC5041_SHAFT2_MASK"], [0, 0, 1, "c.TMC5041_SHAFT2_SHIFT", "TMC5041_SHAFT2_SHIFT"], [0, 0, 1, "c.TMC5041_SLAVECONF", "TMC5041_SLAVECONF"], [0, 0, 1, "c.TMC5041_STALLGUARD_MASK", "TMC5041_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5041_STALLGUARD_MASK", "TMC5041_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5041_STALLGUARD_SHIFT", "TMC5041_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5041_STALLGUARD_SHIFT", "TMC5041_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5041_START_SIN90_MASK", "TMC5041_START_SIN90_MASK"], [0, 0, 1, "c.TMC5041_START_SIN90_SHIFT", "TMC5041_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5041_START_SIN_MASK", "TMC5041_START_SIN_MASK"], [0, 0, 1, "c.TMC5041_START_SIN_SHIFT", "TMC5041_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_LATCH_L_MASK", "TMC5041_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5041_STATUS_LATCH_L_MASK", "TMC5041_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5041_STATUS_LATCH_L_SHIFT", "TMC5041_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_LATCH_L_SHIFT", "TMC5041_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_LATCH_R_MASK", "TMC5041_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5041_STATUS_LATCH_R_MASK", "TMC5041_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5041_STATUS_LATCH_R_SHIFT", "TMC5041_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_LATCH_R_SHIFT", "TMC5041_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_SG_MASK", "TMC5041_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5041_STATUS_SG_MASK", "TMC5041_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5041_STATUS_SG_SHIFT", "TMC5041_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_SG_SHIFT", "TMC5041_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_STOP_L_MASK", "TMC5041_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5041_STATUS_STOP_L_MASK", "TMC5041_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5041_STATUS_STOP_L_SHIFT", "TMC5041_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_STOP_L_SHIFT", "TMC5041_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_STOP_R_MASK", "TMC5041_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5041_STATUS_STOP_R_MASK", "TMC5041_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5041_STATUS_STOP_R_SHIFT", "TMC5041_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5041_STATUS_STOP_R_SHIFT", "TMC5041_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5041_STOP_L_ENABLE_MASK", "TMC5041_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5041_STOP_L_ENABLE_MASK", "TMC5041_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5041_STOP_L_ENABLE_SHIFT", "TMC5041_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5041_STOP_L_ENABLE_SHIFT", "TMC5041_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5041_STOP_R_ENABLE_MASK", "TMC5041_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5041_STOP_R_ENABLE_MASK", "TMC5041_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5041_STOP_R_ENABLE_SHIFT", "TMC5041_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5041_STOP_R_ENABLE_SHIFT", "TMC5041_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5041_STST_MASK", "TMC5041_STST_MASK"], [0, 0, 1, "c.TMC5041_STST_MASK", "TMC5041_STST_MASK"], [0, 0, 1, "c.TMC5041_STST_SHIFT", "TMC5041_STST_SHIFT"], [0, 0, 1, "c.TMC5041_STST_SHIFT", "TMC5041_STST_SHIFT"], [0, 0, 1, "c.TMC5041_SWAP_LR_MASK", "TMC5041_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5041_SWAP_LR_MASK", "TMC5041_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5041_SWAP_LR_SHIFT", "TMC5041_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5041_SWAP_LR_SHIFT", "TMC5041_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5041_SWMODE", "TMC5041_SWMODE"], [0, 0, 1, "c.TMC5041_SYNC_MASK", "TMC5041_SYNC_MASK"], [0, 0, 1, "c.TMC5041_SYNC_MASK", "TMC5041_SYNC_MASK"], [0, 0, 1, "c.TMC5041_SYNC_MASK", "TMC5041_SYNC_MASK"], [0, 0, 1, "c.TMC5041_SYNC_MASK", "TMC5041_SYNC_MASK"], [0, 0, 1, "c.TMC5041_SYNC_MASK", "TMC5041_SYNC_MASK"], [0, 0, 1, "c.TMC5041_SYNC_MASK", "TMC5041_SYNC_MASK"], [0, 0, 1, "c.TMC5041_SYNC_SHIFT", "TMC5041_SYNC_SHIFT"], [0, 0, 1, "c.TMC5041_SYNC_SHIFT", "TMC5041_SYNC_SHIFT"], [0, 0, 1, "c.TMC5041_SYNC_SHIFT", "TMC5041_SYNC_SHIFT"], [0, 0, 1, "c.TMC5041_SYNC_SHIFT", "TMC5041_SYNC_SHIFT"], [0, 0, 1, "c.TMC5041_SYNC_SHIFT", "TMC5041_SYNC_SHIFT"], [0, 0, 1, "c.TMC5041_SYNC_SHIFT", "TMC5041_SYNC_SHIFT"], [0, 0, 1, "c.TMC5041_TBL_MASK", "TMC5041_TBL_MASK"], [0, 0, 1, "c.TMC5041_TBL_MASK", "TMC5041_TBL_MASK"], [0, 0, 1, "c.TMC5041_TBL_MASK", "TMC5041_TBL_MASK"], [0, 0, 1, "c.TMC5041_TBL_MASK", "TMC5041_TBL_MASK"], [0, 0, 1, "c.TMC5041_TBL_MASK", "TMC5041_TBL_MASK"], [0, 0, 1, "c.TMC5041_TBL_MASK", "TMC5041_TBL_MASK"], [0, 0, 1, "c.TMC5041_TBL_SHIFT", "TMC5041_TBL_SHIFT"], [0, 0, 1, "c.TMC5041_TBL_SHIFT", "TMC5041_TBL_SHIFT"], [0, 0, 1, "c.TMC5041_TBL_SHIFT", "TMC5041_TBL_SHIFT"], [0, 0, 1, "c.TMC5041_TBL_SHIFT", "TMC5041_TBL_SHIFT"], [0, 0, 1, "c.TMC5041_TBL_SHIFT", "TMC5041_TBL_SHIFT"], [0, 0, 1, "c.TMC5041_TBL_SHIFT", "TMC5041_TBL_SHIFT"], [0, 0, 1, "c.TMC5041_TEST_MODE_MASK", "TMC5041_TEST_MODE_MASK"], [0, 0, 1, "c.TMC5041_TEST_MODE_SHIFT", "TMC5041_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC5041_TEST_SEL_MASK", "TMC5041_TEST_SEL_MASK"], [0, 0, 1, "c.TMC5041_TEST_SEL_SHIFT", "TMC5041_TEST_SEL_SHIFT"], [0, 0, 1, "c.TMC5041_TFD_3_MASK", "TMC5041_TFD_3_MASK"], [0, 0, 1, "c.TMC5041_TFD_3_MASK", "TMC5041_TFD_3_MASK"], [0, 0, 1, "c.TMC5041_TFD_3_MASK", "TMC5041_TFD_3_MASK"], [0, 0, 1, "c.TMC5041_TFD_3_MASK", "TMC5041_TFD_3_MASK"], [0, 0, 1, "c.TMC5041_TFD_3_SHIFT", "TMC5041_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5041_TFD_3_SHIFT", "TMC5041_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5041_TFD_3_SHIFT", "TMC5041_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5041_TFD_3_SHIFT", "TMC5041_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5041_TFD_ALL_MASK", "TMC5041_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5041_TFD_ALL_MASK", "TMC5041_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5041_TFD_ALL_MASK", "TMC5041_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5041_TFD_ALL_MASK", "TMC5041_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5041_TFD_ALL_SHIFT", "TMC5041_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5041_TFD_ALL_SHIFT", "TMC5041_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5041_TFD_ALL_SHIFT", "TMC5041_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5041_TFD_ALL_SHIFT", "TMC5041_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5041_TOFF_MASK", "TMC5041_TOFF_MASK"], [0, 0, 1, "c.TMC5041_TOFF_MASK", "TMC5041_TOFF_MASK"], [0, 0, 1, "c.TMC5041_TOFF_MASK", "TMC5041_TOFF_MASK"], [0, 0, 1, "c.TMC5041_TOFF_MASK", "TMC5041_TOFF_MASK"], [0, 0, 1, "c.TMC5041_TOFF_MASK", "TMC5041_TOFF_MASK"], [0, 0, 1, "c.TMC5041_TOFF_MASK", "TMC5041_TOFF_MASK"], [0, 0, 1, "c.TMC5041_TOFF_SHIFT", "TMC5041_TOFF_SHIFT"], [0, 0, 1, "c.TMC5041_TOFF_SHIFT", "TMC5041_TOFF_SHIFT"], [0, 0, 1, "c.TMC5041_TOFF_SHIFT", "TMC5041_TOFF_SHIFT"], [0, 0, 1, "c.TMC5041_TOFF_SHIFT", "TMC5041_TOFF_SHIFT"], [0, 0, 1, "c.TMC5041_TOFF_SHIFT", "TMC5041_TOFF_SHIFT"], [0, 0, 1, "c.TMC5041_TOFF_SHIFT", "TMC5041_TOFF_SHIFT"], [0, 0, 1, "c.TMC5041_TZEROWAIT", "TMC5041_TZEROWAIT"], [0, 0, 1, "c.TMC5041_TZEROWAIT_MASK", "TMC5041_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5041_TZEROWAIT_MASK", "TMC5041_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5041_TZEROWAIT_SHIFT", "TMC5041_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5041_TZEROWAIT_SHIFT", "TMC5041_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5041_T_ZEROWAIT_ACTIVE_MASK", "TMC5041_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5041_T_ZEROWAIT_ACTIVE_MASK", "TMC5041_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5041_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5041_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5041_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5041_UV_CP_MASK", "TMC5041_UV_CP_MASK"], [0, 0, 1, "c.TMC5041_UV_CP_SHIFT", "TMC5041_UV_CP_SHIFT"], [0, 0, 1, "c.TMC5041_V1", "TMC5041_V1"], [0, 0, 1, "c.TMC5041_V1__MASK", "TMC5041_V1__MASK"], [0, 0, 1, "c.TMC5041_V1__MASK", "TMC5041_V1__MASK"], [0, 0, 1, "c.TMC5041_V1__SHIFT", "TMC5041_V1__SHIFT"], [0, 0, 1, "c.TMC5041_V1__SHIFT", "TMC5041_V1__SHIFT"], [0, 0, 1, "c.TMC5041_VACTUAL", "TMC5041_VACTUAL"], [0, 0, 1, "c.TMC5041_VACTUAL_MASK", "TMC5041_VACTUAL_MASK"], [0, 0, 1, "c.TMC5041_VACTUAL_MASK", "TMC5041_VACTUAL_MASK"], [0, 0, 1, "c.TMC5041_VACTUAL_SHIFT", "TMC5041_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5041_VACTUAL_SHIFT", "TMC5041_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5041_VCOOLTHRS", "TMC5041_VCOOLTHRS"], [0, 0, 1, "c.TMC5041_VCOOLTHRS_MASK", "TMC5041_VCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5041_VCOOLTHRS_MASK", "TMC5041_VCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5041_VCOOLTHRS_SHIFT", "TMC5041_VCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5041_VCOOLTHRS_SHIFT", "TMC5041_VCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5041_VDCMIN", "TMC5041_VDCMIN"], [0, 0, 1, "c.TMC5041_VDCMIN_MASK", "TMC5041_VDCMIN_MASK"], [0, 0, 1, "c.TMC5041_VDCMIN_MASK", "TMC5041_VDCMIN_MASK"], [0, 0, 1, "c.TMC5041_VDCMIN_SHIFT", "TMC5041_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5041_VDCMIN_SHIFT", "TMC5041_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5041_VELOCITY_REACHED_MASK", "TMC5041_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5041_VELOCITY_REACHED_MASK", "TMC5041_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5041_VELOCITY_REACHED_SHIFT", "TMC5041_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5041_VELOCITY_REACHED_SHIFT", "TMC5041_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5041_VERSION_MASK", "TMC5041_VERSION_MASK"], [0, 0, 1, "c.TMC5041_VERSION_SHIFT", "TMC5041_VERSION_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGH", "TMC5041_VHIGH"], [0, 0, 1, "c.TMC5041_VHIGHCHM_MASK", "TMC5041_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5041_VHIGHCHM_MASK", "TMC5041_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5041_VHIGHCHM_MASK", "TMC5041_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5041_VHIGHCHM_MASK", "TMC5041_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5041_VHIGHCHM_MASK", "TMC5041_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5041_VHIGHCHM_MASK", "TMC5041_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5041_VHIGHCHM_SHIFT", "TMC5041_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHCHM_SHIFT", "TMC5041_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHCHM_SHIFT", "TMC5041_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHCHM_SHIFT", "TMC5041_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHCHM_SHIFT", "TMC5041_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHCHM_SHIFT", "TMC5041_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHFS_MASK", "TMC5041_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5041_VHIGHFS_MASK", "TMC5041_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5041_VHIGHFS_MASK", "TMC5041_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5041_VHIGHFS_MASK", "TMC5041_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5041_VHIGHFS_MASK", "TMC5041_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5041_VHIGHFS_MASK", "TMC5041_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5041_VHIGHFS_SHIFT", "TMC5041_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHFS_SHIFT", "TMC5041_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHFS_SHIFT", "TMC5041_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHFS_SHIFT", "TMC5041_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHFS_SHIFT", "TMC5041_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGHFS_SHIFT", "TMC5041_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGH_MASK", "TMC5041_VHIGH_MASK"], [0, 0, 1, "c.TMC5041_VHIGH_MASK", "TMC5041_VHIGH_MASK"], [0, 0, 1, "c.TMC5041_VHIGH_SHIFT", "TMC5041_VHIGH_SHIFT"], [0, 0, 1, "c.TMC5041_VHIGH_SHIFT", "TMC5041_VHIGH_SHIFT"], [0, 0, 1, "c.TMC5041_VMAX", "TMC5041_VMAX"], [0, 0, 1, "c.TMC5041_VMAX_MASK", "TMC5041_VMAX_MASK"], [0, 0, 1, "c.TMC5041_VMAX_MASK", "TMC5041_VMAX_MASK"], [0, 0, 1, "c.TMC5041_VMAX_SHIFT", "TMC5041_VMAX_SHIFT"], [0, 0, 1, "c.TMC5041_VMAX_SHIFT", "TMC5041_VMAX_SHIFT"], [0, 0, 1, "c.TMC5041_VSENSE_MASK", "TMC5041_VSENSE_MASK"], [0, 0, 1, "c.TMC5041_VSENSE_MASK", "TMC5041_VSENSE_MASK"], [0, 0, 1, "c.TMC5041_VSENSE_MASK", "TMC5041_VSENSE_MASK"], [0, 0, 1, "c.TMC5041_VSENSE_MASK", "TMC5041_VSENSE_MASK"], [0, 0, 1, "c.TMC5041_VSENSE_MASK", "TMC5041_VSENSE_MASK"], [0, 0, 1, "c.TMC5041_VSENSE_MASK", "TMC5041_VSENSE_MASK"], [0, 0, 1, "c.TMC5041_VSENSE_SHIFT", "TMC5041_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5041_VSENSE_SHIFT", "TMC5041_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5041_VSENSE_SHIFT", "TMC5041_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5041_VSENSE_SHIFT", "TMC5041_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5041_VSENSE_SHIFT", "TMC5041_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5041_VSENSE_SHIFT", "TMC5041_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5041_VSTART", "TMC5041_VSTART"], [0, 0, 1, "c.TMC5041_VSTART_MASK", "TMC5041_VSTART_MASK"], [0, 0, 1, "c.TMC5041_VSTART_MASK", "TMC5041_VSTART_MASK"], [0, 0, 1, "c.TMC5041_VSTART_SHIFT", "TMC5041_VSTART_SHIFT"], [0, 0, 1, "c.TMC5041_VSTART_SHIFT", "TMC5041_VSTART_SHIFT"], [0, 0, 1, "c.TMC5041_VSTOP", "TMC5041_VSTOP"], [0, 0, 1, "c.TMC5041_VSTOP_MASK", "TMC5041_VSTOP_MASK"], [0, 0, 1, "c.TMC5041_VSTOP_MASK", "TMC5041_VSTOP_MASK"], [0, 0, 1, "c.TMC5041_VSTOP_SHIFT", "TMC5041_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5041_VSTOP_SHIFT", "TMC5041_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5041_VZERO_MASK", "TMC5041_VZERO_MASK"], [0, 0, 1, "c.TMC5041_VZERO_MASK", "TMC5041_VZERO_MASK"], [0, 0, 1, "c.TMC5041_VZERO_SHIFT", "TMC5041_VZERO_SHIFT"], [0, 0, 1, "c.TMC5041_VZERO_SHIFT", "TMC5041_VZERO_SHIFT"], [0, 0, 1, "c.TMC5041_W0_MASK", "TMC5041_W0_MASK"], [0, 0, 1, "c.TMC5041_W0_SHIFT", "TMC5041_W0_SHIFT"], [0, 0, 1, "c.TMC5041_W1_MASK", "TMC5041_W1_MASK"], [0, 0, 1, "c.TMC5041_W1_SHIFT", "TMC5041_W1_SHIFT"], [0, 0, 1, "c.TMC5041_W2_MASK", "TMC5041_W2_MASK"], [0, 0, 1, "c.TMC5041_W2_SHIFT", "TMC5041_W2_SHIFT"], [0, 0, 1, "c.TMC5041_W3_MASK", "TMC5041_W3_MASK"], [0, 0, 1, "c.TMC5041_W3_SHIFT", "TMC5041_W3_SHIFT"], [0, 0, 1, "c.TMC5041_WRITE_BIT", "TMC5041_WRITE_BIT"], [0, 0, 1, "c.TMC5041_X1_MASK", "TMC5041_X1_MASK"], [0, 0, 1, "c.TMC5041_X1_SHIFT", "TMC5041_X1_SHIFT"], [0, 0, 1, "c.TMC5041_X2_MASK", "TMC5041_X2_MASK"], [0, 0, 1, "c.TMC5041_X2_SHIFT", "TMC5041_X2_SHIFT"], [0, 0, 1, "c.TMC5041_X3_MASK", "TMC5041_X3_MASK"], [0, 0, 1, "c.TMC5041_X3_SHIFT", "TMC5041_X3_SHIFT"], [0, 0, 1, "c.TMC5041_XACTUAL", "TMC5041_XACTUAL"], [0, 0, 1, "c.TMC5041_XACTUAL_MASK", "TMC5041_XACTUAL_MASK"], [0, 0, 1, "c.TMC5041_XACTUAL_MASK", "TMC5041_XACTUAL_MASK"], [0, 0, 1, "c.TMC5041_XACTUAL_SHIFT", "TMC5041_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5041_XACTUAL_SHIFT", "TMC5041_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5041_XLATCH", "TMC5041_XLATCH"], [0, 0, 1, "c.TMC5041_XLATCH_MASK", "TMC5041_XLATCH_MASK"], [0, 0, 1, "c.TMC5041_XLATCH_MASK", "TMC5041_XLATCH_MASK"], [0, 0, 1, "c.TMC5041_XLATCH_SHIFT", "TMC5041_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5041_XLATCH_SHIFT", "TMC5041_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5041_XTARGET", "TMC5041_XTARGET"], [0, 0, 1, "c.TMC5041_XTARGET_MASK", "TMC5041_XTARGET_MASK"], [0, 0, 1, "c.TMC5041_XTARGET_MASK", "TMC5041_XTARGET_MASK"], [0, 0, 1, "c.TMC5041_XTARGET_SHIFT", "TMC5041_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5041_XTARGET_SHIFT", "TMC5041_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5041_X_COMPARE", "TMC5041_X_COMPARE"], [0, 0, 1, "c.TMC5041_X_COMPARE_MASK", "TMC5041_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5041_X_COMPARE_SHIFT", "TMC5041_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5062_A1", "TMC5062_A1"], [0, 0, 1, "c.TMC5062_A1_MASK", "TMC5062_A1_MASK"], [0, 0, 1, "c.TMC5062_A1_MASK", "TMC5062_A1_MASK"], [0, 0, 1, "c.TMC5062_A1_SHIFT", "TMC5062_A1_SHIFT"], [0, 0, 1, "c.TMC5062_A1_SHIFT", "TMC5062_A1_SHIFT"], [0, 0, 1, "c.TMC5062_ADDRESS_MASK", "TMC5062_ADDRESS_MASK"], [0, 0, 1, "c.TMC5062_AMAX", "TMC5062_AMAX"], [0, 0, 1, "c.TMC5062_AMAX_MASK", "TMC5062_AMAX_MASK"], [0, 0, 1, "c.TMC5062_AMAX_MASK", "TMC5062_AMAX_MASK"], [0, 0, 1, "c.TMC5062_AMAX_SHIFT", "TMC5062_AMAX_SHIFT"], [0, 0, 1, "c.TMC5062_AMAX_SHIFT", "TMC5062_AMAX_SHIFT"], [0, 0, 1, "c.TMC5062_CHM_MASK", "TMC5062_CHM_MASK"], [0, 0, 1, "c.TMC5062_CHM_MASK", "TMC5062_CHM_MASK"], [0, 0, 1, "c.TMC5062_CHM_MASK", "TMC5062_CHM_MASK"], [0, 0, 1, "c.TMC5062_CHM_MASK", "TMC5062_CHM_MASK"], [0, 0, 1, "c.TMC5062_CHM_MASK", "TMC5062_CHM_MASK"], [0, 0, 1, "c.TMC5062_CHM_MASK", "TMC5062_CHM_MASK"], [0, 0, 1, "c.TMC5062_CHM_SHIFT", "TMC5062_CHM_SHIFT"], [0, 0, 1, "c.TMC5062_CHM_SHIFT", "TMC5062_CHM_SHIFT"], [0, 0, 1, "c.TMC5062_CHM_SHIFT", "TMC5062_CHM_SHIFT"], [0, 0, 1, "c.TMC5062_CHM_SHIFT", "TMC5062_CHM_SHIFT"], [0, 0, 1, "c.TMC5062_CHM_SHIFT", "TMC5062_CHM_SHIFT"], [0, 0, 1, "c.TMC5062_CHM_SHIFT", "TMC5062_CHM_SHIFT"], [0, 0, 1, "c.TMC5062_CHOPCONF", "TMC5062_CHOPCONF"], [0, 0, 1, "c.TMC5062_CLR_CONT_MASK", "TMC5062_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5062_CLR_CONT_MASK", "TMC5062_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5062_CLR_CONT_SHIFT", "TMC5062_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5062_CLR_CONT_SHIFT", "TMC5062_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5062_CLR_ENC_X_MASK", "TMC5062_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5062_CLR_ENC_X_MASK", "TMC5062_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5062_CLR_ENC_X_SHIFT", "TMC5062_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5062_CLR_ENC_X_SHIFT", "TMC5062_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5062_CLR_ONCE_MASK", "TMC5062_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5062_CLR_ONCE_MASK", "TMC5062_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5062_CLR_ONCE_SHIFT", "TMC5062_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5062_CLR_ONCE_SHIFT", "TMC5062_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5062_COOLCONF", "TMC5062_COOLCONF"], [0, 0, 1, "c.TMC5062_CS_ACTUAL_MASK", "TMC5062_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5062_CS_ACTUAL_MASK", "TMC5062_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5062_CS_ACTUAL_SHIFT", "TMC5062_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5062_CS_ACTUAL_SHIFT", "TMC5062_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5062_CUR_A_MASK", "TMC5062_CUR_A_MASK"], [0, 0, 1, "c.TMC5062_CUR_A_MASK", "TMC5062_CUR_A_MASK"], [0, 0, 1, "c.TMC5062_CUR_A_SHIFT", "TMC5062_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5062_CUR_A_SHIFT", "TMC5062_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5062_CUR_B_MASK", "TMC5062_CUR_B_MASK"], [0, 0, 1, "c.TMC5062_CUR_B_MASK", "TMC5062_CUR_B_MASK"], [0, 0, 1, "c.TMC5062_CUR_B_SHIFT", "TMC5062_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5062_CUR_B_SHIFT", "TMC5062_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5062_D1", "TMC5062_D1"], [0, 0, 1, "c.TMC5062_D1_MASK", "TMC5062_D1_MASK"], [0, 0, 1, "c.TMC5062_D1_MASK", "TMC5062_D1_MASK"], [0, 0, 1, "c.TMC5062_D1_SHIFT", "TMC5062_D1_SHIFT"], [0, 0, 1, "c.TMC5062_D1_SHIFT", "TMC5062_D1_SHIFT"], [0, 0, 1, "c.TMC5062_DCCTRL", "TMC5062_DCCTRL"], [0, 0, 1, "c.TMC5062_DISFDCC_MASK", "TMC5062_DISFDCC_MASK"], [0, 0, 1, "c.TMC5062_DISFDCC_MASK", "TMC5062_DISFDCC_MASK"], [0, 0, 1, "c.TMC5062_DISFDCC_MASK", "TMC5062_DISFDCC_MASK"], [0, 0, 1, "c.TMC5062_DISFDCC_MASK", "TMC5062_DISFDCC_MASK"], [0, 0, 1, "c.TMC5062_DISFDCC_SHIFT", "TMC5062_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5062_DISFDCC_SHIFT", "TMC5062_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5062_DISFDCC_SHIFT", "TMC5062_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5062_DISFDCC_SHIFT", "TMC5062_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5062_DISS2G_MASK", "TMC5062_DISS2G_MASK"], [0, 0, 1, "c.TMC5062_DISS2G_MASK", "TMC5062_DISS2G_MASK"], [0, 0, 1, "c.TMC5062_DISS2G_MASK", "TMC5062_DISS2G_MASK"], [0, 0, 1, "c.TMC5062_DISS2G_MASK", "TMC5062_DISS2G_MASK"], [0, 0, 1, "c.TMC5062_DISS2G_MASK", "TMC5062_DISS2G_MASK"], [0, 0, 1, "c.TMC5062_DISS2G_MASK", "TMC5062_DISS2G_MASK"], [0, 0, 1, "c.TMC5062_DISS2G_SHIFT", "TMC5062_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5062_DISS2G_SHIFT", "TMC5062_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5062_DISS2G_SHIFT", "TMC5062_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5062_DISS2G_SHIFT", "TMC5062_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5062_DISS2G_SHIFT", "TMC5062_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5062_DISS2G_SHIFT", "TMC5062_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5062_DMAX", "TMC5062_DMAX"], [0, 0, 1, "c.TMC5062_DMAX_MASK", "TMC5062_DMAX_MASK"], [0, 0, 1, "c.TMC5062_DMAX_MASK", "TMC5062_DMAX_MASK"], [0, 0, 1, "c.TMC5062_DMAX_SHIFT", "TMC5062_DMAX_SHIFT"], [0, 0, 1, "c.TMC5062_DMAX_SHIFT", "TMC5062_DMAX_SHIFT"], [0, 0, 1, "c.TMC5062_DRVSTATUS", "TMC5062_DRVSTATUS"], [0, 0, 1, "c.TMC5062_DRV_ENN_MASK", "TMC5062_DRV_ENN_MASK"], [0, 0, 1, "c.TMC5062_DRV_ENN_SHIFT", "TMC5062_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC5062_DRV_ERR1_MASK", "TMC5062_DRV_ERR1_MASK"], [0, 0, 1, "c.TMC5062_DRV_ERR1_SHIFT", "TMC5062_DRV_ERR1_SHIFT"], [0, 0, 1, "c.TMC5062_ENC1_REFSEL_MASK", "TMC5062_ENC1_REFSEL_MASK"], [0, 0, 1, "c.TMC5062_ENC1_REFSEL_SHIFT", "TMC5062_ENC1_REFSEL_SHIFT"], [0, 0, 1, "c.TMC5062_ENC2_ENABLE_MASK", "TMC5062_ENC2_ENABLE_MASK"], [0, 0, 1, "c.TMC5062_ENC2_ENABLE_SHIFT", "TMC5062_ENC2_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5062_ENC2_REFSEL_MASK", "TMC5062_ENC2_REFSEL_MASK"], [0, 0, 1, "c.TMC5062_ENC2_REFSEL_SHIFT", "TMC5062_ENC2_REFSEL_SHIFT"], [0, 0, 1, "c.TMC5062_ENCMODE", "TMC5062_ENCMODE"], [0, 0, 1, "c.TMC5062_ENC_CONST", "TMC5062_ENC_CONST"], [0, 0, 1, "c.TMC5062_ENC_LATCH", "TMC5062_ENC_LATCH"], [0, 0, 1, "c.TMC5062_ENC_LATCH_MASK", "TMC5062_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5062_ENC_LATCH_MASK", "TMC5062_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5062_ENC_LATCH_SHIFT", "TMC5062_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5062_ENC_LATCH_SHIFT", "TMC5062_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5062_ENC_SEL_DECIMAL_MASK", "TMC5062_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5062_ENC_SEL_DECIMAL_MASK", "TMC5062_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5062_ENC_SEL_DECIMAL_SHIFT", "TMC5062_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5062_ENC_SEL_DECIMAL_SHIFT", "TMC5062_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5062_ENC_STATUS", "TMC5062_ENC_STATUS"], [0, 0, 1, "c.TMC5062_ENC_STATUS_MASK", "TMC5062_ENC_STATUS_MASK"], [0, 0, 1, "c.TMC5062_ENC_STATUS_MASK", "TMC5062_ENC_STATUS_MASK"], [0, 0, 1, "c.TMC5062_ENC_STATUS_SHIFT", "TMC5062_ENC_STATUS_SHIFT"], [0, 0, 1, "c.TMC5062_ENC_STATUS_SHIFT", "TMC5062_ENC_STATUS_SHIFT"], [0, 0, 1, "c.TMC5062_EN_LATCH_ENCODER_MASK", "TMC5062_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5062_EN_LATCH_ENCODER_MASK", "TMC5062_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5062_EN_LATCH_ENCODER_SHIFT", "TMC5062_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5062_EN_LATCH_ENCODER_SHIFT", "TMC5062_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5062_EN_SOFTSTOP_MASK", "TMC5062_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5062_EN_SOFTSTOP_MASK", "TMC5062_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5062_EN_SOFTSTOP_SHIFT", "TMC5062_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5062_EN_SOFTSTOP_SHIFT", "TMC5062_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5062_EVENT_POS_REACHED_MASK", "TMC5062_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5062_EVENT_POS_REACHED_MASK", "TMC5062_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5062_EVENT_POS_REACHED_SHIFT", "TMC5062_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5062_EVENT_POS_REACHED_SHIFT", "TMC5062_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5062_EVENT_STOP_L_MASK", "TMC5062_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5062_EVENT_STOP_L_MASK", "TMC5062_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5062_EVENT_STOP_L_SHIFT", "TMC5062_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5062_EVENT_STOP_L_SHIFT", "TMC5062_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5062_EVENT_STOP_R_MASK", "TMC5062_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5062_EVENT_STOP_R_MASK", "TMC5062_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5062_EVENT_STOP_R_SHIFT", "TMC5062_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5062_EVENT_STOP_R_SHIFT", "TMC5062_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5062_EVENT_STOP_SG_MASK", "TMC5062_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5062_EVENT_STOP_SG_MASK", "TMC5062_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5062_EVENT_STOP_SG_SHIFT", "TMC5062_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5062_EVENT_STOP_SG_SHIFT", "TMC5062_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5062_FIELD_READ", "TMC5062_FIELD_READ"], [0, 0, 1, "c.TMC5062_FIELD_WRITE", "TMC5062_FIELD_WRITE"], [0, 0, 1, "c.TMC5062_FRACTIONAL_MASK", "TMC5062_FRACTIONAL_MASK"], [0, 0, 1, "c.TMC5062_FRACTIONAL_MASK", "TMC5062_FRACTIONAL_MASK"], [0, 0, 1, "c.TMC5062_FRACTIONAL_SHIFT", "TMC5062_FRACTIONAL_SHIFT"], [0, 0, 1, "c.TMC5062_FRACTIONAL_SHIFT", "TMC5062_FRACTIONAL_SHIFT"], [0, 0, 1, "c.TMC5062_FSACTIVE_MASK", "TMC5062_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5062_FSACTIVE_MASK", "TMC5062_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5062_FSACTIVE_SHIFT", "TMC5062_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_FSACTIVE_SHIFT", "TMC5062_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_GCONF", "TMC5062_GCONF"], [0, 0, 1, "c.TMC5062_GSTAT", "TMC5062_GSTAT"], [0, 0, 1, "c.TMC5062_HEND_MASK", "TMC5062_HEND_MASK"], [0, 0, 1, "c.TMC5062_HEND_MASK", "TMC5062_HEND_MASK"], [0, 0, 1, "c.TMC5062_HEND_SHIFT", "TMC5062_HEND_SHIFT"], [0, 0, 1, "c.TMC5062_HEND_SHIFT", "TMC5062_HEND_SHIFT"], [0, 0, 1, "c.TMC5062_HSTRT_MASK", "TMC5062_HSTRT_MASK"], [0, 0, 1, "c.TMC5062_HSTRT_MASK", "TMC5062_HSTRT_MASK"], [0, 0, 1, "c.TMC5062_HSTRT_SHIFT", "TMC5062_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5062_HSTRT_SHIFT", "TMC5062_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5062_IFCNT", "TMC5062_IFCNT"], [0, 0, 1, "c.TMC5062_IGNORE_AB_MASK", "TMC5062_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5062_IGNORE_AB_MASK", "TMC5062_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5062_IGNORE_AB_SHIFT", "TMC5062_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5062_IGNORE_AB_SHIFT", "TMC5062_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5062_IHOLDDELAY_MASK", "TMC5062_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5062_IHOLDDELAY_MASK", "TMC5062_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5062_IHOLDDELAY_SHIFT", "TMC5062_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5062_IHOLDDELAY_SHIFT", "TMC5062_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5062_IHOLD_IRUN", "TMC5062_IHOLD_IRUN"], [0, 0, 1, "c.TMC5062_IHOLD_MASK", "TMC5062_IHOLD_MASK"], [0, 0, 1, "c.TMC5062_IHOLD_MASK", "TMC5062_IHOLD_MASK"], [0, 0, 1, "c.TMC5062_IHOLD_SHIFT", "TMC5062_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5062_IHOLD_SHIFT", "TMC5062_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5062_INP_OUT", "TMC5062_INP_OUT"], [0, 0, 1, "c.TMC5062_INTEGER_MASK", "TMC5062_INTEGER_MASK"], [0, 0, 1, "c.TMC5062_INTEGER_MASK", "TMC5062_INTEGER_MASK"], [0, 0, 1, "c.TMC5062_INTEGER_SHIFT", "TMC5062_INTEGER_SHIFT"], [0, 0, 1, "c.TMC5062_INTEGER_SHIFT", "TMC5062_INTEGER_SHIFT"], [0, 0, 1, "c.TMC5062_IO0_IN_MASK", "TMC5062_IO0_IN_MASK"], [0, 0, 1, "c.TMC5062_IO0_IN_SHIFT", "TMC5062_IO0_IN_SHIFT"], [0, 0, 1, "c.TMC5062_IO0_OUT_MASK", "TMC5062_IO0_OUT_MASK"], [0, 0, 1, "c.TMC5062_IO0_OUT_SHIFT", "TMC5062_IO0_OUT_SHIFT"], [0, 0, 1, "c.TMC5062_IO1_IN_MASK", "TMC5062_IO1_IN_MASK"], [0, 0, 1, "c.TMC5062_IO1_IN_SHIFT", "TMC5062_IO1_IN_SHIFT"], [0, 0, 1, "c.TMC5062_IO1_OUT_MASK", "TMC5062_IO1_OUT_MASK"], [0, 0, 1, "c.TMC5062_IO1_OUT_SHIFT", "TMC5062_IO1_OUT_SHIFT"], [0, 0, 1, "c.TMC5062_IO2_IN_MASK", "TMC5062_IO2_IN_MASK"], [0, 0, 1, "c.TMC5062_IO2_IN_SHIFT", "TMC5062_IO2_IN_SHIFT"], [0, 0, 1, "c.TMC5062_IO2_OUT_MASK", "TMC5062_IO2_OUT_MASK"], [0, 0, 1, "c.TMC5062_IO2_OUT_SHIFT", "TMC5062_IO2_OUT_SHIFT"], [0, 0, 1, "c.TMC5062_IO3_IN_MASK", "TMC5062_IO3_IN_MASK"], [0, 0, 1, "c.TMC5062_IO3_IN_SHIFT", "TMC5062_IO3_IN_SHIFT"], [0, 0, 1, "c.TMC5062_IO3_OUT_MASK", "TMC5062_IO3_OUT_MASK"], [0, 0, 1, "c.TMC5062_IO3_OUT_SHIFT", "TMC5062_IO3_OUT_SHIFT"], [0, 0, 1, "c.TMC5062_IODDR0_MASK", "TMC5062_IODDR0_MASK"], [0, 0, 1, "c.TMC5062_IODDR0_SHIFT", "TMC5062_IODDR0_SHIFT"], [0, 0, 1, "c.TMC5062_IODDR1_MASK", "TMC5062_IODDR1_MASK"], [0, 0, 1, "c.TMC5062_IODDR1_SHIFT", "TMC5062_IODDR1_SHIFT"], [0, 0, 1, "c.TMC5062_IODDR2_MASK", "TMC5062_IODDR2_MASK"], [0, 0, 1, "c.TMC5062_IODDR2_SHIFT", "TMC5062_IODDR2_SHIFT"], [0, 0, 1, "c.TMC5062_IODDR3_MASK", "TMC5062_IODDR3_MASK"], [0, 0, 1, "c.TMC5062_IODDR3_SHIFT", "TMC5062_IODDR3_SHIFT"], [0, 0, 1, "c.TMC5062_ION_IN_MASK", "TMC5062_ION_IN_MASK"], [0, 0, 1, "c.TMC5062_ION_IN_SHIFT", "TMC5062_ION_IN_SHIFT"], [0, 0, 1, "c.TMC5062_IOP_IN_MASK", "TMC5062_IOP_IN_MASK"], [0, 0, 1, "c.TMC5062_IOP_IN_SHIFT", "TMC5062_IOP_IN_SHIFT"], [0, 0, 1, "c.TMC5062_IRUN_MASK", "TMC5062_IRUN_MASK"], [0, 0, 1, "c.TMC5062_IRUN_MASK", "TMC5062_IRUN_MASK"], [0, 0, 1, "c.TMC5062_IRUN_SHIFT", "TMC5062_IRUN_SHIFT"], [0, 0, 1, "c.TMC5062_IRUN_SHIFT", "TMC5062_IRUN_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_L_ACTIVE_MASK", "TMC5062_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5062_LATCH_L_ACTIVE_MASK", "TMC5062_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5062_LATCH_L_ACTIVE_SHIFT", "TMC5062_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_L_ACTIVE_SHIFT", "TMC5062_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_L_INACTIVE_MASK", "TMC5062_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5062_LATCH_L_INACTIVE_MASK", "TMC5062_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5062_LATCH_L_INACTIVE_SHIFT", "TMC5062_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_L_INACTIVE_SHIFT", "TMC5062_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_R_ACTIVE_MASK", "TMC5062_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5062_LATCH_R_ACTIVE_MASK", "TMC5062_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5062_LATCH_R_ACTIVE_SHIFT", "TMC5062_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_R_ACTIVE_SHIFT", "TMC5062_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_R_INACTIVE_MASK", "TMC5062_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5062_LATCH_R_INACTIVE_MASK", "TMC5062_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5062_LATCH_R_INACTIVE_SHIFT", "TMC5062_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_R_INACTIVE_SHIFT", "TMC5062_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_X_ACT_MASK", "TMC5062_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5062_LATCH_X_ACT_MASK", "TMC5062_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5062_LATCH_X_ACT_SHIFT", "TMC5062_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5062_LATCH_X_ACT_SHIFT", "TMC5062_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5062_LOCK_GCONF_MASK", "TMC5062_LOCK_GCONF_MASK"], [0, 0, 1, "c.TMC5062_LOCK_GCONF_SHIFT", "TMC5062_LOCK_GCONF_SHIFT"], [0, 0, 1, "c.TMC5062_MAX_ACCELERATION", "TMC5062_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5062_MAX_VELOCITY", "TMC5062_MAX_VELOCITY"], [0, 0, 1, "c.TMC5062_MODE_HOLD", "TMC5062_MODE_HOLD"], [0, 0, 1, "c.TMC5062_MODE_POSITION", "TMC5062_MODE_POSITION"], [0, 0, 1, "c.TMC5062_MODE_VELNEG", "TMC5062_MODE_VELNEG"], [0, 0, 1, "c.TMC5062_MODE_VELPOS", "TMC5062_MODE_VELPOS"], [0, 0, 1, "c.TMC5062_MOTORS", "TMC5062_MOTORS"], [0, 0, 1, "c.TMC5062_MRES_MASK", "TMC5062_MRES_MASK"], [0, 0, 1, "c.TMC5062_MRES_MASK", "TMC5062_MRES_MASK"], [0, 0, 1, "c.TMC5062_MRES_MASK", "TMC5062_MRES_MASK"], [0, 0, 1, "c.TMC5062_MRES_MASK", "TMC5062_MRES_MASK"], [0, 0, 1, "c.TMC5062_MRES_MASK", "TMC5062_MRES_MASK"], [0, 0, 1, "c.TMC5062_MRES_MASK", "TMC5062_MRES_MASK"], [0, 0, 1, "c.TMC5062_MRES_MASK", "TMC5062_MRES_MASK"], [0, 0, 1, "c.TMC5062_MRES_SHIFT", "TMC5062_MRES_SHIFT"], [0, 0, 1, "c.TMC5062_MRES_SHIFT", "TMC5062_MRES_SHIFT"], [0, 0, 1, "c.TMC5062_MRES_SHIFT", "TMC5062_MRES_SHIFT"], [0, 0, 1, "c.TMC5062_MRES_SHIFT", "TMC5062_MRES_SHIFT"], [0, 0, 1, "c.TMC5062_MRES_SHIFT", "TMC5062_MRES_SHIFT"], [0, 0, 1, "c.TMC5062_MRES_SHIFT", "TMC5062_MRES_SHIFT"], [0, 0, 1, "c.TMC5062_MRES_SHIFT", "TMC5062_MRES_SHIFT"], [0, 0, 1, "c.TMC5062_MSCNT", "TMC5062_MSCNT"], [0, 0, 1, "c.TMC5062_MSCNT_MASK", "TMC5062_MSCNT_MASK"], [0, 0, 1, "c.TMC5062_MSCNT_MASK", "TMC5062_MSCNT_MASK"], [0, 0, 1, "c.TMC5062_MSCNT_SHIFT", "TMC5062_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5062_MSCNT_SHIFT", "TMC5062_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5062_MSCURACT", "TMC5062_MSCURACT"], [0, 0, 1, "c.TMC5062_MSLUT0", "TMC5062_MSLUT0"], [0, 0, 1, "c.TMC5062_MSLUT1", "TMC5062_MSLUT1"], [0, 0, 1, "c.TMC5062_MSLUT2", "TMC5062_MSLUT2"], [0, 0, 1, "c.TMC5062_MSLUT3", "TMC5062_MSLUT3"], [0, 0, 1, "c.TMC5062_MSLUT4", "TMC5062_MSLUT4"], [0, 0, 1, "c.TMC5062_MSLUT5", "TMC5062_MSLUT5"], [0, 0, 1, "c.TMC5062_MSLUT6", "TMC5062_MSLUT6"], [0, 0, 1, "c.TMC5062_MSLUT7", "TMC5062_MSLUT7"], [0, 0, 1, "c.TMC5062_MSLUTSEL", "TMC5062_MSLUTSEL"], [0, 0, 1, "c.TMC5062_MSLUTSTART", "TMC5062_MSLUTSTART"], [0, 0, 1, "c.TMC5062_OFFSET_MASK", "TMC5062_OFFSET_MASK"], [0, 0, 1, "c.TMC5062_OFFSET_MASK", "TMC5062_OFFSET_MASK"], [0, 0, 1, "c.TMC5062_OFFSET_MASK", "TMC5062_OFFSET_MASK"], [0, 0, 1, "c.TMC5062_OFFSET_MASK", "TMC5062_OFFSET_MASK"], [0, 0, 1, "c.TMC5062_OFFSET_SHIFT", "TMC5062_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5062_OFFSET_SHIFT", "TMC5062_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5062_OFFSET_SHIFT", "TMC5062_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5062_OFFSET_SHIFT", "TMC5062_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5062_OFS0_MASK", "TMC5062_OFS0_MASK"], [0, 0, 1, "c.TMC5062_OFS0_MASK", "TMC5062_OFS0_MASK"], [0, 0, 1, "c.TMC5062_OFS0_SHIFT", "TMC5062_OFS0_SHIFT"], [0, 0, 1, "c.TMC5062_OFS0_SHIFT", "TMC5062_OFS0_SHIFT"], [0, 0, 1, "c.TMC5062_OFS100_MASK", "TMC5062_OFS100_MASK"], [0, 0, 1, "c.TMC5062_OFS100_MASK", "TMC5062_OFS100_MASK"], [0, 0, 1, "c.TMC5062_OFS100_SHIFT", "TMC5062_OFS100_SHIFT"], [0, 0, 1, "c.TMC5062_OFS100_SHIFT", "TMC5062_OFS100_SHIFT"], [0, 0, 1, "c.TMC5062_OFS101_MASK", "TMC5062_OFS101_MASK"], [0, 0, 1, "c.TMC5062_OFS101_MASK", "TMC5062_OFS101_MASK"], [0, 0, 1, "c.TMC5062_OFS101_SHIFT", "TMC5062_OFS101_SHIFT"], [0, 0, 1, "c.TMC5062_OFS101_SHIFT", "TMC5062_OFS101_SHIFT"], [0, 0, 1, "c.TMC5062_OFS102_MASK", "TMC5062_OFS102_MASK"], [0, 0, 1, "c.TMC5062_OFS102_MASK", "TMC5062_OFS102_MASK"], [0, 0, 1, "c.TMC5062_OFS102_SHIFT", "TMC5062_OFS102_SHIFT"], [0, 0, 1, "c.TMC5062_OFS102_SHIFT", "TMC5062_OFS102_SHIFT"], [0, 0, 1, "c.TMC5062_OFS103_MASK", "TMC5062_OFS103_MASK"], [0, 0, 1, "c.TMC5062_OFS103_MASK", "TMC5062_OFS103_MASK"], [0, 0, 1, "c.TMC5062_OFS103_SHIFT", "TMC5062_OFS103_SHIFT"], [0, 0, 1, "c.TMC5062_OFS103_SHIFT", "TMC5062_OFS103_SHIFT"], [0, 0, 1, "c.TMC5062_OFS104_MASK", "TMC5062_OFS104_MASK"], [0, 0, 1, "c.TMC5062_OFS104_MASK", "TMC5062_OFS104_MASK"], [0, 0, 1, "c.TMC5062_OFS104_SHIFT", "TMC5062_OFS104_SHIFT"], [0, 0, 1, "c.TMC5062_OFS104_SHIFT", "TMC5062_OFS104_SHIFT"], [0, 0, 1, "c.TMC5062_OFS105_MASK", "TMC5062_OFS105_MASK"], [0, 0, 1, "c.TMC5062_OFS105_MASK", "TMC5062_OFS105_MASK"], [0, 0, 1, "c.TMC5062_OFS105_SHIFT", "TMC5062_OFS105_SHIFT"], [0, 0, 1, "c.TMC5062_OFS105_SHIFT", "TMC5062_OFS105_SHIFT"], [0, 0, 1, "c.TMC5062_OFS106_MASK", "TMC5062_OFS106_MASK"], [0, 0, 1, "c.TMC5062_OFS106_MASK", "TMC5062_OFS106_MASK"], [0, 0, 1, "c.TMC5062_OFS106_SHIFT", "TMC5062_OFS106_SHIFT"], [0, 0, 1, "c.TMC5062_OFS106_SHIFT", "TMC5062_OFS106_SHIFT"], [0, 0, 1, "c.TMC5062_OFS107_MASK", "TMC5062_OFS107_MASK"], [0, 0, 1, "c.TMC5062_OFS107_MASK", "TMC5062_OFS107_MASK"], [0, 0, 1, "c.TMC5062_OFS107_SHIFT", "TMC5062_OFS107_SHIFT"], [0, 0, 1, "c.TMC5062_OFS107_SHIFT", "TMC5062_OFS107_SHIFT"], [0, 0, 1, "c.TMC5062_OFS108_MASK", "TMC5062_OFS108_MASK"], [0, 0, 1, "c.TMC5062_OFS108_MASK", "TMC5062_OFS108_MASK"], [0, 0, 1, "c.TMC5062_OFS108_SHIFT", "TMC5062_OFS108_SHIFT"], [0, 0, 1, "c.TMC5062_OFS108_SHIFT", "TMC5062_OFS108_SHIFT"], [0, 0, 1, "c.TMC5062_OFS109_MASK", "TMC5062_OFS109_MASK"], [0, 0, 1, "c.TMC5062_OFS109_MASK", "TMC5062_OFS109_MASK"], [0, 0, 1, "c.TMC5062_OFS109_SHIFT", "TMC5062_OFS109_SHIFT"], [0, 0, 1, "c.TMC5062_OFS109_SHIFT", "TMC5062_OFS109_SHIFT"], [0, 0, 1, "c.TMC5062_OFS10_MASK", "TMC5062_OFS10_MASK"], [0, 0, 1, "c.TMC5062_OFS10_MASK", "TMC5062_OFS10_MASK"], [0, 0, 1, "c.TMC5062_OFS10_SHIFT", "TMC5062_OFS10_SHIFT"], [0, 0, 1, "c.TMC5062_OFS10_SHIFT", "TMC5062_OFS10_SHIFT"], [0, 0, 1, "c.TMC5062_OFS110_MASK", "TMC5062_OFS110_MASK"], [0, 0, 1, "c.TMC5062_OFS110_MASK", "TMC5062_OFS110_MASK"], [0, 0, 1, "c.TMC5062_OFS110_SHIFT", "TMC5062_OFS110_SHIFT"], [0, 0, 1, "c.TMC5062_OFS110_SHIFT", "TMC5062_OFS110_SHIFT"], [0, 0, 1, "c.TMC5062_OFS111_MASK", "TMC5062_OFS111_MASK"], [0, 0, 1, "c.TMC5062_OFS111_MASK", "TMC5062_OFS111_MASK"], [0, 0, 1, "c.TMC5062_OFS111_SHIFT", "TMC5062_OFS111_SHIFT"], [0, 0, 1, "c.TMC5062_OFS111_SHIFT", "TMC5062_OFS111_SHIFT"], [0, 0, 1, "c.TMC5062_OFS112_MASK", "TMC5062_OFS112_MASK"], [0, 0, 1, "c.TMC5062_OFS112_MASK", "TMC5062_OFS112_MASK"], [0, 0, 1, "c.TMC5062_OFS112_SHIFT", "TMC5062_OFS112_SHIFT"], [0, 0, 1, "c.TMC5062_OFS112_SHIFT", "TMC5062_OFS112_SHIFT"], [0, 0, 1, "c.TMC5062_OFS113_MASK", "TMC5062_OFS113_MASK"], [0, 0, 1, "c.TMC5062_OFS113_MASK", "TMC5062_OFS113_MASK"], [0, 0, 1, "c.TMC5062_OFS113_SHIFT", "TMC5062_OFS113_SHIFT"], [0, 0, 1, "c.TMC5062_OFS113_SHIFT", "TMC5062_OFS113_SHIFT"], [0, 0, 1, "c.TMC5062_OFS114_MASK", "TMC5062_OFS114_MASK"], [0, 0, 1, "c.TMC5062_OFS114_MASK", "TMC5062_OFS114_MASK"], [0, 0, 1, "c.TMC5062_OFS114_SHIFT", "TMC5062_OFS114_SHIFT"], [0, 0, 1, "c.TMC5062_OFS114_SHIFT", "TMC5062_OFS114_SHIFT"], [0, 0, 1, "c.TMC5062_OFS115_MASK", "TMC5062_OFS115_MASK"], [0, 0, 1, "c.TMC5062_OFS115_MASK", "TMC5062_OFS115_MASK"], [0, 0, 1, "c.TMC5062_OFS115_SHIFT", "TMC5062_OFS115_SHIFT"], [0, 0, 1, "c.TMC5062_OFS115_SHIFT", "TMC5062_OFS115_SHIFT"], [0, 0, 1, "c.TMC5062_OFS116_MASK", "TMC5062_OFS116_MASK"], [0, 0, 1, "c.TMC5062_OFS116_MASK", "TMC5062_OFS116_MASK"], [0, 0, 1, "c.TMC5062_OFS116_SHIFT", "TMC5062_OFS116_SHIFT"], [0, 0, 1, "c.TMC5062_OFS116_SHIFT", "TMC5062_OFS116_SHIFT"], [0, 0, 1, "c.TMC5062_OFS117_MASK", "TMC5062_OFS117_MASK"], [0, 0, 1, "c.TMC5062_OFS117_MASK", "TMC5062_OFS117_MASK"], [0, 0, 1, "c.TMC5062_OFS117_SHIFT", "TMC5062_OFS117_SHIFT"], [0, 0, 1, "c.TMC5062_OFS117_SHIFT", "TMC5062_OFS117_SHIFT"], [0, 0, 1, "c.TMC5062_OFS118_MASK", "TMC5062_OFS118_MASK"], [0, 0, 1, "c.TMC5062_OFS118_MASK", "TMC5062_OFS118_MASK"], [0, 0, 1, "c.TMC5062_OFS118_SHIFT", "TMC5062_OFS118_SHIFT"], [0, 0, 1, "c.TMC5062_OFS118_SHIFT", "TMC5062_OFS118_SHIFT"], [0, 0, 1, "c.TMC5062_OFS119_MASK", "TMC5062_OFS119_MASK"], [0, 0, 1, "c.TMC5062_OFS119_MASK", "TMC5062_OFS119_MASK"], [0, 0, 1, "c.TMC5062_OFS119_SHIFT", "TMC5062_OFS119_SHIFT"], [0, 0, 1, "c.TMC5062_OFS119_SHIFT", "TMC5062_OFS119_SHIFT"], [0, 0, 1, "c.TMC5062_OFS11_MASK", "TMC5062_OFS11_MASK"], [0, 0, 1, "c.TMC5062_OFS11_MASK", "TMC5062_OFS11_MASK"], [0, 0, 1, "c.TMC5062_OFS11_SHIFT", "TMC5062_OFS11_SHIFT"], [0, 0, 1, "c.TMC5062_OFS11_SHIFT", "TMC5062_OFS11_SHIFT"], [0, 0, 1, "c.TMC5062_OFS120_MASK", "TMC5062_OFS120_MASK"], [0, 0, 1, "c.TMC5062_OFS120_MASK", "TMC5062_OFS120_MASK"], [0, 0, 1, "c.TMC5062_OFS120_SHIFT", "TMC5062_OFS120_SHIFT"], [0, 0, 1, "c.TMC5062_OFS120_SHIFT", "TMC5062_OFS120_SHIFT"], [0, 0, 1, "c.TMC5062_OFS121_MASK", "TMC5062_OFS121_MASK"], [0, 0, 1, "c.TMC5062_OFS121_MASK", "TMC5062_OFS121_MASK"], [0, 0, 1, "c.TMC5062_OFS121_SHIFT", "TMC5062_OFS121_SHIFT"], [0, 0, 1, "c.TMC5062_OFS121_SHIFT", "TMC5062_OFS121_SHIFT"], [0, 0, 1, "c.TMC5062_OFS122_MASK", "TMC5062_OFS122_MASK"], [0, 0, 1, "c.TMC5062_OFS122_MASK", "TMC5062_OFS122_MASK"], [0, 0, 1, "c.TMC5062_OFS122_SHIFT", "TMC5062_OFS122_SHIFT"], [0, 0, 1, "c.TMC5062_OFS122_SHIFT", "TMC5062_OFS122_SHIFT"], [0, 0, 1, "c.TMC5062_OFS123_MASK", "TMC5062_OFS123_MASK"], [0, 0, 1, "c.TMC5062_OFS123_MASK", "TMC5062_OFS123_MASK"], [0, 0, 1, "c.TMC5062_OFS123_SHIFT", "TMC5062_OFS123_SHIFT"], [0, 0, 1, "c.TMC5062_OFS123_SHIFT", "TMC5062_OFS123_SHIFT"], [0, 0, 1, "c.TMC5062_OFS124_MASK", "TMC5062_OFS124_MASK"], [0, 0, 1, "c.TMC5062_OFS124_MASK", "TMC5062_OFS124_MASK"], [0, 0, 1, "c.TMC5062_OFS124_SHIFT", "TMC5062_OFS124_SHIFT"], [0, 0, 1, "c.TMC5062_OFS124_SHIFT", "TMC5062_OFS124_SHIFT"], [0, 0, 1, "c.TMC5062_OFS125_MASK", "TMC5062_OFS125_MASK"], [0, 0, 1, "c.TMC5062_OFS125_MASK", "TMC5062_OFS125_MASK"], [0, 0, 1, "c.TMC5062_OFS125_SHIFT", "TMC5062_OFS125_SHIFT"], [0, 0, 1, "c.TMC5062_OFS125_SHIFT", "TMC5062_OFS125_SHIFT"], [0, 0, 1, "c.TMC5062_OFS126_MASK", "TMC5062_OFS126_MASK"], [0, 0, 1, "c.TMC5062_OFS126_MASK", "TMC5062_OFS126_MASK"], [0, 0, 1, "c.TMC5062_OFS126_SHIFT", "TMC5062_OFS126_SHIFT"], [0, 0, 1, "c.TMC5062_OFS126_SHIFT", "TMC5062_OFS126_SHIFT"], [0, 0, 1, "c.TMC5062_OFS127_MASK", "TMC5062_OFS127_MASK"], [0, 0, 1, "c.TMC5062_OFS127_MASK", "TMC5062_OFS127_MASK"], [0, 0, 1, "c.TMC5062_OFS127_SHIFT", "TMC5062_OFS127_SHIFT"], [0, 0, 1, "c.TMC5062_OFS127_SHIFT", "TMC5062_OFS127_SHIFT"], [0, 0, 1, "c.TMC5062_OFS128_MASK", "TMC5062_OFS128_MASK"], [0, 0, 1, "c.TMC5062_OFS128_MASK", "TMC5062_OFS128_MASK"], [0, 0, 1, "c.TMC5062_OFS128_SHIFT", "TMC5062_OFS128_SHIFT"], [0, 0, 1, "c.TMC5062_OFS128_SHIFT", "TMC5062_OFS128_SHIFT"], [0, 0, 1, "c.TMC5062_OFS129_MASK", "TMC5062_OFS129_MASK"], [0, 0, 1, "c.TMC5062_OFS129_MASK", "TMC5062_OFS129_MASK"], [0, 0, 1, "c.TMC5062_OFS129_SHIFT", "TMC5062_OFS129_SHIFT"], [0, 0, 1, "c.TMC5062_OFS129_SHIFT", "TMC5062_OFS129_SHIFT"], [0, 0, 1, "c.TMC5062_OFS12_MASK", "TMC5062_OFS12_MASK"], [0, 0, 1, "c.TMC5062_OFS12_MASK", "TMC5062_OFS12_MASK"], [0, 0, 1, "c.TMC5062_OFS12_SHIFT", "TMC5062_OFS12_SHIFT"], [0, 0, 1, "c.TMC5062_OFS12_SHIFT", "TMC5062_OFS12_SHIFT"], [0, 0, 1, "c.TMC5062_OFS130_MASK", "TMC5062_OFS130_MASK"], [0, 0, 1, "c.TMC5062_OFS130_MASK", "TMC5062_OFS130_MASK"], [0, 0, 1, "c.TMC5062_OFS130_SHIFT", "TMC5062_OFS130_SHIFT"], [0, 0, 1, "c.TMC5062_OFS130_SHIFT", "TMC5062_OFS130_SHIFT"], [0, 0, 1, "c.TMC5062_OFS131_MASK", "TMC5062_OFS131_MASK"], [0, 0, 1, "c.TMC5062_OFS131_MASK", "TMC5062_OFS131_MASK"], [0, 0, 1, "c.TMC5062_OFS131_SHIFT", "TMC5062_OFS131_SHIFT"], [0, 0, 1, "c.TMC5062_OFS131_SHIFT", "TMC5062_OFS131_SHIFT"], [0, 0, 1, "c.TMC5062_OFS132_MASK", "TMC5062_OFS132_MASK"], [0, 0, 1, "c.TMC5062_OFS132_MASK", "TMC5062_OFS132_MASK"], [0, 0, 1, "c.TMC5062_OFS132_SHIFT", "TMC5062_OFS132_SHIFT"], [0, 0, 1, "c.TMC5062_OFS132_SHIFT", "TMC5062_OFS132_SHIFT"], [0, 0, 1, "c.TMC5062_OFS133_MASK", "TMC5062_OFS133_MASK"], [0, 0, 1, "c.TMC5062_OFS133_MASK", "TMC5062_OFS133_MASK"], [0, 0, 1, "c.TMC5062_OFS133_SHIFT", "TMC5062_OFS133_SHIFT"], [0, 0, 1, "c.TMC5062_OFS133_SHIFT", "TMC5062_OFS133_SHIFT"], [0, 0, 1, "c.TMC5062_OFS134_MASK", "TMC5062_OFS134_MASK"], [0, 0, 1, "c.TMC5062_OFS134_MASK", "TMC5062_OFS134_MASK"], [0, 0, 1, "c.TMC5062_OFS134_SHIFT", "TMC5062_OFS134_SHIFT"], [0, 0, 1, "c.TMC5062_OFS134_SHIFT", "TMC5062_OFS134_SHIFT"], [0, 0, 1, "c.TMC5062_OFS135_MASK", "TMC5062_OFS135_MASK"], [0, 0, 1, "c.TMC5062_OFS135_MASK", "TMC5062_OFS135_MASK"], [0, 0, 1, "c.TMC5062_OFS135_SHIFT", "TMC5062_OFS135_SHIFT"], [0, 0, 1, "c.TMC5062_OFS135_SHIFT", "TMC5062_OFS135_SHIFT"], [0, 0, 1, "c.TMC5062_OFS136_MASK", "TMC5062_OFS136_MASK"], [0, 0, 1, "c.TMC5062_OFS136_MASK", "TMC5062_OFS136_MASK"], [0, 0, 1, "c.TMC5062_OFS136_SHIFT", "TMC5062_OFS136_SHIFT"], [0, 0, 1, "c.TMC5062_OFS136_SHIFT", "TMC5062_OFS136_SHIFT"], [0, 0, 1, "c.TMC5062_OFS137_MASK", "TMC5062_OFS137_MASK"], [0, 0, 1, "c.TMC5062_OFS137_MASK", "TMC5062_OFS137_MASK"], [0, 0, 1, "c.TMC5062_OFS137_SHIFT", "TMC5062_OFS137_SHIFT"], [0, 0, 1, "c.TMC5062_OFS137_SHIFT", "TMC5062_OFS137_SHIFT"], [0, 0, 1, "c.TMC5062_OFS138_MASK", "TMC5062_OFS138_MASK"], [0, 0, 1, "c.TMC5062_OFS138_MASK", "TMC5062_OFS138_MASK"], [0, 0, 1, "c.TMC5062_OFS138_SHIFT", "TMC5062_OFS138_SHIFT"], [0, 0, 1, "c.TMC5062_OFS138_SHIFT", "TMC5062_OFS138_SHIFT"], [0, 0, 1, "c.TMC5062_OFS139_MASK", "TMC5062_OFS139_MASK"], [0, 0, 1, "c.TMC5062_OFS139_MASK", "TMC5062_OFS139_MASK"], [0, 0, 1, "c.TMC5062_OFS139_SHIFT", "TMC5062_OFS139_SHIFT"], [0, 0, 1, "c.TMC5062_OFS139_SHIFT", "TMC5062_OFS139_SHIFT"], [0, 0, 1, "c.TMC5062_OFS13_MASK", "TMC5062_OFS13_MASK"], [0, 0, 1, "c.TMC5062_OFS13_MASK", "TMC5062_OFS13_MASK"], [0, 0, 1, "c.TMC5062_OFS13_SHIFT", "TMC5062_OFS13_SHIFT"], [0, 0, 1, "c.TMC5062_OFS13_SHIFT", "TMC5062_OFS13_SHIFT"], [0, 0, 1, "c.TMC5062_OFS140_MASK", "TMC5062_OFS140_MASK"], [0, 0, 1, "c.TMC5062_OFS140_MASK", "TMC5062_OFS140_MASK"], [0, 0, 1, "c.TMC5062_OFS140_SHIFT", "TMC5062_OFS140_SHIFT"], [0, 0, 1, "c.TMC5062_OFS140_SHIFT", "TMC5062_OFS140_SHIFT"], [0, 0, 1, "c.TMC5062_OFS141_MASK", "TMC5062_OFS141_MASK"], [0, 0, 1, "c.TMC5062_OFS141_MASK", "TMC5062_OFS141_MASK"], [0, 0, 1, "c.TMC5062_OFS141_SHIFT", "TMC5062_OFS141_SHIFT"], [0, 0, 1, "c.TMC5062_OFS141_SHIFT", "TMC5062_OFS141_SHIFT"], [0, 0, 1, "c.TMC5062_OFS142_MASK", "TMC5062_OFS142_MASK"], [0, 0, 1, "c.TMC5062_OFS142_MASK", "TMC5062_OFS142_MASK"], [0, 0, 1, "c.TMC5062_OFS142_SHIFT", "TMC5062_OFS142_SHIFT"], [0, 0, 1, "c.TMC5062_OFS142_SHIFT", "TMC5062_OFS142_SHIFT"], [0, 0, 1, "c.TMC5062_OFS143_MASK", "TMC5062_OFS143_MASK"], [0, 0, 1, "c.TMC5062_OFS143_MASK", "TMC5062_OFS143_MASK"], [0, 0, 1, "c.TMC5062_OFS143_SHIFT", "TMC5062_OFS143_SHIFT"], [0, 0, 1, "c.TMC5062_OFS143_SHIFT", "TMC5062_OFS143_SHIFT"], [0, 0, 1, "c.TMC5062_OFS144_MASK", "TMC5062_OFS144_MASK"], [0, 0, 1, "c.TMC5062_OFS144_MASK", "TMC5062_OFS144_MASK"], [0, 0, 1, "c.TMC5062_OFS144_SHIFT", "TMC5062_OFS144_SHIFT"], [0, 0, 1, "c.TMC5062_OFS144_SHIFT", "TMC5062_OFS144_SHIFT"], [0, 0, 1, "c.TMC5062_OFS145_MASK", "TMC5062_OFS145_MASK"], [0, 0, 1, "c.TMC5062_OFS145_MASK", "TMC5062_OFS145_MASK"], [0, 0, 1, "c.TMC5062_OFS145_SHIFT", "TMC5062_OFS145_SHIFT"], [0, 0, 1, "c.TMC5062_OFS145_SHIFT", "TMC5062_OFS145_SHIFT"], [0, 0, 1, "c.TMC5062_OFS146_MASK", "TMC5062_OFS146_MASK"], [0, 0, 1, "c.TMC5062_OFS146_MASK", "TMC5062_OFS146_MASK"], [0, 0, 1, "c.TMC5062_OFS146_SHIFT", "TMC5062_OFS146_SHIFT"], [0, 0, 1, "c.TMC5062_OFS146_SHIFT", "TMC5062_OFS146_SHIFT"], [0, 0, 1, "c.TMC5062_OFS147_MASK", "TMC5062_OFS147_MASK"], [0, 0, 1, "c.TMC5062_OFS147_MASK", "TMC5062_OFS147_MASK"], [0, 0, 1, "c.TMC5062_OFS147_SHIFT", "TMC5062_OFS147_SHIFT"], [0, 0, 1, "c.TMC5062_OFS147_SHIFT", "TMC5062_OFS147_SHIFT"], [0, 0, 1, "c.TMC5062_OFS148_MASK", "TMC5062_OFS148_MASK"], [0, 0, 1, "c.TMC5062_OFS148_MASK", "TMC5062_OFS148_MASK"], [0, 0, 1, "c.TMC5062_OFS148_SHIFT", "TMC5062_OFS148_SHIFT"], [0, 0, 1, "c.TMC5062_OFS148_SHIFT", "TMC5062_OFS148_SHIFT"], [0, 0, 1, "c.TMC5062_OFS149_MASK", "TMC5062_OFS149_MASK"], [0, 0, 1, "c.TMC5062_OFS149_MASK", "TMC5062_OFS149_MASK"], [0, 0, 1, "c.TMC5062_OFS149_SHIFT", "TMC5062_OFS149_SHIFT"], [0, 0, 1, "c.TMC5062_OFS149_SHIFT", "TMC5062_OFS149_SHIFT"], [0, 0, 1, "c.TMC5062_OFS14_MASK", "TMC5062_OFS14_MASK"], [0, 0, 1, "c.TMC5062_OFS14_MASK", "TMC5062_OFS14_MASK"], [0, 0, 1, "c.TMC5062_OFS14_SHIFT", "TMC5062_OFS14_SHIFT"], [0, 0, 1, "c.TMC5062_OFS14_SHIFT", "TMC5062_OFS14_SHIFT"], [0, 0, 1, "c.TMC5062_OFS150_MASK", "TMC5062_OFS150_MASK"], [0, 0, 1, "c.TMC5062_OFS150_MASK", "TMC5062_OFS150_MASK"], [0, 0, 1, "c.TMC5062_OFS150_SHIFT", "TMC5062_OFS150_SHIFT"], [0, 0, 1, "c.TMC5062_OFS150_SHIFT", "TMC5062_OFS150_SHIFT"], [0, 0, 1, "c.TMC5062_OFS151_MASK", "TMC5062_OFS151_MASK"], [0, 0, 1, "c.TMC5062_OFS151_MASK", "TMC5062_OFS151_MASK"], [0, 0, 1, "c.TMC5062_OFS151_SHIFT", "TMC5062_OFS151_SHIFT"], [0, 0, 1, "c.TMC5062_OFS151_SHIFT", "TMC5062_OFS151_SHIFT"], [0, 0, 1, "c.TMC5062_OFS152_MASK", "TMC5062_OFS152_MASK"], [0, 0, 1, "c.TMC5062_OFS152_MASK", "TMC5062_OFS152_MASK"], [0, 0, 1, "c.TMC5062_OFS152_SHIFT", "TMC5062_OFS152_SHIFT"], [0, 0, 1, "c.TMC5062_OFS152_SHIFT", "TMC5062_OFS152_SHIFT"], [0, 0, 1, "c.TMC5062_OFS153_MASK", "TMC5062_OFS153_MASK"], [0, 0, 1, "c.TMC5062_OFS153_MASK", "TMC5062_OFS153_MASK"], [0, 0, 1, "c.TMC5062_OFS153_SHIFT", "TMC5062_OFS153_SHIFT"], [0, 0, 1, "c.TMC5062_OFS153_SHIFT", "TMC5062_OFS153_SHIFT"], [0, 0, 1, "c.TMC5062_OFS154_MASK", "TMC5062_OFS154_MASK"], [0, 0, 1, "c.TMC5062_OFS154_MASK", "TMC5062_OFS154_MASK"], [0, 0, 1, "c.TMC5062_OFS154_SHIFT", "TMC5062_OFS154_SHIFT"], [0, 0, 1, "c.TMC5062_OFS154_SHIFT", "TMC5062_OFS154_SHIFT"], [0, 0, 1, "c.TMC5062_OFS155_MASK", "TMC5062_OFS155_MASK"], [0, 0, 1, "c.TMC5062_OFS155_MASK", "TMC5062_OFS155_MASK"], [0, 0, 1, "c.TMC5062_OFS155_SHIFT", "TMC5062_OFS155_SHIFT"], [0, 0, 1, "c.TMC5062_OFS155_SHIFT", "TMC5062_OFS155_SHIFT"], [0, 0, 1, "c.TMC5062_OFS156_MASK", "TMC5062_OFS156_MASK"], [0, 0, 1, "c.TMC5062_OFS156_MASK", "TMC5062_OFS156_MASK"], [0, 0, 1, "c.TMC5062_OFS156_SHIFT", "TMC5062_OFS156_SHIFT"], [0, 0, 1, "c.TMC5062_OFS156_SHIFT", "TMC5062_OFS156_SHIFT"], [0, 0, 1, "c.TMC5062_OFS157_MASK", "TMC5062_OFS157_MASK"], [0, 0, 1, "c.TMC5062_OFS157_MASK", "TMC5062_OFS157_MASK"], [0, 0, 1, "c.TMC5062_OFS157_SHIFT", "TMC5062_OFS157_SHIFT"], [0, 0, 1, "c.TMC5062_OFS157_SHIFT", "TMC5062_OFS157_SHIFT"], [0, 0, 1, "c.TMC5062_OFS158_MASK", "TMC5062_OFS158_MASK"], [0, 0, 1, "c.TMC5062_OFS158_MASK", "TMC5062_OFS158_MASK"], [0, 0, 1, "c.TMC5062_OFS158_SHIFT", "TMC5062_OFS158_SHIFT"], [0, 0, 1, "c.TMC5062_OFS158_SHIFT", "TMC5062_OFS158_SHIFT"], [0, 0, 1, "c.TMC5062_OFS159_MASK", "TMC5062_OFS159_MASK"], [0, 0, 1, "c.TMC5062_OFS159_MASK", "TMC5062_OFS159_MASK"], [0, 0, 1, "c.TMC5062_OFS159_SHIFT", "TMC5062_OFS159_SHIFT"], [0, 0, 1, "c.TMC5062_OFS159_SHIFT", "TMC5062_OFS159_SHIFT"], [0, 0, 1, "c.TMC5062_OFS15_MASK", "TMC5062_OFS15_MASK"], [0, 0, 1, "c.TMC5062_OFS15_MASK", "TMC5062_OFS15_MASK"], [0, 0, 1, "c.TMC5062_OFS15_SHIFT", "TMC5062_OFS15_SHIFT"], [0, 0, 1, "c.TMC5062_OFS15_SHIFT", "TMC5062_OFS15_SHIFT"], [0, 0, 1, "c.TMC5062_OFS160_MASK", "TMC5062_OFS160_MASK"], [0, 0, 1, "c.TMC5062_OFS160_MASK", "TMC5062_OFS160_MASK"], [0, 0, 1, "c.TMC5062_OFS160_SHIFT", "TMC5062_OFS160_SHIFT"], [0, 0, 1, "c.TMC5062_OFS160_SHIFT", "TMC5062_OFS160_SHIFT"], [0, 0, 1, "c.TMC5062_OFS161_MASK", "TMC5062_OFS161_MASK"], [0, 0, 1, "c.TMC5062_OFS161_MASK", "TMC5062_OFS161_MASK"], [0, 0, 1, "c.TMC5062_OFS161_SHIFT", "TMC5062_OFS161_SHIFT"], [0, 0, 1, "c.TMC5062_OFS161_SHIFT", "TMC5062_OFS161_SHIFT"], [0, 0, 1, "c.TMC5062_OFS162_MASK", "TMC5062_OFS162_MASK"], [0, 0, 1, "c.TMC5062_OFS162_MASK", "TMC5062_OFS162_MASK"], [0, 0, 1, "c.TMC5062_OFS162_SHIFT", "TMC5062_OFS162_SHIFT"], [0, 0, 1, "c.TMC5062_OFS162_SHIFT", "TMC5062_OFS162_SHIFT"], [0, 0, 1, "c.TMC5062_OFS163_MASK", "TMC5062_OFS163_MASK"], [0, 0, 1, "c.TMC5062_OFS163_MASK", "TMC5062_OFS163_MASK"], [0, 0, 1, "c.TMC5062_OFS163_SHIFT", "TMC5062_OFS163_SHIFT"], [0, 0, 1, "c.TMC5062_OFS163_SHIFT", "TMC5062_OFS163_SHIFT"], [0, 0, 1, "c.TMC5062_OFS164_MASK", "TMC5062_OFS164_MASK"], [0, 0, 1, "c.TMC5062_OFS164_MASK", "TMC5062_OFS164_MASK"], [0, 0, 1, "c.TMC5062_OFS164_SHIFT", "TMC5062_OFS164_SHIFT"], [0, 0, 1, "c.TMC5062_OFS164_SHIFT", "TMC5062_OFS164_SHIFT"], [0, 0, 1, "c.TMC5062_OFS165_MASK", "TMC5062_OFS165_MASK"], [0, 0, 1, "c.TMC5062_OFS165_MASK", "TMC5062_OFS165_MASK"], [0, 0, 1, "c.TMC5062_OFS165_SHIFT", "TMC5062_OFS165_SHIFT"], [0, 0, 1, "c.TMC5062_OFS165_SHIFT", "TMC5062_OFS165_SHIFT"], [0, 0, 1, "c.TMC5062_OFS166_MASK", "TMC5062_OFS166_MASK"], [0, 0, 1, "c.TMC5062_OFS166_MASK", "TMC5062_OFS166_MASK"], [0, 0, 1, "c.TMC5062_OFS166_SHIFT", "TMC5062_OFS166_SHIFT"], [0, 0, 1, "c.TMC5062_OFS166_SHIFT", "TMC5062_OFS166_SHIFT"], [0, 0, 1, "c.TMC5062_OFS167_MASK", "TMC5062_OFS167_MASK"], [0, 0, 1, "c.TMC5062_OFS167_MASK", "TMC5062_OFS167_MASK"], [0, 0, 1, "c.TMC5062_OFS167_SHIFT", "TMC5062_OFS167_SHIFT"], [0, 0, 1, "c.TMC5062_OFS167_SHIFT", "TMC5062_OFS167_SHIFT"], [0, 0, 1, "c.TMC5062_OFS168_MASK", "TMC5062_OFS168_MASK"], [0, 0, 1, "c.TMC5062_OFS168_MASK", "TMC5062_OFS168_MASK"], [0, 0, 1, "c.TMC5062_OFS168_SHIFT", "TMC5062_OFS168_SHIFT"], [0, 0, 1, "c.TMC5062_OFS168_SHIFT", "TMC5062_OFS168_SHIFT"], [0, 0, 1, "c.TMC5062_OFS169_MASK", "TMC5062_OFS169_MASK"], [0, 0, 1, "c.TMC5062_OFS169_MASK", "TMC5062_OFS169_MASK"], [0, 0, 1, "c.TMC5062_OFS169_SHIFT", "TMC5062_OFS169_SHIFT"], [0, 0, 1, "c.TMC5062_OFS169_SHIFT", "TMC5062_OFS169_SHIFT"], [0, 0, 1, "c.TMC5062_OFS16_MASK", "TMC5062_OFS16_MASK"], [0, 0, 1, "c.TMC5062_OFS16_MASK", "TMC5062_OFS16_MASK"], [0, 0, 1, "c.TMC5062_OFS16_SHIFT", "TMC5062_OFS16_SHIFT"], [0, 0, 1, "c.TMC5062_OFS16_SHIFT", "TMC5062_OFS16_SHIFT"], [0, 0, 1, "c.TMC5062_OFS170_MASK", "TMC5062_OFS170_MASK"], [0, 0, 1, "c.TMC5062_OFS170_MASK", "TMC5062_OFS170_MASK"], [0, 0, 1, "c.TMC5062_OFS170_SHIFT", "TMC5062_OFS170_SHIFT"], [0, 0, 1, "c.TMC5062_OFS170_SHIFT", "TMC5062_OFS170_SHIFT"], [0, 0, 1, "c.TMC5062_OFS171_MASK", "TMC5062_OFS171_MASK"], [0, 0, 1, "c.TMC5062_OFS171_MASK", "TMC5062_OFS171_MASK"], [0, 0, 1, "c.TMC5062_OFS171_SHIFT", "TMC5062_OFS171_SHIFT"], [0, 0, 1, "c.TMC5062_OFS171_SHIFT", "TMC5062_OFS171_SHIFT"], [0, 0, 1, "c.TMC5062_OFS172_MASK", "TMC5062_OFS172_MASK"], [0, 0, 1, "c.TMC5062_OFS172_MASK", "TMC5062_OFS172_MASK"], [0, 0, 1, "c.TMC5062_OFS172_SHIFT", "TMC5062_OFS172_SHIFT"], [0, 0, 1, "c.TMC5062_OFS172_SHIFT", "TMC5062_OFS172_SHIFT"], [0, 0, 1, "c.TMC5062_OFS173_MASK", "TMC5062_OFS173_MASK"], [0, 0, 1, "c.TMC5062_OFS173_MASK", "TMC5062_OFS173_MASK"], [0, 0, 1, "c.TMC5062_OFS173_SHIFT", "TMC5062_OFS173_SHIFT"], [0, 0, 1, "c.TMC5062_OFS173_SHIFT", "TMC5062_OFS173_SHIFT"], [0, 0, 1, "c.TMC5062_OFS174_MASK", "TMC5062_OFS174_MASK"], [0, 0, 1, "c.TMC5062_OFS174_MASK", "TMC5062_OFS174_MASK"], [0, 0, 1, "c.TMC5062_OFS174_SHIFT", "TMC5062_OFS174_SHIFT"], [0, 0, 1, "c.TMC5062_OFS174_SHIFT", "TMC5062_OFS174_SHIFT"], [0, 0, 1, "c.TMC5062_OFS175_MASK", "TMC5062_OFS175_MASK"], [0, 0, 1, "c.TMC5062_OFS175_MASK", "TMC5062_OFS175_MASK"], [0, 0, 1, "c.TMC5062_OFS175_SHIFT", "TMC5062_OFS175_SHIFT"], [0, 0, 1, "c.TMC5062_OFS175_SHIFT", "TMC5062_OFS175_SHIFT"], [0, 0, 1, "c.TMC5062_OFS176_MASK", "TMC5062_OFS176_MASK"], [0, 0, 1, "c.TMC5062_OFS176_MASK", "TMC5062_OFS176_MASK"], [0, 0, 1, "c.TMC5062_OFS176_SHIFT", "TMC5062_OFS176_SHIFT"], [0, 0, 1, "c.TMC5062_OFS176_SHIFT", "TMC5062_OFS176_SHIFT"], [0, 0, 1, "c.TMC5062_OFS177_MASK", "TMC5062_OFS177_MASK"], [0, 0, 1, "c.TMC5062_OFS177_MASK", "TMC5062_OFS177_MASK"], [0, 0, 1, "c.TMC5062_OFS177_SHIFT", "TMC5062_OFS177_SHIFT"], [0, 0, 1, "c.TMC5062_OFS177_SHIFT", "TMC5062_OFS177_SHIFT"], [0, 0, 1, "c.TMC5062_OFS178_MASK", "TMC5062_OFS178_MASK"], [0, 0, 1, "c.TMC5062_OFS178_MASK", "TMC5062_OFS178_MASK"], [0, 0, 1, "c.TMC5062_OFS178_SHIFT", "TMC5062_OFS178_SHIFT"], [0, 0, 1, "c.TMC5062_OFS178_SHIFT", "TMC5062_OFS178_SHIFT"], [0, 0, 1, "c.TMC5062_OFS179_MASK", "TMC5062_OFS179_MASK"], [0, 0, 1, "c.TMC5062_OFS179_MASK", "TMC5062_OFS179_MASK"], [0, 0, 1, "c.TMC5062_OFS179_SHIFT", "TMC5062_OFS179_SHIFT"], [0, 0, 1, "c.TMC5062_OFS179_SHIFT", "TMC5062_OFS179_SHIFT"], [0, 0, 1, "c.TMC5062_OFS17_MASK", "TMC5062_OFS17_MASK"], [0, 0, 1, "c.TMC5062_OFS17_MASK", "TMC5062_OFS17_MASK"], [0, 0, 1, "c.TMC5062_OFS17_SHIFT", "TMC5062_OFS17_SHIFT"], [0, 0, 1, "c.TMC5062_OFS17_SHIFT", "TMC5062_OFS17_SHIFT"], [0, 0, 1, "c.TMC5062_OFS180_MASK", "TMC5062_OFS180_MASK"], [0, 0, 1, "c.TMC5062_OFS180_MASK", "TMC5062_OFS180_MASK"], [0, 0, 1, "c.TMC5062_OFS180_SHIFT", "TMC5062_OFS180_SHIFT"], [0, 0, 1, "c.TMC5062_OFS180_SHIFT", "TMC5062_OFS180_SHIFT"], [0, 0, 1, "c.TMC5062_OFS181_MASK", "TMC5062_OFS181_MASK"], [0, 0, 1, "c.TMC5062_OFS181_MASK", "TMC5062_OFS181_MASK"], [0, 0, 1, "c.TMC5062_OFS181_SHIFT", "TMC5062_OFS181_SHIFT"], [0, 0, 1, "c.TMC5062_OFS181_SHIFT", "TMC5062_OFS181_SHIFT"], [0, 0, 1, "c.TMC5062_OFS182_MASK", "TMC5062_OFS182_MASK"], [0, 0, 1, "c.TMC5062_OFS182_MASK", "TMC5062_OFS182_MASK"], [0, 0, 1, "c.TMC5062_OFS182_SHIFT", "TMC5062_OFS182_SHIFT"], [0, 0, 1, "c.TMC5062_OFS182_SHIFT", "TMC5062_OFS182_SHIFT"], [0, 0, 1, "c.TMC5062_OFS183_MASK", "TMC5062_OFS183_MASK"], [0, 0, 1, "c.TMC5062_OFS183_MASK", "TMC5062_OFS183_MASK"], [0, 0, 1, "c.TMC5062_OFS183_SHIFT", "TMC5062_OFS183_SHIFT"], [0, 0, 1, "c.TMC5062_OFS183_SHIFT", "TMC5062_OFS183_SHIFT"], [0, 0, 1, "c.TMC5062_OFS184_MASK", "TMC5062_OFS184_MASK"], [0, 0, 1, "c.TMC5062_OFS184_MASK", "TMC5062_OFS184_MASK"], [0, 0, 1, "c.TMC5062_OFS184_SHIFT", "TMC5062_OFS184_SHIFT"], [0, 0, 1, "c.TMC5062_OFS184_SHIFT", "TMC5062_OFS184_SHIFT"], [0, 0, 1, "c.TMC5062_OFS185_MASK", "TMC5062_OFS185_MASK"], [0, 0, 1, "c.TMC5062_OFS185_MASK", "TMC5062_OFS185_MASK"], [0, 0, 1, "c.TMC5062_OFS185_SHIFT", "TMC5062_OFS185_SHIFT"], [0, 0, 1, "c.TMC5062_OFS185_SHIFT", "TMC5062_OFS185_SHIFT"], [0, 0, 1, "c.TMC5062_OFS186_MASK", "TMC5062_OFS186_MASK"], [0, 0, 1, "c.TMC5062_OFS186_MASK", "TMC5062_OFS186_MASK"], [0, 0, 1, "c.TMC5062_OFS186_SHIFT", "TMC5062_OFS186_SHIFT"], [0, 0, 1, "c.TMC5062_OFS186_SHIFT", "TMC5062_OFS186_SHIFT"], [0, 0, 1, "c.TMC5062_OFS187_MASK", "TMC5062_OFS187_MASK"], [0, 0, 1, "c.TMC5062_OFS187_MASK", "TMC5062_OFS187_MASK"], [0, 0, 1, "c.TMC5062_OFS187_SHIFT", "TMC5062_OFS187_SHIFT"], [0, 0, 1, "c.TMC5062_OFS187_SHIFT", "TMC5062_OFS187_SHIFT"], [0, 0, 1, "c.TMC5062_OFS188_MASK", "TMC5062_OFS188_MASK"], [0, 0, 1, "c.TMC5062_OFS188_MASK", "TMC5062_OFS188_MASK"], [0, 0, 1, "c.TMC5062_OFS188_SHIFT", "TMC5062_OFS188_SHIFT"], [0, 0, 1, "c.TMC5062_OFS188_SHIFT", "TMC5062_OFS188_SHIFT"], [0, 0, 1, "c.TMC5062_OFS189_MASK", "TMC5062_OFS189_MASK"], [0, 0, 1, "c.TMC5062_OFS189_MASK", "TMC5062_OFS189_MASK"], [0, 0, 1, "c.TMC5062_OFS189_SHIFT", "TMC5062_OFS189_SHIFT"], [0, 0, 1, "c.TMC5062_OFS189_SHIFT", "TMC5062_OFS189_SHIFT"], [0, 0, 1, "c.TMC5062_OFS18_MASK", "TMC5062_OFS18_MASK"], [0, 0, 1, "c.TMC5062_OFS18_MASK", "TMC5062_OFS18_MASK"], [0, 0, 1, "c.TMC5062_OFS18_SHIFT", "TMC5062_OFS18_SHIFT"], [0, 0, 1, "c.TMC5062_OFS18_SHIFT", "TMC5062_OFS18_SHIFT"], [0, 0, 1, "c.TMC5062_OFS190_MASK", "TMC5062_OFS190_MASK"], [0, 0, 1, "c.TMC5062_OFS190_MASK", "TMC5062_OFS190_MASK"], [0, 0, 1, "c.TMC5062_OFS190_SHIFT", "TMC5062_OFS190_SHIFT"], [0, 0, 1, "c.TMC5062_OFS190_SHIFT", "TMC5062_OFS190_SHIFT"], [0, 0, 1, "c.TMC5062_OFS191_MASK", "TMC5062_OFS191_MASK"], [0, 0, 1, "c.TMC5062_OFS191_MASK", "TMC5062_OFS191_MASK"], [0, 0, 1, "c.TMC5062_OFS191_SHIFT", "TMC5062_OFS191_SHIFT"], [0, 0, 1, "c.TMC5062_OFS191_SHIFT", "TMC5062_OFS191_SHIFT"], [0, 0, 1, "c.TMC5062_OFS192_MASK", "TMC5062_OFS192_MASK"], [0, 0, 1, "c.TMC5062_OFS192_MASK", "TMC5062_OFS192_MASK"], [0, 0, 1, "c.TMC5062_OFS192_SHIFT", "TMC5062_OFS192_SHIFT"], [0, 0, 1, "c.TMC5062_OFS192_SHIFT", "TMC5062_OFS192_SHIFT"], [0, 0, 1, "c.TMC5062_OFS193_MASK", "TMC5062_OFS193_MASK"], [0, 0, 1, "c.TMC5062_OFS193_MASK", "TMC5062_OFS193_MASK"], [0, 0, 1, "c.TMC5062_OFS193_SHIFT", "TMC5062_OFS193_SHIFT"], [0, 0, 1, "c.TMC5062_OFS193_SHIFT", "TMC5062_OFS193_SHIFT"], [0, 0, 1, "c.TMC5062_OFS194_MASK", "TMC5062_OFS194_MASK"], [0, 0, 1, "c.TMC5062_OFS194_MASK", "TMC5062_OFS194_MASK"], [0, 0, 1, "c.TMC5062_OFS194_SHIFT", "TMC5062_OFS194_SHIFT"], [0, 0, 1, "c.TMC5062_OFS194_SHIFT", "TMC5062_OFS194_SHIFT"], [0, 0, 1, "c.TMC5062_OFS195_MASK", "TMC5062_OFS195_MASK"], [0, 0, 1, "c.TMC5062_OFS195_MASK", "TMC5062_OFS195_MASK"], [0, 0, 1, "c.TMC5062_OFS195_SHIFT", "TMC5062_OFS195_SHIFT"], [0, 0, 1, "c.TMC5062_OFS195_SHIFT", "TMC5062_OFS195_SHIFT"], [0, 0, 1, "c.TMC5062_OFS196_MASK", "TMC5062_OFS196_MASK"], [0, 0, 1, "c.TMC5062_OFS196_MASK", "TMC5062_OFS196_MASK"], [0, 0, 1, "c.TMC5062_OFS196_SHIFT", "TMC5062_OFS196_SHIFT"], [0, 0, 1, "c.TMC5062_OFS196_SHIFT", "TMC5062_OFS196_SHIFT"], [0, 0, 1, "c.TMC5062_OFS197_MASK", "TMC5062_OFS197_MASK"], [0, 0, 1, "c.TMC5062_OFS197_MASK", "TMC5062_OFS197_MASK"], [0, 0, 1, "c.TMC5062_OFS197_SHIFT", "TMC5062_OFS197_SHIFT"], [0, 0, 1, "c.TMC5062_OFS197_SHIFT", "TMC5062_OFS197_SHIFT"], [0, 0, 1, "c.TMC5062_OFS198_MASK", "TMC5062_OFS198_MASK"], [0, 0, 1, "c.TMC5062_OFS198_MASK", "TMC5062_OFS198_MASK"], [0, 0, 1, "c.TMC5062_OFS198_SHIFT", "TMC5062_OFS198_SHIFT"], [0, 0, 1, "c.TMC5062_OFS198_SHIFT", "TMC5062_OFS198_SHIFT"], [0, 0, 1, "c.TMC5062_OFS199_MASK", "TMC5062_OFS199_MASK"], [0, 0, 1, "c.TMC5062_OFS199_MASK", "TMC5062_OFS199_MASK"], [0, 0, 1, "c.TMC5062_OFS199_SHIFT", "TMC5062_OFS199_SHIFT"], [0, 0, 1, "c.TMC5062_OFS199_SHIFT", "TMC5062_OFS199_SHIFT"], [0, 0, 1, "c.TMC5062_OFS19_MASK", "TMC5062_OFS19_MASK"], [0, 0, 1, "c.TMC5062_OFS19_MASK", "TMC5062_OFS19_MASK"], [0, 0, 1, "c.TMC5062_OFS19_SHIFT", "TMC5062_OFS19_SHIFT"], [0, 0, 1, "c.TMC5062_OFS19_SHIFT", "TMC5062_OFS19_SHIFT"], [0, 0, 1, "c.TMC5062_OFS1_MASK", "TMC5062_OFS1_MASK"], [0, 0, 1, "c.TMC5062_OFS1_MASK", "TMC5062_OFS1_MASK"], [0, 0, 1, "c.TMC5062_OFS1_SHIFT", "TMC5062_OFS1_SHIFT"], [0, 0, 1, "c.TMC5062_OFS1_SHIFT", "TMC5062_OFS1_SHIFT"], [0, 0, 1, "c.TMC5062_OFS200_MASK", "TMC5062_OFS200_MASK"], [0, 0, 1, "c.TMC5062_OFS200_MASK", "TMC5062_OFS200_MASK"], [0, 0, 1, "c.TMC5062_OFS200_SHIFT", "TMC5062_OFS200_SHIFT"], [0, 0, 1, "c.TMC5062_OFS200_SHIFT", "TMC5062_OFS200_SHIFT"], [0, 0, 1, "c.TMC5062_OFS201_MASK", "TMC5062_OFS201_MASK"], [0, 0, 1, "c.TMC5062_OFS201_MASK", "TMC5062_OFS201_MASK"], [0, 0, 1, "c.TMC5062_OFS201_SHIFT", "TMC5062_OFS201_SHIFT"], [0, 0, 1, "c.TMC5062_OFS201_SHIFT", "TMC5062_OFS201_SHIFT"], [0, 0, 1, "c.TMC5062_OFS202_MASK", "TMC5062_OFS202_MASK"], [0, 0, 1, "c.TMC5062_OFS202_MASK", "TMC5062_OFS202_MASK"], [0, 0, 1, "c.TMC5062_OFS202_SHIFT", "TMC5062_OFS202_SHIFT"], [0, 0, 1, "c.TMC5062_OFS202_SHIFT", "TMC5062_OFS202_SHIFT"], [0, 0, 1, "c.TMC5062_OFS203_MASK", "TMC5062_OFS203_MASK"], [0, 0, 1, "c.TMC5062_OFS203_MASK", "TMC5062_OFS203_MASK"], [0, 0, 1, "c.TMC5062_OFS203_SHIFT", "TMC5062_OFS203_SHIFT"], [0, 0, 1, "c.TMC5062_OFS203_SHIFT", "TMC5062_OFS203_SHIFT"], [0, 0, 1, "c.TMC5062_OFS204_MASK", "TMC5062_OFS204_MASK"], [0, 0, 1, "c.TMC5062_OFS204_MASK", "TMC5062_OFS204_MASK"], [0, 0, 1, "c.TMC5062_OFS204_SHIFT", "TMC5062_OFS204_SHIFT"], [0, 0, 1, "c.TMC5062_OFS204_SHIFT", "TMC5062_OFS204_SHIFT"], [0, 0, 1, "c.TMC5062_OFS205_MASK", "TMC5062_OFS205_MASK"], [0, 0, 1, "c.TMC5062_OFS205_MASK", "TMC5062_OFS205_MASK"], [0, 0, 1, "c.TMC5062_OFS205_SHIFT", "TMC5062_OFS205_SHIFT"], [0, 0, 1, "c.TMC5062_OFS205_SHIFT", "TMC5062_OFS205_SHIFT"], [0, 0, 1, "c.TMC5062_OFS206_MASK", "TMC5062_OFS206_MASK"], [0, 0, 1, "c.TMC5062_OFS206_MASK", "TMC5062_OFS206_MASK"], [0, 0, 1, "c.TMC5062_OFS206_SHIFT", "TMC5062_OFS206_SHIFT"], [0, 0, 1, "c.TMC5062_OFS206_SHIFT", "TMC5062_OFS206_SHIFT"], [0, 0, 1, "c.TMC5062_OFS207_MASK", "TMC5062_OFS207_MASK"], [0, 0, 1, "c.TMC5062_OFS207_MASK", "TMC5062_OFS207_MASK"], [0, 0, 1, "c.TMC5062_OFS207_SHIFT", "TMC5062_OFS207_SHIFT"], [0, 0, 1, "c.TMC5062_OFS207_SHIFT", "TMC5062_OFS207_SHIFT"], [0, 0, 1, "c.TMC5062_OFS208_MASK", "TMC5062_OFS208_MASK"], [0, 0, 1, "c.TMC5062_OFS208_MASK", "TMC5062_OFS208_MASK"], [0, 0, 1, "c.TMC5062_OFS208_SHIFT", "TMC5062_OFS208_SHIFT"], [0, 0, 1, "c.TMC5062_OFS208_SHIFT", "TMC5062_OFS208_SHIFT"], [0, 0, 1, "c.TMC5062_OFS209_MASK", "TMC5062_OFS209_MASK"], [0, 0, 1, "c.TMC5062_OFS209_MASK", "TMC5062_OFS209_MASK"], [0, 0, 1, "c.TMC5062_OFS209_SHIFT", "TMC5062_OFS209_SHIFT"], [0, 0, 1, "c.TMC5062_OFS209_SHIFT", "TMC5062_OFS209_SHIFT"], [0, 0, 1, "c.TMC5062_OFS20_MASK", "TMC5062_OFS20_MASK"], [0, 0, 1, "c.TMC5062_OFS20_MASK", "TMC5062_OFS20_MASK"], [0, 0, 1, "c.TMC5062_OFS20_SHIFT", "TMC5062_OFS20_SHIFT"], [0, 0, 1, "c.TMC5062_OFS20_SHIFT", "TMC5062_OFS20_SHIFT"], [0, 0, 1, "c.TMC5062_OFS210_MASK", "TMC5062_OFS210_MASK"], [0, 0, 1, "c.TMC5062_OFS210_MASK", "TMC5062_OFS210_MASK"], [0, 0, 1, "c.TMC5062_OFS210_SHIFT", "TMC5062_OFS210_SHIFT"], [0, 0, 1, "c.TMC5062_OFS210_SHIFT", "TMC5062_OFS210_SHIFT"], [0, 0, 1, "c.TMC5062_OFS211_MASK", "TMC5062_OFS211_MASK"], [0, 0, 1, "c.TMC5062_OFS211_MASK", "TMC5062_OFS211_MASK"], [0, 0, 1, "c.TMC5062_OFS211_SHIFT", "TMC5062_OFS211_SHIFT"], [0, 0, 1, "c.TMC5062_OFS211_SHIFT", "TMC5062_OFS211_SHIFT"], [0, 0, 1, "c.TMC5062_OFS212_MASK", "TMC5062_OFS212_MASK"], [0, 0, 1, "c.TMC5062_OFS212_MASK", "TMC5062_OFS212_MASK"], [0, 0, 1, "c.TMC5062_OFS212_SHIFT", "TMC5062_OFS212_SHIFT"], [0, 0, 1, "c.TMC5062_OFS212_SHIFT", "TMC5062_OFS212_SHIFT"], [0, 0, 1, "c.TMC5062_OFS213_MASK", "TMC5062_OFS213_MASK"], [0, 0, 1, "c.TMC5062_OFS213_MASK", "TMC5062_OFS213_MASK"], [0, 0, 1, "c.TMC5062_OFS213_SHIFT", "TMC5062_OFS213_SHIFT"], [0, 0, 1, "c.TMC5062_OFS213_SHIFT", "TMC5062_OFS213_SHIFT"], [0, 0, 1, "c.TMC5062_OFS214_MASK", "TMC5062_OFS214_MASK"], [0, 0, 1, "c.TMC5062_OFS214_MASK", "TMC5062_OFS214_MASK"], [0, 0, 1, "c.TMC5062_OFS214_SHIFT", "TMC5062_OFS214_SHIFT"], [0, 0, 1, "c.TMC5062_OFS214_SHIFT", "TMC5062_OFS214_SHIFT"], [0, 0, 1, "c.TMC5062_OFS215_MASK", "TMC5062_OFS215_MASK"], [0, 0, 1, "c.TMC5062_OFS215_MASK", "TMC5062_OFS215_MASK"], [0, 0, 1, "c.TMC5062_OFS215_SHIFT", "TMC5062_OFS215_SHIFT"], [0, 0, 1, "c.TMC5062_OFS215_SHIFT", "TMC5062_OFS215_SHIFT"], [0, 0, 1, "c.TMC5062_OFS216_MASK", "TMC5062_OFS216_MASK"], [0, 0, 1, "c.TMC5062_OFS216_MASK", "TMC5062_OFS216_MASK"], [0, 0, 1, "c.TMC5062_OFS216_SHIFT", "TMC5062_OFS216_SHIFT"], [0, 0, 1, "c.TMC5062_OFS216_SHIFT", "TMC5062_OFS216_SHIFT"], [0, 0, 1, "c.TMC5062_OFS217_MASK", "TMC5062_OFS217_MASK"], [0, 0, 1, "c.TMC5062_OFS217_MASK", "TMC5062_OFS217_MASK"], [0, 0, 1, "c.TMC5062_OFS217_SHIFT", "TMC5062_OFS217_SHIFT"], [0, 0, 1, "c.TMC5062_OFS217_SHIFT", "TMC5062_OFS217_SHIFT"], [0, 0, 1, "c.TMC5062_OFS218_MASK", "TMC5062_OFS218_MASK"], [0, 0, 1, "c.TMC5062_OFS218_MASK", "TMC5062_OFS218_MASK"], [0, 0, 1, "c.TMC5062_OFS218_SHIFT", "TMC5062_OFS218_SHIFT"], [0, 0, 1, "c.TMC5062_OFS218_SHIFT", "TMC5062_OFS218_SHIFT"], [0, 0, 1, "c.TMC5062_OFS219_MASK", "TMC5062_OFS219_MASK"], [0, 0, 1, "c.TMC5062_OFS219_MASK", "TMC5062_OFS219_MASK"], [0, 0, 1, "c.TMC5062_OFS219_SHIFT", "TMC5062_OFS219_SHIFT"], [0, 0, 1, "c.TMC5062_OFS219_SHIFT", "TMC5062_OFS219_SHIFT"], [0, 0, 1, "c.TMC5062_OFS21_MASK", "TMC5062_OFS21_MASK"], [0, 0, 1, "c.TMC5062_OFS21_MASK", "TMC5062_OFS21_MASK"], [0, 0, 1, "c.TMC5062_OFS21_SHIFT", "TMC5062_OFS21_SHIFT"], [0, 0, 1, "c.TMC5062_OFS21_SHIFT", "TMC5062_OFS21_SHIFT"], [0, 0, 1, "c.TMC5062_OFS220_MASK", "TMC5062_OFS220_MASK"], [0, 0, 1, "c.TMC5062_OFS220_MASK", "TMC5062_OFS220_MASK"], [0, 0, 1, "c.TMC5062_OFS220_SHIFT", "TMC5062_OFS220_SHIFT"], [0, 0, 1, "c.TMC5062_OFS220_SHIFT", "TMC5062_OFS220_SHIFT"], [0, 0, 1, "c.TMC5062_OFS221_MASK", "TMC5062_OFS221_MASK"], [0, 0, 1, "c.TMC5062_OFS221_MASK", "TMC5062_OFS221_MASK"], [0, 0, 1, "c.TMC5062_OFS221_SHIFT", "TMC5062_OFS221_SHIFT"], [0, 0, 1, "c.TMC5062_OFS221_SHIFT", "TMC5062_OFS221_SHIFT"], [0, 0, 1, "c.TMC5062_OFS222_MASK", "TMC5062_OFS222_MASK"], [0, 0, 1, "c.TMC5062_OFS222_MASK", "TMC5062_OFS222_MASK"], [0, 0, 1, "c.TMC5062_OFS222_SHIFT", "TMC5062_OFS222_SHIFT"], [0, 0, 1, "c.TMC5062_OFS222_SHIFT", "TMC5062_OFS222_SHIFT"], [0, 0, 1, "c.TMC5062_OFS223_MASK", "TMC5062_OFS223_MASK"], [0, 0, 1, "c.TMC5062_OFS223_MASK", "TMC5062_OFS223_MASK"], [0, 0, 1, "c.TMC5062_OFS223_SHIFT", "TMC5062_OFS223_SHIFT"], [0, 0, 1, "c.TMC5062_OFS223_SHIFT", "TMC5062_OFS223_SHIFT"], [0, 0, 1, "c.TMC5062_OFS224_MASK", "TMC5062_OFS224_MASK"], [0, 0, 1, "c.TMC5062_OFS224_MASK", "TMC5062_OFS224_MASK"], [0, 0, 1, "c.TMC5062_OFS224_SHIFT", "TMC5062_OFS224_SHIFT"], [0, 0, 1, "c.TMC5062_OFS224_SHIFT", "TMC5062_OFS224_SHIFT"], [0, 0, 1, "c.TMC5062_OFS225_MASK", "TMC5062_OFS225_MASK"], [0, 0, 1, "c.TMC5062_OFS225_MASK", "TMC5062_OFS225_MASK"], [0, 0, 1, "c.TMC5062_OFS225_SHIFT", "TMC5062_OFS225_SHIFT"], [0, 0, 1, "c.TMC5062_OFS225_SHIFT", "TMC5062_OFS225_SHIFT"], [0, 0, 1, "c.TMC5062_OFS226_MASK", "TMC5062_OFS226_MASK"], [0, 0, 1, "c.TMC5062_OFS226_MASK", "TMC5062_OFS226_MASK"], [0, 0, 1, "c.TMC5062_OFS226_SHIFT", "TMC5062_OFS226_SHIFT"], [0, 0, 1, "c.TMC5062_OFS226_SHIFT", "TMC5062_OFS226_SHIFT"], [0, 0, 1, "c.TMC5062_OFS227_MASK", "TMC5062_OFS227_MASK"], [0, 0, 1, "c.TMC5062_OFS227_MASK", "TMC5062_OFS227_MASK"], [0, 0, 1, "c.TMC5062_OFS227_SHIFT", "TMC5062_OFS227_SHIFT"], [0, 0, 1, "c.TMC5062_OFS227_SHIFT", "TMC5062_OFS227_SHIFT"], [0, 0, 1, "c.TMC5062_OFS228_MASK", "TMC5062_OFS228_MASK"], [0, 0, 1, "c.TMC5062_OFS228_MASK", "TMC5062_OFS228_MASK"], [0, 0, 1, "c.TMC5062_OFS228_SHIFT", "TMC5062_OFS228_SHIFT"], [0, 0, 1, "c.TMC5062_OFS228_SHIFT", "TMC5062_OFS228_SHIFT"], [0, 0, 1, "c.TMC5062_OFS229_MASK", "TMC5062_OFS229_MASK"], [0, 0, 1, "c.TMC5062_OFS229_MASK", "TMC5062_OFS229_MASK"], [0, 0, 1, "c.TMC5062_OFS229_SHIFT", "TMC5062_OFS229_SHIFT"], [0, 0, 1, "c.TMC5062_OFS229_SHIFT", "TMC5062_OFS229_SHIFT"], [0, 0, 1, "c.TMC5062_OFS22_MASK", "TMC5062_OFS22_MASK"], [0, 0, 1, "c.TMC5062_OFS22_MASK", "TMC5062_OFS22_MASK"], [0, 0, 1, "c.TMC5062_OFS22_SHIFT", "TMC5062_OFS22_SHIFT"], [0, 0, 1, "c.TMC5062_OFS22_SHIFT", "TMC5062_OFS22_SHIFT"], [0, 0, 1, "c.TMC5062_OFS230_MASK", "TMC5062_OFS230_MASK"], [0, 0, 1, "c.TMC5062_OFS230_MASK", "TMC5062_OFS230_MASK"], [0, 0, 1, "c.TMC5062_OFS230_SHIFT", "TMC5062_OFS230_SHIFT"], [0, 0, 1, "c.TMC5062_OFS230_SHIFT", "TMC5062_OFS230_SHIFT"], [0, 0, 1, "c.TMC5062_OFS231_MASK", "TMC5062_OFS231_MASK"], [0, 0, 1, "c.TMC5062_OFS231_MASK", "TMC5062_OFS231_MASK"], [0, 0, 1, "c.TMC5062_OFS231_SHIFT", "TMC5062_OFS231_SHIFT"], [0, 0, 1, "c.TMC5062_OFS231_SHIFT", "TMC5062_OFS231_SHIFT"], [0, 0, 1, "c.TMC5062_OFS232_MASK", "TMC5062_OFS232_MASK"], [0, 0, 1, "c.TMC5062_OFS232_MASK", "TMC5062_OFS232_MASK"], [0, 0, 1, "c.TMC5062_OFS232_SHIFT", "TMC5062_OFS232_SHIFT"], [0, 0, 1, "c.TMC5062_OFS232_SHIFT", "TMC5062_OFS232_SHIFT"], [0, 0, 1, "c.TMC5062_OFS233_MASK", "TMC5062_OFS233_MASK"], [0, 0, 1, "c.TMC5062_OFS233_MASK", "TMC5062_OFS233_MASK"], [0, 0, 1, "c.TMC5062_OFS233_SHIFT", "TMC5062_OFS233_SHIFT"], [0, 0, 1, "c.TMC5062_OFS233_SHIFT", "TMC5062_OFS233_SHIFT"], [0, 0, 1, "c.TMC5062_OFS234_MASK", "TMC5062_OFS234_MASK"], [0, 0, 1, "c.TMC5062_OFS234_MASK", "TMC5062_OFS234_MASK"], [0, 0, 1, "c.TMC5062_OFS234_SHIFT", "TMC5062_OFS234_SHIFT"], [0, 0, 1, "c.TMC5062_OFS234_SHIFT", "TMC5062_OFS234_SHIFT"], [0, 0, 1, "c.TMC5062_OFS235_MASK", "TMC5062_OFS235_MASK"], [0, 0, 1, "c.TMC5062_OFS235_MASK", "TMC5062_OFS235_MASK"], [0, 0, 1, "c.TMC5062_OFS235_SHIFT", "TMC5062_OFS235_SHIFT"], [0, 0, 1, "c.TMC5062_OFS235_SHIFT", "TMC5062_OFS235_SHIFT"], [0, 0, 1, "c.TMC5062_OFS236_MASK", "TMC5062_OFS236_MASK"], [0, 0, 1, "c.TMC5062_OFS236_MASK", "TMC5062_OFS236_MASK"], [0, 0, 1, "c.TMC5062_OFS236_SHIFT", "TMC5062_OFS236_SHIFT"], [0, 0, 1, "c.TMC5062_OFS236_SHIFT", "TMC5062_OFS236_SHIFT"], [0, 0, 1, "c.TMC5062_OFS237_MASK", "TMC5062_OFS237_MASK"], [0, 0, 1, "c.TMC5062_OFS237_MASK", "TMC5062_OFS237_MASK"], [0, 0, 1, "c.TMC5062_OFS237_SHIFT", "TMC5062_OFS237_SHIFT"], [0, 0, 1, "c.TMC5062_OFS237_SHIFT", "TMC5062_OFS237_SHIFT"], [0, 0, 1, "c.TMC5062_OFS238_MASK", "TMC5062_OFS238_MASK"], [0, 0, 1, "c.TMC5062_OFS238_MASK", "TMC5062_OFS238_MASK"], [0, 0, 1, "c.TMC5062_OFS238_SHIFT", "TMC5062_OFS238_SHIFT"], [0, 0, 1, "c.TMC5062_OFS238_SHIFT", "TMC5062_OFS238_SHIFT"], [0, 0, 1, "c.TMC5062_OFS239_MASK", "TMC5062_OFS239_MASK"], [0, 0, 1, "c.TMC5062_OFS239_MASK", "TMC5062_OFS239_MASK"], [0, 0, 1, "c.TMC5062_OFS239_SHIFT", "TMC5062_OFS239_SHIFT"], [0, 0, 1, "c.TMC5062_OFS239_SHIFT", "TMC5062_OFS239_SHIFT"], [0, 0, 1, "c.TMC5062_OFS23_MASK", "TMC5062_OFS23_MASK"], [0, 0, 1, "c.TMC5062_OFS23_MASK", "TMC5062_OFS23_MASK"], [0, 0, 1, "c.TMC5062_OFS23_SHIFT", "TMC5062_OFS23_SHIFT"], [0, 0, 1, "c.TMC5062_OFS23_SHIFT", "TMC5062_OFS23_SHIFT"], [0, 0, 1, "c.TMC5062_OFS240_MASK", "TMC5062_OFS240_MASK"], [0, 0, 1, "c.TMC5062_OFS240_MASK", "TMC5062_OFS240_MASK"], [0, 0, 1, "c.TMC5062_OFS240_SHIFT", "TMC5062_OFS240_SHIFT"], [0, 0, 1, "c.TMC5062_OFS240_SHIFT", "TMC5062_OFS240_SHIFT"], [0, 0, 1, "c.TMC5062_OFS241_MASK", "TMC5062_OFS241_MASK"], [0, 0, 1, "c.TMC5062_OFS241_MASK", "TMC5062_OFS241_MASK"], [0, 0, 1, "c.TMC5062_OFS241_SHIFT", "TMC5062_OFS241_SHIFT"], [0, 0, 1, "c.TMC5062_OFS241_SHIFT", "TMC5062_OFS241_SHIFT"], [0, 0, 1, "c.TMC5062_OFS242_MASK", "TMC5062_OFS242_MASK"], [0, 0, 1, "c.TMC5062_OFS242_MASK", "TMC5062_OFS242_MASK"], [0, 0, 1, "c.TMC5062_OFS242_SHIFT", "TMC5062_OFS242_SHIFT"], [0, 0, 1, "c.TMC5062_OFS242_SHIFT", "TMC5062_OFS242_SHIFT"], [0, 0, 1, "c.TMC5062_OFS243_MASK", "TMC5062_OFS243_MASK"], [0, 0, 1, "c.TMC5062_OFS243_MASK", "TMC5062_OFS243_MASK"], [0, 0, 1, "c.TMC5062_OFS243_SHIFT", "TMC5062_OFS243_SHIFT"], [0, 0, 1, "c.TMC5062_OFS243_SHIFT", "TMC5062_OFS243_SHIFT"], [0, 0, 1, "c.TMC5062_OFS244_MASK", "TMC5062_OFS244_MASK"], [0, 0, 1, "c.TMC5062_OFS244_MASK", "TMC5062_OFS244_MASK"], [0, 0, 1, "c.TMC5062_OFS244_SHIFT", "TMC5062_OFS244_SHIFT"], [0, 0, 1, "c.TMC5062_OFS244_SHIFT", "TMC5062_OFS244_SHIFT"], [0, 0, 1, "c.TMC5062_OFS245_MASK", "TMC5062_OFS245_MASK"], [0, 0, 1, "c.TMC5062_OFS245_MASK", "TMC5062_OFS245_MASK"], [0, 0, 1, "c.TMC5062_OFS245_SHIFT", "TMC5062_OFS245_SHIFT"], [0, 0, 1, "c.TMC5062_OFS245_SHIFT", "TMC5062_OFS245_SHIFT"], [0, 0, 1, "c.TMC5062_OFS246_MASK", "TMC5062_OFS246_MASK"], [0, 0, 1, "c.TMC5062_OFS246_MASK", "TMC5062_OFS246_MASK"], [0, 0, 1, "c.TMC5062_OFS246_SHIFT", "TMC5062_OFS246_SHIFT"], [0, 0, 1, "c.TMC5062_OFS246_SHIFT", "TMC5062_OFS246_SHIFT"], [0, 0, 1, "c.TMC5062_OFS247_MASK", "TMC5062_OFS247_MASK"], [0, 0, 1, "c.TMC5062_OFS247_MASK", "TMC5062_OFS247_MASK"], [0, 0, 1, "c.TMC5062_OFS247_SHIFT", "TMC5062_OFS247_SHIFT"], [0, 0, 1, "c.TMC5062_OFS247_SHIFT", "TMC5062_OFS247_SHIFT"], [0, 0, 1, "c.TMC5062_OFS248_MASK", "TMC5062_OFS248_MASK"], [0, 0, 1, "c.TMC5062_OFS248_MASK", "TMC5062_OFS248_MASK"], [0, 0, 1, "c.TMC5062_OFS248_SHIFT", "TMC5062_OFS248_SHIFT"], [0, 0, 1, "c.TMC5062_OFS248_SHIFT", "TMC5062_OFS248_SHIFT"], [0, 0, 1, "c.TMC5062_OFS249_MASK", "TMC5062_OFS249_MASK"], [0, 0, 1, "c.TMC5062_OFS249_MASK", "TMC5062_OFS249_MASK"], [0, 0, 1, "c.TMC5062_OFS249_SHIFT", "TMC5062_OFS249_SHIFT"], [0, 0, 1, "c.TMC5062_OFS249_SHIFT", "TMC5062_OFS249_SHIFT"], [0, 0, 1, "c.TMC5062_OFS24_MASK", "TMC5062_OFS24_MASK"], [0, 0, 1, "c.TMC5062_OFS24_MASK", "TMC5062_OFS24_MASK"], [0, 0, 1, "c.TMC5062_OFS24_SHIFT", "TMC5062_OFS24_SHIFT"], [0, 0, 1, "c.TMC5062_OFS24_SHIFT", "TMC5062_OFS24_SHIFT"], [0, 0, 1, "c.TMC5062_OFS250_MASK", "TMC5062_OFS250_MASK"], [0, 0, 1, "c.TMC5062_OFS250_MASK", "TMC5062_OFS250_MASK"], [0, 0, 1, "c.TMC5062_OFS250_SHIFT", "TMC5062_OFS250_SHIFT"], [0, 0, 1, "c.TMC5062_OFS250_SHIFT", "TMC5062_OFS250_SHIFT"], [0, 0, 1, "c.TMC5062_OFS251_MASK", "TMC5062_OFS251_MASK"], [0, 0, 1, "c.TMC5062_OFS251_MASK", "TMC5062_OFS251_MASK"], [0, 0, 1, "c.TMC5062_OFS251_SHIFT", "TMC5062_OFS251_SHIFT"], [0, 0, 1, "c.TMC5062_OFS251_SHIFT", "TMC5062_OFS251_SHIFT"], [0, 0, 1, "c.TMC5062_OFS252_MASK", "TMC5062_OFS252_MASK"], [0, 0, 1, "c.TMC5062_OFS252_MASK", "TMC5062_OFS252_MASK"], [0, 0, 1, "c.TMC5062_OFS252_SHIFT", "TMC5062_OFS252_SHIFT"], [0, 0, 1, "c.TMC5062_OFS252_SHIFT", "TMC5062_OFS252_SHIFT"], [0, 0, 1, "c.TMC5062_OFS253_MASK", "TMC5062_OFS253_MASK"], [0, 0, 1, "c.TMC5062_OFS253_MASK", "TMC5062_OFS253_MASK"], [0, 0, 1, "c.TMC5062_OFS253_SHIFT", "TMC5062_OFS253_SHIFT"], [0, 0, 1, "c.TMC5062_OFS253_SHIFT", "TMC5062_OFS253_SHIFT"], [0, 0, 1, "c.TMC5062_OFS254_MASK", "TMC5062_OFS254_MASK"], [0, 0, 1, "c.TMC5062_OFS254_MASK", "TMC5062_OFS254_MASK"], [0, 0, 1, "c.TMC5062_OFS254_SHIFT", "TMC5062_OFS254_SHIFT"], [0, 0, 1, "c.TMC5062_OFS254_SHIFT", "TMC5062_OFS254_SHIFT"], [0, 0, 1, "c.TMC5062_OFS255_MASK", "TMC5062_OFS255_MASK"], [0, 0, 1, "c.TMC5062_OFS255_MASK", "TMC5062_OFS255_MASK"], [0, 0, 1, "c.TMC5062_OFS255_SHIFT", "TMC5062_OFS255_SHIFT"], [0, 0, 1, "c.TMC5062_OFS255_SHIFT", "TMC5062_OFS255_SHIFT"], [0, 0, 1, "c.TMC5062_OFS25_MASK", "TMC5062_OFS25_MASK"], [0, 0, 1, "c.TMC5062_OFS25_MASK", "TMC5062_OFS25_MASK"], [0, 0, 1, "c.TMC5062_OFS25_SHIFT", "TMC5062_OFS25_SHIFT"], [0, 0, 1, "c.TMC5062_OFS25_SHIFT", "TMC5062_OFS25_SHIFT"], [0, 0, 1, "c.TMC5062_OFS26_MASK", "TMC5062_OFS26_MASK"], [0, 0, 1, "c.TMC5062_OFS26_MASK", "TMC5062_OFS26_MASK"], [0, 0, 1, "c.TMC5062_OFS26_SHIFT", "TMC5062_OFS26_SHIFT"], [0, 0, 1, "c.TMC5062_OFS26_SHIFT", "TMC5062_OFS26_SHIFT"], [0, 0, 1, "c.TMC5062_OFS27_MASK", "TMC5062_OFS27_MASK"], [0, 0, 1, "c.TMC5062_OFS27_MASK", "TMC5062_OFS27_MASK"], [0, 0, 1, "c.TMC5062_OFS27_SHIFT", "TMC5062_OFS27_SHIFT"], [0, 0, 1, "c.TMC5062_OFS27_SHIFT", "TMC5062_OFS27_SHIFT"], [0, 0, 1, "c.TMC5062_OFS28_MASK", "TMC5062_OFS28_MASK"], [0, 0, 1, "c.TMC5062_OFS28_MASK", "TMC5062_OFS28_MASK"], [0, 0, 1, "c.TMC5062_OFS28_SHIFT", "TMC5062_OFS28_SHIFT"], [0, 0, 1, "c.TMC5062_OFS28_SHIFT", "TMC5062_OFS28_SHIFT"], [0, 0, 1, "c.TMC5062_OFS29_MASK", "TMC5062_OFS29_MASK"], [0, 0, 1, "c.TMC5062_OFS29_MASK", "TMC5062_OFS29_MASK"], [0, 0, 1, "c.TMC5062_OFS29_SHIFT", "TMC5062_OFS29_SHIFT"], [0, 0, 1, "c.TMC5062_OFS29_SHIFT", "TMC5062_OFS29_SHIFT"], [0, 0, 1, "c.TMC5062_OFS2_MASK", "TMC5062_OFS2_MASK"], [0, 0, 1, "c.TMC5062_OFS2_MASK", "TMC5062_OFS2_MASK"], [0, 0, 1, "c.TMC5062_OFS2_SHIFT", "TMC5062_OFS2_SHIFT"], [0, 0, 1, "c.TMC5062_OFS2_SHIFT", "TMC5062_OFS2_SHIFT"], [0, 0, 1, "c.TMC5062_OFS30_MASK", "TMC5062_OFS30_MASK"], [0, 0, 1, "c.TMC5062_OFS30_MASK", "TMC5062_OFS30_MASK"], [0, 0, 1, "c.TMC5062_OFS30_SHIFT", "TMC5062_OFS30_SHIFT"], [0, 0, 1, "c.TMC5062_OFS30_SHIFT", "TMC5062_OFS30_SHIFT"], [0, 0, 1, "c.TMC5062_OFS31_MASK", "TMC5062_OFS31_MASK"], [0, 0, 1, "c.TMC5062_OFS31_MASK", "TMC5062_OFS31_MASK"], [0, 0, 1, "c.TMC5062_OFS31_SHIFT", "TMC5062_OFS31_SHIFT"], [0, 0, 1, "c.TMC5062_OFS31_SHIFT", "TMC5062_OFS31_SHIFT"], [0, 0, 1, "c.TMC5062_OFS32_MASK", "TMC5062_OFS32_MASK"], [0, 0, 1, "c.TMC5062_OFS32_MASK", "TMC5062_OFS32_MASK"], [0, 0, 1, "c.TMC5062_OFS32_SHIFT", "TMC5062_OFS32_SHIFT"], [0, 0, 1, "c.TMC5062_OFS32_SHIFT", "TMC5062_OFS32_SHIFT"], [0, 0, 1, "c.TMC5062_OFS33_MASK", "TMC5062_OFS33_MASK"], [0, 0, 1, "c.TMC5062_OFS33_MASK", "TMC5062_OFS33_MASK"], [0, 0, 1, "c.TMC5062_OFS33_SHIFT", "TMC5062_OFS33_SHIFT"], [0, 0, 1, "c.TMC5062_OFS33_SHIFT", "TMC5062_OFS33_SHIFT"], [0, 0, 1, "c.TMC5062_OFS34_MASK", "TMC5062_OFS34_MASK"], [0, 0, 1, "c.TMC5062_OFS34_MASK", "TMC5062_OFS34_MASK"], [0, 0, 1, "c.TMC5062_OFS34_SHIFT", "TMC5062_OFS34_SHIFT"], [0, 0, 1, "c.TMC5062_OFS34_SHIFT", "TMC5062_OFS34_SHIFT"], [0, 0, 1, "c.TMC5062_OFS35_MASK", "TMC5062_OFS35_MASK"], [0, 0, 1, "c.TMC5062_OFS35_MASK", "TMC5062_OFS35_MASK"], [0, 0, 1, "c.TMC5062_OFS35_SHIFT", "TMC5062_OFS35_SHIFT"], [0, 0, 1, "c.TMC5062_OFS35_SHIFT", "TMC5062_OFS35_SHIFT"], [0, 0, 1, "c.TMC5062_OFS36_MASK", "TMC5062_OFS36_MASK"], [0, 0, 1, "c.TMC5062_OFS36_MASK", "TMC5062_OFS36_MASK"], [0, 0, 1, "c.TMC5062_OFS36_SHIFT", "TMC5062_OFS36_SHIFT"], [0, 0, 1, "c.TMC5062_OFS36_SHIFT", "TMC5062_OFS36_SHIFT"], [0, 0, 1, "c.TMC5062_OFS37_MASK", "TMC5062_OFS37_MASK"], [0, 0, 1, "c.TMC5062_OFS37_MASK", "TMC5062_OFS37_MASK"], [0, 0, 1, "c.TMC5062_OFS37_SHIFT", "TMC5062_OFS37_SHIFT"], [0, 0, 1, "c.TMC5062_OFS37_SHIFT", "TMC5062_OFS37_SHIFT"], [0, 0, 1, "c.TMC5062_OFS38_MASK", "TMC5062_OFS38_MASK"], [0, 0, 1, "c.TMC5062_OFS38_MASK", "TMC5062_OFS38_MASK"], [0, 0, 1, "c.TMC5062_OFS38_SHIFT", "TMC5062_OFS38_SHIFT"], [0, 0, 1, "c.TMC5062_OFS38_SHIFT", "TMC5062_OFS38_SHIFT"], [0, 0, 1, "c.TMC5062_OFS39_MASK", "TMC5062_OFS39_MASK"], [0, 0, 1, "c.TMC5062_OFS39_MASK", "TMC5062_OFS39_MASK"], [0, 0, 1, "c.TMC5062_OFS39_SHIFT", "TMC5062_OFS39_SHIFT"], [0, 0, 1, "c.TMC5062_OFS39_SHIFT", "TMC5062_OFS39_SHIFT"], [0, 0, 1, "c.TMC5062_OFS3_MASK", "TMC5062_OFS3_MASK"], [0, 0, 1, "c.TMC5062_OFS3_MASK", "TMC5062_OFS3_MASK"], [0, 0, 1, "c.TMC5062_OFS3_SHIFT", "TMC5062_OFS3_SHIFT"], [0, 0, 1, "c.TMC5062_OFS3_SHIFT", "TMC5062_OFS3_SHIFT"], [0, 0, 1, "c.TMC5062_OFS40_MASK", "TMC5062_OFS40_MASK"], [0, 0, 1, "c.TMC5062_OFS40_MASK", "TMC5062_OFS40_MASK"], [0, 0, 1, "c.TMC5062_OFS40_SHIFT", "TMC5062_OFS40_SHIFT"], [0, 0, 1, "c.TMC5062_OFS40_SHIFT", "TMC5062_OFS40_SHIFT"], [0, 0, 1, "c.TMC5062_OFS41_MASK", "TMC5062_OFS41_MASK"], [0, 0, 1, "c.TMC5062_OFS41_MASK", "TMC5062_OFS41_MASK"], [0, 0, 1, "c.TMC5062_OFS41_SHIFT", "TMC5062_OFS41_SHIFT"], [0, 0, 1, "c.TMC5062_OFS41_SHIFT", "TMC5062_OFS41_SHIFT"], [0, 0, 1, "c.TMC5062_OFS42_MASK", "TMC5062_OFS42_MASK"], [0, 0, 1, "c.TMC5062_OFS42_MASK", "TMC5062_OFS42_MASK"], [0, 0, 1, "c.TMC5062_OFS42_SHIFT", "TMC5062_OFS42_SHIFT"], [0, 0, 1, "c.TMC5062_OFS42_SHIFT", "TMC5062_OFS42_SHIFT"], [0, 0, 1, "c.TMC5062_OFS43_MASK", "TMC5062_OFS43_MASK"], [0, 0, 1, "c.TMC5062_OFS43_MASK", "TMC5062_OFS43_MASK"], [0, 0, 1, "c.TMC5062_OFS43_SHIFT", "TMC5062_OFS43_SHIFT"], [0, 0, 1, "c.TMC5062_OFS43_SHIFT", "TMC5062_OFS43_SHIFT"], [0, 0, 1, "c.TMC5062_OFS44_MASK", "TMC5062_OFS44_MASK"], [0, 0, 1, "c.TMC5062_OFS44_MASK", "TMC5062_OFS44_MASK"], [0, 0, 1, "c.TMC5062_OFS44_SHIFT", "TMC5062_OFS44_SHIFT"], [0, 0, 1, "c.TMC5062_OFS44_SHIFT", "TMC5062_OFS44_SHIFT"], [0, 0, 1, "c.TMC5062_OFS45_MASK", "TMC5062_OFS45_MASK"], [0, 0, 1, "c.TMC5062_OFS45_MASK", "TMC5062_OFS45_MASK"], [0, 0, 1, "c.TMC5062_OFS45_SHIFT", "TMC5062_OFS45_SHIFT"], [0, 0, 1, "c.TMC5062_OFS45_SHIFT", "TMC5062_OFS45_SHIFT"], [0, 0, 1, "c.TMC5062_OFS46_MASK", "TMC5062_OFS46_MASK"], [0, 0, 1, "c.TMC5062_OFS46_MASK", "TMC5062_OFS46_MASK"], [0, 0, 1, "c.TMC5062_OFS46_SHIFT", "TMC5062_OFS46_SHIFT"], [0, 0, 1, "c.TMC5062_OFS46_SHIFT", "TMC5062_OFS46_SHIFT"], [0, 0, 1, "c.TMC5062_OFS47_MASK", "TMC5062_OFS47_MASK"], [0, 0, 1, "c.TMC5062_OFS47_MASK", "TMC5062_OFS47_MASK"], [0, 0, 1, "c.TMC5062_OFS47_SHIFT", "TMC5062_OFS47_SHIFT"], [0, 0, 1, "c.TMC5062_OFS47_SHIFT", "TMC5062_OFS47_SHIFT"], [0, 0, 1, "c.TMC5062_OFS48_MASK", "TMC5062_OFS48_MASK"], [0, 0, 1, "c.TMC5062_OFS48_MASK", "TMC5062_OFS48_MASK"], [0, 0, 1, "c.TMC5062_OFS48_SHIFT", "TMC5062_OFS48_SHIFT"], [0, 0, 1, "c.TMC5062_OFS48_SHIFT", "TMC5062_OFS48_SHIFT"], [0, 0, 1, "c.TMC5062_OFS49_MASK", "TMC5062_OFS49_MASK"], [0, 0, 1, "c.TMC5062_OFS49_MASK", "TMC5062_OFS49_MASK"], [0, 0, 1, "c.TMC5062_OFS49_SHIFT", "TMC5062_OFS49_SHIFT"], [0, 0, 1, "c.TMC5062_OFS49_SHIFT", "TMC5062_OFS49_SHIFT"], [0, 0, 1, "c.TMC5062_OFS4_MASK", "TMC5062_OFS4_MASK"], [0, 0, 1, "c.TMC5062_OFS4_MASK", "TMC5062_OFS4_MASK"], [0, 0, 1, "c.TMC5062_OFS4_SHIFT", "TMC5062_OFS4_SHIFT"], [0, 0, 1, "c.TMC5062_OFS4_SHIFT", "TMC5062_OFS4_SHIFT"], [0, 0, 1, "c.TMC5062_OFS50_MASK", "TMC5062_OFS50_MASK"], [0, 0, 1, "c.TMC5062_OFS50_MASK", "TMC5062_OFS50_MASK"], [0, 0, 1, "c.TMC5062_OFS50_SHIFT", "TMC5062_OFS50_SHIFT"], [0, 0, 1, "c.TMC5062_OFS50_SHIFT", "TMC5062_OFS50_SHIFT"], [0, 0, 1, "c.TMC5062_OFS51_MASK", "TMC5062_OFS51_MASK"], [0, 0, 1, "c.TMC5062_OFS51_MASK", "TMC5062_OFS51_MASK"], [0, 0, 1, "c.TMC5062_OFS51_SHIFT", "TMC5062_OFS51_SHIFT"], [0, 0, 1, "c.TMC5062_OFS51_SHIFT", "TMC5062_OFS51_SHIFT"], [0, 0, 1, "c.TMC5062_OFS52_MASK", "TMC5062_OFS52_MASK"], [0, 0, 1, "c.TMC5062_OFS52_MASK", "TMC5062_OFS52_MASK"], [0, 0, 1, "c.TMC5062_OFS52_SHIFT", "TMC5062_OFS52_SHIFT"], [0, 0, 1, "c.TMC5062_OFS52_SHIFT", "TMC5062_OFS52_SHIFT"], [0, 0, 1, "c.TMC5062_OFS53_MASK", "TMC5062_OFS53_MASK"], [0, 0, 1, "c.TMC5062_OFS53_MASK", "TMC5062_OFS53_MASK"], [0, 0, 1, "c.TMC5062_OFS53_SHIFT", "TMC5062_OFS53_SHIFT"], [0, 0, 1, "c.TMC5062_OFS53_SHIFT", "TMC5062_OFS53_SHIFT"], [0, 0, 1, "c.TMC5062_OFS54_MASK", "TMC5062_OFS54_MASK"], [0, 0, 1, "c.TMC5062_OFS54_MASK", "TMC5062_OFS54_MASK"], [0, 0, 1, "c.TMC5062_OFS54_SHIFT", "TMC5062_OFS54_SHIFT"], [0, 0, 1, "c.TMC5062_OFS54_SHIFT", "TMC5062_OFS54_SHIFT"], [0, 0, 1, "c.TMC5062_OFS55_MASK", "TMC5062_OFS55_MASK"], [0, 0, 1, "c.TMC5062_OFS55_MASK", "TMC5062_OFS55_MASK"], [0, 0, 1, "c.TMC5062_OFS55_SHIFT", "TMC5062_OFS55_SHIFT"], [0, 0, 1, "c.TMC5062_OFS55_SHIFT", "TMC5062_OFS55_SHIFT"], [0, 0, 1, "c.TMC5062_OFS56_MASK", "TMC5062_OFS56_MASK"], [0, 0, 1, "c.TMC5062_OFS56_MASK", "TMC5062_OFS56_MASK"], [0, 0, 1, "c.TMC5062_OFS56_SHIFT", "TMC5062_OFS56_SHIFT"], [0, 0, 1, "c.TMC5062_OFS56_SHIFT", "TMC5062_OFS56_SHIFT"], [0, 0, 1, "c.TMC5062_OFS57_MASK", "TMC5062_OFS57_MASK"], [0, 0, 1, "c.TMC5062_OFS57_MASK", "TMC5062_OFS57_MASK"], [0, 0, 1, "c.TMC5062_OFS57_SHIFT", "TMC5062_OFS57_SHIFT"], [0, 0, 1, "c.TMC5062_OFS57_SHIFT", "TMC5062_OFS57_SHIFT"], [0, 0, 1, "c.TMC5062_OFS58_MASK", "TMC5062_OFS58_MASK"], [0, 0, 1, "c.TMC5062_OFS58_MASK", "TMC5062_OFS58_MASK"], [0, 0, 1, "c.TMC5062_OFS58_SHIFT", "TMC5062_OFS58_SHIFT"], [0, 0, 1, "c.TMC5062_OFS58_SHIFT", "TMC5062_OFS58_SHIFT"], [0, 0, 1, "c.TMC5062_OFS59_MASK", "TMC5062_OFS59_MASK"], [0, 0, 1, "c.TMC5062_OFS59_MASK", "TMC5062_OFS59_MASK"], [0, 0, 1, "c.TMC5062_OFS59_SHIFT", "TMC5062_OFS59_SHIFT"], [0, 0, 1, "c.TMC5062_OFS59_SHIFT", "TMC5062_OFS59_SHIFT"], [0, 0, 1, "c.TMC5062_OFS5_MASK", "TMC5062_OFS5_MASK"], [0, 0, 1, "c.TMC5062_OFS5_MASK", "TMC5062_OFS5_MASK"], [0, 0, 1, "c.TMC5062_OFS5_SHIFT", "TMC5062_OFS5_SHIFT"], [0, 0, 1, "c.TMC5062_OFS5_SHIFT", "TMC5062_OFS5_SHIFT"], [0, 0, 1, "c.TMC5062_OFS60_MASK", "TMC5062_OFS60_MASK"], [0, 0, 1, "c.TMC5062_OFS60_MASK", "TMC5062_OFS60_MASK"], [0, 0, 1, "c.TMC5062_OFS60_SHIFT", "TMC5062_OFS60_SHIFT"], [0, 0, 1, "c.TMC5062_OFS60_SHIFT", "TMC5062_OFS60_SHIFT"], [0, 0, 1, "c.TMC5062_OFS61_MASK", "TMC5062_OFS61_MASK"], [0, 0, 1, "c.TMC5062_OFS61_MASK", "TMC5062_OFS61_MASK"], [0, 0, 1, "c.TMC5062_OFS61_SHIFT", "TMC5062_OFS61_SHIFT"], [0, 0, 1, "c.TMC5062_OFS61_SHIFT", "TMC5062_OFS61_SHIFT"], [0, 0, 1, "c.TMC5062_OFS62_MASK", "TMC5062_OFS62_MASK"], [0, 0, 1, "c.TMC5062_OFS62_MASK", "TMC5062_OFS62_MASK"], [0, 0, 1, "c.TMC5062_OFS62_SHIFT", "TMC5062_OFS62_SHIFT"], [0, 0, 1, "c.TMC5062_OFS62_SHIFT", "TMC5062_OFS62_SHIFT"], [0, 0, 1, "c.TMC5062_OFS63_MASK", "TMC5062_OFS63_MASK"], [0, 0, 1, "c.TMC5062_OFS63_MASK", "TMC5062_OFS63_MASK"], [0, 0, 1, "c.TMC5062_OFS63_SHIFT", "TMC5062_OFS63_SHIFT"], [0, 0, 1, "c.TMC5062_OFS63_SHIFT", "TMC5062_OFS63_SHIFT"], [0, 0, 1, "c.TMC5062_OFS64_MASK", "TMC5062_OFS64_MASK"], [0, 0, 1, "c.TMC5062_OFS64_MASK", "TMC5062_OFS64_MASK"], [0, 0, 1, "c.TMC5062_OFS64_SHIFT", "TMC5062_OFS64_SHIFT"], [0, 0, 1, "c.TMC5062_OFS64_SHIFT", "TMC5062_OFS64_SHIFT"], [0, 0, 1, "c.TMC5062_OFS65_MASK", "TMC5062_OFS65_MASK"], [0, 0, 1, "c.TMC5062_OFS65_MASK", "TMC5062_OFS65_MASK"], [0, 0, 1, "c.TMC5062_OFS65_SHIFT", "TMC5062_OFS65_SHIFT"], [0, 0, 1, "c.TMC5062_OFS65_SHIFT", "TMC5062_OFS65_SHIFT"], [0, 0, 1, "c.TMC5062_OFS66_MASK", "TMC5062_OFS66_MASK"], [0, 0, 1, "c.TMC5062_OFS66_MASK", "TMC5062_OFS66_MASK"], [0, 0, 1, "c.TMC5062_OFS66_SHIFT", "TMC5062_OFS66_SHIFT"], [0, 0, 1, "c.TMC5062_OFS66_SHIFT", "TMC5062_OFS66_SHIFT"], [0, 0, 1, "c.TMC5062_OFS67_MASK", "TMC5062_OFS67_MASK"], [0, 0, 1, "c.TMC5062_OFS67_MASK", "TMC5062_OFS67_MASK"], [0, 0, 1, "c.TMC5062_OFS67_SHIFT", "TMC5062_OFS67_SHIFT"], [0, 0, 1, "c.TMC5062_OFS67_SHIFT", "TMC5062_OFS67_SHIFT"], [0, 0, 1, "c.TMC5062_OFS68_MASK", "TMC5062_OFS68_MASK"], [0, 0, 1, "c.TMC5062_OFS68_MASK", "TMC5062_OFS68_MASK"], [0, 0, 1, "c.TMC5062_OFS68_SHIFT", "TMC5062_OFS68_SHIFT"], [0, 0, 1, "c.TMC5062_OFS68_SHIFT", "TMC5062_OFS68_SHIFT"], [0, 0, 1, "c.TMC5062_OFS69_MASK", "TMC5062_OFS69_MASK"], [0, 0, 1, "c.TMC5062_OFS69_MASK", "TMC5062_OFS69_MASK"], [0, 0, 1, "c.TMC5062_OFS69_SHIFT", "TMC5062_OFS69_SHIFT"], [0, 0, 1, "c.TMC5062_OFS69_SHIFT", "TMC5062_OFS69_SHIFT"], [0, 0, 1, "c.TMC5062_OFS6_MASK", "TMC5062_OFS6_MASK"], [0, 0, 1, "c.TMC5062_OFS6_MASK", "TMC5062_OFS6_MASK"], [0, 0, 1, "c.TMC5062_OFS6_SHIFT", "TMC5062_OFS6_SHIFT"], [0, 0, 1, "c.TMC5062_OFS6_SHIFT", "TMC5062_OFS6_SHIFT"], [0, 0, 1, "c.TMC5062_OFS70_MASK", "TMC5062_OFS70_MASK"], [0, 0, 1, "c.TMC5062_OFS70_MASK", "TMC5062_OFS70_MASK"], [0, 0, 1, "c.TMC5062_OFS70_SHIFT", "TMC5062_OFS70_SHIFT"], [0, 0, 1, "c.TMC5062_OFS70_SHIFT", "TMC5062_OFS70_SHIFT"], [0, 0, 1, "c.TMC5062_OFS71_MASK", "TMC5062_OFS71_MASK"], [0, 0, 1, "c.TMC5062_OFS71_MASK", "TMC5062_OFS71_MASK"], [0, 0, 1, "c.TMC5062_OFS71_SHIFT", "TMC5062_OFS71_SHIFT"], [0, 0, 1, "c.TMC5062_OFS71_SHIFT", "TMC5062_OFS71_SHIFT"], [0, 0, 1, "c.TMC5062_OFS72_MASK", "TMC5062_OFS72_MASK"], [0, 0, 1, "c.TMC5062_OFS72_MASK", "TMC5062_OFS72_MASK"], [0, 0, 1, "c.TMC5062_OFS72_SHIFT", "TMC5062_OFS72_SHIFT"], [0, 0, 1, "c.TMC5062_OFS72_SHIFT", "TMC5062_OFS72_SHIFT"], [0, 0, 1, "c.TMC5062_OFS73_MASK", "TMC5062_OFS73_MASK"], [0, 0, 1, "c.TMC5062_OFS73_MASK", "TMC5062_OFS73_MASK"], [0, 0, 1, "c.TMC5062_OFS73_SHIFT", "TMC5062_OFS73_SHIFT"], [0, 0, 1, "c.TMC5062_OFS73_SHIFT", "TMC5062_OFS73_SHIFT"], [0, 0, 1, "c.TMC5062_OFS74_MASK", "TMC5062_OFS74_MASK"], [0, 0, 1, "c.TMC5062_OFS74_MASK", "TMC5062_OFS74_MASK"], [0, 0, 1, "c.TMC5062_OFS74_SHIFT", "TMC5062_OFS74_SHIFT"], [0, 0, 1, "c.TMC5062_OFS74_SHIFT", "TMC5062_OFS74_SHIFT"], [0, 0, 1, "c.TMC5062_OFS75_MASK", "TMC5062_OFS75_MASK"], [0, 0, 1, "c.TMC5062_OFS75_MASK", "TMC5062_OFS75_MASK"], [0, 0, 1, "c.TMC5062_OFS75_SHIFT", "TMC5062_OFS75_SHIFT"], [0, 0, 1, "c.TMC5062_OFS75_SHIFT", "TMC5062_OFS75_SHIFT"], [0, 0, 1, "c.TMC5062_OFS76_MASK", "TMC5062_OFS76_MASK"], [0, 0, 1, "c.TMC5062_OFS76_MASK", "TMC5062_OFS76_MASK"], [0, 0, 1, "c.TMC5062_OFS76_SHIFT", "TMC5062_OFS76_SHIFT"], [0, 0, 1, "c.TMC5062_OFS76_SHIFT", "TMC5062_OFS76_SHIFT"], [0, 0, 1, "c.TMC5062_OFS77_MASK", "TMC5062_OFS77_MASK"], [0, 0, 1, "c.TMC5062_OFS77_MASK", "TMC5062_OFS77_MASK"], [0, 0, 1, "c.TMC5062_OFS77_SHIFT", "TMC5062_OFS77_SHIFT"], [0, 0, 1, "c.TMC5062_OFS77_SHIFT", "TMC5062_OFS77_SHIFT"], [0, 0, 1, "c.TMC5062_OFS78_MASK", "TMC5062_OFS78_MASK"], [0, 0, 1, "c.TMC5062_OFS78_MASK", "TMC5062_OFS78_MASK"], [0, 0, 1, "c.TMC5062_OFS78_SHIFT", "TMC5062_OFS78_SHIFT"], [0, 0, 1, "c.TMC5062_OFS78_SHIFT", "TMC5062_OFS78_SHIFT"], [0, 0, 1, "c.TMC5062_OFS79_MASK", "TMC5062_OFS79_MASK"], [0, 0, 1, "c.TMC5062_OFS79_MASK", "TMC5062_OFS79_MASK"], [0, 0, 1, "c.TMC5062_OFS79_SHIFT", "TMC5062_OFS79_SHIFT"], [0, 0, 1, "c.TMC5062_OFS79_SHIFT", "TMC5062_OFS79_SHIFT"], [0, 0, 1, "c.TMC5062_OFS7_MASK", "TMC5062_OFS7_MASK"], [0, 0, 1, "c.TMC5062_OFS7_MASK", "TMC5062_OFS7_MASK"], [0, 0, 1, "c.TMC5062_OFS7_SHIFT", "TMC5062_OFS7_SHIFT"], [0, 0, 1, "c.TMC5062_OFS7_SHIFT", "TMC5062_OFS7_SHIFT"], [0, 0, 1, "c.TMC5062_OFS80_MASK", "TMC5062_OFS80_MASK"], [0, 0, 1, "c.TMC5062_OFS80_MASK", "TMC5062_OFS80_MASK"], [0, 0, 1, "c.TMC5062_OFS80_SHIFT", "TMC5062_OFS80_SHIFT"], [0, 0, 1, "c.TMC5062_OFS80_SHIFT", "TMC5062_OFS80_SHIFT"], [0, 0, 1, "c.TMC5062_OFS81_MASK", "TMC5062_OFS81_MASK"], [0, 0, 1, "c.TMC5062_OFS81_MASK", "TMC5062_OFS81_MASK"], [0, 0, 1, "c.TMC5062_OFS81_SHIFT", "TMC5062_OFS81_SHIFT"], [0, 0, 1, "c.TMC5062_OFS81_SHIFT", "TMC5062_OFS81_SHIFT"], [0, 0, 1, "c.TMC5062_OFS82_MASK", "TMC5062_OFS82_MASK"], [0, 0, 1, "c.TMC5062_OFS82_MASK", "TMC5062_OFS82_MASK"], [0, 0, 1, "c.TMC5062_OFS82_SHIFT", "TMC5062_OFS82_SHIFT"], [0, 0, 1, "c.TMC5062_OFS82_SHIFT", "TMC5062_OFS82_SHIFT"], [0, 0, 1, "c.TMC5062_OFS83_MASK", "TMC5062_OFS83_MASK"], [0, 0, 1, "c.TMC5062_OFS83_MASK", "TMC5062_OFS83_MASK"], [0, 0, 1, "c.TMC5062_OFS83_SHIFT", "TMC5062_OFS83_SHIFT"], [0, 0, 1, "c.TMC5062_OFS83_SHIFT", "TMC5062_OFS83_SHIFT"], [0, 0, 1, "c.TMC5062_OFS84_MASK", "TMC5062_OFS84_MASK"], [0, 0, 1, "c.TMC5062_OFS84_MASK", "TMC5062_OFS84_MASK"], [0, 0, 1, "c.TMC5062_OFS84_SHIFT", "TMC5062_OFS84_SHIFT"], [0, 0, 1, "c.TMC5062_OFS84_SHIFT", "TMC5062_OFS84_SHIFT"], [0, 0, 1, "c.TMC5062_OFS85_MASK", "TMC5062_OFS85_MASK"], [0, 0, 1, "c.TMC5062_OFS85_MASK", "TMC5062_OFS85_MASK"], [0, 0, 1, "c.TMC5062_OFS85_SHIFT", "TMC5062_OFS85_SHIFT"], [0, 0, 1, "c.TMC5062_OFS85_SHIFT", "TMC5062_OFS85_SHIFT"], [0, 0, 1, "c.TMC5062_OFS86_MASK", "TMC5062_OFS86_MASK"], [0, 0, 1, "c.TMC5062_OFS86_MASK", "TMC5062_OFS86_MASK"], [0, 0, 1, "c.TMC5062_OFS86_SHIFT", "TMC5062_OFS86_SHIFT"], [0, 0, 1, "c.TMC5062_OFS86_SHIFT", "TMC5062_OFS86_SHIFT"], [0, 0, 1, "c.TMC5062_OFS87_MASK", "TMC5062_OFS87_MASK"], [0, 0, 1, "c.TMC5062_OFS87_MASK", "TMC5062_OFS87_MASK"], [0, 0, 1, "c.TMC5062_OFS87_SHIFT", "TMC5062_OFS87_SHIFT"], [0, 0, 1, "c.TMC5062_OFS87_SHIFT", "TMC5062_OFS87_SHIFT"], [0, 0, 1, "c.TMC5062_OFS88_MASK", "TMC5062_OFS88_MASK"], [0, 0, 1, "c.TMC5062_OFS88_MASK", "TMC5062_OFS88_MASK"], [0, 0, 1, "c.TMC5062_OFS88_SHIFT", "TMC5062_OFS88_SHIFT"], [0, 0, 1, "c.TMC5062_OFS88_SHIFT", "TMC5062_OFS88_SHIFT"], [0, 0, 1, "c.TMC5062_OFS89_MASK", "TMC5062_OFS89_MASK"], [0, 0, 1, "c.TMC5062_OFS89_MASK", "TMC5062_OFS89_MASK"], [0, 0, 1, "c.TMC5062_OFS89_SHIFT", "TMC5062_OFS89_SHIFT"], [0, 0, 1, "c.TMC5062_OFS89_SHIFT", "TMC5062_OFS89_SHIFT"], [0, 0, 1, "c.TMC5062_OFS8_MASK", "TMC5062_OFS8_MASK"], [0, 0, 1, "c.TMC5062_OFS8_MASK", "TMC5062_OFS8_MASK"], [0, 0, 1, "c.TMC5062_OFS8_SHIFT", "TMC5062_OFS8_SHIFT"], [0, 0, 1, "c.TMC5062_OFS8_SHIFT", "TMC5062_OFS8_SHIFT"], [0, 0, 1, "c.TMC5062_OFS90_MASK", "TMC5062_OFS90_MASK"], [0, 0, 1, "c.TMC5062_OFS90_MASK", "TMC5062_OFS90_MASK"], [0, 0, 1, "c.TMC5062_OFS90_SHIFT", "TMC5062_OFS90_SHIFT"], [0, 0, 1, "c.TMC5062_OFS90_SHIFT", "TMC5062_OFS90_SHIFT"], [0, 0, 1, "c.TMC5062_OFS91_MASK", "TMC5062_OFS91_MASK"], [0, 0, 1, "c.TMC5062_OFS91_MASK", "TMC5062_OFS91_MASK"], [0, 0, 1, "c.TMC5062_OFS91_SHIFT", "TMC5062_OFS91_SHIFT"], [0, 0, 1, "c.TMC5062_OFS91_SHIFT", "TMC5062_OFS91_SHIFT"], [0, 0, 1, "c.TMC5062_OFS92_MASK", "TMC5062_OFS92_MASK"], [0, 0, 1, "c.TMC5062_OFS92_MASK", "TMC5062_OFS92_MASK"], [0, 0, 1, "c.TMC5062_OFS92_SHIFT", "TMC5062_OFS92_SHIFT"], [0, 0, 1, "c.TMC5062_OFS92_SHIFT", "TMC5062_OFS92_SHIFT"], [0, 0, 1, "c.TMC5062_OFS93_MASK", "TMC5062_OFS93_MASK"], [0, 0, 1, "c.TMC5062_OFS93_MASK", "TMC5062_OFS93_MASK"], [0, 0, 1, "c.TMC5062_OFS93_SHIFT", "TMC5062_OFS93_SHIFT"], [0, 0, 1, "c.TMC5062_OFS93_SHIFT", "TMC5062_OFS93_SHIFT"], [0, 0, 1, "c.TMC5062_OFS94_MASK", "TMC5062_OFS94_MASK"], [0, 0, 1, "c.TMC5062_OFS94_MASK", "TMC5062_OFS94_MASK"], [0, 0, 1, "c.TMC5062_OFS94_SHIFT", "TMC5062_OFS94_SHIFT"], [0, 0, 1, "c.TMC5062_OFS94_SHIFT", "TMC5062_OFS94_SHIFT"], [0, 0, 1, "c.TMC5062_OFS95_MASK", "TMC5062_OFS95_MASK"], [0, 0, 1, "c.TMC5062_OFS95_MASK", "TMC5062_OFS95_MASK"], [0, 0, 1, "c.TMC5062_OFS95_SHIFT", "TMC5062_OFS95_SHIFT"], [0, 0, 1, "c.TMC5062_OFS95_SHIFT", "TMC5062_OFS95_SHIFT"], [0, 0, 1, "c.TMC5062_OFS96_MASK", "TMC5062_OFS96_MASK"], [0, 0, 1, "c.TMC5062_OFS96_MASK", "TMC5062_OFS96_MASK"], [0, 0, 1, "c.TMC5062_OFS96_SHIFT", "TMC5062_OFS96_SHIFT"], [0, 0, 1, "c.TMC5062_OFS96_SHIFT", "TMC5062_OFS96_SHIFT"], [0, 0, 1, "c.TMC5062_OFS97_MASK", "TMC5062_OFS97_MASK"], [0, 0, 1, "c.TMC5062_OFS97_MASK", "TMC5062_OFS97_MASK"], [0, 0, 1, "c.TMC5062_OFS97_SHIFT", "TMC5062_OFS97_SHIFT"], [0, 0, 1, "c.TMC5062_OFS97_SHIFT", "TMC5062_OFS97_SHIFT"], [0, 0, 1, "c.TMC5062_OFS98_MASK", "TMC5062_OFS98_MASK"], [0, 0, 1, "c.TMC5062_OFS98_MASK", "TMC5062_OFS98_MASK"], [0, 0, 1, "c.TMC5062_OFS98_SHIFT", "TMC5062_OFS98_SHIFT"], [0, 0, 1, "c.TMC5062_OFS98_SHIFT", "TMC5062_OFS98_SHIFT"], [0, 0, 1, "c.TMC5062_OFS99_MASK", "TMC5062_OFS99_MASK"], [0, 0, 1, "c.TMC5062_OFS99_MASK", "TMC5062_OFS99_MASK"], [0, 0, 1, "c.TMC5062_OFS99_SHIFT", "TMC5062_OFS99_SHIFT"], [0, 0, 1, "c.TMC5062_OFS99_SHIFT", "TMC5062_OFS99_SHIFT"], [0, 0, 1, "c.TMC5062_OFS9_MASK", "TMC5062_OFS9_MASK"], [0, 0, 1, "c.TMC5062_OFS9_MASK", "TMC5062_OFS9_MASK"], [0, 0, 1, "c.TMC5062_OFS9_SHIFT", "TMC5062_OFS9_SHIFT"], [0, 0, 1, "c.TMC5062_OFS9_SHIFT", "TMC5062_OFS9_SHIFT"], [0, 0, 1, "c.TMC5062_OLA_MASK", "TMC5062_OLA_MASK"], [0, 0, 1, "c.TMC5062_OLA_MASK", "TMC5062_OLA_MASK"], [0, 0, 1, "c.TMC5062_OLA_SHIFT", "TMC5062_OLA_SHIFT"], [0, 0, 1, "c.TMC5062_OLA_SHIFT", "TMC5062_OLA_SHIFT"], [0, 0, 1, "c.TMC5062_OLB_MASK", "TMC5062_OLB_MASK"], [0, 0, 1, "c.TMC5062_OLB_MASK", "TMC5062_OLB_MASK"], [0, 0, 1, "c.TMC5062_OLB_SHIFT", "TMC5062_OLB_SHIFT"], [0, 0, 1, "c.TMC5062_OLB_SHIFT", "TMC5062_OLB_SHIFT"], [0, 0, 1, "c.TMC5062_OTPW_MASK", "TMC5062_OTPW_MASK"], [0, 0, 1, "c.TMC5062_OTPW_MASK", "TMC5062_OTPW_MASK"], [0, 0, 1, "c.TMC5062_OTPW_SHIFT", "TMC5062_OTPW_SHIFT"], [0, 0, 1, "c.TMC5062_OTPW_SHIFT", "TMC5062_OTPW_SHIFT"], [0, 0, 1, "c.TMC5062_OT_MASK", "TMC5062_OT_MASK"], [0, 0, 1, "c.TMC5062_OT_MASK", "TMC5062_OT_MASK"], [0, 0, 1, "c.TMC5062_OT_SHIFT", "TMC5062_OT_SHIFT"], [0, 0, 1, "c.TMC5062_OT_SHIFT", "TMC5062_OT_SHIFT"], [0, 0, 1, "c.TMC5062_POL_A_MASK", "TMC5062_POL_A_MASK"], [0, 0, 1, "c.TMC5062_POL_A_MASK", "TMC5062_POL_A_MASK"], [0, 0, 1, "c.TMC5062_POL_A_SHIFT", "TMC5062_POL_A_SHIFT"], [0, 0, 1, "c.TMC5062_POL_A_SHIFT", "TMC5062_POL_A_SHIFT"], [0, 0, 1, "c.TMC5062_POL_B_MASK", "TMC5062_POL_B_MASK"], [0, 0, 1, "c.TMC5062_POL_B_MASK", "TMC5062_POL_B_MASK"], [0, 0, 1, "c.TMC5062_POL_B_SHIFT", "TMC5062_POL_B_SHIFT"], [0, 0, 1, "c.TMC5062_POL_B_SHIFT", "TMC5062_POL_B_SHIFT"], [0, 0, 1, "c.TMC5062_POL_N_MASK", "TMC5062_POL_N_MASK"], [0, 0, 1, "c.TMC5062_POL_N_MASK", "TMC5062_POL_N_MASK"], [0, 0, 1, "c.TMC5062_POL_N_SHIFT", "TMC5062_POL_N_SHIFT"], [0, 0, 1, "c.TMC5062_POL_N_SHIFT", "TMC5062_POL_N_SHIFT"], [0, 0, 1, "c.TMC5062_POL_STOP_L_MASK", "TMC5062_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5062_POL_STOP_L_MASK", "TMC5062_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5062_POL_STOP_L_SHIFT", "TMC5062_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5062_POL_STOP_L_SHIFT", "TMC5062_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5062_POL_STOP_R_MASK", "TMC5062_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5062_POL_STOP_R_MASK", "TMC5062_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5062_POL_STOP_R_SHIFT", "TMC5062_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5062_POL_STOP_R_SHIFT", "TMC5062_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5062_POSCMP_ENABLE_MASK", "TMC5062_POSCMP_ENABLE_MASK"], [0, 0, 1, "c.TMC5062_POSCMP_ENABLE_SHIFT", "TMC5062_POSCMP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5062_POSITION_REACHED_MASK", "TMC5062_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5062_POSITION_REACHED_MASK", "TMC5062_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5062_POSITION_REACHED_SHIFT", "TMC5062_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5062_POSITION_REACHED_SHIFT", "TMC5062_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5062_POS_EDGENEG_EDGE_MASK", "TMC5062_POS_EDGENEG_EDGE_MASK"], [0, 0, 1, "c.TMC5062_POS_EDGENEG_EDGE_MASK", "TMC5062_POS_EDGENEG_EDGE_MASK"], [0, 0, 1, "c.TMC5062_POS_EDGENEG_EDGE_SHIFT", "TMC5062_POS_EDGENEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5062_POS_EDGENEG_EDGE_SHIFT", "TMC5062_POS_EDGENEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5062_PWMCONF", "TMC5062_PWMCONF"], [0, 0, 1, "c.TMC5062_PWM_STATUS", "TMC5062_PWM_STATUS"], [0, 0, 1, "c.TMC5062_RAMPMODE", "TMC5062_RAMPMODE"], [0, 0, 1, "c.TMC5062_RAMPMODE_MASK", "TMC5062_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5062_RAMPMODE_MASK", "TMC5062_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5062_RAMPMODE_SHIFT", "TMC5062_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5062_RAMPMODE_SHIFT", "TMC5062_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5062_RAMPSTAT", "TMC5062_RAMPSTAT"], [0, 0, 1, "c.TMC5062_REGISTER_COUNT", "TMC5062_REGISTER_COUNT"], [0, 0, 1, "c.TMC5062_RESET_MASK", "TMC5062_RESET_MASK"], [0, 0, 1, "c.TMC5062_RESET_SHIFT", "TMC5062_RESET_SHIFT"], [0, 0, 1, "c.TMC5062_RNDTF_MASK", "TMC5062_RNDTF_MASK"], [0, 0, 1, "c.TMC5062_RNDTF_MASK", "TMC5062_RNDTF_MASK"], [0, 0, 1, "c.TMC5062_RNDTF_MASK", "TMC5062_RNDTF_MASK"], [0, 0, 1, "c.TMC5062_RNDTF_MASK", "TMC5062_RNDTF_MASK"], [0, 0, 1, "c.TMC5062_RNDTF_MASK", "TMC5062_RNDTF_MASK"], [0, 0, 1, "c.TMC5062_RNDTF_MASK", "TMC5062_RNDTF_MASK"], [0, 0, 1, "c.TMC5062_RNDTF_SHIFT", "TMC5062_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5062_RNDTF_SHIFT", "TMC5062_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5062_RNDTF_SHIFT", "TMC5062_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5062_RNDTF_SHIFT", "TMC5062_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5062_RNDTF_SHIFT", "TMC5062_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5062_RNDTF_SHIFT", "TMC5062_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5062_S2GA_MASK", "TMC5062_S2GA_MASK"], [0, 0, 1, "c.TMC5062_S2GA_MASK", "TMC5062_S2GA_MASK"], [0, 0, 1, "c.TMC5062_S2GA_SHIFT", "TMC5062_S2GA_SHIFT"], [0, 0, 1, "c.TMC5062_S2GA_SHIFT", "TMC5062_S2GA_SHIFT"], [0, 0, 1, "c.TMC5062_S2GB_MASK", "TMC5062_S2GB_MASK"], [0, 0, 1, "c.TMC5062_S2GB_MASK", "TMC5062_S2GB_MASK"], [0, 0, 1, "c.TMC5062_S2GB_SHIFT", "TMC5062_S2GB_SHIFT"], [0, 0, 1, "c.TMC5062_S2GB_SHIFT", "TMC5062_S2GB_SHIFT"], [0, 0, 1, "c.TMC5062_SECOND_MOVE_MASK", "TMC5062_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5062_SECOND_MOVE_MASK", "TMC5062_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5062_SECOND_MOVE_SHIFT", "TMC5062_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5062_SECOND_MOVE_SHIFT", "TMC5062_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5062_SEDN_MASK", "TMC5062_SEDN_MASK"], [0, 0, 1, "c.TMC5062_SEDN_MASK", "TMC5062_SEDN_MASK"], [0, 0, 1, "c.TMC5062_SEDN_SHIFT", "TMC5062_SEDN_SHIFT"], [0, 0, 1, "c.TMC5062_SEDN_SHIFT", "TMC5062_SEDN_SHIFT"], [0, 0, 1, "c.TMC5062_SEIMIN_MASK", "TMC5062_SEIMIN_MASK"], [0, 0, 1, "c.TMC5062_SEIMIN_MASK", "TMC5062_SEIMIN_MASK"], [0, 0, 1, "c.TMC5062_SEIMIN_SHIFT", "TMC5062_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5062_SEIMIN_SHIFT", "TMC5062_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5062_SEMAX_MASK", "TMC5062_SEMAX_MASK"], [0, 0, 1, "c.TMC5062_SEMAX_MASK", "TMC5062_SEMAX_MASK"], [0, 0, 1, "c.TMC5062_SEMAX_SHIFT", "TMC5062_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5062_SEMAX_SHIFT", "TMC5062_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5062_SEMIN_MASK", "TMC5062_SEMIN_MASK"], [0, 0, 1, "c.TMC5062_SEMIN_MASK", "TMC5062_SEMIN_MASK"], [0, 0, 1, "c.TMC5062_SEMIN_SHIFT", "TMC5062_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5062_SEMIN_SHIFT", "TMC5062_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5062_SENDDELAY_MASK", "TMC5062_SENDDELAY_MASK"], [0, 0, 1, "c.TMC5062_SENDDELAY_SHIFT", "TMC5062_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC5062_SEUP_MASK", "TMC5062_SEUP_MASK"], [0, 0, 1, "c.TMC5062_SEUP_MASK", "TMC5062_SEUP_MASK"], [0, 0, 1, "c.TMC5062_SEUP_SHIFT", "TMC5062_SEUP_SHIFT"], [0, 0, 1, "c.TMC5062_SEUP_SHIFT", "TMC5062_SEUP_SHIFT"], [0, 0, 1, "c.TMC5062_SFILT_MASK", "TMC5062_SFILT_MASK"], [0, 0, 1, "c.TMC5062_SFILT_MASK", "TMC5062_SFILT_MASK"], [0, 0, 1, "c.TMC5062_SFILT_SHIFT", "TMC5062_SFILT_SHIFT"], [0, 0, 1, "c.TMC5062_SFILT_SHIFT", "TMC5062_SFILT_SHIFT"], [0, 0, 1, "c.TMC5062_SGT_MASK", "TMC5062_SGT_MASK"], [0, 0, 1, "c.TMC5062_SGT_MASK", "TMC5062_SGT_MASK"], [0, 0, 1, "c.TMC5062_SGT_SHIFT", "TMC5062_SGT_SHIFT"], [0, 0, 1, "c.TMC5062_SGT_SHIFT", "TMC5062_SGT_SHIFT"], [0, 0, 1, "c.TMC5062_SG_RESULT_MASK", "TMC5062_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5062_SG_RESULT_MASK", "TMC5062_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5062_SG_RESULT_SHIFT", "TMC5062_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5062_SG_RESULT_SHIFT", "TMC5062_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5062_SG_STOP_MASK", "TMC5062_SG_STOP_MASK"], [0, 0, 1, "c.TMC5062_SG_STOP_MASK", "TMC5062_SG_STOP_MASK"], [0, 0, 1, "c.TMC5062_SG_STOP_SHIFT", "TMC5062_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5062_SG_STOP_SHIFT", "TMC5062_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5062_SHAFT1_MASK", "TMC5062_SHAFT1_MASK"], [0, 0, 1, "c.TMC5062_SHAFT1_SHIFT", "TMC5062_SHAFT1_SHIFT"], [0, 0, 1, "c.TMC5062_SHAFT2_MASK", "TMC5062_SHAFT2_MASK"], [0, 0, 1, "c.TMC5062_SHAFT2_SHIFT", "TMC5062_SHAFT2_SHIFT"], [0, 0, 1, "c.TMC5062_SLAVECONF", "TMC5062_SLAVECONF"], [0, 0, 1, "c.TMC5062_STALLGUARD_MASK", "TMC5062_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5062_STALLGUARD_MASK", "TMC5062_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5062_STALLGUARD_SHIFT", "TMC5062_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5062_STALLGUARD_SHIFT", "TMC5062_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5062_START_SIN90_MASK", "TMC5062_START_SIN90_MASK"], [0, 0, 1, "c.TMC5062_START_SIN90_MASK", "TMC5062_START_SIN90_MASK"], [0, 0, 1, "c.TMC5062_START_SIN90_SHIFT", "TMC5062_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5062_START_SIN90_SHIFT", "TMC5062_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5062_START_SIN_MASK", "TMC5062_START_SIN_MASK"], [0, 0, 1, "c.TMC5062_START_SIN_MASK", "TMC5062_START_SIN_MASK"], [0, 0, 1, "c.TMC5062_START_SIN_SHIFT", "TMC5062_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5062_START_SIN_SHIFT", "TMC5062_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_LATCH_L_MASK", "TMC5062_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5062_STATUS_LATCH_L_MASK", "TMC5062_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5062_STATUS_LATCH_L_SHIFT", "TMC5062_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_LATCH_L_SHIFT", "TMC5062_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_LATCH_R_MASK", "TMC5062_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5062_STATUS_LATCH_R_MASK", "TMC5062_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5062_STATUS_LATCH_R_SHIFT", "TMC5062_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_LATCH_R_SHIFT", "TMC5062_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_SG_MASK", "TMC5062_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5062_STATUS_SG_MASK", "TMC5062_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5062_STATUS_SG_SHIFT", "TMC5062_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_SG_SHIFT", "TMC5062_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_STOP_L_MASK", "TMC5062_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5062_STATUS_STOP_L_MASK", "TMC5062_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5062_STATUS_STOP_L_SHIFT", "TMC5062_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_STOP_L_SHIFT", "TMC5062_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_STOP_R_MASK", "TMC5062_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5062_STATUS_STOP_R_MASK", "TMC5062_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5062_STATUS_STOP_R_SHIFT", "TMC5062_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5062_STATUS_STOP_R_SHIFT", "TMC5062_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5062_STOP_L_ENABLE_MASK", "TMC5062_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5062_STOP_L_ENABLE_MASK", "TMC5062_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5062_STOP_L_ENABLE_SHIFT", "TMC5062_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5062_STOP_L_ENABLE_SHIFT", "TMC5062_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5062_STOP_R_ENABLE_MASK", "TMC5062_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5062_STOP_R_ENABLE_MASK", "TMC5062_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5062_STOP_R_ENABLE_SHIFT", "TMC5062_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5062_STOP_R_ENABLE_SHIFT", "TMC5062_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5062_STST_MASK", "TMC5062_STST_MASK"], [0, 0, 1, "c.TMC5062_STST_MASK", "TMC5062_STST_MASK"], [0, 0, 1, "c.TMC5062_STST_SHIFT", "TMC5062_STST_SHIFT"], [0, 0, 1, "c.TMC5062_STST_SHIFT", "TMC5062_STST_SHIFT"], [0, 0, 1, "c.TMC5062_SWAP_LR_MASK", "TMC5062_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5062_SWAP_LR_MASK", "TMC5062_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5062_SWAP_LR_SHIFT", "TMC5062_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5062_SWAP_LR_SHIFT", "TMC5062_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5062_SWMODE", "TMC5062_SWMODE"], [0, 0, 1, "c.TMC5062_SYNC_MASK", "TMC5062_SYNC_MASK"], [0, 0, 1, "c.TMC5062_SYNC_MASK", "TMC5062_SYNC_MASK"], [0, 0, 1, "c.TMC5062_SYNC_MASK", "TMC5062_SYNC_MASK"], [0, 0, 1, "c.TMC5062_SYNC_MASK", "TMC5062_SYNC_MASK"], [0, 0, 1, "c.TMC5062_SYNC_MASK", "TMC5062_SYNC_MASK"], [0, 0, 1, "c.TMC5062_SYNC_MASK", "TMC5062_SYNC_MASK"], [0, 0, 1, "c.TMC5062_SYNC_SHIFT", "TMC5062_SYNC_SHIFT"], [0, 0, 1, "c.TMC5062_SYNC_SHIFT", "TMC5062_SYNC_SHIFT"], [0, 0, 1, "c.TMC5062_SYNC_SHIFT", "TMC5062_SYNC_SHIFT"], [0, 0, 1, "c.TMC5062_SYNC_SHIFT", "TMC5062_SYNC_SHIFT"], [0, 0, 1, "c.TMC5062_SYNC_SHIFT", "TMC5062_SYNC_SHIFT"], [0, 0, 1, "c.TMC5062_SYNC_SHIFT", "TMC5062_SYNC_SHIFT"], [0, 0, 1, "c.TMC5062_TBL_MASK", "TMC5062_TBL_MASK"], [0, 0, 1, "c.TMC5062_TBL_MASK", "TMC5062_TBL_MASK"], [0, 0, 1, "c.TMC5062_TBL_MASK", "TMC5062_TBL_MASK"], [0, 0, 1, "c.TMC5062_TBL_MASK", "TMC5062_TBL_MASK"], [0, 0, 1, "c.TMC5062_TBL_MASK", "TMC5062_TBL_MASK"], [0, 0, 1, "c.TMC5062_TBL_MASK", "TMC5062_TBL_MASK"], [0, 0, 1, "c.TMC5062_TBL_SHIFT", "TMC5062_TBL_SHIFT"], [0, 0, 1, "c.TMC5062_TBL_SHIFT", "TMC5062_TBL_SHIFT"], [0, 0, 1, "c.TMC5062_TBL_SHIFT", "TMC5062_TBL_SHIFT"], [0, 0, 1, "c.TMC5062_TBL_SHIFT", "TMC5062_TBL_SHIFT"], [0, 0, 1, "c.TMC5062_TBL_SHIFT", "TMC5062_TBL_SHIFT"], [0, 0, 1, "c.TMC5062_TBL_SHIFT", "TMC5062_TBL_SHIFT"], [0, 0, 1, "c.TMC5062_TEST_MODE_MASK", "TMC5062_TEST_MODE_MASK"], [0, 0, 1, "c.TMC5062_TEST_MODE_SHIFT", "TMC5062_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC5062_TEST_SEL_MASK", "TMC5062_TEST_SEL_MASK"], [0, 0, 1, "c.TMC5062_TEST_SEL_SHIFT", "TMC5062_TEST_SEL_SHIFT"], [0, 0, 1, "c.TMC5062_TFD_3_MASK", "TMC5062_TFD_3_MASK"], [0, 0, 1, "c.TMC5062_TFD_3_MASK", "TMC5062_TFD_3_MASK"], [0, 0, 1, "c.TMC5062_TFD_3_MASK", "TMC5062_TFD_3_MASK"], [0, 0, 1, "c.TMC5062_TFD_3_MASK", "TMC5062_TFD_3_MASK"], [0, 0, 1, "c.TMC5062_TFD_3_SHIFT", "TMC5062_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5062_TFD_3_SHIFT", "TMC5062_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5062_TFD_3_SHIFT", "TMC5062_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5062_TFD_3_SHIFT", "TMC5062_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5062_TFD_ALL_MASK", "TMC5062_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5062_TFD_ALL_MASK", "TMC5062_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5062_TFD_ALL_MASK", "TMC5062_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5062_TFD_ALL_MASK", "TMC5062_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5062_TFD_ALL_SHIFT", "TMC5062_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5062_TFD_ALL_SHIFT", "TMC5062_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5062_TFD_ALL_SHIFT", "TMC5062_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5062_TFD_ALL_SHIFT", "TMC5062_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5062_TOFF_MASK", "TMC5062_TOFF_MASK"], [0, 0, 1, "c.TMC5062_TOFF_MASK", "TMC5062_TOFF_MASK"], [0, 0, 1, "c.TMC5062_TOFF_MASK", "TMC5062_TOFF_MASK"], [0, 0, 1, "c.TMC5062_TOFF_MASK", "TMC5062_TOFF_MASK"], [0, 0, 1, "c.TMC5062_TOFF_MASK", "TMC5062_TOFF_MASK"], [0, 0, 1, "c.TMC5062_TOFF_MASK", "TMC5062_TOFF_MASK"], [0, 0, 1, "c.TMC5062_TOFF_SHIFT", "TMC5062_TOFF_SHIFT"], [0, 0, 1, "c.TMC5062_TOFF_SHIFT", "TMC5062_TOFF_SHIFT"], [0, 0, 1, "c.TMC5062_TOFF_SHIFT", "TMC5062_TOFF_SHIFT"], [0, 0, 1, "c.TMC5062_TOFF_SHIFT", "TMC5062_TOFF_SHIFT"], [0, 0, 1, "c.TMC5062_TOFF_SHIFT", "TMC5062_TOFF_SHIFT"], [0, 0, 1, "c.TMC5062_TOFF_SHIFT", "TMC5062_TOFF_SHIFT"], [0, 0, 1, "c.TMC5062_TZEROWAIT", "TMC5062_TZEROWAIT"], [0, 0, 1, "c.TMC5062_TZEROWAIT_MASK", "TMC5062_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5062_TZEROWAIT_MASK", "TMC5062_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5062_TZEROWAIT_SHIFT", "TMC5062_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5062_TZEROWAIT_SHIFT", "TMC5062_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5062_T_ZEROWAIT_ACTIVE_MASK", "TMC5062_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5062_T_ZEROWAIT_ACTIVE_MASK", "TMC5062_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5062_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5062_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5062_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5062_UV_CP_MASK", "TMC5062_UV_CP_MASK"], [0, 0, 1, "c.TMC5062_UV_CP_SHIFT", "TMC5062_UV_CP_SHIFT"], [0, 0, 1, "c.TMC5062_V1", "TMC5062_V1"], [0, 0, 1, "c.TMC5062_V1__MASK", "TMC5062_V1__MASK"], [0, 0, 1, "c.TMC5062_V1__MASK", "TMC5062_V1__MASK"], [0, 0, 1, "c.TMC5062_V1__SHIFT", "TMC5062_V1__SHIFT"], [0, 0, 1, "c.TMC5062_V1__SHIFT", "TMC5062_V1__SHIFT"], [0, 0, 1, "c.TMC5062_VACTUAL", "TMC5062_VACTUAL"], [0, 0, 1, "c.TMC5062_VACTUAL_MASK", "TMC5062_VACTUAL_MASK"], [0, 0, 1, "c.TMC5062_VACTUAL_MASK", "TMC5062_VACTUAL_MASK"], [0, 0, 1, "c.TMC5062_VACTUAL_SHIFT", "TMC5062_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5062_VACTUAL_SHIFT", "TMC5062_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5062_VCOOLTHRS", "TMC5062_VCOOLTHRS"], [0, 0, 1, "c.TMC5062_VCOOLTHRS_MASK", "TMC5062_VCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5062_VCOOLTHRS_MASK", "TMC5062_VCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5062_VCOOLTHRS_SHIFT", "TMC5062_VCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5062_VCOOLTHRS_SHIFT", "TMC5062_VCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5062_VDCMIN", "TMC5062_VDCMIN"], [0, 0, 1, "c.TMC5062_VELOCITY_REACHED_MASK", "TMC5062_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5062_VELOCITY_REACHED_MASK", "TMC5062_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5062_VELOCITY_REACHED_SHIFT", "TMC5062_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5062_VELOCITY_REACHED_SHIFT", "TMC5062_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5062_VERSION_MASK", "TMC5062_VERSION_MASK"], [0, 0, 1, "c.TMC5062_VERSION_SHIFT", "TMC5062_VERSION_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGH", "TMC5062_VHIGH"], [0, 0, 1, "c.TMC5062_VHIGHCHM_MASK", "TMC5062_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5062_VHIGHCHM_MASK", "TMC5062_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5062_VHIGHCHM_MASK", "TMC5062_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5062_VHIGHCHM_MASK", "TMC5062_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5062_VHIGHCHM_MASK", "TMC5062_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5062_VHIGHCHM_MASK", "TMC5062_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5062_VHIGHCHM_SHIFT", "TMC5062_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHCHM_SHIFT", "TMC5062_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHCHM_SHIFT", "TMC5062_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHCHM_SHIFT", "TMC5062_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHCHM_SHIFT", "TMC5062_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHCHM_SHIFT", "TMC5062_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHFS_MASK", "TMC5062_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5062_VHIGHFS_MASK", "TMC5062_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5062_VHIGHFS_MASK", "TMC5062_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5062_VHIGHFS_MASK", "TMC5062_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5062_VHIGHFS_MASK", "TMC5062_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5062_VHIGHFS_MASK", "TMC5062_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5062_VHIGHFS_SHIFT", "TMC5062_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHFS_SHIFT", "TMC5062_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHFS_SHIFT", "TMC5062_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHFS_SHIFT", "TMC5062_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHFS_SHIFT", "TMC5062_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGHFS_SHIFT", "TMC5062_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGH_MASK", "TMC5062_VHIGH_MASK"], [0, 0, 1, "c.TMC5062_VHIGH_MASK", "TMC5062_VHIGH_MASK"], [0, 0, 1, "c.TMC5062_VHIGH_SHIFT", "TMC5062_VHIGH_SHIFT"], [0, 0, 1, "c.TMC5062_VHIGH_SHIFT", "TMC5062_VHIGH_SHIFT"], [0, 0, 1, "c.TMC5062_VMAX", "TMC5062_VMAX"], [0, 0, 1, "c.TMC5062_VMAX_MASK", "TMC5062_VMAX_MASK"], [0, 0, 1, "c.TMC5062_VMAX_MASK", "TMC5062_VMAX_MASK"], [0, 0, 1, "c.TMC5062_VMAX_SHIFT", "TMC5062_VMAX_SHIFT"], [0, 0, 1, "c.TMC5062_VMAX_SHIFT", "TMC5062_VMAX_SHIFT"], [0, 0, 1, "c.TMC5062_VSENSE_MASK", "TMC5062_VSENSE_MASK"], [0, 0, 1, "c.TMC5062_VSENSE_MASK", "TMC5062_VSENSE_MASK"], [0, 0, 1, "c.TMC5062_VSENSE_MASK", "TMC5062_VSENSE_MASK"], [0, 0, 1, "c.TMC5062_VSENSE_MASK", "TMC5062_VSENSE_MASK"], [0, 0, 1, "c.TMC5062_VSENSE_MASK", "TMC5062_VSENSE_MASK"], [0, 0, 1, "c.TMC5062_VSENSE_MASK", "TMC5062_VSENSE_MASK"], [0, 0, 1, "c.TMC5062_VSENSE_SHIFT", "TMC5062_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5062_VSENSE_SHIFT", "TMC5062_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5062_VSENSE_SHIFT", "TMC5062_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5062_VSENSE_SHIFT", "TMC5062_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5062_VSENSE_SHIFT", "TMC5062_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5062_VSENSE_SHIFT", "TMC5062_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5062_VSTART", "TMC5062_VSTART"], [0, 0, 1, "c.TMC5062_VSTART_MASK", "TMC5062_VSTART_MASK"], [0, 0, 1, "c.TMC5062_VSTART_MASK", "TMC5062_VSTART_MASK"], [0, 0, 1, "c.TMC5062_VSTART_SHIFT", "TMC5062_VSTART_SHIFT"], [0, 0, 1, "c.TMC5062_VSTART_SHIFT", "TMC5062_VSTART_SHIFT"], [0, 0, 1, "c.TMC5062_VSTOP", "TMC5062_VSTOP"], [0, 0, 1, "c.TMC5062_VSTOP_MASK", "TMC5062_VSTOP_MASK"], [0, 0, 1, "c.TMC5062_VSTOP_MASK", "TMC5062_VSTOP_MASK"], [0, 0, 1, "c.TMC5062_VSTOP_SHIFT", "TMC5062_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5062_VSTOP_SHIFT", "TMC5062_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5062_VZERO_MASK", "TMC5062_VZERO_MASK"], [0, 0, 1, "c.TMC5062_VZERO_MASK", "TMC5062_VZERO_MASK"], [0, 0, 1, "c.TMC5062_VZERO_SHIFT", "TMC5062_VZERO_SHIFT"], [0, 0, 1, "c.TMC5062_VZERO_SHIFT", "TMC5062_VZERO_SHIFT"], [0, 0, 1, "c.TMC5062_W0_MASK", "TMC5062_W0_MASK"], [0, 0, 1, "c.TMC5062_W0_MASK", "TMC5062_W0_MASK"], [0, 0, 1, "c.TMC5062_W0_SHIFT", "TMC5062_W0_SHIFT"], [0, 0, 1, "c.TMC5062_W0_SHIFT", "TMC5062_W0_SHIFT"], [0, 0, 1, "c.TMC5062_W1_MASK", "TMC5062_W1_MASK"], [0, 0, 1, "c.TMC5062_W1_MASK", "TMC5062_W1_MASK"], [0, 0, 1, "c.TMC5062_W1_SHIFT", "TMC5062_W1_SHIFT"], [0, 0, 1, "c.TMC5062_W1_SHIFT", "TMC5062_W1_SHIFT"], [0, 0, 1, "c.TMC5062_W2_MASK", "TMC5062_W2_MASK"], [0, 0, 1, "c.TMC5062_W2_MASK", "TMC5062_W2_MASK"], [0, 0, 1, "c.TMC5062_W2_SHIFT", "TMC5062_W2_SHIFT"], [0, 0, 1, "c.TMC5062_W2_SHIFT", "TMC5062_W2_SHIFT"], [0, 0, 1, "c.TMC5062_W3_MASK", "TMC5062_W3_MASK"], [0, 0, 1, "c.TMC5062_W3_MASK", "TMC5062_W3_MASK"], [0, 0, 1, "c.TMC5062_W3_SHIFT", "TMC5062_W3_SHIFT"], [0, 0, 1, "c.TMC5062_W3_SHIFT", "TMC5062_W3_SHIFT"], [0, 0, 1, "c.TMC5062_WRITE_BIT", "TMC5062_WRITE_BIT"], [0, 0, 1, "c.TMC5062_X1_MASK", "TMC5062_X1_MASK"], [0, 0, 1, "c.TMC5062_X1_MASK", "TMC5062_X1_MASK"], [0, 0, 1, "c.TMC5062_X1_SHIFT", "TMC5062_X1_SHIFT"], [0, 0, 1, "c.TMC5062_X1_SHIFT", "TMC5062_X1_SHIFT"], [0, 0, 1, "c.TMC5062_X2_MASK", "TMC5062_X2_MASK"], [0, 0, 1, "c.TMC5062_X2_MASK", "TMC5062_X2_MASK"], [0, 0, 1, "c.TMC5062_X2_SHIFT", "TMC5062_X2_SHIFT"], [0, 0, 1, "c.TMC5062_X2_SHIFT", "TMC5062_X2_SHIFT"], [0, 0, 1, "c.TMC5062_X3_MASK", "TMC5062_X3_MASK"], [0, 0, 1, "c.TMC5062_X3_MASK", "TMC5062_X3_MASK"], [0, 0, 1, "c.TMC5062_X3_SHIFT", "TMC5062_X3_SHIFT"], [0, 0, 1, "c.TMC5062_X3_SHIFT", "TMC5062_X3_SHIFT"], [0, 0, 1, "c.TMC5062_XACTUAL", "TMC5062_XACTUAL"], [0, 0, 1, "c.TMC5062_XACTUAL_MASK", "TMC5062_XACTUAL_MASK"], [0, 0, 1, "c.TMC5062_XACTUAL_MASK", "TMC5062_XACTUAL_MASK"], [0, 0, 1, "c.TMC5062_XACTUAL_SHIFT", "TMC5062_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5062_XACTUAL_SHIFT", "TMC5062_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5062_XENC", "TMC5062_XENC"], [0, 0, 1, "c.TMC5062_XLATCH", "TMC5062_XLATCH"], [0, 0, 1, "c.TMC5062_XLATCH_MASK", "TMC5062_XLATCH_MASK"], [0, 0, 1, "c.TMC5062_XLATCH_MASK", "TMC5062_XLATCH_MASK"], [0, 0, 1, "c.TMC5062_XLATCH_SHIFT", "TMC5062_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5062_XLATCH_SHIFT", "TMC5062_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5062_XTARGET", "TMC5062_XTARGET"], [0, 0, 1, "c.TMC5062_XTARGET_MASK", "TMC5062_XTARGET_MASK"], [0, 0, 1, "c.TMC5062_XTARGET_MASK", "TMC5062_XTARGET_MASK"], [0, 0, 1, "c.TMC5062_XTARGET_SHIFT", "TMC5062_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5062_XTARGET_SHIFT", "TMC5062_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5062_X_COMPARE", "TMC5062_X_COMPARE"], [0, 0, 1, "c.TMC5062_X_COMPARE_MASK", "TMC5062_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5062_X_COMPARE_SHIFT", "TMC5062_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5062_X_ENC_MASK", "TMC5062_X_ENC_MASK"], [0, 0, 1, "c.TMC5062_X_ENC_MASK", "TMC5062_X_ENC_MASK"], [0, 0, 1, "c.TMC5062_X_ENC_SHIFT", "TMC5062_X_ENC_SHIFT"], [0, 0, 1, "c.TMC5062_X_ENC_SHIFT", "TMC5062_X_ENC_SHIFT"], [0, 0, 1, "c.TMC5072_A1", "TMC5072_A1"], [0, 0, 1, "c.TMC5072_A1_MASK", "TMC5072_A1_MASK"], [0, 0, 1, "c.TMC5072_A1_MASK", "TMC5072_A1_MASK"], [0, 0, 1, "c.TMC5072_A1_SHIFT", "TMC5072_A1_SHIFT"], [0, 0, 1, "c.TMC5072_A1_SHIFT", "TMC5072_A1_SHIFT"], [0, 0, 1, "c.TMC5072_ADDRESS_MASK", "TMC5072_ADDRESS_MASK"], [0, 0, 1, "c.TMC5072_AMAX", "TMC5072_AMAX"], [0, 0, 1, "c.TMC5072_AMAX_MASK", "TMC5072_AMAX_MASK"], [0, 0, 1, "c.TMC5072_AMAX_MASK", "TMC5072_AMAX_MASK"], [0, 0, 1, "c.TMC5072_AMAX_SHIFT", "TMC5072_AMAX_SHIFT"], [0, 0, 1, "c.TMC5072_AMAX_SHIFT", "TMC5072_AMAX_SHIFT"], [0, 0, 1, "c.TMC5072_CHM_MASK", "TMC5072_CHM_MASK"], [0, 0, 1, "c.TMC5072_CHM_MASK", "TMC5072_CHM_MASK"], [0, 0, 1, "c.TMC5072_CHM_MASK", "TMC5072_CHM_MASK"], [0, 0, 1, "c.TMC5072_CHM_MASK", "TMC5072_CHM_MASK"], [0, 0, 1, "c.TMC5072_CHM_MASK", "TMC5072_CHM_MASK"], [0, 0, 1, "c.TMC5072_CHM_MASK", "TMC5072_CHM_MASK"], [0, 0, 1, "c.TMC5072_CHM_SHIFT", "TMC5072_CHM_SHIFT"], [0, 0, 1, "c.TMC5072_CHM_SHIFT", "TMC5072_CHM_SHIFT"], [0, 0, 1, "c.TMC5072_CHM_SHIFT", "TMC5072_CHM_SHIFT"], [0, 0, 1, "c.TMC5072_CHM_SHIFT", "TMC5072_CHM_SHIFT"], [0, 0, 1, "c.TMC5072_CHM_SHIFT", "TMC5072_CHM_SHIFT"], [0, 0, 1, "c.TMC5072_CHM_SHIFT", "TMC5072_CHM_SHIFT"], [0, 0, 1, "c.TMC5072_CHOPCONF", "TMC5072_CHOPCONF"], [0, 0, 1, "c.TMC5072_CLR_CONT_MASK", "TMC5072_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5072_CLR_CONT_MASK", "TMC5072_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5072_CLR_CONT_SHIFT", "TMC5072_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5072_CLR_CONT_SHIFT", "TMC5072_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5072_CLR_ENC_X_MASK", "TMC5072_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5072_CLR_ENC_X_MASK", "TMC5072_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5072_CLR_ENC_X_SHIFT", "TMC5072_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5072_CLR_ENC_X_SHIFT", "TMC5072_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5072_CLR_ONCE_MASK", "TMC5072_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5072_CLR_ONCE_MASK", "TMC5072_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5072_CLR_ONCE_SHIFT", "TMC5072_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5072_CLR_ONCE_SHIFT", "TMC5072_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5072_COOLCONF", "TMC5072_COOLCONF"], [0, 0, 1, "c.TMC5072_CS_ACTUAL_MASK", "TMC5072_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5072_CS_ACTUAL_MASK", "TMC5072_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5072_CS_ACTUAL_SHIFT", "TMC5072_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5072_CS_ACTUAL_SHIFT", "TMC5072_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5072_CUR_A_MASK", "TMC5072_CUR_A_MASK"], [0, 0, 1, "c.TMC5072_CUR_A_MASK", "TMC5072_CUR_A_MASK"], [0, 0, 1, "c.TMC5072_CUR_A_SHIFT", "TMC5072_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5072_CUR_A_SHIFT", "TMC5072_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5072_CUR_B_MASK", "TMC5072_CUR_B_MASK"], [0, 0, 1, "c.TMC5072_CUR_B_MASK", "TMC5072_CUR_B_MASK"], [0, 0, 1, "c.TMC5072_CUR_B_SHIFT", "TMC5072_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5072_CUR_B_SHIFT", "TMC5072_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5072_D1", "TMC5072_D1"], [0, 0, 1, "c.TMC5072_D1_MASK", "TMC5072_D1_MASK"], [0, 0, 1, "c.TMC5072_D1_MASK", "TMC5072_D1_MASK"], [0, 0, 1, "c.TMC5072_D1_SHIFT", "TMC5072_D1_SHIFT"], [0, 0, 1, "c.TMC5072_D1_SHIFT", "TMC5072_D1_SHIFT"], [0, 0, 1, "c.TMC5072_DCCTRL", "TMC5072_DCCTRL"], [0, 0, 1, "c.TMC5072_DC_SG_MASK", "TMC5072_DC_SG_MASK"], [0, 0, 1, "c.TMC5072_DC_SG_MASK", "TMC5072_DC_SG_MASK"], [0, 0, 1, "c.TMC5072_DC_SG_SHIFT", "TMC5072_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5072_DC_SG_SHIFT", "TMC5072_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5072_DC_SYNC_MASK", "TMC5072_DC_SYNC_MASK"], [0, 0, 1, "c.TMC5072_DC_SYNC_SHIFT", "TMC5072_DC_SYNC_SHIFT"], [0, 0, 1, "c.TMC5072_DC_TIME_MASK", "TMC5072_DC_TIME_MASK"], [0, 0, 1, "c.TMC5072_DC_TIME_MASK", "TMC5072_DC_TIME_MASK"], [0, 0, 1, "c.TMC5072_DC_TIME_SHIFT", "TMC5072_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5072_DC_TIME_SHIFT", "TMC5072_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5072_DEDGE_MASK", "TMC5072_DEDGE_MASK"], [0, 0, 1, "c.TMC5072_DEDGE_MASK", "TMC5072_DEDGE_MASK"], [0, 0, 1, "c.TMC5072_DEDGE_MASK", "TMC5072_DEDGE_MASK"], [0, 0, 1, "c.TMC5072_DEDGE_MASK", "TMC5072_DEDGE_MASK"], [0, 0, 1, "c.TMC5072_DEDGE_MASK", "TMC5072_DEDGE_MASK"], [0, 0, 1, "c.TMC5072_DEDGE_MASK", "TMC5072_DEDGE_MASK"], [0, 0, 1, "c.TMC5072_DEDGE_SHIFT", "TMC5072_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5072_DEDGE_SHIFT", "TMC5072_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5072_DEDGE_SHIFT", "TMC5072_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5072_DEDGE_SHIFT", "TMC5072_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5072_DEDGE_SHIFT", "TMC5072_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5072_DEDGE_SHIFT", "TMC5072_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5072_DISFDCC_MASK", "TMC5072_DISFDCC_MASK"], [0, 0, 1, "c.TMC5072_DISFDCC_MASK", "TMC5072_DISFDCC_MASK"], [0, 0, 1, "c.TMC5072_DISFDCC_MASK", "TMC5072_DISFDCC_MASK"], [0, 0, 1, "c.TMC5072_DISFDCC_MASK", "TMC5072_DISFDCC_MASK"], [0, 0, 1, "c.TMC5072_DISFDCC_SHIFT", "TMC5072_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5072_DISFDCC_SHIFT", "TMC5072_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5072_DISFDCC_SHIFT", "TMC5072_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5072_DISFDCC_SHIFT", "TMC5072_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5072_DISS2G_MASK", "TMC5072_DISS2G_MASK"], [0, 0, 1, "c.TMC5072_DISS2G_MASK", "TMC5072_DISS2G_MASK"], [0, 0, 1, "c.TMC5072_DISS2G_MASK", "TMC5072_DISS2G_MASK"], [0, 0, 1, "c.TMC5072_DISS2G_MASK", "TMC5072_DISS2G_MASK"], [0, 0, 1, "c.TMC5072_DISS2G_MASK", "TMC5072_DISS2G_MASK"], [0, 0, 1, "c.TMC5072_DISS2G_MASK", "TMC5072_DISS2G_MASK"], [0, 0, 1, "c.TMC5072_DISS2G_SHIFT", "TMC5072_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5072_DISS2G_SHIFT", "TMC5072_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5072_DISS2G_SHIFT", "TMC5072_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5072_DISS2G_SHIFT", "TMC5072_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5072_DISS2G_SHIFT", "TMC5072_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5072_DISS2G_SHIFT", "TMC5072_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5072_DMAX", "TMC5072_DMAX"], [0, 0, 1, "c.TMC5072_DMAX_MASK", "TMC5072_DMAX_MASK"], [0, 0, 1, "c.TMC5072_DMAX_MASK", "TMC5072_DMAX_MASK"], [0, 0, 1, "c.TMC5072_DMAX_SHIFT", "TMC5072_DMAX_SHIFT"], [0, 0, 1, "c.TMC5072_DMAX_SHIFT", "TMC5072_DMAX_SHIFT"], [0, 0, 1, "c.TMC5072_DRVSTATUS", "TMC5072_DRVSTATUS"], [0, 0, 1, "c.TMC5072_DRV_ENN_MASK", "TMC5072_DRV_ENN_MASK"], [0, 0, 1, "c.TMC5072_DRV_ENN_SHIFT", "TMC5072_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC5072_DRV_ERR1_MASK", "TMC5072_DRV_ERR1_MASK"], [0, 0, 1, "c.TMC5072_DRV_ERR1_SHIFT", "TMC5072_DRV_ERR1_SHIFT"], [0, 0, 1, "c.TMC5072_ENC1_REFSEL_MASK", "TMC5072_ENC1_REFSEL_MASK"], [0, 0, 1, "c.TMC5072_ENC1_REFSEL_SHIFT", "TMC5072_ENC1_REFSEL_SHIFT"], [0, 0, 1, "c.TMC5072_ENC2_ENABLE_MASK", "TMC5072_ENC2_ENABLE_MASK"], [0, 0, 1, "c.TMC5072_ENC2_ENABLE_SHIFT", "TMC5072_ENC2_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5072_ENC2_REFSEL_MASK", "TMC5072_ENC2_REFSEL_MASK"], [0, 0, 1, "c.TMC5072_ENC2_REFSEL_SHIFT", "TMC5072_ENC2_REFSEL_SHIFT"], [0, 0, 1, "c.TMC5072_ENCMODE", "TMC5072_ENCMODE"], [0, 0, 1, "c.TMC5072_ENC_CONST", "TMC5072_ENC_CONST"], [0, 0, 1, "c.TMC5072_ENC_LATCH", "TMC5072_ENC_LATCH"], [0, 0, 1, "c.TMC5072_ENC_LATCH_MASK", "TMC5072_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5072_ENC_LATCH_MASK", "TMC5072_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5072_ENC_LATCH_SHIFT", "TMC5072_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5072_ENC_LATCH_SHIFT", "TMC5072_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5072_ENC_SEL_DECIMAL_MASK", "TMC5072_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5072_ENC_SEL_DECIMAL_MASK", "TMC5072_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5072_ENC_SEL_DECIMAL_SHIFT", "TMC5072_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5072_ENC_SEL_DECIMAL_SHIFT", "TMC5072_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5072_ENC_STATUS", "TMC5072_ENC_STATUS"], [0, 0, 1, "c.TMC5072_ENC_STATUS_MASK", "TMC5072_ENC_STATUS_MASK"], [0, 0, 1, "c.TMC5072_ENC_STATUS_MASK", "TMC5072_ENC_STATUS_MASK"], [0, 0, 1, "c.TMC5072_ENC_STATUS_SHIFT", "TMC5072_ENC_STATUS_SHIFT"], [0, 0, 1, "c.TMC5072_ENC_STATUS_SHIFT", "TMC5072_ENC_STATUS_SHIFT"], [0, 0, 1, "c.TMC5072_EN_LATCH_ENCODER_MASK", "TMC5072_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5072_EN_LATCH_ENCODER_MASK", "TMC5072_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5072_EN_LATCH_ENCODER_SHIFT", "TMC5072_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5072_EN_LATCH_ENCODER_SHIFT", "TMC5072_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5072_EN_SOFTSTOP_MASK", "TMC5072_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5072_EN_SOFTSTOP_MASK", "TMC5072_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5072_EN_SOFTSTOP_SHIFT", "TMC5072_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5072_EN_SOFTSTOP_SHIFT", "TMC5072_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5072_EVENT_POS_REACHED_MASK", "TMC5072_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5072_EVENT_POS_REACHED_MASK", "TMC5072_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5072_EVENT_POS_REACHED_SHIFT", "TMC5072_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5072_EVENT_POS_REACHED_SHIFT", "TMC5072_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5072_EVENT_STOP_L_MASK", "TMC5072_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5072_EVENT_STOP_L_MASK", "TMC5072_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5072_EVENT_STOP_L_SHIFT", "TMC5072_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5072_EVENT_STOP_L_SHIFT", "TMC5072_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5072_EVENT_STOP_R_MASK", "TMC5072_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5072_EVENT_STOP_R_MASK", "TMC5072_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5072_EVENT_STOP_R_SHIFT", "TMC5072_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5072_EVENT_STOP_R_SHIFT", "TMC5072_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5072_EVENT_STOP_SG_MASK", "TMC5072_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5072_EVENT_STOP_SG_MASK", "TMC5072_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5072_EVENT_STOP_SG_SHIFT", "TMC5072_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5072_EVENT_STOP_SG_SHIFT", "TMC5072_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5072_FIELD_READ", "TMC5072_FIELD_READ"], [0, 0, 1, "c.TMC5072_FIELD_WRITE", "TMC5072_FIELD_WRITE"], [0, 0, 1, "c.TMC5072_FRACTIONAL_MASK", "TMC5072_FRACTIONAL_MASK"], [0, 0, 1, "c.TMC5072_FRACTIONAL_MASK", "TMC5072_FRACTIONAL_MASK"], [0, 0, 1, "c.TMC5072_FRACTIONAL_SHIFT", "TMC5072_FRACTIONAL_SHIFT"], [0, 0, 1, "c.TMC5072_FRACTIONAL_SHIFT", "TMC5072_FRACTIONAL_SHIFT"], [0, 0, 1, "c.TMC5072_FREEWHEEL_MASK", "TMC5072_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5072_FREEWHEEL_MASK", "TMC5072_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5072_FREEWHEEL_MASK", "TMC5072_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5072_FREEWHEEL_MASK", "TMC5072_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5072_FREEWHEEL_SHIFT", "TMC5072_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5072_FREEWHEEL_SHIFT", "TMC5072_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5072_FREEWHEEL_SHIFT", "TMC5072_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5072_FREEWHEEL_SHIFT", "TMC5072_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5072_FSACTIVE_MASK", "TMC5072_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5072_FSACTIVE_MASK", "TMC5072_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5072_FSACTIVE_SHIFT", "TMC5072_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_FSACTIVE_SHIFT", "TMC5072_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_GCONF", "TMC5072_GCONF"], [0, 0, 1, "c.TMC5072_GSTAT", "TMC5072_GSTAT"], [0, 0, 1, "c.TMC5072_HEND_MASK", "TMC5072_HEND_MASK"], [0, 0, 1, "c.TMC5072_HEND_MASK", "TMC5072_HEND_MASK"], [0, 0, 1, "c.TMC5072_HEND_SHIFT", "TMC5072_HEND_SHIFT"], [0, 0, 1, "c.TMC5072_HEND_SHIFT", "TMC5072_HEND_SHIFT"], [0, 0, 1, "c.TMC5072_HSTRT_MASK", "TMC5072_HSTRT_MASK"], [0, 0, 1, "c.TMC5072_HSTRT_MASK", "TMC5072_HSTRT_MASK"], [0, 0, 1, "c.TMC5072_HSTRT_SHIFT", "TMC5072_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5072_HSTRT_SHIFT", "TMC5072_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5072_IFCNT", "TMC5072_IFCNT"], [0, 0, 1, "c.TMC5072_IFCNT_MASK", "TMC5072_IFCNT_MASK"], [0, 0, 1, "c.TMC5072_IFCNT_SHIFT", "TMC5072_IFCNT_SHIFT"], [0, 0, 1, "c.TMC5072_IGNORE_AB_MASK", "TMC5072_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5072_IGNORE_AB_MASK", "TMC5072_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5072_IGNORE_AB_SHIFT", "TMC5072_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5072_IGNORE_AB_SHIFT", "TMC5072_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5072_IHOLDDELAY_MASK", "TMC5072_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5072_IHOLDDELAY_MASK", "TMC5072_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5072_IHOLDDELAY_SHIFT", "TMC5072_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5072_IHOLDDELAY_SHIFT", "TMC5072_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5072_IHOLD_IRUN", "TMC5072_IHOLD_IRUN"], [0, 0, 1, "c.TMC5072_IHOLD_MASK", "TMC5072_IHOLD_MASK"], [0, 0, 1, "c.TMC5072_IHOLD_MASK", "TMC5072_IHOLD_MASK"], [0, 0, 1, "c.TMC5072_IHOLD_SHIFT", "TMC5072_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5072_IHOLD_SHIFT", "TMC5072_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5072_INPUT", "TMC5072_INPUT"], [0, 0, 1, "c.TMC5072_INTEGER_MASK", "TMC5072_INTEGER_MASK"], [0, 0, 1, "c.TMC5072_INTEGER_MASK", "TMC5072_INTEGER_MASK"], [0, 0, 1, "c.TMC5072_INTEGER_SHIFT", "TMC5072_INTEGER_SHIFT"], [0, 0, 1, "c.TMC5072_INTEGER_SHIFT", "TMC5072_INTEGER_SHIFT"], [0, 0, 1, "c.TMC5072_INTPOL_MASK", "TMC5072_INTPOL_MASK"], [0, 0, 1, "c.TMC5072_INTPOL_MASK", "TMC5072_INTPOL_MASK"], [0, 0, 1, "c.TMC5072_INTPOL_MASK", "TMC5072_INTPOL_MASK"], [0, 0, 1, "c.TMC5072_INTPOL_MASK", "TMC5072_INTPOL_MASK"], [0, 0, 1, "c.TMC5072_INTPOL_MASK", "TMC5072_INTPOL_MASK"], [0, 0, 1, "c.TMC5072_INTPOL_MASK", "TMC5072_INTPOL_MASK"], [0, 0, 1, "c.TMC5072_INTPOL_SHIFT", "TMC5072_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5072_INTPOL_SHIFT", "TMC5072_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5072_INTPOL_SHIFT", "TMC5072_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5072_INTPOL_SHIFT", "TMC5072_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5072_INTPOL_SHIFT", "TMC5072_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5072_INTPOL_SHIFT", "TMC5072_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5072_IO0_IN_MASK", "TMC5072_IO0_IN_MASK"], [0, 0, 1, "c.TMC5072_IO0_IN_SHIFT", "TMC5072_IO0_IN_SHIFT"], [0, 0, 1, "c.TMC5072_IO0_OUT_MASK", "TMC5072_IO0_OUT_MASK"], [0, 0, 1, "c.TMC5072_IO0_OUT_SHIFT", "TMC5072_IO0_OUT_SHIFT"], [0, 0, 1, "c.TMC5072_IO1_IN_MASK", "TMC5072_IO1_IN_MASK"], [0, 0, 1, "c.TMC5072_IO1_IN_SHIFT", "TMC5072_IO1_IN_SHIFT"], [0, 0, 1, "c.TMC5072_IO1_OUT_MASK", "TMC5072_IO1_OUT_MASK"], [0, 0, 1, "c.TMC5072_IO1_OUT_SHIFT", "TMC5072_IO1_OUT_SHIFT"], [0, 0, 1, "c.TMC5072_IO2_IN_MASK", "TMC5072_IO2_IN_MASK"], [0, 0, 1, "c.TMC5072_IO2_IN_SHIFT", "TMC5072_IO2_IN_SHIFT"], [0, 0, 1, "c.TMC5072_IO2_OUT_MASK", "TMC5072_IO2_OUT_MASK"], [0, 0, 1, "c.TMC5072_IO2_OUT_SHIFT", "TMC5072_IO2_OUT_SHIFT"], [0, 0, 1, "c.TMC5072_IO3_IN_MASK", "TMC5072_IO3_IN_MASK"], [0, 0, 1, "c.TMC5072_IO3_IN_SHIFT", "TMC5072_IO3_IN_SHIFT"], [0, 0, 1, "c.TMC5072_IODDR0_MASK", "TMC5072_IODDR0_MASK"], [0, 0, 1, "c.TMC5072_IODDR0_SHIFT", "TMC5072_IODDR0_SHIFT"], [0, 0, 1, "c.TMC5072_IODDR1_MASK", "TMC5072_IODDR1_MASK"], [0, 0, 1, "c.TMC5072_IODDR1_SHIFT", "TMC5072_IODDR1_SHIFT"], [0, 0, 1, "c.TMC5072_IODDR2_MASK", "TMC5072_IODDR2_MASK"], [0, 0, 1, "c.TMC5072_IODDR2_SHIFT", "TMC5072_IODDR2_SHIFT"], [0, 0, 1, "c.TMC5072_ION_IN_MASK", "TMC5072_ION_IN_MASK"], [0, 0, 1, "c.TMC5072_ION_IN_SHIFT", "TMC5072_ION_IN_SHIFT"], [0, 0, 1, "c.TMC5072_IOP_IN_MASK", "TMC5072_IOP_IN_MASK"], [0, 0, 1, "c.TMC5072_IOP_IN_SHIFT", "TMC5072_IOP_IN_SHIFT"], [0, 0, 1, "c.TMC5072_IRUN_MASK", "TMC5072_IRUN_MASK"], [0, 0, 1, "c.TMC5072_IRUN_MASK", "TMC5072_IRUN_MASK"], [0, 0, 1, "c.TMC5072_IRUN_SHIFT", "TMC5072_IRUN_SHIFT"], [0, 0, 1, "c.TMC5072_IRUN_SHIFT", "TMC5072_IRUN_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_L_ACTIVE_MASK", "TMC5072_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5072_LATCH_L_ACTIVE_MASK", "TMC5072_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5072_LATCH_L_ACTIVE_SHIFT", "TMC5072_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_L_ACTIVE_SHIFT", "TMC5072_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_L_INACTIVE_MASK", "TMC5072_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5072_LATCH_L_INACTIVE_MASK", "TMC5072_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5072_LATCH_L_INACTIVE_SHIFT", "TMC5072_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_L_INACTIVE_SHIFT", "TMC5072_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_NOW__MASK", "TMC5072_LATCH_NOW__MASK"], [0, 0, 1, "c.TMC5072_LATCH_NOW__MASK", "TMC5072_LATCH_NOW__MASK"], [0, 0, 1, "c.TMC5072_LATCH_NOW__SHIFT", "TMC5072_LATCH_NOW__SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_NOW__SHIFT", "TMC5072_LATCH_NOW__SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_R_ACTIVE_MASK", "TMC5072_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5072_LATCH_R_ACTIVE_MASK", "TMC5072_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5072_LATCH_R_ACTIVE_SHIFT", "TMC5072_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_R_ACTIVE_SHIFT", "TMC5072_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_R_INACTIVE_MASK", "TMC5072_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5072_LATCH_R_INACTIVE_MASK", "TMC5072_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5072_LATCH_R_INACTIVE_SHIFT", "TMC5072_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_R_INACTIVE_SHIFT", "TMC5072_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_X_ACT_MASK", "TMC5072_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5072_LATCH_X_ACT_MASK", "TMC5072_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5072_LATCH_X_ACT_SHIFT", "TMC5072_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5072_LATCH_X_ACT_SHIFT", "TMC5072_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5072_LOCK_GCONF_MASK", "TMC5072_LOCK_GCONF_MASK"], [0, 0, 1, "c.TMC5072_LOCK_GCONF_SHIFT", "TMC5072_LOCK_GCONF_SHIFT"], [0, 0, 1, "c.TMC5072_MAX_ACCELERATION", "TMC5072_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5072_MAX_VELOCITY", "TMC5072_MAX_VELOCITY"], [0, 0, 1, "c.TMC5072_MODE_HOLD", "TMC5072_MODE_HOLD"], [0, 0, 1, "c.TMC5072_MODE_POSITION", "TMC5072_MODE_POSITION"], [0, 0, 1, "c.TMC5072_MODE_VELNEG", "TMC5072_MODE_VELNEG"], [0, 0, 1, "c.TMC5072_MODE_VELPOS", "TMC5072_MODE_VELPOS"], [0, 0, 1, "c.TMC5072_MOTORS", "TMC5072_MOTORS"], [0, 0, 1, "c.TMC5072_MRES_MASK", "TMC5072_MRES_MASK"], [0, 0, 1, "c.TMC5072_MRES_MASK", "TMC5072_MRES_MASK"], [0, 0, 1, "c.TMC5072_MRES_MASK", "TMC5072_MRES_MASK"], [0, 0, 1, "c.TMC5072_MRES_MASK", "TMC5072_MRES_MASK"], [0, 0, 1, "c.TMC5072_MRES_MASK", "TMC5072_MRES_MASK"], [0, 0, 1, "c.TMC5072_MRES_MASK", "TMC5072_MRES_MASK"], [0, 0, 1, "c.TMC5072_MRES_SHIFT", "TMC5072_MRES_SHIFT"], [0, 0, 1, "c.TMC5072_MRES_SHIFT", "TMC5072_MRES_SHIFT"], [0, 0, 1, "c.TMC5072_MRES_SHIFT", "TMC5072_MRES_SHIFT"], [0, 0, 1, "c.TMC5072_MRES_SHIFT", "TMC5072_MRES_SHIFT"], [0, 0, 1, "c.TMC5072_MRES_SHIFT", "TMC5072_MRES_SHIFT"], [0, 0, 1, "c.TMC5072_MRES_SHIFT", "TMC5072_MRES_SHIFT"], [0, 0, 1, "c.TMC5072_MSCNT", "TMC5072_MSCNT"], [0, 0, 1, "c.TMC5072_MSCNT_MASK", "TMC5072_MSCNT_MASK"], [0, 0, 1, "c.TMC5072_MSCNT_MASK", "TMC5072_MSCNT_MASK"], [0, 0, 1, "c.TMC5072_MSCNT_SHIFT", "TMC5072_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5072_MSCNT_SHIFT", "TMC5072_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5072_MSCURACT", "TMC5072_MSCURACT"], [0, 0, 1, "c.TMC5072_MSLUT0", "TMC5072_MSLUT0"], [0, 0, 1, "c.TMC5072_MSLUT1", "TMC5072_MSLUT1"], [0, 0, 1, "c.TMC5072_MSLUT2", "TMC5072_MSLUT2"], [0, 0, 1, "c.TMC5072_MSLUT3", "TMC5072_MSLUT3"], [0, 0, 1, "c.TMC5072_MSLUT4", "TMC5072_MSLUT4"], [0, 0, 1, "c.TMC5072_MSLUT5", "TMC5072_MSLUT5"], [0, 0, 1, "c.TMC5072_MSLUT6", "TMC5072_MSLUT6"], [0, 0, 1, "c.TMC5072_MSLUT7", "TMC5072_MSLUT7"], [0, 0, 1, "c.TMC5072_MSLUTSEL", "TMC5072_MSLUTSEL"], [0, 0, 1, "c.TMC5072_MSLUTSTART", "TMC5072_MSLUTSTART"], [0, 0, 1, "c.TMC5072_NEXTADDR_IN_MASK", "TMC5072_NEXTADDR_IN_MASK"], [0, 0, 1, "c.TMC5072_NEXTADDR_IN_SHIFT", "TMC5072_NEXTADDR_IN_SHIFT"], [0, 0, 1, "c.TMC5072_OFFSET_MASK", "TMC5072_OFFSET_MASK"], [0, 0, 1, "c.TMC5072_OFFSET_MASK", "TMC5072_OFFSET_MASK"], [0, 0, 1, "c.TMC5072_OFFSET_MASK", "TMC5072_OFFSET_MASK"], [0, 0, 1, "c.TMC5072_OFFSET_MASK", "TMC5072_OFFSET_MASK"], [0, 0, 1, "c.TMC5072_OFFSET_SHIFT", "TMC5072_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5072_OFFSET_SHIFT", "TMC5072_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5072_OFFSET_SHIFT", "TMC5072_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5072_OFFSET_SHIFT", "TMC5072_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5072_OFS0_MASK", "TMC5072_OFS0_MASK"], [0, 0, 1, "c.TMC5072_OFS0_SHIFT", "TMC5072_OFS0_SHIFT"], [0, 0, 1, "c.TMC5072_OFS100_MASK", "TMC5072_OFS100_MASK"], [0, 0, 1, "c.TMC5072_OFS100_SHIFT", "TMC5072_OFS100_SHIFT"], [0, 0, 1, "c.TMC5072_OFS101_MASK", "TMC5072_OFS101_MASK"], [0, 0, 1, "c.TMC5072_OFS101_SHIFT", "TMC5072_OFS101_SHIFT"], [0, 0, 1, "c.TMC5072_OFS102_MASK", "TMC5072_OFS102_MASK"], [0, 0, 1, "c.TMC5072_OFS102_SHIFT", "TMC5072_OFS102_SHIFT"], [0, 0, 1, "c.TMC5072_OFS103_MASK", "TMC5072_OFS103_MASK"], [0, 0, 1, "c.TMC5072_OFS103_SHIFT", "TMC5072_OFS103_SHIFT"], [0, 0, 1, "c.TMC5072_OFS104_MASK", "TMC5072_OFS104_MASK"], [0, 0, 1, "c.TMC5072_OFS104_SHIFT", "TMC5072_OFS104_SHIFT"], [0, 0, 1, "c.TMC5072_OFS105_MASK", "TMC5072_OFS105_MASK"], [0, 0, 1, "c.TMC5072_OFS105_SHIFT", "TMC5072_OFS105_SHIFT"], [0, 0, 1, "c.TMC5072_OFS106_MASK", "TMC5072_OFS106_MASK"], [0, 0, 1, "c.TMC5072_OFS106_SHIFT", "TMC5072_OFS106_SHIFT"], [0, 0, 1, "c.TMC5072_OFS107_MASK", "TMC5072_OFS107_MASK"], [0, 0, 1, "c.TMC5072_OFS107_SHIFT", "TMC5072_OFS107_SHIFT"], [0, 0, 1, "c.TMC5072_OFS108_MASK", "TMC5072_OFS108_MASK"], [0, 0, 1, "c.TMC5072_OFS108_SHIFT", "TMC5072_OFS108_SHIFT"], [0, 0, 1, "c.TMC5072_OFS109_MASK", "TMC5072_OFS109_MASK"], [0, 0, 1, "c.TMC5072_OFS109_SHIFT", "TMC5072_OFS109_SHIFT"], [0, 0, 1, "c.TMC5072_OFS10_MASK", "TMC5072_OFS10_MASK"], [0, 0, 1, "c.TMC5072_OFS10_SHIFT", "TMC5072_OFS10_SHIFT"], [0, 0, 1, "c.TMC5072_OFS110_MASK", "TMC5072_OFS110_MASK"], [0, 0, 1, "c.TMC5072_OFS110_SHIFT", "TMC5072_OFS110_SHIFT"], [0, 0, 1, "c.TMC5072_OFS111_MASK", "TMC5072_OFS111_MASK"], [0, 0, 1, "c.TMC5072_OFS111_SHIFT", "TMC5072_OFS111_SHIFT"], [0, 0, 1, "c.TMC5072_OFS112_MASK", "TMC5072_OFS112_MASK"], [0, 0, 1, "c.TMC5072_OFS112_SHIFT", "TMC5072_OFS112_SHIFT"], [0, 0, 1, "c.TMC5072_OFS113_MASK", "TMC5072_OFS113_MASK"], [0, 0, 1, "c.TMC5072_OFS113_SHIFT", "TMC5072_OFS113_SHIFT"], [0, 0, 1, "c.TMC5072_OFS114_MASK", "TMC5072_OFS114_MASK"], [0, 0, 1, "c.TMC5072_OFS114_SHIFT", "TMC5072_OFS114_SHIFT"], [0, 0, 1, "c.TMC5072_OFS115_MASK", "TMC5072_OFS115_MASK"], [0, 0, 1, "c.TMC5072_OFS115_SHIFT", "TMC5072_OFS115_SHIFT"], [0, 0, 1, "c.TMC5072_OFS116_MASK", "TMC5072_OFS116_MASK"], [0, 0, 1, "c.TMC5072_OFS116_SHIFT", "TMC5072_OFS116_SHIFT"], [0, 0, 1, "c.TMC5072_OFS117_MASK", "TMC5072_OFS117_MASK"], [0, 0, 1, "c.TMC5072_OFS117_SHIFT", "TMC5072_OFS117_SHIFT"], [0, 0, 1, "c.TMC5072_OFS118_MASK", "TMC5072_OFS118_MASK"], [0, 0, 1, "c.TMC5072_OFS118_SHIFT", "TMC5072_OFS118_SHIFT"], [0, 0, 1, "c.TMC5072_OFS119_MASK", "TMC5072_OFS119_MASK"], [0, 0, 1, "c.TMC5072_OFS119_SHIFT", "TMC5072_OFS119_SHIFT"], [0, 0, 1, "c.TMC5072_OFS11_MASK", "TMC5072_OFS11_MASK"], [0, 0, 1, "c.TMC5072_OFS11_SHIFT", "TMC5072_OFS11_SHIFT"], [0, 0, 1, "c.TMC5072_OFS120_MASK", "TMC5072_OFS120_MASK"], [0, 0, 1, "c.TMC5072_OFS120_SHIFT", "TMC5072_OFS120_SHIFT"], [0, 0, 1, "c.TMC5072_OFS121_MASK", "TMC5072_OFS121_MASK"], [0, 0, 1, "c.TMC5072_OFS121_SHIFT", "TMC5072_OFS121_SHIFT"], [0, 0, 1, "c.TMC5072_OFS122_MASK", "TMC5072_OFS122_MASK"], [0, 0, 1, "c.TMC5072_OFS122_SHIFT", "TMC5072_OFS122_SHIFT"], [0, 0, 1, "c.TMC5072_OFS123_MASK", "TMC5072_OFS123_MASK"], [0, 0, 1, "c.TMC5072_OFS123_SHIFT", "TMC5072_OFS123_SHIFT"], [0, 0, 1, "c.TMC5072_OFS124_MASK", "TMC5072_OFS124_MASK"], [0, 0, 1, "c.TMC5072_OFS124_SHIFT", "TMC5072_OFS124_SHIFT"], [0, 0, 1, "c.TMC5072_OFS125_MASK", "TMC5072_OFS125_MASK"], [0, 0, 1, "c.TMC5072_OFS125_SHIFT", "TMC5072_OFS125_SHIFT"], [0, 0, 1, "c.TMC5072_OFS126_MASK", "TMC5072_OFS126_MASK"], [0, 0, 1, "c.TMC5072_OFS126_SHIFT", "TMC5072_OFS126_SHIFT"], [0, 0, 1, "c.TMC5072_OFS127_MASK", "TMC5072_OFS127_MASK"], [0, 0, 1, "c.TMC5072_OFS127_SHIFT", "TMC5072_OFS127_SHIFT"], [0, 0, 1, "c.TMC5072_OFS128_MASK", "TMC5072_OFS128_MASK"], [0, 0, 1, "c.TMC5072_OFS128_SHIFT", "TMC5072_OFS128_SHIFT"], [0, 0, 1, "c.TMC5072_OFS129_MASK", "TMC5072_OFS129_MASK"], [0, 0, 1, "c.TMC5072_OFS129_SHIFT", "TMC5072_OFS129_SHIFT"], [0, 0, 1, "c.TMC5072_OFS12_MASK", "TMC5072_OFS12_MASK"], [0, 0, 1, "c.TMC5072_OFS12_SHIFT", "TMC5072_OFS12_SHIFT"], [0, 0, 1, "c.TMC5072_OFS130_MASK", "TMC5072_OFS130_MASK"], [0, 0, 1, "c.TMC5072_OFS130_SHIFT", "TMC5072_OFS130_SHIFT"], [0, 0, 1, "c.TMC5072_OFS131_MASK", "TMC5072_OFS131_MASK"], [0, 0, 1, "c.TMC5072_OFS131_SHIFT", "TMC5072_OFS131_SHIFT"], [0, 0, 1, "c.TMC5072_OFS132_MASK", "TMC5072_OFS132_MASK"], [0, 0, 1, "c.TMC5072_OFS132_SHIFT", "TMC5072_OFS132_SHIFT"], [0, 0, 1, "c.TMC5072_OFS133_MASK", "TMC5072_OFS133_MASK"], [0, 0, 1, "c.TMC5072_OFS133_SHIFT", "TMC5072_OFS133_SHIFT"], [0, 0, 1, "c.TMC5072_OFS134_MASK", "TMC5072_OFS134_MASK"], [0, 0, 1, "c.TMC5072_OFS134_SHIFT", "TMC5072_OFS134_SHIFT"], [0, 0, 1, "c.TMC5072_OFS135_MASK", "TMC5072_OFS135_MASK"], [0, 0, 1, "c.TMC5072_OFS135_SHIFT", "TMC5072_OFS135_SHIFT"], [0, 0, 1, "c.TMC5072_OFS136_MASK", "TMC5072_OFS136_MASK"], [0, 0, 1, "c.TMC5072_OFS136_SHIFT", "TMC5072_OFS136_SHIFT"], [0, 0, 1, "c.TMC5072_OFS137_MASK", "TMC5072_OFS137_MASK"], [0, 0, 1, "c.TMC5072_OFS137_SHIFT", "TMC5072_OFS137_SHIFT"], [0, 0, 1, "c.TMC5072_OFS138_MASK", "TMC5072_OFS138_MASK"], [0, 0, 1, "c.TMC5072_OFS138_SHIFT", "TMC5072_OFS138_SHIFT"], [0, 0, 1, "c.TMC5072_OFS139_MASK", "TMC5072_OFS139_MASK"], [0, 0, 1, "c.TMC5072_OFS139_SHIFT", "TMC5072_OFS139_SHIFT"], [0, 0, 1, "c.TMC5072_OFS13_MASK", "TMC5072_OFS13_MASK"], [0, 0, 1, "c.TMC5072_OFS13_SHIFT", "TMC5072_OFS13_SHIFT"], [0, 0, 1, "c.TMC5072_OFS140_MASK", "TMC5072_OFS140_MASK"], [0, 0, 1, "c.TMC5072_OFS140_SHIFT", "TMC5072_OFS140_SHIFT"], [0, 0, 1, "c.TMC5072_OFS141_MASK", "TMC5072_OFS141_MASK"], [0, 0, 1, "c.TMC5072_OFS141_SHIFT", "TMC5072_OFS141_SHIFT"], [0, 0, 1, "c.TMC5072_OFS142_MASK", "TMC5072_OFS142_MASK"], [0, 0, 1, "c.TMC5072_OFS142_SHIFT", "TMC5072_OFS142_SHIFT"], [0, 0, 1, "c.TMC5072_OFS143_MASK", "TMC5072_OFS143_MASK"], [0, 0, 1, "c.TMC5072_OFS143_SHIFT", "TMC5072_OFS143_SHIFT"], [0, 0, 1, "c.TMC5072_OFS144_MASK", "TMC5072_OFS144_MASK"], [0, 0, 1, "c.TMC5072_OFS144_SHIFT", "TMC5072_OFS144_SHIFT"], [0, 0, 1, "c.TMC5072_OFS145_MASK", "TMC5072_OFS145_MASK"], [0, 0, 1, "c.TMC5072_OFS145_SHIFT", "TMC5072_OFS145_SHIFT"], [0, 0, 1, "c.TMC5072_OFS146_MASK", "TMC5072_OFS146_MASK"], [0, 0, 1, "c.TMC5072_OFS146_SHIFT", "TMC5072_OFS146_SHIFT"], [0, 0, 1, "c.TMC5072_OFS147_MASK", "TMC5072_OFS147_MASK"], [0, 0, 1, "c.TMC5072_OFS147_SHIFT", "TMC5072_OFS147_SHIFT"], [0, 0, 1, "c.TMC5072_OFS148_MASK", "TMC5072_OFS148_MASK"], [0, 0, 1, "c.TMC5072_OFS148_SHIFT", "TMC5072_OFS148_SHIFT"], [0, 0, 1, "c.TMC5072_OFS149_MASK", "TMC5072_OFS149_MASK"], [0, 0, 1, "c.TMC5072_OFS149_SHIFT", "TMC5072_OFS149_SHIFT"], [0, 0, 1, "c.TMC5072_OFS14_MASK", "TMC5072_OFS14_MASK"], [0, 0, 1, "c.TMC5072_OFS14_SHIFT", "TMC5072_OFS14_SHIFT"], [0, 0, 1, "c.TMC5072_OFS150_MASK", "TMC5072_OFS150_MASK"], [0, 0, 1, "c.TMC5072_OFS150_SHIFT", "TMC5072_OFS150_SHIFT"], [0, 0, 1, "c.TMC5072_OFS151_MASK", "TMC5072_OFS151_MASK"], [0, 0, 1, "c.TMC5072_OFS151_SHIFT", "TMC5072_OFS151_SHIFT"], [0, 0, 1, "c.TMC5072_OFS152_MASK", "TMC5072_OFS152_MASK"], [0, 0, 1, "c.TMC5072_OFS152_SHIFT", "TMC5072_OFS152_SHIFT"], [0, 0, 1, "c.TMC5072_OFS153_MASK", "TMC5072_OFS153_MASK"], [0, 0, 1, "c.TMC5072_OFS153_SHIFT", "TMC5072_OFS153_SHIFT"], [0, 0, 1, "c.TMC5072_OFS154_MASK", "TMC5072_OFS154_MASK"], [0, 0, 1, "c.TMC5072_OFS154_SHIFT", "TMC5072_OFS154_SHIFT"], [0, 0, 1, "c.TMC5072_OFS155_MASK", "TMC5072_OFS155_MASK"], [0, 0, 1, "c.TMC5072_OFS155_SHIFT", "TMC5072_OFS155_SHIFT"], [0, 0, 1, "c.TMC5072_OFS156_MASK", "TMC5072_OFS156_MASK"], [0, 0, 1, "c.TMC5072_OFS156_SHIFT", "TMC5072_OFS156_SHIFT"], [0, 0, 1, "c.TMC5072_OFS157_MASK", "TMC5072_OFS157_MASK"], [0, 0, 1, "c.TMC5072_OFS157_SHIFT", "TMC5072_OFS157_SHIFT"], [0, 0, 1, "c.TMC5072_OFS158_MASK", "TMC5072_OFS158_MASK"], [0, 0, 1, "c.TMC5072_OFS158_SHIFT", "TMC5072_OFS158_SHIFT"], [0, 0, 1, "c.TMC5072_OFS159_MASK", "TMC5072_OFS159_MASK"], [0, 0, 1, "c.TMC5072_OFS159_SHIFT", "TMC5072_OFS159_SHIFT"], [0, 0, 1, "c.TMC5072_OFS15_MASK", "TMC5072_OFS15_MASK"], [0, 0, 1, "c.TMC5072_OFS15_SHIFT", "TMC5072_OFS15_SHIFT"], [0, 0, 1, "c.TMC5072_OFS160_MASK", "TMC5072_OFS160_MASK"], [0, 0, 1, "c.TMC5072_OFS160_SHIFT", "TMC5072_OFS160_SHIFT"], [0, 0, 1, "c.TMC5072_OFS161_MASK", "TMC5072_OFS161_MASK"], [0, 0, 1, "c.TMC5072_OFS161_SHIFT", "TMC5072_OFS161_SHIFT"], [0, 0, 1, "c.TMC5072_OFS162_MASK", "TMC5072_OFS162_MASK"], [0, 0, 1, "c.TMC5072_OFS162_SHIFT", "TMC5072_OFS162_SHIFT"], [0, 0, 1, "c.TMC5072_OFS163_MASK", "TMC5072_OFS163_MASK"], [0, 0, 1, "c.TMC5072_OFS163_SHIFT", "TMC5072_OFS163_SHIFT"], [0, 0, 1, "c.TMC5072_OFS164_MASK", "TMC5072_OFS164_MASK"], [0, 0, 1, "c.TMC5072_OFS164_SHIFT", "TMC5072_OFS164_SHIFT"], [0, 0, 1, "c.TMC5072_OFS165_MASK", "TMC5072_OFS165_MASK"], [0, 0, 1, "c.TMC5072_OFS165_SHIFT", "TMC5072_OFS165_SHIFT"], [0, 0, 1, "c.TMC5072_OFS166_MASK", "TMC5072_OFS166_MASK"], [0, 0, 1, "c.TMC5072_OFS166_SHIFT", "TMC5072_OFS166_SHIFT"], [0, 0, 1, "c.TMC5072_OFS167_MASK", "TMC5072_OFS167_MASK"], [0, 0, 1, "c.TMC5072_OFS167_SHIFT", "TMC5072_OFS167_SHIFT"], [0, 0, 1, "c.TMC5072_OFS168_MASK", "TMC5072_OFS168_MASK"], [0, 0, 1, "c.TMC5072_OFS168_SHIFT", "TMC5072_OFS168_SHIFT"], [0, 0, 1, "c.TMC5072_OFS169_MASK", "TMC5072_OFS169_MASK"], [0, 0, 1, "c.TMC5072_OFS169_SHIFT", "TMC5072_OFS169_SHIFT"], [0, 0, 1, "c.TMC5072_OFS16_MASK", "TMC5072_OFS16_MASK"], [0, 0, 1, "c.TMC5072_OFS16_SHIFT", "TMC5072_OFS16_SHIFT"], [0, 0, 1, "c.TMC5072_OFS170_MASK", "TMC5072_OFS170_MASK"], [0, 0, 1, "c.TMC5072_OFS170_SHIFT", "TMC5072_OFS170_SHIFT"], [0, 0, 1, "c.TMC5072_OFS171_MASK", "TMC5072_OFS171_MASK"], [0, 0, 1, "c.TMC5072_OFS171_SHIFT", "TMC5072_OFS171_SHIFT"], [0, 0, 1, "c.TMC5072_OFS172_MASK", "TMC5072_OFS172_MASK"], [0, 0, 1, "c.TMC5072_OFS172_SHIFT", "TMC5072_OFS172_SHIFT"], [0, 0, 1, "c.TMC5072_OFS173_MASK", "TMC5072_OFS173_MASK"], [0, 0, 1, "c.TMC5072_OFS173_SHIFT", "TMC5072_OFS173_SHIFT"], [0, 0, 1, "c.TMC5072_OFS174_MASK", "TMC5072_OFS174_MASK"], [0, 0, 1, "c.TMC5072_OFS174_SHIFT", "TMC5072_OFS174_SHIFT"], [0, 0, 1, "c.TMC5072_OFS175_MASK", "TMC5072_OFS175_MASK"], [0, 0, 1, "c.TMC5072_OFS175_SHIFT", "TMC5072_OFS175_SHIFT"], [0, 0, 1, "c.TMC5072_OFS176_MASK", "TMC5072_OFS176_MASK"], [0, 0, 1, "c.TMC5072_OFS176_SHIFT", "TMC5072_OFS176_SHIFT"], [0, 0, 1, "c.TMC5072_OFS177_MASK", "TMC5072_OFS177_MASK"], [0, 0, 1, "c.TMC5072_OFS177_SHIFT", "TMC5072_OFS177_SHIFT"], [0, 0, 1, "c.TMC5072_OFS178_MASK", "TMC5072_OFS178_MASK"], [0, 0, 1, "c.TMC5072_OFS178_SHIFT", "TMC5072_OFS178_SHIFT"], [0, 0, 1, "c.TMC5072_OFS179_MASK", "TMC5072_OFS179_MASK"], [0, 0, 1, "c.TMC5072_OFS179_SHIFT", "TMC5072_OFS179_SHIFT"], [0, 0, 1, "c.TMC5072_OFS17_MASK", "TMC5072_OFS17_MASK"], [0, 0, 1, "c.TMC5072_OFS17_SHIFT", "TMC5072_OFS17_SHIFT"], [0, 0, 1, "c.TMC5072_OFS180_MASK", "TMC5072_OFS180_MASK"], [0, 0, 1, "c.TMC5072_OFS180_SHIFT", "TMC5072_OFS180_SHIFT"], [0, 0, 1, "c.TMC5072_OFS181_MASK", "TMC5072_OFS181_MASK"], [0, 0, 1, "c.TMC5072_OFS181_SHIFT", "TMC5072_OFS181_SHIFT"], [0, 0, 1, "c.TMC5072_OFS182_MASK", "TMC5072_OFS182_MASK"], [0, 0, 1, "c.TMC5072_OFS182_SHIFT", "TMC5072_OFS182_SHIFT"], [0, 0, 1, "c.TMC5072_OFS183_MASK", "TMC5072_OFS183_MASK"], [0, 0, 1, "c.TMC5072_OFS183_SHIFT", "TMC5072_OFS183_SHIFT"], [0, 0, 1, "c.TMC5072_OFS184_MASK", "TMC5072_OFS184_MASK"], [0, 0, 1, "c.TMC5072_OFS184_SHIFT", "TMC5072_OFS184_SHIFT"], [0, 0, 1, "c.TMC5072_OFS185_MASK", "TMC5072_OFS185_MASK"], [0, 0, 1, "c.TMC5072_OFS185_SHIFT", "TMC5072_OFS185_SHIFT"], [0, 0, 1, "c.TMC5072_OFS186_MASK", "TMC5072_OFS186_MASK"], [0, 0, 1, "c.TMC5072_OFS186_SHIFT", "TMC5072_OFS186_SHIFT"], [0, 0, 1, "c.TMC5072_OFS187_MASK", "TMC5072_OFS187_MASK"], [0, 0, 1, "c.TMC5072_OFS187_SHIFT", "TMC5072_OFS187_SHIFT"], [0, 0, 1, "c.TMC5072_OFS188_MASK", "TMC5072_OFS188_MASK"], [0, 0, 1, "c.TMC5072_OFS188_SHIFT", "TMC5072_OFS188_SHIFT"], [0, 0, 1, "c.TMC5072_OFS189_MASK", "TMC5072_OFS189_MASK"], [0, 0, 1, "c.TMC5072_OFS189_SHIFT", "TMC5072_OFS189_SHIFT"], [0, 0, 1, "c.TMC5072_OFS18_MASK", "TMC5072_OFS18_MASK"], [0, 0, 1, "c.TMC5072_OFS18_SHIFT", "TMC5072_OFS18_SHIFT"], [0, 0, 1, "c.TMC5072_OFS190_MASK", "TMC5072_OFS190_MASK"], [0, 0, 1, "c.TMC5072_OFS190_SHIFT", "TMC5072_OFS190_SHIFT"], [0, 0, 1, "c.TMC5072_OFS191_MASK", "TMC5072_OFS191_MASK"], [0, 0, 1, "c.TMC5072_OFS191_SHIFT", "TMC5072_OFS191_SHIFT"], [0, 0, 1, "c.TMC5072_OFS192_MASK", "TMC5072_OFS192_MASK"], [0, 0, 1, "c.TMC5072_OFS192_SHIFT", "TMC5072_OFS192_SHIFT"], [0, 0, 1, "c.TMC5072_OFS193_MASK", "TMC5072_OFS193_MASK"], [0, 0, 1, "c.TMC5072_OFS193_SHIFT", "TMC5072_OFS193_SHIFT"], [0, 0, 1, "c.TMC5072_OFS194_MASK", "TMC5072_OFS194_MASK"], [0, 0, 1, "c.TMC5072_OFS194_SHIFT", "TMC5072_OFS194_SHIFT"], [0, 0, 1, "c.TMC5072_OFS195_MASK", "TMC5072_OFS195_MASK"], [0, 0, 1, "c.TMC5072_OFS195_SHIFT", "TMC5072_OFS195_SHIFT"], [0, 0, 1, "c.TMC5072_OFS196_MASK", "TMC5072_OFS196_MASK"], [0, 0, 1, "c.TMC5072_OFS196_SHIFT", "TMC5072_OFS196_SHIFT"], [0, 0, 1, "c.TMC5072_OFS197_MASK", "TMC5072_OFS197_MASK"], [0, 0, 1, "c.TMC5072_OFS197_SHIFT", "TMC5072_OFS197_SHIFT"], [0, 0, 1, "c.TMC5072_OFS198_MASK", "TMC5072_OFS198_MASK"], [0, 0, 1, "c.TMC5072_OFS198_SHIFT", "TMC5072_OFS198_SHIFT"], [0, 0, 1, "c.TMC5072_OFS199_MASK", "TMC5072_OFS199_MASK"], [0, 0, 1, "c.TMC5072_OFS199_SHIFT", "TMC5072_OFS199_SHIFT"], [0, 0, 1, "c.TMC5072_OFS19_MASK", "TMC5072_OFS19_MASK"], [0, 0, 1, "c.TMC5072_OFS19_SHIFT", "TMC5072_OFS19_SHIFT"], [0, 0, 1, "c.TMC5072_OFS1_MASK", "TMC5072_OFS1_MASK"], [0, 0, 1, "c.TMC5072_OFS1_SHIFT", "TMC5072_OFS1_SHIFT"], [0, 0, 1, "c.TMC5072_OFS200_MASK", "TMC5072_OFS200_MASK"], [0, 0, 1, "c.TMC5072_OFS200_SHIFT", "TMC5072_OFS200_SHIFT"], [0, 0, 1, "c.TMC5072_OFS201_MASK", "TMC5072_OFS201_MASK"], [0, 0, 1, "c.TMC5072_OFS201_SHIFT", "TMC5072_OFS201_SHIFT"], [0, 0, 1, "c.TMC5072_OFS202_MASK", "TMC5072_OFS202_MASK"], [0, 0, 1, "c.TMC5072_OFS202_SHIFT", "TMC5072_OFS202_SHIFT"], [0, 0, 1, "c.TMC5072_OFS203_MASK", "TMC5072_OFS203_MASK"], [0, 0, 1, "c.TMC5072_OFS203_SHIFT", "TMC5072_OFS203_SHIFT"], [0, 0, 1, "c.TMC5072_OFS204_MASK", "TMC5072_OFS204_MASK"], [0, 0, 1, "c.TMC5072_OFS204_SHIFT", "TMC5072_OFS204_SHIFT"], [0, 0, 1, "c.TMC5072_OFS205_MASK", "TMC5072_OFS205_MASK"], [0, 0, 1, "c.TMC5072_OFS205_SHIFT", "TMC5072_OFS205_SHIFT"], [0, 0, 1, "c.TMC5072_OFS206_MASK", "TMC5072_OFS206_MASK"], [0, 0, 1, "c.TMC5072_OFS206_SHIFT", "TMC5072_OFS206_SHIFT"], [0, 0, 1, "c.TMC5072_OFS207_MASK", "TMC5072_OFS207_MASK"], [0, 0, 1, "c.TMC5072_OFS207_SHIFT", "TMC5072_OFS207_SHIFT"], [0, 0, 1, "c.TMC5072_OFS208_MASK", "TMC5072_OFS208_MASK"], [0, 0, 1, "c.TMC5072_OFS208_SHIFT", "TMC5072_OFS208_SHIFT"], [0, 0, 1, "c.TMC5072_OFS209_MASK", "TMC5072_OFS209_MASK"], [0, 0, 1, "c.TMC5072_OFS209_SHIFT", "TMC5072_OFS209_SHIFT"], [0, 0, 1, "c.TMC5072_OFS20_MASK", "TMC5072_OFS20_MASK"], [0, 0, 1, "c.TMC5072_OFS20_SHIFT", "TMC5072_OFS20_SHIFT"], [0, 0, 1, "c.TMC5072_OFS210_MASK", "TMC5072_OFS210_MASK"], [0, 0, 1, "c.TMC5072_OFS210_SHIFT", "TMC5072_OFS210_SHIFT"], [0, 0, 1, "c.TMC5072_OFS211_MASK", "TMC5072_OFS211_MASK"], [0, 0, 1, "c.TMC5072_OFS211_SHIFT", "TMC5072_OFS211_SHIFT"], [0, 0, 1, "c.TMC5072_OFS212_MASK", "TMC5072_OFS212_MASK"], [0, 0, 1, "c.TMC5072_OFS212_SHIFT", "TMC5072_OFS212_SHIFT"], [0, 0, 1, "c.TMC5072_OFS213_MASK", "TMC5072_OFS213_MASK"], [0, 0, 1, "c.TMC5072_OFS213_SHIFT", "TMC5072_OFS213_SHIFT"], [0, 0, 1, "c.TMC5072_OFS214_MASK", "TMC5072_OFS214_MASK"], [0, 0, 1, "c.TMC5072_OFS214_SHIFT", "TMC5072_OFS214_SHIFT"], [0, 0, 1, "c.TMC5072_OFS215_MASK", "TMC5072_OFS215_MASK"], [0, 0, 1, "c.TMC5072_OFS215_SHIFT", "TMC5072_OFS215_SHIFT"], [0, 0, 1, "c.TMC5072_OFS216_MASK", "TMC5072_OFS216_MASK"], [0, 0, 1, "c.TMC5072_OFS216_SHIFT", "TMC5072_OFS216_SHIFT"], [0, 0, 1, "c.TMC5072_OFS217_MASK", "TMC5072_OFS217_MASK"], [0, 0, 1, "c.TMC5072_OFS217_SHIFT", "TMC5072_OFS217_SHIFT"], [0, 0, 1, "c.TMC5072_OFS218_MASK", "TMC5072_OFS218_MASK"], [0, 0, 1, "c.TMC5072_OFS218_SHIFT", "TMC5072_OFS218_SHIFT"], [0, 0, 1, "c.TMC5072_OFS219_MASK", "TMC5072_OFS219_MASK"], [0, 0, 1, "c.TMC5072_OFS219_SHIFT", "TMC5072_OFS219_SHIFT"], [0, 0, 1, "c.TMC5072_OFS21_MASK", "TMC5072_OFS21_MASK"], [0, 0, 1, "c.TMC5072_OFS21_SHIFT", "TMC5072_OFS21_SHIFT"], [0, 0, 1, "c.TMC5072_OFS220_MASK", "TMC5072_OFS220_MASK"], [0, 0, 1, "c.TMC5072_OFS220_SHIFT", "TMC5072_OFS220_SHIFT"], [0, 0, 1, "c.TMC5072_OFS221_MASK", "TMC5072_OFS221_MASK"], [0, 0, 1, "c.TMC5072_OFS221_SHIFT", "TMC5072_OFS221_SHIFT"], [0, 0, 1, "c.TMC5072_OFS222_MASK", "TMC5072_OFS222_MASK"], [0, 0, 1, "c.TMC5072_OFS222_SHIFT", "TMC5072_OFS222_SHIFT"], [0, 0, 1, "c.TMC5072_OFS223_MASK", "TMC5072_OFS223_MASK"], [0, 0, 1, "c.TMC5072_OFS223_SHIFT", "TMC5072_OFS223_SHIFT"], [0, 0, 1, "c.TMC5072_OFS224_MASK", "TMC5072_OFS224_MASK"], [0, 0, 1, "c.TMC5072_OFS224_SHIFT", "TMC5072_OFS224_SHIFT"], [0, 0, 1, "c.TMC5072_OFS225_MASK", "TMC5072_OFS225_MASK"], [0, 0, 1, "c.TMC5072_OFS225_SHIFT", "TMC5072_OFS225_SHIFT"], [0, 0, 1, "c.TMC5072_OFS226_MASK", "TMC5072_OFS226_MASK"], [0, 0, 1, "c.TMC5072_OFS226_SHIFT", "TMC5072_OFS226_SHIFT"], [0, 0, 1, "c.TMC5072_OFS227_MASK", "TMC5072_OFS227_MASK"], [0, 0, 1, "c.TMC5072_OFS227_SHIFT", "TMC5072_OFS227_SHIFT"], [0, 0, 1, "c.TMC5072_OFS228_MASK", "TMC5072_OFS228_MASK"], [0, 0, 1, "c.TMC5072_OFS228_SHIFT", "TMC5072_OFS228_SHIFT"], [0, 0, 1, "c.TMC5072_OFS229_MASK", "TMC5072_OFS229_MASK"], [0, 0, 1, "c.TMC5072_OFS229_SHIFT", "TMC5072_OFS229_SHIFT"], [0, 0, 1, "c.TMC5072_OFS22_MASK", "TMC5072_OFS22_MASK"], [0, 0, 1, "c.TMC5072_OFS22_SHIFT", "TMC5072_OFS22_SHIFT"], [0, 0, 1, "c.TMC5072_OFS230_MASK", "TMC5072_OFS230_MASK"], [0, 0, 1, "c.TMC5072_OFS230_SHIFT", "TMC5072_OFS230_SHIFT"], [0, 0, 1, "c.TMC5072_OFS231_MASK", "TMC5072_OFS231_MASK"], [0, 0, 1, "c.TMC5072_OFS231_SHIFT", "TMC5072_OFS231_SHIFT"], [0, 0, 1, "c.TMC5072_OFS232_MASK", "TMC5072_OFS232_MASK"], [0, 0, 1, "c.TMC5072_OFS232_SHIFT", "TMC5072_OFS232_SHIFT"], [0, 0, 1, "c.TMC5072_OFS233_MASK", "TMC5072_OFS233_MASK"], [0, 0, 1, "c.TMC5072_OFS233_SHIFT", "TMC5072_OFS233_SHIFT"], [0, 0, 1, "c.TMC5072_OFS234_MASK", "TMC5072_OFS234_MASK"], [0, 0, 1, "c.TMC5072_OFS234_SHIFT", "TMC5072_OFS234_SHIFT"], [0, 0, 1, "c.TMC5072_OFS235_MASK", "TMC5072_OFS235_MASK"], [0, 0, 1, "c.TMC5072_OFS235_SHIFT", "TMC5072_OFS235_SHIFT"], [0, 0, 1, "c.TMC5072_OFS236_MASK", "TMC5072_OFS236_MASK"], [0, 0, 1, "c.TMC5072_OFS236_SHIFT", "TMC5072_OFS236_SHIFT"], [0, 0, 1, "c.TMC5072_OFS237_MASK", "TMC5072_OFS237_MASK"], [0, 0, 1, "c.TMC5072_OFS237_SHIFT", "TMC5072_OFS237_SHIFT"], [0, 0, 1, "c.TMC5072_OFS238_MASK", "TMC5072_OFS238_MASK"], [0, 0, 1, "c.TMC5072_OFS238_SHIFT", "TMC5072_OFS238_SHIFT"], [0, 0, 1, "c.TMC5072_OFS239_MASK", "TMC5072_OFS239_MASK"], [0, 0, 1, "c.TMC5072_OFS239_SHIFT", "TMC5072_OFS239_SHIFT"], [0, 0, 1, "c.TMC5072_OFS23_MASK", "TMC5072_OFS23_MASK"], [0, 0, 1, "c.TMC5072_OFS23_SHIFT", "TMC5072_OFS23_SHIFT"], [0, 0, 1, "c.TMC5072_OFS240_MASK", "TMC5072_OFS240_MASK"], [0, 0, 1, "c.TMC5072_OFS240_SHIFT", "TMC5072_OFS240_SHIFT"], [0, 0, 1, "c.TMC5072_OFS241_MASK", "TMC5072_OFS241_MASK"], [0, 0, 1, "c.TMC5072_OFS241_SHIFT", "TMC5072_OFS241_SHIFT"], [0, 0, 1, "c.TMC5072_OFS242_MASK", "TMC5072_OFS242_MASK"], [0, 0, 1, "c.TMC5072_OFS242_SHIFT", "TMC5072_OFS242_SHIFT"], [0, 0, 1, "c.TMC5072_OFS243_MASK", "TMC5072_OFS243_MASK"], [0, 0, 1, "c.TMC5072_OFS243_SHIFT", "TMC5072_OFS243_SHIFT"], [0, 0, 1, "c.TMC5072_OFS244_MASK", "TMC5072_OFS244_MASK"], [0, 0, 1, "c.TMC5072_OFS244_SHIFT", "TMC5072_OFS244_SHIFT"], [0, 0, 1, "c.TMC5072_OFS245_MASK", "TMC5072_OFS245_MASK"], [0, 0, 1, "c.TMC5072_OFS245_SHIFT", "TMC5072_OFS245_SHIFT"], [0, 0, 1, "c.TMC5072_OFS246_MASK", "TMC5072_OFS246_MASK"], [0, 0, 1, "c.TMC5072_OFS246_SHIFT", "TMC5072_OFS246_SHIFT"], [0, 0, 1, "c.TMC5072_OFS247_MASK", "TMC5072_OFS247_MASK"], [0, 0, 1, "c.TMC5072_OFS247_SHIFT", "TMC5072_OFS247_SHIFT"], [0, 0, 1, "c.TMC5072_OFS248_MASK", "TMC5072_OFS248_MASK"], [0, 0, 1, "c.TMC5072_OFS248_SHIFT", "TMC5072_OFS248_SHIFT"], [0, 0, 1, "c.TMC5072_OFS249_MASK", "TMC5072_OFS249_MASK"], [0, 0, 1, "c.TMC5072_OFS249_SHIFT", "TMC5072_OFS249_SHIFT"], [0, 0, 1, "c.TMC5072_OFS24_MASK", "TMC5072_OFS24_MASK"], [0, 0, 1, "c.TMC5072_OFS24_SHIFT", "TMC5072_OFS24_SHIFT"], [0, 0, 1, "c.TMC5072_OFS250_MASK", "TMC5072_OFS250_MASK"], [0, 0, 1, "c.TMC5072_OFS250_SHIFT", "TMC5072_OFS250_SHIFT"], [0, 0, 1, "c.TMC5072_OFS251_MASK", "TMC5072_OFS251_MASK"], [0, 0, 1, "c.TMC5072_OFS251_SHIFT", "TMC5072_OFS251_SHIFT"], [0, 0, 1, "c.TMC5072_OFS252_MASK", "TMC5072_OFS252_MASK"], [0, 0, 1, "c.TMC5072_OFS252_SHIFT", "TMC5072_OFS252_SHIFT"], [0, 0, 1, "c.TMC5072_OFS253_MASK", "TMC5072_OFS253_MASK"], [0, 0, 1, "c.TMC5072_OFS253_SHIFT", "TMC5072_OFS253_SHIFT"], [0, 0, 1, "c.TMC5072_OFS254_MASK", "TMC5072_OFS254_MASK"], [0, 0, 1, "c.TMC5072_OFS254_SHIFT", "TMC5072_OFS254_SHIFT"], [0, 0, 1, "c.TMC5072_OFS255_MASK", "TMC5072_OFS255_MASK"], [0, 0, 1, "c.TMC5072_OFS255_SHIFT", "TMC5072_OFS255_SHIFT"], [0, 0, 1, "c.TMC5072_OFS25_MASK", "TMC5072_OFS25_MASK"], [0, 0, 1, "c.TMC5072_OFS25_SHIFT", "TMC5072_OFS25_SHIFT"], [0, 0, 1, "c.TMC5072_OFS26_MASK", "TMC5072_OFS26_MASK"], [0, 0, 1, "c.TMC5072_OFS26_SHIFT", "TMC5072_OFS26_SHIFT"], [0, 0, 1, "c.TMC5072_OFS27_MASK", "TMC5072_OFS27_MASK"], [0, 0, 1, "c.TMC5072_OFS27_SHIFT", "TMC5072_OFS27_SHIFT"], [0, 0, 1, "c.TMC5072_OFS28_MASK", "TMC5072_OFS28_MASK"], [0, 0, 1, "c.TMC5072_OFS28_SHIFT", "TMC5072_OFS28_SHIFT"], [0, 0, 1, "c.TMC5072_OFS29_MASK", "TMC5072_OFS29_MASK"], [0, 0, 1, "c.TMC5072_OFS29_SHIFT", "TMC5072_OFS29_SHIFT"], [0, 0, 1, "c.TMC5072_OFS2_MASK", "TMC5072_OFS2_MASK"], [0, 0, 1, "c.TMC5072_OFS2_SHIFT", "TMC5072_OFS2_SHIFT"], [0, 0, 1, "c.TMC5072_OFS30_MASK", "TMC5072_OFS30_MASK"], [0, 0, 1, "c.TMC5072_OFS30_SHIFT", "TMC5072_OFS30_SHIFT"], [0, 0, 1, "c.TMC5072_OFS31_MASK", "TMC5072_OFS31_MASK"], [0, 0, 1, "c.TMC5072_OFS31_SHIFT", "TMC5072_OFS31_SHIFT"], [0, 0, 1, "c.TMC5072_OFS32_MASK", "TMC5072_OFS32_MASK"], [0, 0, 1, "c.TMC5072_OFS32_SHIFT", "TMC5072_OFS32_SHIFT"], [0, 0, 1, "c.TMC5072_OFS33_MASK", "TMC5072_OFS33_MASK"], [0, 0, 1, "c.TMC5072_OFS33_SHIFT", "TMC5072_OFS33_SHIFT"], [0, 0, 1, "c.TMC5072_OFS34_MASK", "TMC5072_OFS34_MASK"], [0, 0, 1, "c.TMC5072_OFS34_SHIFT", "TMC5072_OFS34_SHIFT"], [0, 0, 1, "c.TMC5072_OFS35_MASK", "TMC5072_OFS35_MASK"], [0, 0, 1, "c.TMC5072_OFS35_SHIFT", "TMC5072_OFS35_SHIFT"], [0, 0, 1, "c.TMC5072_OFS36_MASK", "TMC5072_OFS36_MASK"], [0, 0, 1, "c.TMC5072_OFS36_SHIFT", "TMC5072_OFS36_SHIFT"], [0, 0, 1, "c.TMC5072_OFS37_MASK", "TMC5072_OFS37_MASK"], [0, 0, 1, "c.TMC5072_OFS37_SHIFT", "TMC5072_OFS37_SHIFT"], [0, 0, 1, "c.TMC5072_OFS38_MASK", "TMC5072_OFS38_MASK"], [0, 0, 1, "c.TMC5072_OFS38_SHIFT", "TMC5072_OFS38_SHIFT"], [0, 0, 1, "c.TMC5072_OFS39_MASK", "TMC5072_OFS39_MASK"], [0, 0, 1, "c.TMC5072_OFS39_SHIFT", "TMC5072_OFS39_SHIFT"], [0, 0, 1, "c.TMC5072_OFS3_MASK", "TMC5072_OFS3_MASK"], [0, 0, 1, "c.TMC5072_OFS3_SHIFT", "TMC5072_OFS3_SHIFT"], [0, 0, 1, "c.TMC5072_OFS40_MASK", "TMC5072_OFS40_MASK"], [0, 0, 1, "c.TMC5072_OFS40_SHIFT", "TMC5072_OFS40_SHIFT"], [0, 0, 1, "c.TMC5072_OFS41_MASK", "TMC5072_OFS41_MASK"], [0, 0, 1, "c.TMC5072_OFS41_SHIFT", "TMC5072_OFS41_SHIFT"], [0, 0, 1, "c.TMC5072_OFS42_MASK", "TMC5072_OFS42_MASK"], [0, 0, 1, "c.TMC5072_OFS42_SHIFT", "TMC5072_OFS42_SHIFT"], [0, 0, 1, "c.TMC5072_OFS43_MASK", "TMC5072_OFS43_MASK"], [0, 0, 1, "c.TMC5072_OFS43_SHIFT", "TMC5072_OFS43_SHIFT"], [0, 0, 1, "c.TMC5072_OFS44_MASK", "TMC5072_OFS44_MASK"], [0, 0, 1, "c.TMC5072_OFS44_SHIFT", "TMC5072_OFS44_SHIFT"], [0, 0, 1, "c.TMC5072_OFS45_MASK", "TMC5072_OFS45_MASK"], [0, 0, 1, "c.TMC5072_OFS45_SHIFT", "TMC5072_OFS45_SHIFT"], [0, 0, 1, "c.TMC5072_OFS46_MASK", "TMC5072_OFS46_MASK"], [0, 0, 1, "c.TMC5072_OFS46_SHIFT", "TMC5072_OFS46_SHIFT"], [0, 0, 1, "c.TMC5072_OFS47_MASK", "TMC5072_OFS47_MASK"], [0, 0, 1, "c.TMC5072_OFS47_SHIFT", "TMC5072_OFS47_SHIFT"], [0, 0, 1, "c.TMC5072_OFS48_MASK", "TMC5072_OFS48_MASK"], [0, 0, 1, "c.TMC5072_OFS48_SHIFT", "TMC5072_OFS48_SHIFT"], [0, 0, 1, "c.TMC5072_OFS49_MASK", "TMC5072_OFS49_MASK"], [0, 0, 1, "c.TMC5072_OFS49_SHIFT", "TMC5072_OFS49_SHIFT"], [0, 0, 1, "c.TMC5072_OFS4_MASK", "TMC5072_OFS4_MASK"], [0, 0, 1, "c.TMC5072_OFS4_SHIFT", "TMC5072_OFS4_SHIFT"], [0, 0, 1, "c.TMC5072_OFS50_MASK", "TMC5072_OFS50_MASK"], [0, 0, 1, "c.TMC5072_OFS50_SHIFT", "TMC5072_OFS50_SHIFT"], [0, 0, 1, "c.TMC5072_OFS51_MASK", "TMC5072_OFS51_MASK"], [0, 0, 1, "c.TMC5072_OFS51_SHIFT", "TMC5072_OFS51_SHIFT"], [0, 0, 1, "c.TMC5072_OFS52_MASK", "TMC5072_OFS52_MASK"], [0, 0, 1, "c.TMC5072_OFS52_SHIFT", "TMC5072_OFS52_SHIFT"], [0, 0, 1, "c.TMC5072_OFS53_MASK", "TMC5072_OFS53_MASK"], [0, 0, 1, "c.TMC5072_OFS53_SHIFT", "TMC5072_OFS53_SHIFT"], [0, 0, 1, "c.TMC5072_OFS54_MASK", "TMC5072_OFS54_MASK"], [0, 0, 1, "c.TMC5072_OFS54_SHIFT", "TMC5072_OFS54_SHIFT"], [0, 0, 1, "c.TMC5072_OFS55_MASK", "TMC5072_OFS55_MASK"], [0, 0, 1, "c.TMC5072_OFS55_SHIFT", "TMC5072_OFS55_SHIFT"], [0, 0, 1, "c.TMC5072_OFS56_MASK", "TMC5072_OFS56_MASK"], [0, 0, 1, "c.TMC5072_OFS56_SHIFT", "TMC5072_OFS56_SHIFT"], [0, 0, 1, "c.TMC5072_OFS57_MASK", "TMC5072_OFS57_MASK"], [0, 0, 1, "c.TMC5072_OFS57_SHIFT", "TMC5072_OFS57_SHIFT"], [0, 0, 1, "c.TMC5072_OFS58_MASK", "TMC5072_OFS58_MASK"], [0, 0, 1, "c.TMC5072_OFS58_SHIFT", "TMC5072_OFS58_SHIFT"], [0, 0, 1, "c.TMC5072_OFS59_MASK", "TMC5072_OFS59_MASK"], [0, 0, 1, "c.TMC5072_OFS59_SHIFT", "TMC5072_OFS59_SHIFT"], [0, 0, 1, "c.TMC5072_OFS5_MASK", "TMC5072_OFS5_MASK"], [0, 0, 1, "c.TMC5072_OFS5_SHIFT", "TMC5072_OFS5_SHIFT"], [0, 0, 1, "c.TMC5072_OFS60_MASK", "TMC5072_OFS60_MASK"], [0, 0, 1, "c.TMC5072_OFS60_SHIFT", "TMC5072_OFS60_SHIFT"], [0, 0, 1, "c.TMC5072_OFS61_MASK", "TMC5072_OFS61_MASK"], [0, 0, 1, "c.TMC5072_OFS61_SHIFT", "TMC5072_OFS61_SHIFT"], [0, 0, 1, "c.TMC5072_OFS62_MASK", "TMC5072_OFS62_MASK"], [0, 0, 1, "c.TMC5072_OFS62_SHIFT", "TMC5072_OFS62_SHIFT"], [0, 0, 1, "c.TMC5072_OFS63_MASK", "TMC5072_OFS63_MASK"], [0, 0, 1, "c.TMC5072_OFS63_SHIFT", "TMC5072_OFS63_SHIFT"], [0, 0, 1, "c.TMC5072_OFS64_MASK", "TMC5072_OFS64_MASK"], [0, 0, 1, "c.TMC5072_OFS64_SHIFT", "TMC5072_OFS64_SHIFT"], [0, 0, 1, "c.TMC5072_OFS65_MASK", "TMC5072_OFS65_MASK"], [0, 0, 1, "c.TMC5072_OFS65_SHIFT", "TMC5072_OFS65_SHIFT"], [0, 0, 1, "c.TMC5072_OFS66_MASK", "TMC5072_OFS66_MASK"], [0, 0, 1, "c.TMC5072_OFS66_SHIFT", "TMC5072_OFS66_SHIFT"], [0, 0, 1, "c.TMC5072_OFS67_MASK", "TMC5072_OFS67_MASK"], [0, 0, 1, "c.TMC5072_OFS67_SHIFT", "TMC5072_OFS67_SHIFT"], [0, 0, 1, "c.TMC5072_OFS68_MASK", "TMC5072_OFS68_MASK"], [0, 0, 1, "c.TMC5072_OFS68_SHIFT", "TMC5072_OFS68_SHIFT"], [0, 0, 1, "c.TMC5072_OFS69_MASK", "TMC5072_OFS69_MASK"], [0, 0, 1, "c.TMC5072_OFS69_SHIFT", "TMC5072_OFS69_SHIFT"], [0, 0, 1, "c.TMC5072_OFS6_MASK", "TMC5072_OFS6_MASK"], [0, 0, 1, "c.TMC5072_OFS6_SHIFT", "TMC5072_OFS6_SHIFT"], [0, 0, 1, "c.TMC5072_OFS70_MASK", "TMC5072_OFS70_MASK"], [0, 0, 1, "c.TMC5072_OFS70_SHIFT", "TMC5072_OFS70_SHIFT"], [0, 0, 1, "c.TMC5072_OFS71_MASK", "TMC5072_OFS71_MASK"], [0, 0, 1, "c.TMC5072_OFS71_SHIFT", "TMC5072_OFS71_SHIFT"], [0, 0, 1, "c.TMC5072_OFS72_MASK", "TMC5072_OFS72_MASK"], [0, 0, 1, "c.TMC5072_OFS72_SHIFT", "TMC5072_OFS72_SHIFT"], [0, 0, 1, "c.TMC5072_OFS73_MASK", "TMC5072_OFS73_MASK"], [0, 0, 1, "c.TMC5072_OFS73_SHIFT", "TMC5072_OFS73_SHIFT"], [0, 0, 1, "c.TMC5072_OFS74_MASK", "TMC5072_OFS74_MASK"], [0, 0, 1, "c.TMC5072_OFS74_SHIFT", "TMC5072_OFS74_SHIFT"], [0, 0, 1, "c.TMC5072_OFS75_MASK", "TMC5072_OFS75_MASK"], [0, 0, 1, "c.TMC5072_OFS75_SHIFT", "TMC5072_OFS75_SHIFT"], [0, 0, 1, "c.TMC5072_OFS76_MASK", "TMC5072_OFS76_MASK"], [0, 0, 1, "c.TMC5072_OFS76_SHIFT", "TMC5072_OFS76_SHIFT"], [0, 0, 1, "c.TMC5072_OFS77_MASK", "TMC5072_OFS77_MASK"], [0, 0, 1, "c.TMC5072_OFS77_SHIFT", "TMC5072_OFS77_SHIFT"], [0, 0, 1, "c.TMC5072_OFS78_MASK", "TMC5072_OFS78_MASK"], [0, 0, 1, "c.TMC5072_OFS78_SHIFT", "TMC5072_OFS78_SHIFT"], [0, 0, 1, "c.TMC5072_OFS79_MASK", "TMC5072_OFS79_MASK"], [0, 0, 1, "c.TMC5072_OFS79_SHIFT", "TMC5072_OFS79_SHIFT"], [0, 0, 1, "c.TMC5072_OFS7_MASK", "TMC5072_OFS7_MASK"], [0, 0, 1, "c.TMC5072_OFS7_SHIFT", "TMC5072_OFS7_SHIFT"], [0, 0, 1, "c.TMC5072_OFS80_MASK", "TMC5072_OFS80_MASK"], [0, 0, 1, "c.TMC5072_OFS80_SHIFT", "TMC5072_OFS80_SHIFT"], [0, 0, 1, "c.TMC5072_OFS81_MASK", "TMC5072_OFS81_MASK"], [0, 0, 1, "c.TMC5072_OFS81_SHIFT", "TMC5072_OFS81_SHIFT"], [0, 0, 1, "c.TMC5072_OFS82_MASK", "TMC5072_OFS82_MASK"], [0, 0, 1, "c.TMC5072_OFS82_SHIFT", "TMC5072_OFS82_SHIFT"], [0, 0, 1, "c.TMC5072_OFS83_MASK", "TMC5072_OFS83_MASK"], [0, 0, 1, "c.TMC5072_OFS83_SHIFT", "TMC5072_OFS83_SHIFT"], [0, 0, 1, "c.TMC5072_OFS84_MASK", "TMC5072_OFS84_MASK"], [0, 0, 1, "c.TMC5072_OFS84_SHIFT", "TMC5072_OFS84_SHIFT"], [0, 0, 1, "c.TMC5072_OFS85_MASK", "TMC5072_OFS85_MASK"], [0, 0, 1, "c.TMC5072_OFS85_SHIFT", "TMC5072_OFS85_SHIFT"], [0, 0, 1, "c.TMC5072_OFS86_MASK", "TMC5072_OFS86_MASK"], [0, 0, 1, "c.TMC5072_OFS86_SHIFT", "TMC5072_OFS86_SHIFT"], [0, 0, 1, "c.TMC5072_OFS87_MASK", "TMC5072_OFS87_MASK"], [0, 0, 1, "c.TMC5072_OFS87_SHIFT", "TMC5072_OFS87_SHIFT"], [0, 0, 1, "c.TMC5072_OFS88_MASK", "TMC5072_OFS88_MASK"], [0, 0, 1, "c.TMC5072_OFS88_SHIFT", "TMC5072_OFS88_SHIFT"], [0, 0, 1, "c.TMC5072_OFS89_MASK", "TMC5072_OFS89_MASK"], [0, 0, 1, "c.TMC5072_OFS89_SHIFT", "TMC5072_OFS89_SHIFT"], [0, 0, 1, "c.TMC5072_OFS8_MASK", "TMC5072_OFS8_MASK"], [0, 0, 1, "c.TMC5072_OFS8_SHIFT", "TMC5072_OFS8_SHIFT"], [0, 0, 1, "c.TMC5072_OFS90_MASK", "TMC5072_OFS90_MASK"], [0, 0, 1, "c.TMC5072_OFS90_SHIFT", "TMC5072_OFS90_SHIFT"], [0, 0, 1, "c.TMC5072_OFS91_MASK", "TMC5072_OFS91_MASK"], [0, 0, 1, "c.TMC5072_OFS91_SHIFT", "TMC5072_OFS91_SHIFT"], [0, 0, 1, "c.TMC5072_OFS92_MASK", "TMC5072_OFS92_MASK"], [0, 0, 1, "c.TMC5072_OFS92_SHIFT", "TMC5072_OFS92_SHIFT"], [0, 0, 1, "c.TMC5072_OFS93_MASK", "TMC5072_OFS93_MASK"], [0, 0, 1, "c.TMC5072_OFS93_SHIFT", "TMC5072_OFS93_SHIFT"], [0, 0, 1, "c.TMC5072_OFS94_MASK", "TMC5072_OFS94_MASK"], [0, 0, 1, "c.TMC5072_OFS94_SHIFT", "TMC5072_OFS94_SHIFT"], [0, 0, 1, "c.TMC5072_OFS95_MASK", "TMC5072_OFS95_MASK"], [0, 0, 1, "c.TMC5072_OFS95_SHIFT", "TMC5072_OFS95_SHIFT"], [0, 0, 1, "c.TMC5072_OFS96_MASK", "TMC5072_OFS96_MASK"], [0, 0, 1, "c.TMC5072_OFS96_SHIFT", "TMC5072_OFS96_SHIFT"], [0, 0, 1, "c.TMC5072_OFS97_MASK", "TMC5072_OFS97_MASK"], [0, 0, 1, "c.TMC5072_OFS97_SHIFT", "TMC5072_OFS97_SHIFT"], [0, 0, 1, "c.TMC5072_OFS98_MASK", "TMC5072_OFS98_MASK"], [0, 0, 1, "c.TMC5072_OFS98_SHIFT", "TMC5072_OFS98_SHIFT"], [0, 0, 1, "c.TMC5072_OFS99_MASK", "TMC5072_OFS99_MASK"], [0, 0, 1, "c.TMC5072_OFS99_SHIFT", "TMC5072_OFS99_SHIFT"], [0, 0, 1, "c.TMC5072_OFS9_MASK", "TMC5072_OFS9_MASK"], [0, 0, 1, "c.TMC5072_OFS9_SHIFT", "TMC5072_OFS9_SHIFT"], [0, 0, 1, "c.TMC5072_OLA_MASK", "TMC5072_OLA_MASK"], [0, 0, 1, "c.TMC5072_OLA_MASK", "TMC5072_OLA_MASK"], [0, 0, 1, "c.TMC5072_OLA_SHIFT", "TMC5072_OLA_SHIFT"], [0, 0, 1, "c.TMC5072_OLA_SHIFT", "TMC5072_OLA_SHIFT"], [0, 0, 1, "c.TMC5072_OLB_MASK", "TMC5072_OLB_MASK"], [0, 0, 1, "c.TMC5072_OLB_MASK", "TMC5072_OLB_MASK"], [0, 0, 1, "c.TMC5072_OLB_SHIFT", "TMC5072_OLB_SHIFT"], [0, 0, 1, "c.TMC5072_OLB_SHIFT", "TMC5072_OLB_SHIFT"], [0, 0, 1, "c.TMC5072_OTPW_MASK", "TMC5072_OTPW_MASK"], [0, 0, 1, "c.TMC5072_OTPW_MASK", "TMC5072_OTPW_MASK"], [0, 0, 1, "c.TMC5072_OTPW_SHIFT", "TMC5072_OTPW_SHIFT"], [0, 0, 1, "c.TMC5072_OTPW_SHIFT", "TMC5072_OTPW_SHIFT"], [0, 0, 1, "c.TMC5072_OT_MASK", "TMC5072_OT_MASK"], [0, 0, 1, "c.TMC5072_OT_MASK", "TMC5072_OT_MASK"], [0, 0, 1, "c.TMC5072_OT_SHIFT", "TMC5072_OT_SHIFT"], [0, 0, 1, "c.TMC5072_OT_SHIFT", "TMC5072_OT_SHIFT"], [0, 0, 1, "c.TMC5072_OUTPUT", "TMC5072_OUTPUT"], [0, 0, 1, "c.TMC5072_POL_A_MASK", "TMC5072_POL_A_MASK"], [0, 0, 1, "c.TMC5072_POL_A_MASK", "TMC5072_POL_A_MASK"], [0, 0, 1, "c.TMC5072_POL_A_SHIFT", "TMC5072_POL_A_SHIFT"], [0, 0, 1, "c.TMC5072_POL_A_SHIFT", "TMC5072_POL_A_SHIFT"], [0, 0, 1, "c.TMC5072_POL_B_MASK", "TMC5072_POL_B_MASK"], [0, 0, 1, "c.TMC5072_POL_B_MASK", "TMC5072_POL_B_MASK"], [0, 0, 1, "c.TMC5072_POL_B_SHIFT", "TMC5072_POL_B_SHIFT"], [0, 0, 1, "c.TMC5072_POL_B_SHIFT", "TMC5072_POL_B_SHIFT"], [0, 0, 1, "c.TMC5072_POL_N_MASK", "TMC5072_POL_N_MASK"], [0, 0, 1, "c.TMC5072_POL_N_MASK", "TMC5072_POL_N_MASK"], [0, 0, 1, "c.TMC5072_POL_N_SHIFT", "TMC5072_POL_N_SHIFT"], [0, 0, 1, "c.TMC5072_POL_N_SHIFT", "TMC5072_POL_N_SHIFT"], [0, 0, 1, "c.TMC5072_POL_STOP_L_MASK", "TMC5072_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5072_POL_STOP_L_MASK", "TMC5072_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5072_POL_STOP_L_SHIFT", "TMC5072_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5072_POL_STOP_L_SHIFT", "TMC5072_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5072_POL_STOP_R_MASK", "TMC5072_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5072_POL_STOP_R_MASK", "TMC5072_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5072_POL_STOP_R_SHIFT", "TMC5072_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5072_POL_STOP_R_SHIFT", "TMC5072_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5072_POSCMP_ENABLE_MASK", "TMC5072_POSCMP_ENABLE_MASK"], [0, 0, 1, "c.TMC5072_POSCMP_ENABLE_SHIFT", "TMC5072_POSCMP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5072_POSITION_REACHED_MASK", "TMC5072_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5072_POSITION_REACHED_MASK", "TMC5072_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5072_POSITION_REACHED_SHIFT", "TMC5072_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5072_POSITION_REACHED_SHIFT", "TMC5072_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5072_POS_EDGENEG_EDGE_MASK", "TMC5072_POS_EDGENEG_EDGE_MASK"], [0, 0, 1, "c.TMC5072_POS_EDGENEG_EDGE_MASK", "TMC5072_POS_EDGENEG_EDGE_MASK"], [0, 0, 1, "c.TMC5072_POS_EDGENEG_EDGE_SHIFT", "TMC5072_POS_EDGENEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5072_POS_EDGENEG_EDGE_SHIFT", "TMC5072_POS_EDGENEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5072_PWMCONF", "TMC5072_PWMCONF"], [0, 0, 1, "c.TMC5072_PWM_AMPL_MASK", "TMC5072_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC5072_PWM_AMPL_MASK", "TMC5072_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC5072_PWM_AMPL_SHIFT", "TMC5072_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_AMPL_SHIFT", "TMC5072_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_AUTOSCALE_MASK", "TMC5072_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5072_PWM_AUTOSCALE_MASK", "TMC5072_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5072_PWM_AUTOSCALE_MASK", "TMC5072_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5072_PWM_AUTOSCALE_MASK", "TMC5072_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5072_PWM_AUTOSCALE_SHIFT", "TMC5072_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_AUTOSCALE_SHIFT", "TMC5072_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_AUTOSCALE_SHIFT", "TMC5072_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_AUTOSCALE_SHIFT", "TMC5072_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_FREQ_MASK", "TMC5072_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5072_PWM_FREQ_MASK", "TMC5072_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5072_PWM_FREQ_MASK", "TMC5072_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5072_PWM_FREQ_MASK", "TMC5072_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5072_PWM_FREQ_SHIFT", "TMC5072_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_FREQ_SHIFT", "TMC5072_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_FREQ_SHIFT", "TMC5072_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_FREQ_SHIFT", "TMC5072_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_GRAD_MASK", "TMC5072_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5072_PWM_GRAD_MASK", "TMC5072_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5072_PWM_GRAD_MASK", "TMC5072_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5072_PWM_GRAD_MASK", "TMC5072_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5072_PWM_GRAD_SHIFT", "TMC5072_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_GRAD_SHIFT", "TMC5072_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_GRAD_SHIFT", "TMC5072_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_GRAD_SHIFT", "TMC5072_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_STATUS", "TMC5072_PWM_STATUS"], [0, 0, 1, "c.TMC5072_PWM_STATUS_MASK", "TMC5072_PWM_STATUS_MASK"], [0, 0, 1, "c.TMC5072_PWM_STATUS_MASK", "TMC5072_PWM_STATUS_MASK"], [0, 0, 1, "c.TMC5072_PWM_STATUS_SHIFT", "TMC5072_PWM_STATUS_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_STATUS_SHIFT", "TMC5072_PWM_STATUS_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_SYMMETRIC_MASK", "TMC5072_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5072_PWM_SYMMETRIC_MASK", "TMC5072_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5072_PWM_SYMMETRIC_MASK", "TMC5072_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5072_PWM_SYMMETRIC_MASK", "TMC5072_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5072_PWM_SYMMETRIC_SHIFT", "TMC5072_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_SYMMETRIC_SHIFT", "TMC5072_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_SYMMETRIC_SHIFT", "TMC5072_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5072_PWM_SYMMETRIC_SHIFT", "TMC5072_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5072_RAMPMODE", "TMC5072_RAMPMODE"], [0, 0, 1, "c.TMC5072_RAMPMODE_MASK", "TMC5072_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5072_RAMPMODE_MASK", "TMC5072_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5072_RAMPMODE_SHIFT", "TMC5072_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5072_RAMPMODE_SHIFT", "TMC5072_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5072_RAMPSTAT", "TMC5072_RAMPSTAT"], [0, 0, 1, "c.TMC5072_REGISTER_COUNT", "TMC5072_REGISTER_COUNT"], [0, 0, 1, "c.TMC5072_RESET_MASK", "TMC5072_RESET_MASK"], [0, 0, 1, "c.TMC5072_RESET_SHIFT", "TMC5072_RESET_SHIFT"], [0, 0, 1, "c.TMC5072_RNDTF_MASK", "TMC5072_RNDTF_MASK"], [0, 0, 1, "c.TMC5072_RNDTF_MASK", "TMC5072_RNDTF_MASK"], [0, 0, 1, "c.TMC5072_RNDTF_MASK", "TMC5072_RNDTF_MASK"], [0, 0, 1, "c.TMC5072_RNDTF_MASK", "TMC5072_RNDTF_MASK"], [0, 0, 1, "c.TMC5072_RNDTF_MASK", "TMC5072_RNDTF_MASK"], [0, 0, 1, "c.TMC5072_RNDTF_MASK", "TMC5072_RNDTF_MASK"], [0, 0, 1, "c.TMC5072_RNDTF_SHIFT", "TMC5072_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5072_RNDTF_SHIFT", "TMC5072_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5072_RNDTF_SHIFT", "TMC5072_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5072_RNDTF_SHIFT", "TMC5072_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5072_RNDTF_SHIFT", "TMC5072_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5072_RNDTF_SHIFT", "TMC5072_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5072_S2GA_MASK", "TMC5072_S2GA_MASK"], [0, 0, 1, "c.TMC5072_S2GA_MASK", "TMC5072_S2GA_MASK"], [0, 0, 1, "c.TMC5072_S2GA_SHIFT", "TMC5072_S2GA_SHIFT"], [0, 0, 1, "c.TMC5072_S2GA_SHIFT", "TMC5072_S2GA_SHIFT"], [0, 0, 1, "c.TMC5072_S2GB_MASK", "TMC5072_S2GB_MASK"], [0, 0, 1, "c.TMC5072_S2GB_MASK", "TMC5072_S2GB_MASK"], [0, 0, 1, "c.TMC5072_S2GB_SHIFT", "TMC5072_S2GB_SHIFT"], [0, 0, 1, "c.TMC5072_S2GB_SHIFT", "TMC5072_S2GB_SHIFT"], [0, 0, 1, "c.TMC5072_SECOND_MOVE_MASK", "TMC5072_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5072_SECOND_MOVE_MASK", "TMC5072_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5072_SECOND_MOVE_SHIFT", "TMC5072_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5072_SECOND_MOVE_SHIFT", "TMC5072_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5072_SEDN_MASK", "TMC5072_SEDN_MASK"], [0, 0, 1, "c.TMC5072_SEDN_MASK", "TMC5072_SEDN_MASK"], [0, 0, 1, "c.TMC5072_SEDN_SHIFT", "TMC5072_SEDN_SHIFT"], [0, 0, 1, "c.TMC5072_SEDN_SHIFT", "TMC5072_SEDN_SHIFT"], [0, 0, 1, "c.TMC5072_SEIMIN_MASK", "TMC5072_SEIMIN_MASK"], [0, 0, 1, "c.TMC5072_SEIMIN_MASK", "TMC5072_SEIMIN_MASK"], [0, 0, 1, "c.TMC5072_SEIMIN_SHIFT", "TMC5072_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5072_SEIMIN_SHIFT", "TMC5072_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5072_SEMAX_MASK", "TMC5072_SEMAX_MASK"], [0, 0, 1, "c.TMC5072_SEMAX_MASK", "TMC5072_SEMAX_MASK"], [0, 0, 1, "c.TMC5072_SEMAX_SHIFT", "TMC5072_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5072_SEMAX_SHIFT", "TMC5072_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5072_SEMIN_MASK", "TMC5072_SEMIN_MASK"], [0, 0, 1, "c.TMC5072_SEMIN_MASK", "TMC5072_SEMIN_MASK"], [0, 0, 1, "c.TMC5072_SEMIN_SHIFT", "TMC5072_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5072_SEMIN_SHIFT", "TMC5072_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5072_SENDDELAY_MASK", "TMC5072_SENDDELAY_MASK"], [0, 0, 1, "c.TMC5072_SENDDELAY_MASK", "TMC5072_SENDDELAY_MASK"], [0, 0, 1, "c.TMC5072_SENDDELAY_SHIFT", "TMC5072_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC5072_SENDDELAY_SHIFT", "TMC5072_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC5072_SEUP_MASK", "TMC5072_SEUP_MASK"], [0, 0, 1, "c.TMC5072_SEUP_MASK", "TMC5072_SEUP_MASK"], [0, 0, 1, "c.TMC5072_SEUP_SHIFT", "TMC5072_SEUP_SHIFT"], [0, 0, 1, "c.TMC5072_SEUP_SHIFT", "TMC5072_SEUP_SHIFT"], [0, 0, 1, "c.TMC5072_SFILT_MASK", "TMC5072_SFILT_MASK"], [0, 0, 1, "c.TMC5072_SFILT_MASK", "TMC5072_SFILT_MASK"], [0, 0, 1, "c.TMC5072_SFILT_SHIFT", "TMC5072_SFILT_SHIFT"], [0, 0, 1, "c.TMC5072_SFILT_SHIFT", "TMC5072_SFILT_SHIFT"], [0, 0, 1, "c.TMC5072_SGT_MASK", "TMC5072_SGT_MASK"], [0, 0, 1, "c.TMC5072_SGT_MASK", "TMC5072_SGT_MASK"], [0, 0, 1, "c.TMC5072_SGT_SHIFT", "TMC5072_SGT_SHIFT"], [0, 0, 1, "c.TMC5072_SGT_SHIFT", "TMC5072_SGT_SHIFT"], [0, 0, 1, "c.TMC5072_SG_RESULT_MASK", "TMC5072_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5072_SG_RESULT_MASK", "TMC5072_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5072_SG_RESULT_SHIFT", "TMC5072_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5072_SG_RESULT_SHIFT", "TMC5072_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5072_SG_STOP_MASK", "TMC5072_SG_STOP_MASK"], [0, 0, 1, "c.TMC5072_SG_STOP_MASK", "TMC5072_SG_STOP_MASK"], [0, 0, 1, "c.TMC5072_SG_STOP_SHIFT", "TMC5072_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5072_SG_STOP_SHIFT", "TMC5072_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5072_SHAFT1_MASK", "TMC5072_SHAFT1_MASK"], [0, 0, 1, "c.TMC5072_SHAFT1_SHIFT", "TMC5072_SHAFT1_SHIFT"], [0, 0, 1, "c.TMC5072_SHAFT2_MASK", "TMC5072_SHAFT2_MASK"], [0, 0, 1, "c.TMC5072_SHAFT2_SHIFT", "TMC5072_SHAFT2_SHIFT"], [0, 0, 1, "c.TMC5072_SINGLE_DRIVER_MASK", "TMC5072_SINGLE_DRIVER_MASK"], [0, 0, 1, "c.TMC5072_SINGLE_DRIVER_SHIFT", "TMC5072_SINGLE_DRIVER_SHIFT"], [0, 0, 1, "c.TMC5072_SLAVEADDR_MASK", "TMC5072_SLAVEADDR_MASK"], [0, 0, 1, "c.TMC5072_SLAVEADDR_SHIFT", "TMC5072_SLAVEADDR_SHIFT"], [0, 0, 1, "c.TMC5072_SLAVECONF", "TMC5072_SLAVECONF"], [0, 0, 1, "c.TMC5072_STALLGUARD_MASK", "TMC5072_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5072_STALLGUARD_MASK", "TMC5072_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5072_STALLGUARD_SHIFT", "TMC5072_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5072_STALLGUARD_SHIFT", "TMC5072_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5072_START_SIN90_MASK", "TMC5072_START_SIN90_MASK"], [0, 0, 1, "c.TMC5072_START_SIN90_SHIFT", "TMC5072_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5072_START_SIN_MASK", "TMC5072_START_SIN_MASK"], [0, 0, 1, "c.TMC5072_START_SIN_SHIFT", "TMC5072_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_LATCH_L_MASK", "TMC5072_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5072_STATUS_LATCH_L_MASK", "TMC5072_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5072_STATUS_LATCH_L_SHIFT", "TMC5072_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_LATCH_L_SHIFT", "TMC5072_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_LATCH_R_MASK", "TMC5072_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5072_STATUS_LATCH_R_MASK", "TMC5072_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5072_STATUS_LATCH_R_SHIFT", "TMC5072_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_LATCH_R_SHIFT", "TMC5072_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_SG_MASK", "TMC5072_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5072_STATUS_SG_MASK", "TMC5072_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5072_STATUS_SG_SHIFT", "TMC5072_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_SG_SHIFT", "TMC5072_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_STOP_L_MASK", "TMC5072_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5072_STATUS_STOP_L_MASK", "TMC5072_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5072_STATUS_STOP_L_SHIFT", "TMC5072_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_STOP_L_SHIFT", "TMC5072_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_STOP_R_MASK", "TMC5072_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5072_STATUS_STOP_R_MASK", "TMC5072_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5072_STATUS_STOP_R_SHIFT", "TMC5072_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5072_STATUS_STOP_R_SHIFT", "TMC5072_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5072_STEPDIR1_ENABLE_MASK", "TMC5072_STEPDIR1_ENABLE_MASK"], [0, 0, 1, "c.TMC5072_STEPDIR1_ENABLE_SHIFT", "TMC5072_STEPDIR1_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5072_STEPDIR2_ENABLE_MASK", "TMC5072_STEPDIR2_ENABLE_MASK"], [0, 0, 1, "c.TMC5072_STEPDIR2_ENABLE_SHIFT", "TMC5072_STEPDIR2_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5072_STOP_L_ENABLE_MASK", "TMC5072_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5072_STOP_L_ENABLE_MASK", "TMC5072_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5072_STOP_L_ENABLE_SHIFT", "TMC5072_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5072_STOP_L_ENABLE_SHIFT", "TMC5072_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5072_STOP_R_ENABLE_MASK", "TMC5072_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5072_STOP_R_ENABLE_MASK", "TMC5072_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5072_STOP_R_ENABLE_SHIFT", "TMC5072_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5072_STOP_R_ENABLE_SHIFT", "TMC5072_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5072_STST_MASK", "TMC5072_STST_MASK"], [0, 0, 1, "c.TMC5072_STST_MASK", "TMC5072_STST_MASK"], [0, 0, 1, "c.TMC5072_STST_SHIFT", "TMC5072_STST_SHIFT"], [0, 0, 1, "c.TMC5072_STST_SHIFT", "TMC5072_STST_SHIFT"], [0, 0, 1, "c.TMC5072_SWAP_LR_MASK", "TMC5072_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5072_SWAP_LR_MASK", "TMC5072_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5072_SWAP_LR_SHIFT", "TMC5072_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5072_SWAP_LR_SHIFT", "TMC5072_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5072_SWMODE", "TMC5072_SWMODE"], [0, 0, 1, "c.TMC5072_SW_COMP_IN_MASK", "TMC5072_SW_COMP_IN_MASK"], [0, 0, 1, "c.TMC5072_SW_COMP_IN_SHIFT", "TMC5072_SW_COMP_IN_SHIFT"], [0, 0, 1, "c.TMC5072_TBL_MASK", "TMC5072_TBL_MASK"], [0, 0, 1, "c.TMC5072_TBL_MASK", "TMC5072_TBL_MASK"], [0, 0, 1, "c.TMC5072_TBL_MASK", "TMC5072_TBL_MASK"], [0, 0, 1, "c.TMC5072_TBL_MASK", "TMC5072_TBL_MASK"], [0, 0, 1, "c.TMC5072_TBL_MASK", "TMC5072_TBL_MASK"], [0, 0, 1, "c.TMC5072_TBL_MASK", "TMC5072_TBL_MASK"], [0, 0, 1, "c.TMC5072_TBL_SHIFT", "TMC5072_TBL_SHIFT"], [0, 0, 1, "c.TMC5072_TBL_SHIFT", "TMC5072_TBL_SHIFT"], [0, 0, 1, "c.TMC5072_TBL_SHIFT", "TMC5072_TBL_SHIFT"], [0, 0, 1, "c.TMC5072_TBL_SHIFT", "TMC5072_TBL_SHIFT"], [0, 0, 1, "c.TMC5072_TBL_SHIFT", "TMC5072_TBL_SHIFT"], [0, 0, 1, "c.TMC5072_TBL_SHIFT", "TMC5072_TBL_SHIFT"], [0, 0, 1, "c.TMC5072_TEST_MODE_MASK", "TMC5072_TEST_MODE_MASK"], [0, 0, 1, "c.TMC5072_TEST_MODE_SHIFT", "TMC5072_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC5072_TEST_SEL_MASK", "TMC5072_TEST_SEL_MASK"], [0, 0, 1, "c.TMC5072_TEST_SEL_SHIFT", "TMC5072_TEST_SEL_SHIFT"], [0, 0, 1, "c.TMC5072_TFD_3_MASK", "TMC5072_TFD_3_MASK"], [0, 0, 1, "c.TMC5072_TFD_3_MASK", "TMC5072_TFD_3_MASK"], [0, 0, 1, "c.TMC5072_TFD_3_MASK", "TMC5072_TFD_3_MASK"], [0, 0, 1, "c.TMC5072_TFD_3_MASK", "TMC5072_TFD_3_MASK"], [0, 0, 1, "c.TMC5072_TFD_3_SHIFT", "TMC5072_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5072_TFD_3_SHIFT", "TMC5072_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5072_TFD_3_SHIFT", "TMC5072_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5072_TFD_3_SHIFT", "TMC5072_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5072_TFD_ALL_MASK", "TMC5072_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5072_TFD_ALL_MASK", "TMC5072_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5072_TFD_ALL_MASK", "TMC5072_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5072_TFD_ALL_MASK", "TMC5072_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5072_TFD_ALL_SHIFT", "TMC5072_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5072_TFD_ALL_SHIFT", "TMC5072_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5072_TFD_ALL_SHIFT", "TMC5072_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5072_TFD_ALL_SHIFT", "TMC5072_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5072_TOFF_MASK", "TMC5072_TOFF_MASK"], [0, 0, 1, "c.TMC5072_TOFF_MASK", "TMC5072_TOFF_MASK"], [0, 0, 1, "c.TMC5072_TOFF_MASK", "TMC5072_TOFF_MASK"], [0, 0, 1, "c.TMC5072_TOFF_MASK", "TMC5072_TOFF_MASK"], [0, 0, 1, "c.TMC5072_TOFF_MASK", "TMC5072_TOFF_MASK"], [0, 0, 1, "c.TMC5072_TOFF_MASK", "TMC5072_TOFF_MASK"], [0, 0, 1, "c.TMC5072_TOFF_SHIFT", "TMC5072_TOFF_SHIFT"], [0, 0, 1, "c.TMC5072_TOFF_SHIFT", "TMC5072_TOFF_SHIFT"], [0, 0, 1, "c.TMC5072_TOFF_SHIFT", "TMC5072_TOFF_SHIFT"], [0, 0, 1, "c.TMC5072_TOFF_SHIFT", "TMC5072_TOFF_SHIFT"], [0, 0, 1, "c.TMC5072_TOFF_SHIFT", "TMC5072_TOFF_SHIFT"], [0, 0, 1, "c.TMC5072_TOFF_SHIFT", "TMC5072_TOFF_SHIFT"], [0, 0, 1, "c.TMC5072_TZEROWAIT", "TMC5072_TZEROWAIT"], [0, 0, 1, "c.TMC5072_TZEROWAIT_MASK", "TMC5072_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5072_TZEROWAIT_MASK", "TMC5072_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5072_TZEROWAIT_SHIFT", "TMC5072_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5072_TZEROWAIT_SHIFT", "TMC5072_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5072_T_ZEROWAIT_ACTIVE_MASK", "TMC5072_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5072_T_ZEROWAIT_ACTIVE_MASK", "TMC5072_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5072_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5072_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5072_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5072_UV_CP_MASK", "TMC5072_UV_CP_MASK"], [0, 0, 1, "c.TMC5072_UV_CP_SHIFT", "TMC5072_UV_CP_SHIFT"], [0, 0, 1, "c.TMC5072_V1", "TMC5072_V1"], [0, 0, 1, "c.TMC5072_V1__MASK", "TMC5072_V1__MASK"], [0, 0, 1, "c.TMC5072_V1__MASK", "TMC5072_V1__MASK"], [0, 0, 1, "c.TMC5072_V1__SHIFT", "TMC5072_V1__SHIFT"], [0, 0, 1, "c.TMC5072_V1__SHIFT", "TMC5072_V1__SHIFT"], [0, 0, 1, "c.TMC5072_VACTUAL", "TMC5072_VACTUAL"], [0, 0, 1, "c.TMC5072_VACTUAL_MASK", "TMC5072_VACTUAL_MASK"], [0, 0, 1, "c.TMC5072_VACTUAL_MASK", "TMC5072_VACTUAL_MASK"], [0, 0, 1, "c.TMC5072_VACTUAL_SHIFT", "TMC5072_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5072_VACTUAL_SHIFT", "TMC5072_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5072_VCOOLTHRS", "TMC5072_VCOOLTHRS"], [0, 0, 1, "c.TMC5072_VCOOLTHRS_MASK", "TMC5072_VCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5072_VCOOLTHRS_MASK", "TMC5072_VCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5072_VCOOLTHRS_SHIFT", "TMC5072_VCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5072_VCOOLTHRS_SHIFT", "TMC5072_VCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5072_VDCMIN", "TMC5072_VDCMIN"], [0, 0, 1, "c.TMC5072_VDCMIN_MASK", "TMC5072_VDCMIN_MASK"], [0, 0, 1, "c.TMC5072_VDCMIN_MASK", "TMC5072_VDCMIN_MASK"], [0, 0, 1, "c.TMC5072_VDCMIN_SHIFT", "TMC5072_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5072_VDCMIN_SHIFT", "TMC5072_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5072_VELOCITY_REACHED_MASK", "TMC5072_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5072_VELOCITY_REACHED_MASK", "TMC5072_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5072_VELOCITY_REACHED_SHIFT", "TMC5072_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5072_VELOCITY_REACHED_SHIFT", "TMC5072_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5072_VERSION_MASK", "TMC5072_VERSION_MASK"], [0, 0, 1, "c.TMC5072_VERSION_SHIFT", "TMC5072_VERSION_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGH", "TMC5072_VHIGH"], [0, 0, 1, "c.TMC5072_VHIGHCHM_MASK", "TMC5072_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5072_VHIGHCHM_MASK", "TMC5072_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5072_VHIGHCHM_MASK", "TMC5072_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5072_VHIGHCHM_MASK", "TMC5072_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5072_VHIGHCHM_MASK", "TMC5072_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5072_VHIGHCHM_MASK", "TMC5072_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5072_VHIGHCHM_SHIFT", "TMC5072_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHCHM_SHIFT", "TMC5072_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHCHM_SHIFT", "TMC5072_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHCHM_SHIFT", "TMC5072_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHCHM_SHIFT", "TMC5072_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHCHM_SHIFT", "TMC5072_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHFS_MASK", "TMC5072_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5072_VHIGHFS_MASK", "TMC5072_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5072_VHIGHFS_MASK", "TMC5072_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5072_VHIGHFS_MASK", "TMC5072_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5072_VHIGHFS_MASK", "TMC5072_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5072_VHIGHFS_MASK", "TMC5072_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5072_VHIGHFS_SHIFT", "TMC5072_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHFS_SHIFT", "TMC5072_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHFS_SHIFT", "TMC5072_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHFS_SHIFT", "TMC5072_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHFS_SHIFT", "TMC5072_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGHFS_SHIFT", "TMC5072_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGH_MASK", "TMC5072_VHIGH_MASK"], [0, 0, 1, "c.TMC5072_VHIGH_MASK", "TMC5072_VHIGH_MASK"], [0, 0, 1, "c.TMC5072_VHIGH_SHIFT", "TMC5072_VHIGH_SHIFT"], [0, 0, 1, "c.TMC5072_VHIGH_SHIFT", "TMC5072_VHIGH_SHIFT"], [0, 0, 1, "c.TMC5072_VMAX", "TMC5072_VMAX"], [0, 0, 1, "c.TMC5072_VMAX_MASK", "TMC5072_VMAX_MASK"], [0, 0, 1, "c.TMC5072_VMAX_MASK", "TMC5072_VMAX_MASK"], [0, 0, 1, "c.TMC5072_VMAX_SHIFT", "TMC5072_VMAX_SHIFT"], [0, 0, 1, "c.TMC5072_VMAX_SHIFT", "TMC5072_VMAX_SHIFT"], [0, 0, 1, "c.TMC5072_VSENSE_MASK", "TMC5072_VSENSE_MASK"], [0, 0, 1, "c.TMC5072_VSENSE_MASK", "TMC5072_VSENSE_MASK"], [0, 0, 1, "c.TMC5072_VSENSE_MASK", "TMC5072_VSENSE_MASK"], [0, 0, 1, "c.TMC5072_VSENSE_MASK", "TMC5072_VSENSE_MASK"], [0, 0, 1, "c.TMC5072_VSENSE_MASK", "TMC5072_VSENSE_MASK"], [0, 0, 1, "c.TMC5072_VSENSE_MASK", "TMC5072_VSENSE_MASK"], [0, 0, 1, "c.TMC5072_VSENSE_SHIFT", "TMC5072_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5072_VSENSE_SHIFT", "TMC5072_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5072_VSENSE_SHIFT", "TMC5072_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5072_VSENSE_SHIFT", "TMC5072_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5072_VSENSE_SHIFT", "TMC5072_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5072_VSENSE_SHIFT", "TMC5072_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5072_VSTART", "TMC5072_VSTART"], [0, 0, 1, "c.TMC5072_VSTART_MASK", "TMC5072_VSTART_MASK"], [0, 0, 1, "c.TMC5072_VSTART_MASK", "TMC5072_VSTART_MASK"], [0, 0, 1, "c.TMC5072_VSTART_SHIFT", "TMC5072_VSTART_SHIFT"], [0, 0, 1, "c.TMC5072_VSTART_SHIFT", "TMC5072_VSTART_SHIFT"], [0, 0, 1, "c.TMC5072_VSTOP", "TMC5072_VSTOP"], [0, 0, 1, "c.TMC5072_VSTOP_MASK", "TMC5072_VSTOP_MASK"], [0, 0, 1, "c.TMC5072_VSTOP_MASK", "TMC5072_VSTOP_MASK"], [0, 0, 1, "c.TMC5072_VSTOP_SHIFT", "TMC5072_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5072_VSTOP_SHIFT", "TMC5072_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5072_VZERO_MASK", "TMC5072_VZERO_MASK"], [0, 0, 1, "c.TMC5072_VZERO_MASK", "TMC5072_VZERO_MASK"], [0, 0, 1, "c.TMC5072_VZERO_SHIFT", "TMC5072_VZERO_SHIFT"], [0, 0, 1, "c.TMC5072_VZERO_SHIFT", "TMC5072_VZERO_SHIFT"], [0, 0, 1, "c.TMC5072_W0_MASK", "TMC5072_W0_MASK"], [0, 0, 1, "c.TMC5072_W0_SHIFT", "TMC5072_W0_SHIFT"], [0, 0, 1, "c.TMC5072_W1_MASK", "TMC5072_W1_MASK"], [0, 0, 1, "c.TMC5072_W1_SHIFT", "TMC5072_W1_SHIFT"], [0, 0, 1, "c.TMC5072_W2_MASK", "TMC5072_W2_MASK"], [0, 0, 1, "c.TMC5072_W2_SHIFT", "TMC5072_W2_SHIFT"], [0, 0, 1, "c.TMC5072_W3_MASK", "TMC5072_W3_MASK"], [0, 0, 1, "c.TMC5072_W3_SHIFT", "TMC5072_W3_SHIFT"], [0, 0, 1, "c.TMC5072_WRITE_BIT", "TMC5072_WRITE_BIT"], [0, 0, 1, "c.TMC5072_X1_MASK", "TMC5072_X1_MASK"], [0, 0, 1, "c.TMC5072_X1_SHIFT", "TMC5072_X1_SHIFT"], [0, 0, 1, "c.TMC5072_X2_MASK", "TMC5072_X2_MASK"], [0, 0, 1, "c.TMC5072_X2_SHIFT", "TMC5072_X2_SHIFT"], [0, 0, 1, "c.TMC5072_X3_MASK", "TMC5072_X3_MASK"], [0, 0, 1, "c.TMC5072_X3_SHIFT", "TMC5072_X3_SHIFT"], [0, 0, 1, "c.TMC5072_XACTUAL", "TMC5072_XACTUAL"], [0, 0, 1, "c.TMC5072_XACTUAL_MASK", "TMC5072_XACTUAL_MASK"], [0, 0, 1, "c.TMC5072_XACTUAL_MASK", "TMC5072_XACTUAL_MASK"], [0, 0, 1, "c.TMC5072_XACTUAL_SHIFT", "TMC5072_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5072_XACTUAL_SHIFT", "TMC5072_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5072_XENC", "TMC5072_XENC"], [0, 0, 1, "c.TMC5072_XLATCH", "TMC5072_XLATCH"], [0, 0, 1, "c.TMC5072_XLATCH_MASK", "TMC5072_XLATCH_MASK"], [0, 0, 1, "c.TMC5072_XLATCH_MASK", "TMC5072_XLATCH_MASK"], [0, 0, 1, "c.TMC5072_XLATCH_SHIFT", "TMC5072_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5072_XLATCH_SHIFT", "TMC5072_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5072_XTARGET", "TMC5072_XTARGET"], [0, 0, 1, "c.TMC5072_XTARGET_MASK", "TMC5072_XTARGET_MASK"], [0, 0, 1, "c.TMC5072_XTARGET_MASK", "TMC5072_XTARGET_MASK"], [0, 0, 1, "c.TMC5072_XTARGET_SHIFT", "TMC5072_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5072_XTARGET_SHIFT", "TMC5072_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5072_X_COMPARE", "TMC5072_X_COMPARE"], [0, 0, 1, "c.TMC5072_X_COMPARE_MASK", "TMC5072_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5072_X_COMPARE_SHIFT", "TMC5072_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5072_X_ENC_MASK", "TMC5072_X_ENC_MASK"], [0, 0, 1, "c.TMC5072_X_ENC_MASK", "TMC5072_X_ENC_MASK"], [0, 0, 1, "c.TMC5072_X_ENC_SHIFT", "TMC5072_X_ENC_SHIFT"], [0, 0, 1, "c.TMC5072_X_ENC_SHIFT", "TMC5072_X_ENC_SHIFT"], [0, 0, 1, "c.TMC5130_A1", "TMC5130_A1"], [0, 0, 1, "c.TMC5130_A1_FIELD", "TMC5130_A1_FIELD"], [0, 0, 1, "c.TMC5130_A1_MASK", "TMC5130_A1_MASK"], [0, 0, 1, "c.TMC5130_A1_SHIFT", "TMC5130_A1_SHIFT"], [0, 0, 1, "c.TMC5130_ADDRESS_MASK", "TMC5130_ADDRESS_MASK"], [0, 0, 1, "c.TMC5130_AMAX", "TMC5130_AMAX"], [0, 0, 1, "c.TMC5130_AMAX_FIELD", "TMC5130_AMAX_FIELD"], [0, 0, 1, "c.TMC5130_AMAX_MASK", "TMC5130_AMAX_MASK"], [0, 0, 1, "c.TMC5130_AMAX_SHIFT", "TMC5130_AMAX_SHIFT"], [0, 0, 1, "c.TMC5130_CHM_FIELD", "TMC5130_CHM_FIELD"], [0, 0, 1, "c.TMC5130_CHM_FIELD", "TMC5130_CHM_FIELD"], [0, 0, 1, "c.TMC5130_CHM_FIELD", "TMC5130_CHM_FIELD"], [0, 0, 1, "c.TMC5130_CHM_MASK", "TMC5130_CHM_MASK"], [0, 0, 1, "c.TMC5130_CHM_MASK", "TMC5130_CHM_MASK"], [0, 0, 1, "c.TMC5130_CHM_MASK", "TMC5130_CHM_MASK"], [0, 0, 1, "c.TMC5130_CHM_SHIFT", "TMC5130_CHM_SHIFT"], [0, 0, 1, "c.TMC5130_CHM_SHIFT", "TMC5130_CHM_SHIFT"], [0, 0, 1, "c.TMC5130_CHM_SHIFT", "TMC5130_CHM_SHIFT"], [0, 0, 1, "c.TMC5130_CHOPCONF", "TMC5130_CHOPCONF"], [0, 0, 1, "c.TMC5130_CLR_CONT_FIELD", "TMC5130_CLR_CONT_FIELD"], [0, 0, 1, "c.TMC5130_CLR_CONT_MASK", "TMC5130_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5130_CLR_CONT_SHIFT", "TMC5130_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5130_CLR_ENC_X_FIELD", "TMC5130_CLR_ENC_X_FIELD"], [0, 0, 1, "c.TMC5130_CLR_ENC_X_MASK", "TMC5130_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5130_CLR_ENC_X_SHIFT", "TMC5130_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5130_CLR_ONCE_FIELD", "TMC5130_CLR_ONCE_FIELD"], [0, 0, 1, "c.TMC5130_CLR_ONCE_MASK", "TMC5130_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5130_CLR_ONCE_SHIFT", "TMC5130_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5130_COOLCONF", "TMC5130_COOLCONF"], [0, 0, 1, "c.TMC5130_CS_ACTUAL_FIELD", "TMC5130_CS_ACTUAL_FIELD"], [0, 0, 1, "c.TMC5130_CS_ACTUAL_MASK", "TMC5130_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5130_CS_ACTUAL_SHIFT", "TMC5130_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5130_CUR_A_FIELD", "TMC5130_CUR_A_FIELD"], [0, 0, 1, "c.TMC5130_CUR_A_MASK", "TMC5130_CUR_A_MASK"], [0, 0, 1, "c.TMC5130_CUR_A_SHIFT", "TMC5130_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5130_CUR_B_FIELD", "TMC5130_CUR_B_FIELD"], [0, 0, 1, "c.TMC5130_CUR_B_MASK", "TMC5130_CUR_B_MASK"], [0, 0, 1, "c.TMC5130_CUR_B_SHIFT", "TMC5130_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5130_D1", "TMC5130_D1"], [0, 0, 1, "c.TMC5130_D1_FIELD", "TMC5130_D1_FIELD"], [0, 0, 1, "c.TMC5130_D1_MASK", "TMC5130_D1_MASK"], [0, 0, 1, "c.TMC5130_D1_SHIFT", "TMC5130_D1_SHIFT"], [0, 0, 1, "c.TMC5130_DCCTRL", "TMC5130_DCCTRL"], [0, 0, 1, "c.TMC5130_DC_SG_FIELD", "TMC5130_DC_SG_FIELD"], [0, 0, 1, "c.TMC5130_DC_SG_MASK", "TMC5130_DC_SG_MASK"], [0, 0, 1, "c.TMC5130_DC_SG_SHIFT", "TMC5130_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5130_DC_TIME_FIELD", "TMC5130_DC_TIME_FIELD"], [0, 0, 1, "c.TMC5130_DC_TIME_MASK", "TMC5130_DC_TIME_MASK"], [0, 0, 1, "c.TMC5130_DC_TIME_SHIFT", "TMC5130_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5130_DEDGE_FIELD", "TMC5130_DEDGE_FIELD"], [0, 0, 1, "c.TMC5130_DEDGE_FIELD", "TMC5130_DEDGE_FIELD"], [0, 0, 1, "c.TMC5130_DEDGE_FIELD", "TMC5130_DEDGE_FIELD"], [0, 0, 1, "c.TMC5130_DEDGE_MASK", "TMC5130_DEDGE_MASK"], [0, 0, 1, "c.TMC5130_DEDGE_MASK", "TMC5130_DEDGE_MASK"], [0, 0, 1, "c.TMC5130_DEDGE_MASK", "TMC5130_DEDGE_MASK"], [0, 0, 1, "c.TMC5130_DEDGE_SHIFT", "TMC5130_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5130_DEDGE_SHIFT", "TMC5130_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5130_DEDGE_SHIFT", "TMC5130_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_FIELD", "TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_FIELD"], [0, 0, 1, "c.TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK", "TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK"], [0, 0, 1, "c.TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT", "TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG0_INT_PUSHPULL_FIELD", "TMC5130_DIAG0_INT_PUSHPULL_FIELD"], [0, 0, 1, "c.TMC5130_DIAG0_INT_PUSHPULL_FIELD", "TMC5130_DIAG0_INT_PUSHPULL_FIELD"], [0, 0, 1, "c.TMC5130_DIAG0_INT_PUSHPULL_MASK", "TMC5130_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5130_DIAG0_INT_PUSHPULL_MASK", "TMC5130_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5130_DIAG0_INT_PUSHPULL_SHIFT", "TMC5130_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG0_INT_PUSHPULL_SHIFT", "TMC5130_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_FIELD", "TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_FIELD"], [0, 0, 1, "c.TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK", "TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK"], [0, 0, 1, "c.TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT", "TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG0_STALL_FIELD", "TMC5130_DIAG0_STALL_FIELD"], [0, 0, 1, "c.TMC5130_DIAG0_STALL_MASK", "TMC5130_DIAG0_STALL_MASK"], [0, 0, 1, "c.TMC5130_DIAG0_STALL_SHIFT", "TMC5130_DIAG0_STALL_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG0_STEP_FIELD", "TMC5130_DIAG0_STEP_FIELD"], [0, 0, 1, "c.TMC5130_DIAG0_STEP_MASK", "TMC5130_DIAG0_STEP_MASK"], [0, 0, 1, "c.TMC5130_DIAG0_STEP_SHIFT", "TMC5130_DIAG0_STEP_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG1_DIR_FIELD", "TMC5130_DIAG1_DIR_FIELD"], [0, 0, 1, "c.TMC5130_DIAG1_DIR_MASK", "TMC5130_DIAG1_DIR_MASK"], [0, 0, 1, "c.TMC5130_DIAG1_DIR_SHIFT", "TMC5130_DIAG1_DIR_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG1_INDEX_FIELD", "TMC5130_DIAG1_INDEX_FIELD"], [0, 0, 1, "c.TMC5130_DIAG1_INDEX_MASK", "TMC5130_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC5130_DIAG1_INDEX_SHIFT", "TMC5130_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG1_ONSTATE_FIELD", "TMC5130_DIAG1_ONSTATE_FIELD"], [0, 0, 1, "c.TMC5130_DIAG1_ONSTATE_MASK", "TMC5130_DIAG1_ONSTATE_MASK"], [0, 0, 1, "c.TMC5130_DIAG1_ONSTATE_SHIFT", "TMC5130_DIAG1_ONSTATE_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_FIELD", "TMC5130_DIAG1_POSCOMP_PUSHPULL_FIELD"], [0, 0, 1, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_FIELD", "TMC5130_DIAG1_POSCOMP_PUSHPULL_FIELD"], [0, 0, 1, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC5130_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC5130_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC5130_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC5130_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG1_STALL_FIELD", "TMC5130_DIAG1_STALL_FIELD"], [0, 0, 1, "c.TMC5130_DIAG1_STALL_MASK", "TMC5130_DIAG1_STALL_MASK"], [0, 0, 1, "c.TMC5130_DIAG1_STALL_SHIFT", "TMC5130_DIAG1_STALL_SHIFT"], [0, 0, 1, "c.TMC5130_DIAG1_STEPS_SKIPPED_FIELD", "TMC5130_DIAG1_STEPS_SKIPPED_FIELD"], [0, 0, 1, "c.TMC5130_DIAG1_STEPS_SKIPPED_MASK", "TMC5130_DIAG1_STEPS_SKIPPED_MASK"], [0, 0, 1, "c.TMC5130_DIAG1_STEPS_SKIPPED_SHIFT", "TMC5130_DIAG1_STEPS_SKIPPED_SHIFT"], [0, 0, 1, "c.TMC5130_DIRECT_MODE_FIELD", "TMC5130_DIRECT_MODE_FIELD"], [0, 0, 1, "c.TMC5130_DIRECT_MODE_FIELD", "TMC5130_DIRECT_MODE_FIELD"], [0, 0, 1, "c.TMC5130_DIRECT_MODE_MASK", "TMC5130_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC5130_DIRECT_MODE_MASK", "TMC5130_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC5130_DIRECT_MODE_SHIFT", "TMC5130_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC5130_DIRECT_MODE_SHIFT", "TMC5130_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC5130_DISFDCC_FIELD", "TMC5130_DISFDCC_FIELD"], [0, 0, 1, "c.TMC5130_DISFDCC_FIELD", "TMC5130_DISFDCC_FIELD"], [0, 0, 1, "c.TMC5130_DISFDCC_MASK", "TMC5130_DISFDCC_MASK"], [0, 0, 1, "c.TMC5130_DISFDCC_MASK", "TMC5130_DISFDCC_MASK"], [0, 0, 1, "c.TMC5130_DISFDCC_SHIFT", "TMC5130_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5130_DISFDCC_SHIFT", "TMC5130_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5130_DISS2G_FIELD", "TMC5130_DISS2G_FIELD"], [0, 0, 1, "c.TMC5130_DISS2G_FIELD", "TMC5130_DISS2G_FIELD"], [0, 0, 1, "c.TMC5130_DISS2G_FIELD", "TMC5130_DISS2G_FIELD"], [0, 0, 1, "c.TMC5130_DISS2G_MASK", "TMC5130_DISS2G_MASK"], [0, 0, 1, "c.TMC5130_DISS2G_MASK", "TMC5130_DISS2G_MASK"], [0, 0, 1, "c.TMC5130_DISS2G_MASK", "TMC5130_DISS2G_MASK"], [0, 0, 1, "c.TMC5130_DISS2G_SHIFT", "TMC5130_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5130_DISS2G_SHIFT", "TMC5130_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5130_DISS2G_SHIFT", "TMC5130_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5130_DMAX", "TMC5130_DMAX"], [0, 0, 1, "c.TMC5130_DMAX_FIELD", "TMC5130_DMAX_FIELD"], [0, 0, 1, "c.TMC5130_DMAX_MASK", "TMC5130_DMAX_MASK"], [0, 0, 1, "c.TMC5130_DMAX_SHIFT", "TMC5130_DMAX_SHIFT"], [0, 0, 1, "c.TMC5130_DRVSTATUS", "TMC5130_DRVSTATUS"], [0, 0, 1, "c.TMC5130_DRV_ENN_CFG6_FIELD", "TMC5130_DRV_ENN_CFG6_FIELD"], [0, 0, 1, "c.TMC5130_DRV_ENN_CFG6_MASK", "TMC5130_DRV_ENN_CFG6_MASK"], [0, 0, 1, "c.TMC5130_DRV_ENN_CFG6_SHIFT", "TMC5130_DRV_ENN_CFG6_SHIFT"], [0, 0, 1, "c.TMC5130_DRV_ERR_FIELD", "TMC5130_DRV_ERR_FIELD"], [0, 0, 1, "c.TMC5130_DRV_ERR_MASK", "TMC5130_DRV_ERR_MASK"], [0, 0, 1, "c.TMC5130_DRV_ERR_SHIFT", "TMC5130_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC5130_EM_CLR_CONT", "TMC5130_EM_CLR_CONT"], [0, 0, 1, "c.TMC5130_EM_CLR_ONCE", "TMC5130_EM_CLR_ONCE"], [0, 0, 1, "c.TMC5130_EM_CLR_XENC", "TMC5130_EM_CLR_XENC"], [0, 0, 1, "c.TMC5130_EM_DECIMAL", "TMC5130_EM_DECIMAL"], [0, 0, 1, "c.TMC5130_EM_IGNORE_AB", "TMC5130_EM_IGNORE_AB"], [0, 0, 1, "c.TMC5130_EM_LATCH_XACT", "TMC5130_EM_LATCH_XACT"], [0, 0, 1, "c.TMC5130_EM_NEG_EDGE", "TMC5130_EM_NEG_EDGE"], [0, 0, 1, "c.TMC5130_EM_POL_A", "TMC5130_EM_POL_A"], [0, 0, 1, "c.TMC5130_EM_POL_B", "TMC5130_EM_POL_B"], [0, 0, 1, "c.TMC5130_EM_POL_N", "TMC5130_EM_POL_N"], [0, 0, 1, "c.TMC5130_EM_POS_EDGE", "TMC5130_EM_POS_EDGE"], [0, 0, 1, "c.TMC5130_ENCA_DCIN_CFG5_FIELD", "TMC5130_ENCA_DCIN_CFG5_FIELD"], [0, 0, 1, "c.TMC5130_ENCA_DCIN_CFG5_MASK", "TMC5130_ENCA_DCIN_CFG5_MASK"], [0, 0, 1, "c.TMC5130_ENCA_DCIN_CFG5_SHIFT", "TMC5130_ENCA_DCIN_CFG5_SHIFT"], [0, 0, 1, "c.TMC5130_ENCB_DCEN_CFG4_FIELD", "TMC5130_ENCB_DCEN_CFG4_FIELD"], [0, 0, 1, "c.TMC5130_ENCB_DCEN_CFG4_MASK", "TMC5130_ENCB_DCEN_CFG4_MASK"], [0, 0, 1, "c.TMC5130_ENCB_DCEN_CFG4_SHIFT", "TMC5130_ENCB_DCEN_CFG4_SHIFT"], [0, 0, 1, "c.TMC5130_ENCMODE", "TMC5130_ENCMODE"], [0, 0, 1, "c.TMC5130_ENCM_CTRL", "TMC5130_ENCM_CTRL"], [0, 0, 1, "c.TMC5130_ENC_COMMUTATION_FIELD", "TMC5130_ENC_COMMUTATION_FIELD"], [0, 0, 1, "c.TMC5130_ENC_COMMUTATION_FIELD", "TMC5130_ENC_COMMUTATION_FIELD"], [0, 0, 1, "c.TMC5130_ENC_COMMUTATION_MASK", "TMC5130_ENC_COMMUTATION_MASK"], [0, 0, 1, "c.TMC5130_ENC_COMMUTATION_MASK", "TMC5130_ENC_COMMUTATION_MASK"], [0, 0, 1, "c.TMC5130_ENC_COMMUTATION_SHIFT", "TMC5130_ENC_COMMUTATION_SHIFT"], [0, 0, 1, "c.TMC5130_ENC_COMMUTATION_SHIFT", "TMC5130_ENC_COMMUTATION_SHIFT"], [0, 0, 1, "c.TMC5130_ENC_CONST", "TMC5130_ENC_CONST"], [0, 0, 1, "c.TMC5130_ENC_LATCH", "TMC5130_ENC_LATCH"], [0, 0, 1, "c.TMC5130_ENC_LATCH_FIELD", "TMC5130_ENC_LATCH_FIELD"], [0, 0, 1, "c.TMC5130_ENC_LATCH_MASK", "TMC5130_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5130_ENC_LATCH_SHIFT", "TMC5130_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5130_ENC_N_DCO_FIELD", "TMC5130_ENC_N_DCO_FIELD"], [0, 0, 1, "c.TMC5130_ENC_N_DCO_MASK", "TMC5130_ENC_N_DCO_MASK"], [0, 0, 1, "c.TMC5130_ENC_N_DCO_SHIFT", "TMC5130_ENC_N_DCO_SHIFT"], [0, 0, 1, "c.TMC5130_ENC_SEL_DECIMAL_FIELD", "TMC5130_ENC_SEL_DECIMAL_FIELD"], [0, 0, 1, "c.TMC5130_ENC_SEL_DECIMAL_MASK", "TMC5130_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5130_ENC_SEL_DECIMAL_SHIFT", "TMC5130_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5130_ENC_STATUS", "TMC5130_ENC_STATUS"], [0, 0, 1, "c.TMC5130_ENC_STATUS_FIELD", "TMC5130_ENC_STATUS_FIELD"], [0, 0, 1, "c.TMC5130_ENC_STATUS_MASK", "TMC5130_ENC_STATUS_MASK"], [0, 0, 1, "c.TMC5130_ENC_STATUS_SHIFT", "TMC5130_ENC_STATUS_SHIFT"], [0, 0, 1, "c.TMC5130_EN_LATCH_ENCODER_FIELD", "TMC5130_EN_LATCH_ENCODER_FIELD"], [0, 0, 1, "c.TMC5130_EN_LATCH_ENCODER_MASK", "TMC5130_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5130_EN_LATCH_ENCODER_SHIFT", "TMC5130_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5130_EN_PWM_MODE_FIELD", "TMC5130_EN_PWM_MODE_FIELD"], [0, 0, 1, "c.TMC5130_EN_PWM_MODE_FIELD", "TMC5130_EN_PWM_MODE_FIELD"], [0, 0, 1, "c.TMC5130_EN_PWM_MODE_MASK", "TMC5130_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC5130_EN_PWM_MODE_MASK", "TMC5130_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC5130_EN_PWM_MODE_SHIFT", "TMC5130_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC5130_EN_PWM_MODE_SHIFT", "TMC5130_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC5130_EN_SOFTSTOP_FIELD", "TMC5130_EN_SOFTSTOP_FIELD"], [0, 0, 1, "c.TMC5130_EN_SOFTSTOP_MASK", "TMC5130_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5130_EN_SOFTSTOP_SHIFT", "TMC5130_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5130_EVENT_POS_REACHED_FIELD", "TMC5130_EVENT_POS_REACHED_FIELD"], [0, 0, 1, "c.TMC5130_EVENT_POS_REACHED_MASK", "TMC5130_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5130_EVENT_POS_REACHED_SHIFT", "TMC5130_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5130_EVENT_STOP_L_FIELD", "TMC5130_EVENT_STOP_L_FIELD"], [0, 0, 1, "c.TMC5130_EVENT_STOP_L_MASK", "TMC5130_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5130_EVENT_STOP_L_SHIFT", "TMC5130_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5130_EVENT_STOP_R_FIELD", "TMC5130_EVENT_STOP_R_FIELD"], [0, 0, 1, "c.TMC5130_EVENT_STOP_R_MASK", "TMC5130_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5130_EVENT_STOP_R_SHIFT", "TMC5130_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5130_EVENT_STOP_SG_FIELD", "TMC5130_EVENT_STOP_SG_FIELD"], [0, 0, 1, "c.TMC5130_EVENT_STOP_SG_MASK", "TMC5130_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5130_EVENT_STOP_SG_SHIFT", "TMC5130_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5130_FIELD_READ", "TMC5130_FIELD_READ"], [0, 0, 1, "c.TMC5130_FIELD_WRITE", "TMC5130_FIELD_WRITE"], [0, 0, 1, "c.TMC5130_FRACTIONAL_FIELD", "TMC5130_FRACTIONAL_FIELD"], [0, 0, 1, "c.TMC5130_FRACTIONAL_MASK", "TMC5130_FRACTIONAL_MASK"], [0, 0, 1, "c.TMC5130_FRACTIONAL_SHIFT", "TMC5130_FRACTIONAL_SHIFT"], [0, 0, 1, "c.TMC5130_FREEWHEEL_FIELD", "TMC5130_FREEWHEEL_FIELD"], [0, 0, 1, "c.TMC5130_FREEWHEEL_FIELD", "TMC5130_FREEWHEEL_FIELD"], [0, 0, 1, "c.TMC5130_FREEWHEEL_MASK", "TMC5130_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5130_FREEWHEEL_MASK", "TMC5130_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5130_FREEWHEEL_SHIFT", "TMC5130_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5130_FREEWHEEL_SHIFT", "TMC5130_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5130_FSACTIVE_FIELD", "TMC5130_FSACTIVE_FIELD"], [0, 0, 1, "c.TMC5130_FSACTIVE_MASK", "TMC5130_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5130_FSACTIVE_SHIFT", "TMC5130_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5130_GCONF", "TMC5130_GCONF"], [0, 0, 1, "c.TMC5130_GSTAT", "TMC5130_GSTAT"], [0, 0, 1, "c.TMC5130_HEND_FIELD", "TMC5130_HEND_FIELD"], [0, 0, 1, "c.TMC5130_HEND_MASK", "TMC5130_HEND_MASK"], [0, 0, 1, "c.TMC5130_HEND_SHIFT", "TMC5130_HEND_SHIFT"], [0, 0, 1, "c.TMC5130_HSTRT_FIELD", "TMC5130_HSTRT_FIELD"], [0, 0, 1, "c.TMC5130_HSTRT_MASK", "TMC5130_HSTRT_MASK"], [0, 0, 1, "c.TMC5130_HSTRT_SHIFT", "TMC5130_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5130_IFCNT", "TMC5130_IFCNT"], [0, 0, 1, "c.TMC5130_IFCNT_FIELD", "TMC5130_IFCNT_FIELD"], [0, 0, 1, "c.TMC5130_IFCNT_MASK", "TMC5130_IFCNT_MASK"], [0, 0, 1, "c.TMC5130_IFCNT_SHIFT", "TMC5130_IFCNT_SHIFT"], [0, 0, 1, "c.TMC5130_IGNORE_AB_FIELD", "TMC5130_IGNORE_AB_FIELD"], [0, 0, 1, "c.TMC5130_IGNORE_AB_MASK", "TMC5130_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5130_IGNORE_AB_SHIFT", "TMC5130_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5130_IHOLDDELAY_FIELD", "TMC5130_IHOLDDELAY_FIELD"], [0, 0, 1, "c.TMC5130_IHOLDDELAY_MASK", "TMC5130_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5130_IHOLDDELAY_SHIFT", "TMC5130_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5130_IHOLD_FIELD", "TMC5130_IHOLD_FIELD"], [0, 0, 1, "c.TMC5130_IHOLD_IRUN", "TMC5130_IHOLD_IRUN"], [0, 0, 1, "c.TMC5130_IHOLD_MASK", "TMC5130_IHOLD_MASK"], [0, 0, 1, "c.TMC5130_IHOLD_SHIFT", "TMC5130_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5130_INTEGER_FIELD", "TMC5130_INTEGER_FIELD"], [0, 0, 1, "c.TMC5130_INTEGER_MASK", "TMC5130_INTEGER_MASK"], [0, 0, 1, "c.TMC5130_INTEGER_SHIFT", "TMC5130_INTEGER_SHIFT"], [0, 0, 1, "c.TMC5130_INTERNAL_RSENSE_FIELD", "TMC5130_INTERNAL_RSENSE_FIELD"], [0, 0, 1, "c.TMC5130_INTERNAL_RSENSE_FIELD", "TMC5130_INTERNAL_RSENSE_FIELD"], [0, 0, 1, "c.TMC5130_INTERNAL_RSENSE_MASK", "TMC5130_INTERNAL_RSENSE_MASK"], [0, 0, 1, "c.TMC5130_INTERNAL_RSENSE_MASK", "TMC5130_INTERNAL_RSENSE_MASK"], [0, 0, 1, "c.TMC5130_INTERNAL_RSENSE_SHIFT", "TMC5130_INTERNAL_RSENSE_SHIFT"], [0, 0, 1, "c.TMC5130_INTERNAL_RSENSE_SHIFT", "TMC5130_INTERNAL_RSENSE_SHIFT"], [0, 0, 1, "c.TMC5130_INTPOL_FIELD", "TMC5130_INTPOL_FIELD"], [0, 0, 1, "c.TMC5130_INTPOL_FIELD", "TMC5130_INTPOL_FIELD"], [0, 0, 1, "c.TMC5130_INTPOL_FIELD", "TMC5130_INTPOL_FIELD"], [0, 0, 1, "c.TMC5130_INTPOL_MASK", "TMC5130_INTPOL_MASK"], [0, 0, 1, "c.TMC5130_INTPOL_MASK", "TMC5130_INTPOL_MASK"], [0, 0, 1, "c.TMC5130_INTPOL_MASK", "TMC5130_INTPOL_MASK"], [0, 0, 1, "c.TMC5130_INTPOL_SHIFT", "TMC5130_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5130_INTPOL_SHIFT", "TMC5130_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5130_INTPOL_SHIFT", "TMC5130_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5130_INV_FIELD", "TMC5130_INV_FIELD"], [0, 0, 1, "c.TMC5130_INV_MASK", "TMC5130_INV_MASK"], [0, 0, 1, "c.TMC5130_INV_SHIFT", "TMC5130_INV_SHIFT"], [0, 0, 1, "c.TMC5130_IOIN", "TMC5130_IOIN"], [0, 0, 1, "c.TMC5130_IRUN_FIELD", "TMC5130_IRUN_FIELD"], [0, 0, 1, "c.TMC5130_IRUN_MASK", "TMC5130_IRUN_MASK"], [0, 0, 1, "c.TMC5130_IRUN_SHIFT", "TMC5130_IRUN_SHIFT"], [0, 0, 1, "c.TMC5130_I_SCALE_ANALOG_FIELD", "TMC5130_I_SCALE_ANALOG_FIELD"], [0, 0, 1, "c.TMC5130_I_SCALE_ANALOG_FIELD", "TMC5130_I_SCALE_ANALOG_FIELD"], [0, 0, 1, "c.TMC5130_I_SCALE_ANALOG_MASK", "TMC5130_I_SCALE_ANALOG_MASK"], [0, 0, 1, "c.TMC5130_I_SCALE_ANALOG_MASK", "TMC5130_I_SCALE_ANALOG_MASK"], [0, 0, 1, "c.TMC5130_I_SCALE_ANALOG_SHIFT", "TMC5130_I_SCALE_ANALOG_SHIFT"], [0, 0, 1, "c.TMC5130_I_SCALE_ANALOG_SHIFT", "TMC5130_I_SCALE_ANALOG_SHIFT"], [0, 0, 1, "c.TMC5130_LATCH_L_ACTIVE_FIELD", "TMC5130_LATCH_L_ACTIVE_FIELD"], [0, 0, 1, "c.TMC5130_LATCH_L_ACTIVE_MASK", "TMC5130_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5130_LATCH_L_ACTIVE_SHIFT", "TMC5130_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5130_LATCH_L_INACTIVE_FIELD", "TMC5130_LATCH_L_INACTIVE_FIELD"], [0, 0, 1, "c.TMC5130_LATCH_L_INACTIVE_MASK", "TMC5130_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5130_LATCH_L_INACTIVE_SHIFT", "TMC5130_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5130_LATCH_R_ACTIVE_FIELD", "TMC5130_LATCH_R_ACTIVE_FIELD"], [0, 0, 1, "c.TMC5130_LATCH_R_ACTIVE_MASK", "TMC5130_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5130_LATCH_R_ACTIVE_SHIFT", "TMC5130_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5130_LATCH_R_INACTIVE_FIELD", "TMC5130_LATCH_R_INACTIVE_FIELD"], [0, 0, 1, "c.TMC5130_LATCH_R_INACTIVE_MASK", "TMC5130_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5130_LATCH_R_INACTIVE_SHIFT", "TMC5130_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5130_LATCH_X_ACT_FIELD", "TMC5130_LATCH_X_ACT_FIELD"], [0, 0, 1, "c.TMC5130_LATCH_X_ACT_MASK", "TMC5130_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5130_LATCH_X_ACT_SHIFT", "TMC5130_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5130_LOST_STEPS", "TMC5130_LOST_STEPS"], [0, 0, 1, "c.TMC5130_LOST_STEPS_FIELD", "TMC5130_LOST_STEPS_FIELD"], [0, 0, 1, "c.TMC5130_LOST_STEPS_MASK", "TMC5130_LOST_STEPS_MASK"], [0, 0, 1, "c.TMC5130_LOST_STEPS_SHIFT", "TMC5130_LOST_STEPS_SHIFT"], [0, 0, 1, "c.TMC5130_MAXSPEED_FIELD", "TMC5130_MAXSPEED_FIELD"], [0, 0, 1, "c.TMC5130_MAXSPEED_MASK", "TMC5130_MAXSPEED_MASK"], [0, 0, 1, "c.TMC5130_MAXSPEED_SHIFT", "TMC5130_MAXSPEED_SHIFT"], [0, 0, 1, "c.TMC5130_MAX_ACCELERATION", "TMC5130_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5130_MAX_VELOCITY", "TMC5130_MAX_VELOCITY"], [0, 0, 1, "c.TMC5130_MODE_HOLD", "TMC5130_MODE_HOLD"], [0, 0, 1, "c.TMC5130_MODE_POSITION", "TMC5130_MODE_POSITION"], [0, 0, 1, "c.TMC5130_MODE_VELNEG", "TMC5130_MODE_VELNEG"], [0, 0, 1, "c.TMC5130_MODE_VELPOS", "TMC5130_MODE_VELPOS"], [0, 0, 1, "c.TMC5130_MOTORS", "TMC5130_MOTORS"], [0, 0, 1, "c.TMC5130_MRES_FIELD", "TMC5130_MRES_FIELD"], [0, 0, 1, "c.TMC5130_MRES_FIELD", "TMC5130_MRES_FIELD"], [0, 0, 1, "c.TMC5130_MRES_FIELD", "TMC5130_MRES_FIELD"], [0, 0, 1, "c.TMC5130_MRES_MASK", "TMC5130_MRES_MASK"], [0, 0, 1, "c.TMC5130_MRES_MASK", "TMC5130_MRES_MASK"], [0, 0, 1, "c.TMC5130_MRES_MASK", "TMC5130_MRES_MASK"], [0, 0, 1, "c.TMC5130_MRES_SHIFT", "TMC5130_MRES_SHIFT"], [0, 0, 1, "c.TMC5130_MRES_SHIFT", "TMC5130_MRES_SHIFT"], [0, 0, 1, "c.TMC5130_MRES_SHIFT", "TMC5130_MRES_SHIFT"], [0, 0, 1, "c.TMC5130_MSCNT", "TMC5130_MSCNT"], [0, 0, 1, "c.TMC5130_MSCNT_FIELD", "TMC5130_MSCNT_FIELD"], [0, 0, 1, "c.TMC5130_MSCNT_MASK", "TMC5130_MSCNT_MASK"], [0, 0, 1, "c.TMC5130_MSCNT_SHIFT", "TMC5130_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5130_MSCURACT", "TMC5130_MSCURACT"], [0, 0, 1, "c.TMC5130_MSLUT0", "TMC5130_MSLUT0"], [0, 0, 1, "c.TMC5130_MSLUT1", "TMC5130_MSLUT1"], [0, 0, 1, "c.TMC5130_MSLUT2", "TMC5130_MSLUT2"], [0, 0, 1, "c.TMC5130_MSLUT3", "TMC5130_MSLUT3"], [0, 0, 1, "c.TMC5130_MSLUT4", "TMC5130_MSLUT4"], [0, 0, 1, "c.TMC5130_MSLUT5", "TMC5130_MSLUT5"], [0, 0, 1, "c.TMC5130_MSLUT6", "TMC5130_MSLUT6"], [0, 0, 1, "c.TMC5130_MSLUT7", "TMC5130_MSLUT7"], [0, 0, 1, "c.TMC5130_MSLUTSEL", "TMC5130_MSLUTSEL"], [0, 0, 1, "c.TMC5130_MSLUTSTART", "TMC5130_MSLUTSTART"], [0, 0, 1, "c.TMC5130_OFFSET_FIELD", "TMC5130_OFFSET_FIELD"], [0, 0, 1, "c.TMC5130_OFFSET_FIELD", "TMC5130_OFFSET_FIELD"], [0, 0, 1, "c.TMC5130_OFFSET_MASK", "TMC5130_OFFSET_MASK"], [0, 0, 1, "c.TMC5130_OFFSET_MASK", "TMC5130_OFFSET_MASK"], [0, 0, 1, "c.TMC5130_OFFSET_SHIFT", "TMC5130_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5130_OFFSET_SHIFT", "TMC5130_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5130_OFS0_FIELD", "TMC5130_OFS0_FIELD"], [0, 0, 1, "c.TMC5130_OFS0_MASK", "TMC5130_OFS0_MASK"], [0, 0, 1, "c.TMC5130_OFS0_SHIFT", "TMC5130_OFS0_SHIFT"], [0, 0, 1, "c.TMC5130_OFS100_FIELD", "TMC5130_OFS100_FIELD"], [0, 0, 1, "c.TMC5130_OFS100_MASK", "TMC5130_OFS100_MASK"], [0, 0, 1, "c.TMC5130_OFS100_SHIFT", "TMC5130_OFS100_SHIFT"], [0, 0, 1, "c.TMC5130_OFS101_FIELD", "TMC5130_OFS101_FIELD"], [0, 0, 1, "c.TMC5130_OFS101_MASK", "TMC5130_OFS101_MASK"], [0, 0, 1, "c.TMC5130_OFS101_SHIFT", "TMC5130_OFS101_SHIFT"], [0, 0, 1, "c.TMC5130_OFS102_FIELD", "TMC5130_OFS102_FIELD"], [0, 0, 1, "c.TMC5130_OFS102_MASK", "TMC5130_OFS102_MASK"], [0, 0, 1, "c.TMC5130_OFS102_SHIFT", "TMC5130_OFS102_SHIFT"], [0, 0, 1, "c.TMC5130_OFS103_FIELD", "TMC5130_OFS103_FIELD"], [0, 0, 1, "c.TMC5130_OFS103_MASK", "TMC5130_OFS103_MASK"], [0, 0, 1, "c.TMC5130_OFS103_SHIFT", "TMC5130_OFS103_SHIFT"], [0, 0, 1, "c.TMC5130_OFS104_FIELD", "TMC5130_OFS104_FIELD"], [0, 0, 1, "c.TMC5130_OFS104_MASK", "TMC5130_OFS104_MASK"], [0, 0, 1, "c.TMC5130_OFS104_SHIFT", "TMC5130_OFS104_SHIFT"], [0, 0, 1, "c.TMC5130_OFS105_FIELD", "TMC5130_OFS105_FIELD"], [0, 0, 1, "c.TMC5130_OFS105_MASK", "TMC5130_OFS105_MASK"], [0, 0, 1, "c.TMC5130_OFS105_SHIFT", "TMC5130_OFS105_SHIFT"], [0, 0, 1, "c.TMC5130_OFS106_FIELD", "TMC5130_OFS106_FIELD"], [0, 0, 1, "c.TMC5130_OFS106_MASK", "TMC5130_OFS106_MASK"], [0, 0, 1, "c.TMC5130_OFS106_SHIFT", "TMC5130_OFS106_SHIFT"], [0, 0, 1, "c.TMC5130_OFS107_FIELD", "TMC5130_OFS107_FIELD"], [0, 0, 1, "c.TMC5130_OFS107_MASK", "TMC5130_OFS107_MASK"], [0, 0, 1, "c.TMC5130_OFS107_SHIFT", "TMC5130_OFS107_SHIFT"], [0, 0, 1, "c.TMC5130_OFS108_FIELD", "TMC5130_OFS108_FIELD"], [0, 0, 1, "c.TMC5130_OFS108_MASK", "TMC5130_OFS108_MASK"], [0, 0, 1, "c.TMC5130_OFS108_SHIFT", "TMC5130_OFS108_SHIFT"], [0, 0, 1, "c.TMC5130_OFS109_FIELD", "TMC5130_OFS109_FIELD"], [0, 0, 1, "c.TMC5130_OFS109_MASK", "TMC5130_OFS109_MASK"], [0, 0, 1, "c.TMC5130_OFS109_SHIFT", "TMC5130_OFS109_SHIFT"], [0, 0, 1, "c.TMC5130_OFS10_FIELD", "TMC5130_OFS10_FIELD"], [0, 0, 1, "c.TMC5130_OFS10_MASK", "TMC5130_OFS10_MASK"], [0, 0, 1, "c.TMC5130_OFS10_SHIFT", "TMC5130_OFS10_SHIFT"], [0, 0, 1, "c.TMC5130_OFS110_FIELD", "TMC5130_OFS110_FIELD"], [0, 0, 1, "c.TMC5130_OFS110_MASK", "TMC5130_OFS110_MASK"], [0, 0, 1, "c.TMC5130_OFS110_SHIFT", "TMC5130_OFS110_SHIFT"], [0, 0, 1, "c.TMC5130_OFS111_FIELD", "TMC5130_OFS111_FIELD"], [0, 0, 1, "c.TMC5130_OFS111_MASK", "TMC5130_OFS111_MASK"], [0, 0, 1, "c.TMC5130_OFS111_SHIFT", "TMC5130_OFS111_SHIFT"], [0, 0, 1, "c.TMC5130_OFS112_FIELD", "TMC5130_OFS112_FIELD"], [0, 0, 1, "c.TMC5130_OFS112_MASK", "TMC5130_OFS112_MASK"], [0, 0, 1, "c.TMC5130_OFS112_SHIFT", "TMC5130_OFS112_SHIFT"], [0, 0, 1, "c.TMC5130_OFS113_FIELD", "TMC5130_OFS113_FIELD"], [0, 0, 1, "c.TMC5130_OFS113_MASK", "TMC5130_OFS113_MASK"], [0, 0, 1, "c.TMC5130_OFS113_SHIFT", "TMC5130_OFS113_SHIFT"], [0, 0, 1, "c.TMC5130_OFS114_FIELD", "TMC5130_OFS114_FIELD"], [0, 0, 1, "c.TMC5130_OFS114_MASK", "TMC5130_OFS114_MASK"], [0, 0, 1, "c.TMC5130_OFS114_SHIFT", "TMC5130_OFS114_SHIFT"], [0, 0, 1, "c.TMC5130_OFS115_FIELD", "TMC5130_OFS115_FIELD"], [0, 0, 1, "c.TMC5130_OFS115_MASK", "TMC5130_OFS115_MASK"], [0, 0, 1, "c.TMC5130_OFS115_SHIFT", "TMC5130_OFS115_SHIFT"], [0, 0, 1, "c.TMC5130_OFS116_FIELD", "TMC5130_OFS116_FIELD"], [0, 0, 1, "c.TMC5130_OFS116_MASK", "TMC5130_OFS116_MASK"], [0, 0, 1, "c.TMC5130_OFS116_SHIFT", "TMC5130_OFS116_SHIFT"], [0, 0, 1, "c.TMC5130_OFS117_FIELD", "TMC5130_OFS117_FIELD"], [0, 0, 1, "c.TMC5130_OFS117_MASK", "TMC5130_OFS117_MASK"], [0, 0, 1, "c.TMC5130_OFS117_SHIFT", "TMC5130_OFS117_SHIFT"], [0, 0, 1, "c.TMC5130_OFS118_FIELD", "TMC5130_OFS118_FIELD"], [0, 0, 1, "c.TMC5130_OFS118_MASK", "TMC5130_OFS118_MASK"], [0, 0, 1, "c.TMC5130_OFS118_SHIFT", "TMC5130_OFS118_SHIFT"], [0, 0, 1, "c.TMC5130_OFS119_FIELD", "TMC5130_OFS119_FIELD"], [0, 0, 1, "c.TMC5130_OFS119_MASK", "TMC5130_OFS119_MASK"], [0, 0, 1, "c.TMC5130_OFS119_SHIFT", "TMC5130_OFS119_SHIFT"], [0, 0, 1, "c.TMC5130_OFS11_FIELD", "TMC5130_OFS11_FIELD"], [0, 0, 1, "c.TMC5130_OFS11_MASK", "TMC5130_OFS11_MASK"], [0, 0, 1, "c.TMC5130_OFS11_SHIFT", "TMC5130_OFS11_SHIFT"], [0, 0, 1, "c.TMC5130_OFS120_FIELD", "TMC5130_OFS120_FIELD"], [0, 0, 1, "c.TMC5130_OFS120_MASK", "TMC5130_OFS120_MASK"], [0, 0, 1, "c.TMC5130_OFS120_SHIFT", "TMC5130_OFS120_SHIFT"], [0, 0, 1, "c.TMC5130_OFS121_FIELD", "TMC5130_OFS121_FIELD"], [0, 0, 1, "c.TMC5130_OFS121_MASK", "TMC5130_OFS121_MASK"], [0, 0, 1, "c.TMC5130_OFS121_SHIFT", "TMC5130_OFS121_SHIFT"], [0, 0, 1, "c.TMC5130_OFS122_FIELD", "TMC5130_OFS122_FIELD"], [0, 0, 1, "c.TMC5130_OFS122_MASK", "TMC5130_OFS122_MASK"], [0, 0, 1, "c.TMC5130_OFS122_SHIFT", "TMC5130_OFS122_SHIFT"], [0, 0, 1, "c.TMC5130_OFS123_FIELD", "TMC5130_OFS123_FIELD"], [0, 0, 1, "c.TMC5130_OFS123_MASK", "TMC5130_OFS123_MASK"], [0, 0, 1, "c.TMC5130_OFS123_SHIFT", "TMC5130_OFS123_SHIFT"], [0, 0, 1, "c.TMC5130_OFS124_FIELD", "TMC5130_OFS124_FIELD"], [0, 0, 1, "c.TMC5130_OFS124_MASK", "TMC5130_OFS124_MASK"], [0, 0, 1, "c.TMC5130_OFS124_SHIFT", "TMC5130_OFS124_SHIFT"], [0, 0, 1, "c.TMC5130_OFS125_FIELD", "TMC5130_OFS125_FIELD"], [0, 0, 1, "c.TMC5130_OFS125_MASK", "TMC5130_OFS125_MASK"], [0, 0, 1, "c.TMC5130_OFS125_SHIFT", "TMC5130_OFS125_SHIFT"], [0, 0, 1, "c.TMC5130_OFS126_FIELD", "TMC5130_OFS126_FIELD"], [0, 0, 1, "c.TMC5130_OFS126_MASK", "TMC5130_OFS126_MASK"], [0, 0, 1, "c.TMC5130_OFS126_SHIFT", "TMC5130_OFS126_SHIFT"], [0, 0, 1, "c.TMC5130_OFS127_FIELD", "TMC5130_OFS127_FIELD"], [0, 0, 1, "c.TMC5130_OFS127_MASK", "TMC5130_OFS127_MASK"], [0, 0, 1, "c.TMC5130_OFS127_SHIFT", "TMC5130_OFS127_SHIFT"], [0, 0, 1, "c.TMC5130_OFS128_FIELD", "TMC5130_OFS128_FIELD"], [0, 0, 1, "c.TMC5130_OFS128_MASK", "TMC5130_OFS128_MASK"], [0, 0, 1, "c.TMC5130_OFS128_SHIFT", "TMC5130_OFS128_SHIFT"], [0, 0, 1, "c.TMC5130_OFS129_FIELD", "TMC5130_OFS129_FIELD"], [0, 0, 1, "c.TMC5130_OFS129_MASK", "TMC5130_OFS129_MASK"], [0, 0, 1, "c.TMC5130_OFS129_SHIFT", "TMC5130_OFS129_SHIFT"], [0, 0, 1, "c.TMC5130_OFS12_FIELD", "TMC5130_OFS12_FIELD"], [0, 0, 1, "c.TMC5130_OFS12_MASK", "TMC5130_OFS12_MASK"], [0, 0, 1, "c.TMC5130_OFS12_SHIFT", "TMC5130_OFS12_SHIFT"], [0, 0, 1, "c.TMC5130_OFS130_FIELD", "TMC5130_OFS130_FIELD"], [0, 0, 1, "c.TMC5130_OFS130_MASK", "TMC5130_OFS130_MASK"], [0, 0, 1, "c.TMC5130_OFS130_SHIFT", "TMC5130_OFS130_SHIFT"], [0, 0, 1, "c.TMC5130_OFS131_FIELD", "TMC5130_OFS131_FIELD"], [0, 0, 1, "c.TMC5130_OFS131_MASK", "TMC5130_OFS131_MASK"], [0, 0, 1, "c.TMC5130_OFS131_SHIFT", "TMC5130_OFS131_SHIFT"], [0, 0, 1, "c.TMC5130_OFS132_FIELD", "TMC5130_OFS132_FIELD"], [0, 0, 1, "c.TMC5130_OFS132_MASK", "TMC5130_OFS132_MASK"], [0, 0, 1, "c.TMC5130_OFS132_SHIFT", "TMC5130_OFS132_SHIFT"], [0, 0, 1, "c.TMC5130_OFS133_FIELD", "TMC5130_OFS133_FIELD"], [0, 0, 1, "c.TMC5130_OFS133_MASK", "TMC5130_OFS133_MASK"], [0, 0, 1, "c.TMC5130_OFS133_SHIFT", "TMC5130_OFS133_SHIFT"], [0, 0, 1, "c.TMC5130_OFS134_FIELD", "TMC5130_OFS134_FIELD"], [0, 0, 1, "c.TMC5130_OFS134_MASK", "TMC5130_OFS134_MASK"], [0, 0, 1, "c.TMC5130_OFS134_SHIFT", "TMC5130_OFS134_SHIFT"], [0, 0, 1, "c.TMC5130_OFS135_FIELD", "TMC5130_OFS135_FIELD"], [0, 0, 1, "c.TMC5130_OFS135_MASK", "TMC5130_OFS135_MASK"], [0, 0, 1, "c.TMC5130_OFS135_SHIFT", "TMC5130_OFS135_SHIFT"], [0, 0, 1, "c.TMC5130_OFS136_FIELD", "TMC5130_OFS136_FIELD"], [0, 0, 1, "c.TMC5130_OFS136_MASK", "TMC5130_OFS136_MASK"], [0, 0, 1, "c.TMC5130_OFS136_SHIFT", "TMC5130_OFS136_SHIFT"], [0, 0, 1, "c.TMC5130_OFS137_FIELD", "TMC5130_OFS137_FIELD"], [0, 0, 1, "c.TMC5130_OFS137_MASK", "TMC5130_OFS137_MASK"], [0, 0, 1, "c.TMC5130_OFS137_SHIFT", "TMC5130_OFS137_SHIFT"], [0, 0, 1, "c.TMC5130_OFS138_FIELD", "TMC5130_OFS138_FIELD"], [0, 0, 1, "c.TMC5130_OFS138_MASK", "TMC5130_OFS138_MASK"], [0, 0, 1, "c.TMC5130_OFS138_SHIFT", "TMC5130_OFS138_SHIFT"], [0, 0, 1, "c.TMC5130_OFS139_FIELD", "TMC5130_OFS139_FIELD"], [0, 0, 1, "c.TMC5130_OFS139_MASK", "TMC5130_OFS139_MASK"], [0, 0, 1, "c.TMC5130_OFS139_SHIFT", "TMC5130_OFS139_SHIFT"], [0, 0, 1, "c.TMC5130_OFS13_FIELD", "TMC5130_OFS13_FIELD"], [0, 0, 1, "c.TMC5130_OFS13_MASK", "TMC5130_OFS13_MASK"], [0, 0, 1, "c.TMC5130_OFS13_SHIFT", "TMC5130_OFS13_SHIFT"], [0, 0, 1, "c.TMC5130_OFS140_FIELD", "TMC5130_OFS140_FIELD"], [0, 0, 1, "c.TMC5130_OFS140_MASK", "TMC5130_OFS140_MASK"], [0, 0, 1, "c.TMC5130_OFS140_SHIFT", "TMC5130_OFS140_SHIFT"], [0, 0, 1, "c.TMC5130_OFS141_FIELD", "TMC5130_OFS141_FIELD"], [0, 0, 1, "c.TMC5130_OFS141_MASK", "TMC5130_OFS141_MASK"], [0, 0, 1, "c.TMC5130_OFS141_SHIFT", "TMC5130_OFS141_SHIFT"], [0, 0, 1, "c.TMC5130_OFS142_FIELD", "TMC5130_OFS142_FIELD"], [0, 0, 1, "c.TMC5130_OFS142_MASK", "TMC5130_OFS142_MASK"], [0, 0, 1, "c.TMC5130_OFS142_SHIFT", "TMC5130_OFS142_SHIFT"], [0, 0, 1, "c.TMC5130_OFS143_FIELD", "TMC5130_OFS143_FIELD"], [0, 0, 1, "c.TMC5130_OFS143_MASK", "TMC5130_OFS143_MASK"], [0, 0, 1, "c.TMC5130_OFS143_SHIFT", "TMC5130_OFS143_SHIFT"], [0, 0, 1, "c.TMC5130_OFS144_FIELD", "TMC5130_OFS144_FIELD"], [0, 0, 1, "c.TMC5130_OFS144_MASK", "TMC5130_OFS144_MASK"], [0, 0, 1, "c.TMC5130_OFS144_SHIFT", "TMC5130_OFS144_SHIFT"], [0, 0, 1, "c.TMC5130_OFS145_FIELD", "TMC5130_OFS145_FIELD"], [0, 0, 1, "c.TMC5130_OFS145_MASK", "TMC5130_OFS145_MASK"], [0, 0, 1, "c.TMC5130_OFS145_SHIFT", "TMC5130_OFS145_SHIFT"], [0, 0, 1, "c.TMC5130_OFS146_FIELD", "TMC5130_OFS146_FIELD"], [0, 0, 1, "c.TMC5130_OFS146_MASK", "TMC5130_OFS146_MASK"], [0, 0, 1, "c.TMC5130_OFS146_SHIFT", "TMC5130_OFS146_SHIFT"], [0, 0, 1, "c.TMC5130_OFS147_FIELD", "TMC5130_OFS147_FIELD"], [0, 0, 1, "c.TMC5130_OFS147_MASK", "TMC5130_OFS147_MASK"], [0, 0, 1, "c.TMC5130_OFS147_SHIFT", "TMC5130_OFS147_SHIFT"], [0, 0, 1, "c.TMC5130_OFS148_FIELD", "TMC5130_OFS148_FIELD"], [0, 0, 1, "c.TMC5130_OFS148_MASK", "TMC5130_OFS148_MASK"], [0, 0, 1, "c.TMC5130_OFS148_SHIFT", "TMC5130_OFS148_SHIFT"], [0, 0, 1, "c.TMC5130_OFS149_FIELD", "TMC5130_OFS149_FIELD"], [0, 0, 1, "c.TMC5130_OFS149_MASK", "TMC5130_OFS149_MASK"], [0, 0, 1, "c.TMC5130_OFS149_SHIFT", "TMC5130_OFS149_SHIFT"], [0, 0, 1, "c.TMC5130_OFS14_FIELD", "TMC5130_OFS14_FIELD"], [0, 0, 1, "c.TMC5130_OFS14_MASK", "TMC5130_OFS14_MASK"], [0, 0, 1, "c.TMC5130_OFS14_SHIFT", "TMC5130_OFS14_SHIFT"], [0, 0, 1, "c.TMC5130_OFS150_FIELD", "TMC5130_OFS150_FIELD"], [0, 0, 1, "c.TMC5130_OFS150_MASK", "TMC5130_OFS150_MASK"], [0, 0, 1, "c.TMC5130_OFS150_SHIFT", "TMC5130_OFS150_SHIFT"], [0, 0, 1, "c.TMC5130_OFS151_FIELD", "TMC5130_OFS151_FIELD"], [0, 0, 1, "c.TMC5130_OFS151_MASK", "TMC5130_OFS151_MASK"], [0, 0, 1, "c.TMC5130_OFS151_SHIFT", "TMC5130_OFS151_SHIFT"], [0, 0, 1, "c.TMC5130_OFS152_FIELD", "TMC5130_OFS152_FIELD"], [0, 0, 1, "c.TMC5130_OFS152_MASK", "TMC5130_OFS152_MASK"], [0, 0, 1, "c.TMC5130_OFS152_SHIFT", "TMC5130_OFS152_SHIFT"], [0, 0, 1, "c.TMC5130_OFS153_FIELD", "TMC5130_OFS153_FIELD"], [0, 0, 1, "c.TMC5130_OFS153_MASK", "TMC5130_OFS153_MASK"], [0, 0, 1, "c.TMC5130_OFS153_SHIFT", "TMC5130_OFS153_SHIFT"], [0, 0, 1, "c.TMC5130_OFS154_FIELD", "TMC5130_OFS154_FIELD"], [0, 0, 1, "c.TMC5130_OFS154_MASK", "TMC5130_OFS154_MASK"], [0, 0, 1, "c.TMC5130_OFS154_SHIFT", "TMC5130_OFS154_SHIFT"], [0, 0, 1, "c.TMC5130_OFS155_FIELD", "TMC5130_OFS155_FIELD"], [0, 0, 1, "c.TMC5130_OFS155_MASK", "TMC5130_OFS155_MASK"], [0, 0, 1, "c.TMC5130_OFS155_SHIFT", "TMC5130_OFS155_SHIFT"], [0, 0, 1, "c.TMC5130_OFS156_FIELD", "TMC5130_OFS156_FIELD"], [0, 0, 1, "c.TMC5130_OFS156_MASK", "TMC5130_OFS156_MASK"], [0, 0, 1, "c.TMC5130_OFS156_SHIFT", "TMC5130_OFS156_SHIFT"], [0, 0, 1, "c.TMC5130_OFS157_FIELD", "TMC5130_OFS157_FIELD"], [0, 0, 1, "c.TMC5130_OFS157_MASK", "TMC5130_OFS157_MASK"], [0, 0, 1, "c.TMC5130_OFS157_SHIFT", "TMC5130_OFS157_SHIFT"], [0, 0, 1, "c.TMC5130_OFS158_FIELD", "TMC5130_OFS158_FIELD"], [0, 0, 1, "c.TMC5130_OFS158_MASK", "TMC5130_OFS158_MASK"], [0, 0, 1, "c.TMC5130_OFS158_SHIFT", "TMC5130_OFS158_SHIFT"], [0, 0, 1, "c.TMC5130_OFS159_FIELD", "TMC5130_OFS159_FIELD"], [0, 0, 1, "c.TMC5130_OFS159_MASK", "TMC5130_OFS159_MASK"], [0, 0, 1, "c.TMC5130_OFS159_SHIFT", "TMC5130_OFS159_SHIFT"], [0, 0, 1, "c.TMC5130_OFS15_FIELD", "TMC5130_OFS15_FIELD"], [0, 0, 1, "c.TMC5130_OFS15_MASK", "TMC5130_OFS15_MASK"], [0, 0, 1, "c.TMC5130_OFS15_SHIFT", "TMC5130_OFS15_SHIFT"], [0, 0, 1, "c.TMC5130_OFS160_FIELD", "TMC5130_OFS160_FIELD"], [0, 0, 1, "c.TMC5130_OFS160_MASK", "TMC5130_OFS160_MASK"], [0, 0, 1, "c.TMC5130_OFS160_SHIFT", "TMC5130_OFS160_SHIFT"], [0, 0, 1, "c.TMC5130_OFS161_FIELD", "TMC5130_OFS161_FIELD"], [0, 0, 1, "c.TMC5130_OFS161_MASK", "TMC5130_OFS161_MASK"], [0, 0, 1, "c.TMC5130_OFS161_SHIFT", "TMC5130_OFS161_SHIFT"], [0, 0, 1, "c.TMC5130_OFS162_FIELD", "TMC5130_OFS162_FIELD"], [0, 0, 1, "c.TMC5130_OFS162_MASK", "TMC5130_OFS162_MASK"], [0, 0, 1, "c.TMC5130_OFS162_SHIFT", "TMC5130_OFS162_SHIFT"], [0, 0, 1, "c.TMC5130_OFS163_FIELD", "TMC5130_OFS163_FIELD"], [0, 0, 1, "c.TMC5130_OFS163_MASK", "TMC5130_OFS163_MASK"], [0, 0, 1, "c.TMC5130_OFS163_SHIFT", "TMC5130_OFS163_SHIFT"], [0, 0, 1, "c.TMC5130_OFS164_FIELD", "TMC5130_OFS164_FIELD"], [0, 0, 1, "c.TMC5130_OFS164_MASK", "TMC5130_OFS164_MASK"], [0, 0, 1, "c.TMC5130_OFS164_SHIFT", "TMC5130_OFS164_SHIFT"], [0, 0, 1, "c.TMC5130_OFS165_FIELD", "TMC5130_OFS165_FIELD"], [0, 0, 1, "c.TMC5130_OFS165_MASK", "TMC5130_OFS165_MASK"], [0, 0, 1, "c.TMC5130_OFS165_SHIFT", "TMC5130_OFS165_SHIFT"], [0, 0, 1, "c.TMC5130_OFS166_FIELD", "TMC5130_OFS166_FIELD"], [0, 0, 1, "c.TMC5130_OFS166_MASK", "TMC5130_OFS166_MASK"], [0, 0, 1, "c.TMC5130_OFS166_SHIFT", "TMC5130_OFS166_SHIFT"], [0, 0, 1, "c.TMC5130_OFS167_FIELD", "TMC5130_OFS167_FIELD"], [0, 0, 1, "c.TMC5130_OFS167_MASK", "TMC5130_OFS167_MASK"], [0, 0, 1, "c.TMC5130_OFS167_SHIFT", "TMC5130_OFS167_SHIFT"], [0, 0, 1, "c.TMC5130_OFS168_FIELD", "TMC5130_OFS168_FIELD"], [0, 0, 1, "c.TMC5130_OFS168_MASK", "TMC5130_OFS168_MASK"], [0, 0, 1, "c.TMC5130_OFS168_SHIFT", "TMC5130_OFS168_SHIFT"], [0, 0, 1, "c.TMC5130_OFS169_FIELD", "TMC5130_OFS169_FIELD"], [0, 0, 1, "c.TMC5130_OFS169_MASK", "TMC5130_OFS169_MASK"], [0, 0, 1, "c.TMC5130_OFS169_SHIFT", "TMC5130_OFS169_SHIFT"], [0, 0, 1, "c.TMC5130_OFS16_FIELD", "TMC5130_OFS16_FIELD"], [0, 0, 1, "c.TMC5130_OFS16_MASK", "TMC5130_OFS16_MASK"], [0, 0, 1, "c.TMC5130_OFS16_SHIFT", "TMC5130_OFS16_SHIFT"], [0, 0, 1, "c.TMC5130_OFS170_FIELD", "TMC5130_OFS170_FIELD"], [0, 0, 1, "c.TMC5130_OFS170_MASK", "TMC5130_OFS170_MASK"], [0, 0, 1, "c.TMC5130_OFS170_SHIFT", "TMC5130_OFS170_SHIFT"], [0, 0, 1, "c.TMC5130_OFS171_FIELD", "TMC5130_OFS171_FIELD"], [0, 0, 1, "c.TMC5130_OFS171_MASK", "TMC5130_OFS171_MASK"], [0, 0, 1, "c.TMC5130_OFS171_SHIFT", "TMC5130_OFS171_SHIFT"], [0, 0, 1, "c.TMC5130_OFS172_FIELD", "TMC5130_OFS172_FIELD"], [0, 0, 1, "c.TMC5130_OFS172_MASK", "TMC5130_OFS172_MASK"], [0, 0, 1, "c.TMC5130_OFS172_SHIFT", "TMC5130_OFS172_SHIFT"], [0, 0, 1, "c.TMC5130_OFS173_FIELD", "TMC5130_OFS173_FIELD"], [0, 0, 1, "c.TMC5130_OFS173_MASK", "TMC5130_OFS173_MASK"], [0, 0, 1, "c.TMC5130_OFS173_SHIFT", "TMC5130_OFS173_SHIFT"], [0, 0, 1, "c.TMC5130_OFS174_FIELD", "TMC5130_OFS174_FIELD"], [0, 0, 1, "c.TMC5130_OFS174_MASK", "TMC5130_OFS174_MASK"], [0, 0, 1, "c.TMC5130_OFS174_SHIFT", "TMC5130_OFS174_SHIFT"], [0, 0, 1, "c.TMC5130_OFS175_FIELD", "TMC5130_OFS175_FIELD"], [0, 0, 1, "c.TMC5130_OFS175_MASK", "TMC5130_OFS175_MASK"], [0, 0, 1, "c.TMC5130_OFS175_SHIFT", "TMC5130_OFS175_SHIFT"], [0, 0, 1, "c.TMC5130_OFS176_FIELD", "TMC5130_OFS176_FIELD"], [0, 0, 1, "c.TMC5130_OFS176_MASK", "TMC5130_OFS176_MASK"], [0, 0, 1, "c.TMC5130_OFS176_SHIFT", "TMC5130_OFS176_SHIFT"], [0, 0, 1, "c.TMC5130_OFS177_FIELD", "TMC5130_OFS177_FIELD"], [0, 0, 1, "c.TMC5130_OFS177_MASK", "TMC5130_OFS177_MASK"], [0, 0, 1, "c.TMC5130_OFS177_SHIFT", "TMC5130_OFS177_SHIFT"], [0, 0, 1, "c.TMC5130_OFS178_FIELD", "TMC5130_OFS178_FIELD"], [0, 0, 1, "c.TMC5130_OFS178_MASK", "TMC5130_OFS178_MASK"], [0, 0, 1, "c.TMC5130_OFS178_SHIFT", "TMC5130_OFS178_SHIFT"], [0, 0, 1, "c.TMC5130_OFS179_FIELD", "TMC5130_OFS179_FIELD"], [0, 0, 1, "c.TMC5130_OFS179_MASK", "TMC5130_OFS179_MASK"], [0, 0, 1, "c.TMC5130_OFS179_SHIFT", "TMC5130_OFS179_SHIFT"], [0, 0, 1, "c.TMC5130_OFS17_FIELD", "TMC5130_OFS17_FIELD"], [0, 0, 1, "c.TMC5130_OFS17_MASK", "TMC5130_OFS17_MASK"], [0, 0, 1, "c.TMC5130_OFS17_SHIFT", "TMC5130_OFS17_SHIFT"], [0, 0, 1, "c.TMC5130_OFS180_FIELD", "TMC5130_OFS180_FIELD"], [0, 0, 1, "c.TMC5130_OFS180_MASK", "TMC5130_OFS180_MASK"], [0, 0, 1, "c.TMC5130_OFS180_SHIFT", "TMC5130_OFS180_SHIFT"], [0, 0, 1, "c.TMC5130_OFS181_FIELD", "TMC5130_OFS181_FIELD"], [0, 0, 1, "c.TMC5130_OFS181_MASK", "TMC5130_OFS181_MASK"], [0, 0, 1, "c.TMC5130_OFS181_SHIFT", "TMC5130_OFS181_SHIFT"], [0, 0, 1, "c.TMC5130_OFS182_FIELD", "TMC5130_OFS182_FIELD"], [0, 0, 1, "c.TMC5130_OFS182_MASK", "TMC5130_OFS182_MASK"], [0, 0, 1, "c.TMC5130_OFS182_SHIFT", "TMC5130_OFS182_SHIFT"], [0, 0, 1, "c.TMC5130_OFS183_FIELD", "TMC5130_OFS183_FIELD"], [0, 0, 1, "c.TMC5130_OFS183_MASK", "TMC5130_OFS183_MASK"], [0, 0, 1, "c.TMC5130_OFS183_SHIFT", "TMC5130_OFS183_SHIFT"], [0, 0, 1, "c.TMC5130_OFS184_FIELD", "TMC5130_OFS184_FIELD"], [0, 0, 1, "c.TMC5130_OFS184_MASK", "TMC5130_OFS184_MASK"], [0, 0, 1, "c.TMC5130_OFS184_SHIFT", "TMC5130_OFS184_SHIFT"], [0, 0, 1, "c.TMC5130_OFS185_FIELD", "TMC5130_OFS185_FIELD"], [0, 0, 1, "c.TMC5130_OFS185_MASK", "TMC5130_OFS185_MASK"], [0, 0, 1, "c.TMC5130_OFS185_SHIFT", "TMC5130_OFS185_SHIFT"], [0, 0, 1, "c.TMC5130_OFS186_FIELD", "TMC5130_OFS186_FIELD"], [0, 0, 1, "c.TMC5130_OFS186_MASK", "TMC5130_OFS186_MASK"], [0, 0, 1, "c.TMC5130_OFS186_SHIFT", "TMC5130_OFS186_SHIFT"], [0, 0, 1, "c.TMC5130_OFS187_FIELD", "TMC5130_OFS187_FIELD"], [0, 0, 1, "c.TMC5130_OFS187_MASK", "TMC5130_OFS187_MASK"], [0, 0, 1, "c.TMC5130_OFS187_SHIFT", "TMC5130_OFS187_SHIFT"], [0, 0, 1, "c.TMC5130_OFS188_FIELD", "TMC5130_OFS188_FIELD"], [0, 0, 1, "c.TMC5130_OFS188_MASK", "TMC5130_OFS188_MASK"], [0, 0, 1, "c.TMC5130_OFS188_SHIFT", "TMC5130_OFS188_SHIFT"], [0, 0, 1, "c.TMC5130_OFS189_FIELD", "TMC5130_OFS189_FIELD"], [0, 0, 1, "c.TMC5130_OFS189_MASK", "TMC5130_OFS189_MASK"], [0, 0, 1, "c.TMC5130_OFS189_SHIFT", "TMC5130_OFS189_SHIFT"], [0, 0, 1, "c.TMC5130_OFS18_FIELD", "TMC5130_OFS18_FIELD"], [0, 0, 1, "c.TMC5130_OFS18_MASK", "TMC5130_OFS18_MASK"], [0, 0, 1, "c.TMC5130_OFS18_SHIFT", "TMC5130_OFS18_SHIFT"], [0, 0, 1, "c.TMC5130_OFS190_FIELD", "TMC5130_OFS190_FIELD"], [0, 0, 1, "c.TMC5130_OFS190_MASK", "TMC5130_OFS190_MASK"], [0, 0, 1, "c.TMC5130_OFS190_SHIFT", "TMC5130_OFS190_SHIFT"], [0, 0, 1, "c.TMC5130_OFS191_FIELD", "TMC5130_OFS191_FIELD"], [0, 0, 1, "c.TMC5130_OFS191_MASK", "TMC5130_OFS191_MASK"], [0, 0, 1, "c.TMC5130_OFS191_SHIFT", "TMC5130_OFS191_SHIFT"], [0, 0, 1, "c.TMC5130_OFS192_FIELD", "TMC5130_OFS192_FIELD"], [0, 0, 1, "c.TMC5130_OFS192_MASK", "TMC5130_OFS192_MASK"], [0, 0, 1, "c.TMC5130_OFS192_SHIFT", "TMC5130_OFS192_SHIFT"], [0, 0, 1, "c.TMC5130_OFS193_FIELD", "TMC5130_OFS193_FIELD"], [0, 0, 1, "c.TMC5130_OFS193_MASK", "TMC5130_OFS193_MASK"], [0, 0, 1, "c.TMC5130_OFS193_SHIFT", "TMC5130_OFS193_SHIFT"], [0, 0, 1, "c.TMC5130_OFS194_FIELD", "TMC5130_OFS194_FIELD"], [0, 0, 1, "c.TMC5130_OFS194_MASK", "TMC5130_OFS194_MASK"], [0, 0, 1, "c.TMC5130_OFS194_SHIFT", "TMC5130_OFS194_SHIFT"], [0, 0, 1, "c.TMC5130_OFS195_FIELD", "TMC5130_OFS195_FIELD"], [0, 0, 1, "c.TMC5130_OFS195_MASK", "TMC5130_OFS195_MASK"], [0, 0, 1, "c.TMC5130_OFS195_SHIFT", "TMC5130_OFS195_SHIFT"], [0, 0, 1, "c.TMC5130_OFS196_FIELD", "TMC5130_OFS196_FIELD"], [0, 0, 1, "c.TMC5130_OFS196_MASK", "TMC5130_OFS196_MASK"], [0, 0, 1, "c.TMC5130_OFS196_SHIFT", "TMC5130_OFS196_SHIFT"], [0, 0, 1, "c.TMC5130_OFS197_FIELD", "TMC5130_OFS197_FIELD"], [0, 0, 1, "c.TMC5130_OFS197_MASK", "TMC5130_OFS197_MASK"], [0, 0, 1, "c.TMC5130_OFS197_SHIFT", "TMC5130_OFS197_SHIFT"], [0, 0, 1, "c.TMC5130_OFS198_FIELD", "TMC5130_OFS198_FIELD"], [0, 0, 1, "c.TMC5130_OFS198_MASK", "TMC5130_OFS198_MASK"], [0, 0, 1, "c.TMC5130_OFS198_SHIFT", "TMC5130_OFS198_SHIFT"], [0, 0, 1, "c.TMC5130_OFS199_FIELD", "TMC5130_OFS199_FIELD"], [0, 0, 1, "c.TMC5130_OFS199_MASK", "TMC5130_OFS199_MASK"], [0, 0, 1, "c.TMC5130_OFS199_SHIFT", "TMC5130_OFS199_SHIFT"], [0, 0, 1, "c.TMC5130_OFS19_FIELD", "TMC5130_OFS19_FIELD"], [0, 0, 1, "c.TMC5130_OFS19_MASK", "TMC5130_OFS19_MASK"], [0, 0, 1, "c.TMC5130_OFS19_SHIFT", "TMC5130_OFS19_SHIFT"], [0, 0, 1, "c.TMC5130_OFS1_FIELD", "TMC5130_OFS1_FIELD"], [0, 0, 1, "c.TMC5130_OFS1_MASK", "TMC5130_OFS1_MASK"], [0, 0, 1, "c.TMC5130_OFS1_SHIFT", "TMC5130_OFS1_SHIFT"], [0, 0, 1, "c.TMC5130_OFS200_FIELD", "TMC5130_OFS200_FIELD"], [0, 0, 1, "c.TMC5130_OFS200_MASK", "TMC5130_OFS200_MASK"], [0, 0, 1, "c.TMC5130_OFS200_SHIFT", "TMC5130_OFS200_SHIFT"], [0, 0, 1, "c.TMC5130_OFS201_FIELD", "TMC5130_OFS201_FIELD"], [0, 0, 1, "c.TMC5130_OFS201_MASK", "TMC5130_OFS201_MASK"], [0, 0, 1, "c.TMC5130_OFS201_SHIFT", "TMC5130_OFS201_SHIFT"], [0, 0, 1, "c.TMC5130_OFS202_FIELD", "TMC5130_OFS202_FIELD"], [0, 0, 1, "c.TMC5130_OFS202_MASK", "TMC5130_OFS202_MASK"], [0, 0, 1, "c.TMC5130_OFS202_SHIFT", "TMC5130_OFS202_SHIFT"], [0, 0, 1, "c.TMC5130_OFS203_FIELD", "TMC5130_OFS203_FIELD"], [0, 0, 1, "c.TMC5130_OFS203_MASK", "TMC5130_OFS203_MASK"], [0, 0, 1, "c.TMC5130_OFS203_SHIFT", "TMC5130_OFS203_SHIFT"], [0, 0, 1, "c.TMC5130_OFS204_FIELD", "TMC5130_OFS204_FIELD"], [0, 0, 1, "c.TMC5130_OFS204_MASK", "TMC5130_OFS204_MASK"], [0, 0, 1, "c.TMC5130_OFS204_SHIFT", "TMC5130_OFS204_SHIFT"], [0, 0, 1, "c.TMC5130_OFS205_FIELD", "TMC5130_OFS205_FIELD"], [0, 0, 1, "c.TMC5130_OFS205_MASK", "TMC5130_OFS205_MASK"], [0, 0, 1, "c.TMC5130_OFS205_SHIFT", "TMC5130_OFS205_SHIFT"], [0, 0, 1, "c.TMC5130_OFS206_FIELD", "TMC5130_OFS206_FIELD"], [0, 0, 1, "c.TMC5130_OFS206_MASK", "TMC5130_OFS206_MASK"], [0, 0, 1, "c.TMC5130_OFS206_SHIFT", "TMC5130_OFS206_SHIFT"], [0, 0, 1, "c.TMC5130_OFS207_FIELD", "TMC5130_OFS207_FIELD"], [0, 0, 1, "c.TMC5130_OFS207_MASK", "TMC5130_OFS207_MASK"], [0, 0, 1, "c.TMC5130_OFS207_SHIFT", "TMC5130_OFS207_SHIFT"], [0, 0, 1, "c.TMC5130_OFS208_FIELD", "TMC5130_OFS208_FIELD"], [0, 0, 1, "c.TMC5130_OFS208_MASK", "TMC5130_OFS208_MASK"], [0, 0, 1, "c.TMC5130_OFS208_SHIFT", "TMC5130_OFS208_SHIFT"], [0, 0, 1, "c.TMC5130_OFS209_FIELD", "TMC5130_OFS209_FIELD"], [0, 0, 1, "c.TMC5130_OFS209_MASK", "TMC5130_OFS209_MASK"], [0, 0, 1, "c.TMC5130_OFS209_SHIFT", "TMC5130_OFS209_SHIFT"], [0, 0, 1, "c.TMC5130_OFS20_FIELD", "TMC5130_OFS20_FIELD"], [0, 0, 1, "c.TMC5130_OFS20_MASK", "TMC5130_OFS20_MASK"], [0, 0, 1, "c.TMC5130_OFS20_SHIFT", "TMC5130_OFS20_SHIFT"], [0, 0, 1, "c.TMC5130_OFS210_FIELD", "TMC5130_OFS210_FIELD"], [0, 0, 1, "c.TMC5130_OFS210_MASK", "TMC5130_OFS210_MASK"], [0, 0, 1, "c.TMC5130_OFS210_SHIFT", "TMC5130_OFS210_SHIFT"], [0, 0, 1, "c.TMC5130_OFS211_FIELD", "TMC5130_OFS211_FIELD"], [0, 0, 1, "c.TMC5130_OFS211_MASK", "TMC5130_OFS211_MASK"], [0, 0, 1, "c.TMC5130_OFS211_SHIFT", "TMC5130_OFS211_SHIFT"], [0, 0, 1, "c.TMC5130_OFS212_FIELD", "TMC5130_OFS212_FIELD"], [0, 0, 1, "c.TMC5130_OFS212_MASK", "TMC5130_OFS212_MASK"], [0, 0, 1, "c.TMC5130_OFS212_SHIFT", "TMC5130_OFS212_SHIFT"], [0, 0, 1, "c.TMC5130_OFS213_FIELD", "TMC5130_OFS213_FIELD"], [0, 0, 1, "c.TMC5130_OFS213_MASK", "TMC5130_OFS213_MASK"], [0, 0, 1, "c.TMC5130_OFS213_SHIFT", "TMC5130_OFS213_SHIFT"], [0, 0, 1, "c.TMC5130_OFS214_FIELD", "TMC5130_OFS214_FIELD"], [0, 0, 1, "c.TMC5130_OFS214_MASK", "TMC5130_OFS214_MASK"], [0, 0, 1, "c.TMC5130_OFS214_SHIFT", "TMC5130_OFS214_SHIFT"], [0, 0, 1, "c.TMC5130_OFS215_FIELD", "TMC5130_OFS215_FIELD"], [0, 0, 1, "c.TMC5130_OFS215_MASK", "TMC5130_OFS215_MASK"], [0, 0, 1, "c.TMC5130_OFS215_SHIFT", "TMC5130_OFS215_SHIFT"], [0, 0, 1, "c.TMC5130_OFS216_FIELD", "TMC5130_OFS216_FIELD"], [0, 0, 1, "c.TMC5130_OFS216_MASK", "TMC5130_OFS216_MASK"], [0, 0, 1, "c.TMC5130_OFS216_SHIFT", "TMC5130_OFS216_SHIFT"], [0, 0, 1, "c.TMC5130_OFS217_FIELD", "TMC5130_OFS217_FIELD"], [0, 0, 1, "c.TMC5130_OFS217_MASK", "TMC5130_OFS217_MASK"], [0, 0, 1, "c.TMC5130_OFS217_SHIFT", "TMC5130_OFS217_SHIFT"], [0, 0, 1, "c.TMC5130_OFS218_FIELD", "TMC5130_OFS218_FIELD"], [0, 0, 1, "c.TMC5130_OFS218_MASK", "TMC5130_OFS218_MASK"], [0, 0, 1, "c.TMC5130_OFS218_SHIFT", "TMC5130_OFS218_SHIFT"], [0, 0, 1, "c.TMC5130_OFS219_FIELD", "TMC5130_OFS219_FIELD"], [0, 0, 1, "c.TMC5130_OFS219_MASK", "TMC5130_OFS219_MASK"], [0, 0, 1, "c.TMC5130_OFS219_SHIFT", "TMC5130_OFS219_SHIFT"], [0, 0, 1, "c.TMC5130_OFS21_FIELD", "TMC5130_OFS21_FIELD"], [0, 0, 1, "c.TMC5130_OFS21_MASK", "TMC5130_OFS21_MASK"], [0, 0, 1, "c.TMC5130_OFS21_SHIFT", "TMC5130_OFS21_SHIFT"], [0, 0, 1, "c.TMC5130_OFS220_FIELD", "TMC5130_OFS220_FIELD"], [0, 0, 1, "c.TMC5130_OFS220_MASK", "TMC5130_OFS220_MASK"], [0, 0, 1, "c.TMC5130_OFS220_SHIFT", "TMC5130_OFS220_SHIFT"], [0, 0, 1, "c.TMC5130_OFS221_FIELD", "TMC5130_OFS221_FIELD"], [0, 0, 1, "c.TMC5130_OFS221_MASK", "TMC5130_OFS221_MASK"], [0, 0, 1, "c.TMC5130_OFS221_SHIFT", "TMC5130_OFS221_SHIFT"], [0, 0, 1, "c.TMC5130_OFS222_FIELD", "TMC5130_OFS222_FIELD"], [0, 0, 1, "c.TMC5130_OFS222_MASK", "TMC5130_OFS222_MASK"], [0, 0, 1, "c.TMC5130_OFS222_SHIFT", "TMC5130_OFS222_SHIFT"], [0, 0, 1, "c.TMC5130_OFS223_FIELD", "TMC5130_OFS223_FIELD"], [0, 0, 1, "c.TMC5130_OFS223_MASK", "TMC5130_OFS223_MASK"], [0, 0, 1, "c.TMC5130_OFS223_SHIFT", "TMC5130_OFS223_SHIFT"], [0, 0, 1, "c.TMC5130_OFS224_FIELD", "TMC5130_OFS224_FIELD"], [0, 0, 1, "c.TMC5130_OFS224_MASK", "TMC5130_OFS224_MASK"], [0, 0, 1, "c.TMC5130_OFS224_SHIFT", "TMC5130_OFS224_SHIFT"], [0, 0, 1, "c.TMC5130_OFS225_FIELD", "TMC5130_OFS225_FIELD"], [0, 0, 1, "c.TMC5130_OFS225_MASK", "TMC5130_OFS225_MASK"], [0, 0, 1, "c.TMC5130_OFS225_SHIFT", "TMC5130_OFS225_SHIFT"], [0, 0, 1, "c.TMC5130_OFS226_FIELD", "TMC5130_OFS226_FIELD"], [0, 0, 1, "c.TMC5130_OFS226_MASK", "TMC5130_OFS226_MASK"], [0, 0, 1, "c.TMC5130_OFS226_SHIFT", "TMC5130_OFS226_SHIFT"], [0, 0, 1, "c.TMC5130_OFS227_FIELD", "TMC5130_OFS227_FIELD"], [0, 0, 1, "c.TMC5130_OFS227_MASK", "TMC5130_OFS227_MASK"], [0, 0, 1, "c.TMC5130_OFS227_SHIFT", "TMC5130_OFS227_SHIFT"], [0, 0, 1, "c.TMC5130_OFS228_FIELD", "TMC5130_OFS228_FIELD"], [0, 0, 1, "c.TMC5130_OFS228_MASK", "TMC5130_OFS228_MASK"], [0, 0, 1, "c.TMC5130_OFS228_SHIFT", "TMC5130_OFS228_SHIFT"], [0, 0, 1, "c.TMC5130_OFS229_FIELD", "TMC5130_OFS229_FIELD"], [0, 0, 1, "c.TMC5130_OFS229_MASK", "TMC5130_OFS229_MASK"], [0, 0, 1, "c.TMC5130_OFS229_SHIFT", "TMC5130_OFS229_SHIFT"], [0, 0, 1, "c.TMC5130_OFS22_FIELD", "TMC5130_OFS22_FIELD"], [0, 0, 1, "c.TMC5130_OFS22_MASK", "TMC5130_OFS22_MASK"], [0, 0, 1, "c.TMC5130_OFS22_SHIFT", "TMC5130_OFS22_SHIFT"], [0, 0, 1, "c.TMC5130_OFS230_FIELD", "TMC5130_OFS230_FIELD"], [0, 0, 1, "c.TMC5130_OFS230_MASK", "TMC5130_OFS230_MASK"], [0, 0, 1, "c.TMC5130_OFS230_SHIFT", "TMC5130_OFS230_SHIFT"], [0, 0, 1, "c.TMC5130_OFS231_FIELD", "TMC5130_OFS231_FIELD"], [0, 0, 1, "c.TMC5130_OFS231_MASK", "TMC5130_OFS231_MASK"], [0, 0, 1, "c.TMC5130_OFS231_SHIFT", "TMC5130_OFS231_SHIFT"], [0, 0, 1, "c.TMC5130_OFS232_FIELD", "TMC5130_OFS232_FIELD"], [0, 0, 1, "c.TMC5130_OFS232_MASK", "TMC5130_OFS232_MASK"], [0, 0, 1, "c.TMC5130_OFS232_SHIFT", "TMC5130_OFS232_SHIFT"], [0, 0, 1, "c.TMC5130_OFS233_FIELD", "TMC5130_OFS233_FIELD"], [0, 0, 1, "c.TMC5130_OFS233_MASK", "TMC5130_OFS233_MASK"], [0, 0, 1, "c.TMC5130_OFS233_SHIFT", "TMC5130_OFS233_SHIFT"], [0, 0, 1, "c.TMC5130_OFS234_FIELD", "TMC5130_OFS234_FIELD"], [0, 0, 1, "c.TMC5130_OFS234_MASK", "TMC5130_OFS234_MASK"], [0, 0, 1, "c.TMC5130_OFS234_SHIFT", "TMC5130_OFS234_SHIFT"], [0, 0, 1, "c.TMC5130_OFS235_FIELD", "TMC5130_OFS235_FIELD"], [0, 0, 1, "c.TMC5130_OFS235_MASK", "TMC5130_OFS235_MASK"], [0, 0, 1, "c.TMC5130_OFS235_SHIFT", "TMC5130_OFS235_SHIFT"], [0, 0, 1, "c.TMC5130_OFS236_FIELD", "TMC5130_OFS236_FIELD"], [0, 0, 1, "c.TMC5130_OFS236_MASK", "TMC5130_OFS236_MASK"], [0, 0, 1, "c.TMC5130_OFS236_SHIFT", "TMC5130_OFS236_SHIFT"], [0, 0, 1, "c.TMC5130_OFS237_FIELD", "TMC5130_OFS237_FIELD"], [0, 0, 1, "c.TMC5130_OFS237_MASK", "TMC5130_OFS237_MASK"], [0, 0, 1, "c.TMC5130_OFS237_SHIFT", "TMC5130_OFS237_SHIFT"], [0, 0, 1, "c.TMC5130_OFS238_FIELD", "TMC5130_OFS238_FIELD"], [0, 0, 1, "c.TMC5130_OFS238_MASK", "TMC5130_OFS238_MASK"], [0, 0, 1, "c.TMC5130_OFS238_SHIFT", "TMC5130_OFS238_SHIFT"], [0, 0, 1, "c.TMC5130_OFS239_FIELD", "TMC5130_OFS239_FIELD"], [0, 0, 1, "c.TMC5130_OFS239_MASK", "TMC5130_OFS239_MASK"], [0, 0, 1, "c.TMC5130_OFS239_SHIFT", "TMC5130_OFS239_SHIFT"], [0, 0, 1, "c.TMC5130_OFS23_FIELD", "TMC5130_OFS23_FIELD"], [0, 0, 1, "c.TMC5130_OFS23_MASK", "TMC5130_OFS23_MASK"], [0, 0, 1, "c.TMC5130_OFS23_SHIFT", "TMC5130_OFS23_SHIFT"], [0, 0, 1, "c.TMC5130_OFS240_FIELD", "TMC5130_OFS240_FIELD"], [0, 0, 1, "c.TMC5130_OFS240_MASK", "TMC5130_OFS240_MASK"], [0, 0, 1, "c.TMC5130_OFS240_SHIFT", "TMC5130_OFS240_SHIFT"], [0, 0, 1, "c.TMC5130_OFS241_FIELD", "TMC5130_OFS241_FIELD"], [0, 0, 1, "c.TMC5130_OFS241_MASK", "TMC5130_OFS241_MASK"], [0, 0, 1, "c.TMC5130_OFS241_SHIFT", "TMC5130_OFS241_SHIFT"], [0, 0, 1, "c.TMC5130_OFS242_FIELD", "TMC5130_OFS242_FIELD"], [0, 0, 1, "c.TMC5130_OFS242_MASK", "TMC5130_OFS242_MASK"], [0, 0, 1, "c.TMC5130_OFS242_SHIFT", "TMC5130_OFS242_SHIFT"], [0, 0, 1, "c.TMC5130_OFS243_FIELD", "TMC5130_OFS243_FIELD"], [0, 0, 1, "c.TMC5130_OFS243_MASK", "TMC5130_OFS243_MASK"], [0, 0, 1, "c.TMC5130_OFS243_SHIFT", "TMC5130_OFS243_SHIFT"], [0, 0, 1, "c.TMC5130_OFS244_FIELD", "TMC5130_OFS244_FIELD"], [0, 0, 1, "c.TMC5130_OFS244_MASK", "TMC5130_OFS244_MASK"], [0, 0, 1, "c.TMC5130_OFS244_SHIFT", "TMC5130_OFS244_SHIFT"], [0, 0, 1, "c.TMC5130_OFS245_FIELD", "TMC5130_OFS245_FIELD"], [0, 0, 1, "c.TMC5130_OFS245_MASK", "TMC5130_OFS245_MASK"], [0, 0, 1, "c.TMC5130_OFS245_SHIFT", "TMC5130_OFS245_SHIFT"], [0, 0, 1, "c.TMC5130_OFS246_FIELD", "TMC5130_OFS246_FIELD"], [0, 0, 1, "c.TMC5130_OFS246_MASK", "TMC5130_OFS246_MASK"], [0, 0, 1, "c.TMC5130_OFS246_SHIFT", "TMC5130_OFS246_SHIFT"], [0, 0, 1, "c.TMC5130_OFS247_FIELD", "TMC5130_OFS247_FIELD"], [0, 0, 1, "c.TMC5130_OFS247_MASK", "TMC5130_OFS247_MASK"], [0, 0, 1, "c.TMC5130_OFS247_SHIFT", "TMC5130_OFS247_SHIFT"], [0, 0, 1, "c.TMC5130_OFS248_FIELD", "TMC5130_OFS248_FIELD"], [0, 0, 1, "c.TMC5130_OFS248_MASK", "TMC5130_OFS248_MASK"], [0, 0, 1, "c.TMC5130_OFS248_SHIFT", "TMC5130_OFS248_SHIFT"], [0, 0, 1, "c.TMC5130_OFS249_FIELD", "TMC5130_OFS249_FIELD"], [0, 0, 1, "c.TMC5130_OFS249_MASK", "TMC5130_OFS249_MASK"], [0, 0, 1, "c.TMC5130_OFS249_SHIFT", "TMC5130_OFS249_SHIFT"], [0, 0, 1, "c.TMC5130_OFS24_FIELD", "TMC5130_OFS24_FIELD"], [0, 0, 1, "c.TMC5130_OFS24_MASK", "TMC5130_OFS24_MASK"], [0, 0, 1, "c.TMC5130_OFS24_SHIFT", "TMC5130_OFS24_SHIFT"], [0, 0, 1, "c.TMC5130_OFS250_FIELD", "TMC5130_OFS250_FIELD"], [0, 0, 1, "c.TMC5130_OFS250_MASK", "TMC5130_OFS250_MASK"], [0, 0, 1, "c.TMC5130_OFS250_SHIFT", "TMC5130_OFS250_SHIFT"], [0, 0, 1, "c.TMC5130_OFS251_FIELD", "TMC5130_OFS251_FIELD"], [0, 0, 1, "c.TMC5130_OFS251_MASK", "TMC5130_OFS251_MASK"], [0, 0, 1, "c.TMC5130_OFS251_SHIFT", "TMC5130_OFS251_SHIFT"], [0, 0, 1, "c.TMC5130_OFS252_FIELD", "TMC5130_OFS252_FIELD"], [0, 0, 1, "c.TMC5130_OFS252_MASK", "TMC5130_OFS252_MASK"], [0, 0, 1, "c.TMC5130_OFS252_SHIFT", "TMC5130_OFS252_SHIFT"], [0, 0, 1, "c.TMC5130_OFS253_FIELD", "TMC5130_OFS253_FIELD"], [0, 0, 1, "c.TMC5130_OFS253_MASK", "TMC5130_OFS253_MASK"], [0, 0, 1, "c.TMC5130_OFS253_SHIFT", "TMC5130_OFS253_SHIFT"], [0, 0, 1, "c.TMC5130_OFS254_FIELD", "TMC5130_OFS254_FIELD"], [0, 0, 1, "c.TMC5130_OFS254_MASK", "TMC5130_OFS254_MASK"], [0, 0, 1, "c.TMC5130_OFS254_SHIFT", "TMC5130_OFS254_SHIFT"], [0, 0, 1, "c.TMC5130_OFS255_FIELD", "TMC5130_OFS255_FIELD"], [0, 0, 1, "c.TMC5130_OFS255_MASK", "TMC5130_OFS255_MASK"], [0, 0, 1, "c.TMC5130_OFS255_SHIFT", "TMC5130_OFS255_SHIFT"], [0, 0, 1, "c.TMC5130_OFS25_FIELD", "TMC5130_OFS25_FIELD"], [0, 0, 1, "c.TMC5130_OFS25_MASK", "TMC5130_OFS25_MASK"], [0, 0, 1, "c.TMC5130_OFS25_SHIFT", "TMC5130_OFS25_SHIFT"], [0, 0, 1, "c.TMC5130_OFS26_FIELD", "TMC5130_OFS26_FIELD"], [0, 0, 1, "c.TMC5130_OFS26_MASK", "TMC5130_OFS26_MASK"], [0, 0, 1, "c.TMC5130_OFS26_SHIFT", "TMC5130_OFS26_SHIFT"], [0, 0, 1, "c.TMC5130_OFS27_FIELD", "TMC5130_OFS27_FIELD"], [0, 0, 1, "c.TMC5130_OFS27_MASK", "TMC5130_OFS27_MASK"], [0, 0, 1, "c.TMC5130_OFS27_SHIFT", "TMC5130_OFS27_SHIFT"], [0, 0, 1, "c.TMC5130_OFS28_FIELD", "TMC5130_OFS28_FIELD"], [0, 0, 1, "c.TMC5130_OFS28_MASK", "TMC5130_OFS28_MASK"], [0, 0, 1, "c.TMC5130_OFS28_SHIFT", "TMC5130_OFS28_SHIFT"], [0, 0, 1, "c.TMC5130_OFS29_FIELD", "TMC5130_OFS29_FIELD"], [0, 0, 1, "c.TMC5130_OFS29_MASK", "TMC5130_OFS29_MASK"], [0, 0, 1, "c.TMC5130_OFS29_SHIFT", "TMC5130_OFS29_SHIFT"], [0, 0, 1, "c.TMC5130_OFS2_FIELD", "TMC5130_OFS2_FIELD"], [0, 0, 1, "c.TMC5130_OFS2_MASK", "TMC5130_OFS2_MASK"], [0, 0, 1, "c.TMC5130_OFS2_SHIFT", "TMC5130_OFS2_SHIFT"], [0, 0, 1, "c.TMC5130_OFS30_FIELD", "TMC5130_OFS30_FIELD"], [0, 0, 1, "c.TMC5130_OFS30_MASK", "TMC5130_OFS30_MASK"], [0, 0, 1, "c.TMC5130_OFS30_SHIFT", "TMC5130_OFS30_SHIFT"], [0, 0, 1, "c.TMC5130_OFS31_FIELD", "TMC5130_OFS31_FIELD"], [0, 0, 1, "c.TMC5130_OFS31_MASK", "TMC5130_OFS31_MASK"], [0, 0, 1, "c.TMC5130_OFS31_SHIFT", "TMC5130_OFS31_SHIFT"], [0, 0, 1, "c.TMC5130_OFS32_FIELD", "TMC5130_OFS32_FIELD"], [0, 0, 1, "c.TMC5130_OFS32_MASK", "TMC5130_OFS32_MASK"], [0, 0, 1, "c.TMC5130_OFS32_SHIFT", "TMC5130_OFS32_SHIFT"], [0, 0, 1, "c.TMC5130_OFS33_FIELD", "TMC5130_OFS33_FIELD"], [0, 0, 1, "c.TMC5130_OFS33_MASK", "TMC5130_OFS33_MASK"], [0, 0, 1, "c.TMC5130_OFS33_SHIFT", "TMC5130_OFS33_SHIFT"], [0, 0, 1, "c.TMC5130_OFS34_FIELD", "TMC5130_OFS34_FIELD"], [0, 0, 1, "c.TMC5130_OFS34_MASK", "TMC5130_OFS34_MASK"], [0, 0, 1, "c.TMC5130_OFS34_SHIFT", "TMC5130_OFS34_SHIFT"], [0, 0, 1, "c.TMC5130_OFS35_FIELD", "TMC5130_OFS35_FIELD"], [0, 0, 1, "c.TMC5130_OFS35_MASK", "TMC5130_OFS35_MASK"], [0, 0, 1, "c.TMC5130_OFS35_SHIFT", "TMC5130_OFS35_SHIFT"], [0, 0, 1, "c.TMC5130_OFS36_FIELD", "TMC5130_OFS36_FIELD"], [0, 0, 1, "c.TMC5130_OFS36_MASK", "TMC5130_OFS36_MASK"], [0, 0, 1, "c.TMC5130_OFS36_SHIFT", "TMC5130_OFS36_SHIFT"], [0, 0, 1, "c.TMC5130_OFS37_FIELD", "TMC5130_OFS37_FIELD"], [0, 0, 1, "c.TMC5130_OFS37_MASK", "TMC5130_OFS37_MASK"], [0, 0, 1, "c.TMC5130_OFS37_SHIFT", "TMC5130_OFS37_SHIFT"], [0, 0, 1, "c.TMC5130_OFS38_FIELD", "TMC5130_OFS38_FIELD"], [0, 0, 1, "c.TMC5130_OFS38_MASK", "TMC5130_OFS38_MASK"], [0, 0, 1, "c.TMC5130_OFS38_SHIFT", "TMC5130_OFS38_SHIFT"], [0, 0, 1, "c.TMC5130_OFS39_FIELD", "TMC5130_OFS39_FIELD"], [0, 0, 1, "c.TMC5130_OFS39_MASK", "TMC5130_OFS39_MASK"], [0, 0, 1, "c.TMC5130_OFS39_SHIFT", "TMC5130_OFS39_SHIFT"], [0, 0, 1, "c.TMC5130_OFS3_FIELD", "TMC5130_OFS3_FIELD"], [0, 0, 1, "c.TMC5130_OFS3_MASK", "TMC5130_OFS3_MASK"], [0, 0, 1, "c.TMC5130_OFS3_SHIFT", "TMC5130_OFS3_SHIFT"], [0, 0, 1, "c.TMC5130_OFS40_FIELD", "TMC5130_OFS40_FIELD"], [0, 0, 1, "c.TMC5130_OFS40_MASK", "TMC5130_OFS40_MASK"], [0, 0, 1, "c.TMC5130_OFS40_SHIFT", "TMC5130_OFS40_SHIFT"], [0, 0, 1, "c.TMC5130_OFS41_FIELD", "TMC5130_OFS41_FIELD"], [0, 0, 1, "c.TMC5130_OFS41_MASK", "TMC5130_OFS41_MASK"], [0, 0, 1, "c.TMC5130_OFS41_SHIFT", "TMC5130_OFS41_SHIFT"], [0, 0, 1, "c.TMC5130_OFS42_FIELD", "TMC5130_OFS42_FIELD"], [0, 0, 1, "c.TMC5130_OFS42_MASK", "TMC5130_OFS42_MASK"], [0, 0, 1, "c.TMC5130_OFS42_SHIFT", "TMC5130_OFS42_SHIFT"], [0, 0, 1, "c.TMC5130_OFS43_FIELD", "TMC5130_OFS43_FIELD"], [0, 0, 1, "c.TMC5130_OFS43_MASK", "TMC5130_OFS43_MASK"], [0, 0, 1, "c.TMC5130_OFS43_SHIFT", "TMC5130_OFS43_SHIFT"], [0, 0, 1, "c.TMC5130_OFS44_FIELD", "TMC5130_OFS44_FIELD"], [0, 0, 1, "c.TMC5130_OFS44_MASK", "TMC5130_OFS44_MASK"], [0, 0, 1, "c.TMC5130_OFS44_SHIFT", "TMC5130_OFS44_SHIFT"], [0, 0, 1, "c.TMC5130_OFS45_FIELD", "TMC5130_OFS45_FIELD"], [0, 0, 1, "c.TMC5130_OFS45_MASK", "TMC5130_OFS45_MASK"], [0, 0, 1, "c.TMC5130_OFS45_SHIFT", "TMC5130_OFS45_SHIFT"], [0, 0, 1, "c.TMC5130_OFS46_FIELD", "TMC5130_OFS46_FIELD"], [0, 0, 1, "c.TMC5130_OFS46_MASK", "TMC5130_OFS46_MASK"], [0, 0, 1, "c.TMC5130_OFS46_SHIFT", "TMC5130_OFS46_SHIFT"], [0, 0, 1, "c.TMC5130_OFS47_FIELD", "TMC5130_OFS47_FIELD"], [0, 0, 1, "c.TMC5130_OFS47_MASK", "TMC5130_OFS47_MASK"], [0, 0, 1, "c.TMC5130_OFS47_SHIFT", "TMC5130_OFS47_SHIFT"], [0, 0, 1, "c.TMC5130_OFS48_FIELD", "TMC5130_OFS48_FIELD"], [0, 0, 1, "c.TMC5130_OFS48_MASK", "TMC5130_OFS48_MASK"], [0, 0, 1, "c.TMC5130_OFS48_SHIFT", "TMC5130_OFS48_SHIFT"], [0, 0, 1, "c.TMC5130_OFS49_FIELD", "TMC5130_OFS49_FIELD"], [0, 0, 1, "c.TMC5130_OFS49_MASK", "TMC5130_OFS49_MASK"], [0, 0, 1, "c.TMC5130_OFS49_SHIFT", "TMC5130_OFS49_SHIFT"], [0, 0, 1, "c.TMC5130_OFS4_FIELD", "TMC5130_OFS4_FIELD"], [0, 0, 1, "c.TMC5130_OFS4_MASK", "TMC5130_OFS4_MASK"], [0, 0, 1, "c.TMC5130_OFS4_SHIFT", "TMC5130_OFS4_SHIFT"], [0, 0, 1, "c.TMC5130_OFS50_FIELD", "TMC5130_OFS50_FIELD"], [0, 0, 1, "c.TMC5130_OFS50_MASK", "TMC5130_OFS50_MASK"], [0, 0, 1, "c.TMC5130_OFS50_SHIFT", "TMC5130_OFS50_SHIFT"], [0, 0, 1, "c.TMC5130_OFS51_FIELD", "TMC5130_OFS51_FIELD"], [0, 0, 1, "c.TMC5130_OFS51_MASK", "TMC5130_OFS51_MASK"], [0, 0, 1, "c.TMC5130_OFS51_SHIFT", "TMC5130_OFS51_SHIFT"], [0, 0, 1, "c.TMC5130_OFS52_FIELD", "TMC5130_OFS52_FIELD"], [0, 0, 1, "c.TMC5130_OFS52_MASK", "TMC5130_OFS52_MASK"], [0, 0, 1, "c.TMC5130_OFS52_SHIFT", "TMC5130_OFS52_SHIFT"], [0, 0, 1, "c.TMC5130_OFS53_FIELD", "TMC5130_OFS53_FIELD"], [0, 0, 1, "c.TMC5130_OFS53_MASK", "TMC5130_OFS53_MASK"], [0, 0, 1, "c.TMC5130_OFS53_SHIFT", "TMC5130_OFS53_SHIFT"], [0, 0, 1, "c.TMC5130_OFS54_FIELD", "TMC5130_OFS54_FIELD"], [0, 0, 1, "c.TMC5130_OFS54_MASK", "TMC5130_OFS54_MASK"], [0, 0, 1, "c.TMC5130_OFS54_SHIFT", "TMC5130_OFS54_SHIFT"], [0, 0, 1, "c.TMC5130_OFS55_FIELD", "TMC5130_OFS55_FIELD"], [0, 0, 1, "c.TMC5130_OFS55_MASK", "TMC5130_OFS55_MASK"], [0, 0, 1, "c.TMC5130_OFS55_SHIFT", "TMC5130_OFS55_SHIFT"], [0, 0, 1, "c.TMC5130_OFS56_FIELD", "TMC5130_OFS56_FIELD"], [0, 0, 1, "c.TMC5130_OFS56_MASK", "TMC5130_OFS56_MASK"], [0, 0, 1, "c.TMC5130_OFS56_SHIFT", "TMC5130_OFS56_SHIFT"], [0, 0, 1, "c.TMC5130_OFS57_FIELD", "TMC5130_OFS57_FIELD"], [0, 0, 1, "c.TMC5130_OFS57_MASK", "TMC5130_OFS57_MASK"], [0, 0, 1, "c.TMC5130_OFS57_SHIFT", "TMC5130_OFS57_SHIFT"], [0, 0, 1, "c.TMC5130_OFS58_FIELD", "TMC5130_OFS58_FIELD"], [0, 0, 1, "c.TMC5130_OFS58_MASK", "TMC5130_OFS58_MASK"], [0, 0, 1, "c.TMC5130_OFS58_SHIFT", "TMC5130_OFS58_SHIFT"], [0, 0, 1, "c.TMC5130_OFS59_FIELD", "TMC5130_OFS59_FIELD"], [0, 0, 1, "c.TMC5130_OFS59_MASK", "TMC5130_OFS59_MASK"], [0, 0, 1, "c.TMC5130_OFS59_SHIFT", "TMC5130_OFS59_SHIFT"], [0, 0, 1, "c.TMC5130_OFS5_FIELD", "TMC5130_OFS5_FIELD"], [0, 0, 1, "c.TMC5130_OFS5_MASK", "TMC5130_OFS5_MASK"], [0, 0, 1, "c.TMC5130_OFS5_SHIFT", "TMC5130_OFS5_SHIFT"], [0, 0, 1, "c.TMC5130_OFS60_FIELD", "TMC5130_OFS60_FIELD"], [0, 0, 1, "c.TMC5130_OFS60_MASK", "TMC5130_OFS60_MASK"], [0, 0, 1, "c.TMC5130_OFS60_SHIFT", "TMC5130_OFS60_SHIFT"], [0, 0, 1, "c.TMC5130_OFS61_FIELD", "TMC5130_OFS61_FIELD"], [0, 0, 1, "c.TMC5130_OFS61_MASK", "TMC5130_OFS61_MASK"], [0, 0, 1, "c.TMC5130_OFS61_SHIFT", "TMC5130_OFS61_SHIFT"], [0, 0, 1, "c.TMC5130_OFS62_FIELD", "TMC5130_OFS62_FIELD"], [0, 0, 1, "c.TMC5130_OFS62_MASK", "TMC5130_OFS62_MASK"], [0, 0, 1, "c.TMC5130_OFS62_SHIFT", "TMC5130_OFS62_SHIFT"], [0, 0, 1, "c.TMC5130_OFS63_FIELD", "TMC5130_OFS63_FIELD"], [0, 0, 1, "c.TMC5130_OFS63_MASK", "TMC5130_OFS63_MASK"], [0, 0, 1, "c.TMC5130_OFS63_SHIFT", "TMC5130_OFS63_SHIFT"], [0, 0, 1, "c.TMC5130_OFS64_FIELD", "TMC5130_OFS64_FIELD"], [0, 0, 1, "c.TMC5130_OFS64_MASK", "TMC5130_OFS64_MASK"], [0, 0, 1, "c.TMC5130_OFS64_SHIFT", "TMC5130_OFS64_SHIFT"], [0, 0, 1, "c.TMC5130_OFS65_FIELD", "TMC5130_OFS65_FIELD"], [0, 0, 1, "c.TMC5130_OFS65_MASK", "TMC5130_OFS65_MASK"], [0, 0, 1, "c.TMC5130_OFS65_SHIFT", "TMC5130_OFS65_SHIFT"], [0, 0, 1, "c.TMC5130_OFS66_FIELD", "TMC5130_OFS66_FIELD"], [0, 0, 1, "c.TMC5130_OFS66_MASK", "TMC5130_OFS66_MASK"], [0, 0, 1, "c.TMC5130_OFS66_SHIFT", "TMC5130_OFS66_SHIFT"], [0, 0, 1, "c.TMC5130_OFS67_FIELD", "TMC5130_OFS67_FIELD"], [0, 0, 1, "c.TMC5130_OFS67_MASK", "TMC5130_OFS67_MASK"], [0, 0, 1, "c.TMC5130_OFS67_SHIFT", "TMC5130_OFS67_SHIFT"], [0, 0, 1, "c.TMC5130_OFS68_FIELD", "TMC5130_OFS68_FIELD"], [0, 0, 1, "c.TMC5130_OFS68_MASK", "TMC5130_OFS68_MASK"], [0, 0, 1, "c.TMC5130_OFS68_SHIFT", "TMC5130_OFS68_SHIFT"], [0, 0, 1, "c.TMC5130_OFS69_FIELD", "TMC5130_OFS69_FIELD"], [0, 0, 1, "c.TMC5130_OFS69_MASK", "TMC5130_OFS69_MASK"], [0, 0, 1, "c.TMC5130_OFS69_SHIFT", "TMC5130_OFS69_SHIFT"], [0, 0, 1, "c.TMC5130_OFS6_FIELD", "TMC5130_OFS6_FIELD"], [0, 0, 1, "c.TMC5130_OFS6_MASK", "TMC5130_OFS6_MASK"], [0, 0, 1, "c.TMC5130_OFS6_SHIFT", "TMC5130_OFS6_SHIFT"], [0, 0, 1, "c.TMC5130_OFS70_FIELD", "TMC5130_OFS70_FIELD"], [0, 0, 1, "c.TMC5130_OFS70_MASK", "TMC5130_OFS70_MASK"], [0, 0, 1, "c.TMC5130_OFS70_SHIFT", "TMC5130_OFS70_SHIFT"], [0, 0, 1, "c.TMC5130_OFS71_FIELD", "TMC5130_OFS71_FIELD"], [0, 0, 1, "c.TMC5130_OFS71_MASK", "TMC5130_OFS71_MASK"], [0, 0, 1, "c.TMC5130_OFS71_SHIFT", "TMC5130_OFS71_SHIFT"], [0, 0, 1, "c.TMC5130_OFS72_FIELD", "TMC5130_OFS72_FIELD"], [0, 0, 1, "c.TMC5130_OFS72_MASK", "TMC5130_OFS72_MASK"], [0, 0, 1, "c.TMC5130_OFS72_SHIFT", "TMC5130_OFS72_SHIFT"], [0, 0, 1, "c.TMC5130_OFS73_FIELD", "TMC5130_OFS73_FIELD"], [0, 0, 1, "c.TMC5130_OFS73_MASK", "TMC5130_OFS73_MASK"], [0, 0, 1, "c.TMC5130_OFS73_SHIFT", "TMC5130_OFS73_SHIFT"], [0, 0, 1, "c.TMC5130_OFS74_FIELD", "TMC5130_OFS74_FIELD"], [0, 0, 1, "c.TMC5130_OFS74_MASK", "TMC5130_OFS74_MASK"], [0, 0, 1, "c.TMC5130_OFS74_SHIFT", "TMC5130_OFS74_SHIFT"], [0, 0, 1, "c.TMC5130_OFS75_FIELD", "TMC5130_OFS75_FIELD"], [0, 0, 1, "c.TMC5130_OFS75_MASK", "TMC5130_OFS75_MASK"], [0, 0, 1, "c.TMC5130_OFS75_SHIFT", "TMC5130_OFS75_SHIFT"], [0, 0, 1, "c.TMC5130_OFS76_FIELD", "TMC5130_OFS76_FIELD"], [0, 0, 1, "c.TMC5130_OFS76_MASK", "TMC5130_OFS76_MASK"], [0, 0, 1, "c.TMC5130_OFS76_SHIFT", "TMC5130_OFS76_SHIFT"], [0, 0, 1, "c.TMC5130_OFS77_FIELD", "TMC5130_OFS77_FIELD"], [0, 0, 1, "c.TMC5130_OFS77_MASK", "TMC5130_OFS77_MASK"], [0, 0, 1, "c.TMC5130_OFS77_SHIFT", "TMC5130_OFS77_SHIFT"], [0, 0, 1, "c.TMC5130_OFS78_FIELD", "TMC5130_OFS78_FIELD"], [0, 0, 1, "c.TMC5130_OFS78_MASK", "TMC5130_OFS78_MASK"], [0, 0, 1, "c.TMC5130_OFS78_SHIFT", "TMC5130_OFS78_SHIFT"], [0, 0, 1, "c.TMC5130_OFS79_FIELD", "TMC5130_OFS79_FIELD"], [0, 0, 1, "c.TMC5130_OFS79_MASK", "TMC5130_OFS79_MASK"], [0, 0, 1, "c.TMC5130_OFS79_SHIFT", "TMC5130_OFS79_SHIFT"], [0, 0, 1, "c.TMC5130_OFS7_FIELD", "TMC5130_OFS7_FIELD"], [0, 0, 1, "c.TMC5130_OFS7_MASK", "TMC5130_OFS7_MASK"], [0, 0, 1, "c.TMC5130_OFS7_SHIFT", "TMC5130_OFS7_SHIFT"], [0, 0, 1, "c.TMC5130_OFS80_FIELD", "TMC5130_OFS80_FIELD"], [0, 0, 1, "c.TMC5130_OFS80_MASK", "TMC5130_OFS80_MASK"], [0, 0, 1, "c.TMC5130_OFS80_SHIFT", "TMC5130_OFS80_SHIFT"], [0, 0, 1, "c.TMC5130_OFS81_FIELD", "TMC5130_OFS81_FIELD"], [0, 0, 1, "c.TMC5130_OFS81_MASK", "TMC5130_OFS81_MASK"], [0, 0, 1, "c.TMC5130_OFS81_SHIFT", "TMC5130_OFS81_SHIFT"], [0, 0, 1, "c.TMC5130_OFS82_FIELD", "TMC5130_OFS82_FIELD"], [0, 0, 1, "c.TMC5130_OFS82_MASK", "TMC5130_OFS82_MASK"], [0, 0, 1, "c.TMC5130_OFS82_SHIFT", "TMC5130_OFS82_SHIFT"], [0, 0, 1, "c.TMC5130_OFS83_FIELD", "TMC5130_OFS83_FIELD"], [0, 0, 1, "c.TMC5130_OFS83_MASK", "TMC5130_OFS83_MASK"], [0, 0, 1, "c.TMC5130_OFS83_SHIFT", "TMC5130_OFS83_SHIFT"], [0, 0, 1, "c.TMC5130_OFS84_FIELD", "TMC5130_OFS84_FIELD"], [0, 0, 1, "c.TMC5130_OFS84_MASK", "TMC5130_OFS84_MASK"], [0, 0, 1, "c.TMC5130_OFS84_SHIFT", "TMC5130_OFS84_SHIFT"], [0, 0, 1, "c.TMC5130_OFS85_FIELD", "TMC5130_OFS85_FIELD"], [0, 0, 1, "c.TMC5130_OFS85_MASK", "TMC5130_OFS85_MASK"], [0, 0, 1, "c.TMC5130_OFS85_SHIFT", "TMC5130_OFS85_SHIFT"], [0, 0, 1, "c.TMC5130_OFS86_FIELD", "TMC5130_OFS86_FIELD"], [0, 0, 1, "c.TMC5130_OFS86_MASK", "TMC5130_OFS86_MASK"], [0, 0, 1, "c.TMC5130_OFS86_SHIFT", "TMC5130_OFS86_SHIFT"], [0, 0, 1, "c.TMC5130_OFS87_FIELD", "TMC5130_OFS87_FIELD"], [0, 0, 1, "c.TMC5130_OFS87_MASK", "TMC5130_OFS87_MASK"], [0, 0, 1, "c.TMC5130_OFS87_SHIFT", "TMC5130_OFS87_SHIFT"], [0, 0, 1, "c.TMC5130_OFS88_FIELD", "TMC5130_OFS88_FIELD"], [0, 0, 1, "c.TMC5130_OFS88_MASK", "TMC5130_OFS88_MASK"], [0, 0, 1, "c.TMC5130_OFS88_SHIFT", "TMC5130_OFS88_SHIFT"], [0, 0, 1, "c.TMC5130_OFS89_FIELD", "TMC5130_OFS89_FIELD"], [0, 0, 1, "c.TMC5130_OFS89_MASK", "TMC5130_OFS89_MASK"], [0, 0, 1, "c.TMC5130_OFS89_SHIFT", "TMC5130_OFS89_SHIFT"], [0, 0, 1, "c.TMC5130_OFS8_FIELD", "TMC5130_OFS8_FIELD"], [0, 0, 1, "c.TMC5130_OFS8_MASK", "TMC5130_OFS8_MASK"], [0, 0, 1, "c.TMC5130_OFS8_SHIFT", "TMC5130_OFS8_SHIFT"], [0, 0, 1, "c.TMC5130_OFS90_FIELD", "TMC5130_OFS90_FIELD"], [0, 0, 1, "c.TMC5130_OFS90_MASK", "TMC5130_OFS90_MASK"], [0, 0, 1, "c.TMC5130_OFS90_SHIFT", "TMC5130_OFS90_SHIFT"], [0, 0, 1, "c.TMC5130_OFS91_FIELD", "TMC5130_OFS91_FIELD"], [0, 0, 1, "c.TMC5130_OFS91_MASK", "TMC5130_OFS91_MASK"], [0, 0, 1, "c.TMC5130_OFS91_SHIFT", "TMC5130_OFS91_SHIFT"], [0, 0, 1, "c.TMC5130_OFS92_FIELD", "TMC5130_OFS92_FIELD"], [0, 0, 1, "c.TMC5130_OFS92_MASK", "TMC5130_OFS92_MASK"], [0, 0, 1, "c.TMC5130_OFS92_SHIFT", "TMC5130_OFS92_SHIFT"], [0, 0, 1, "c.TMC5130_OFS93_FIELD", "TMC5130_OFS93_FIELD"], [0, 0, 1, "c.TMC5130_OFS93_MASK", "TMC5130_OFS93_MASK"], [0, 0, 1, "c.TMC5130_OFS93_SHIFT", "TMC5130_OFS93_SHIFT"], [0, 0, 1, "c.TMC5130_OFS94_FIELD", "TMC5130_OFS94_FIELD"], [0, 0, 1, "c.TMC5130_OFS94_MASK", "TMC5130_OFS94_MASK"], [0, 0, 1, "c.TMC5130_OFS94_SHIFT", "TMC5130_OFS94_SHIFT"], [0, 0, 1, "c.TMC5130_OFS95_FIELD", "TMC5130_OFS95_FIELD"], [0, 0, 1, "c.TMC5130_OFS95_MASK", "TMC5130_OFS95_MASK"], [0, 0, 1, "c.TMC5130_OFS95_SHIFT", "TMC5130_OFS95_SHIFT"], [0, 0, 1, "c.TMC5130_OFS96_FIELD", "TMC5130_OFS96_FIELD"], [0, 0, 1, "c.TMC5130_OFS96_MASK", "TMC5130_OFS96_MASK"], [0, 0, 1, "c.TMC5130_OFS96_SHIFT", "TMC5130_OFS96_SHIFT"], [0, 0, 1, "c.TMC5130_OFS97_FIELD", "TMC5130_OFS97_FIELD"], [0, 0, 1, "c.TMC5130_OFS97_MASK", "TMC5130_OFS97_MASK"], [0, 0, 1, "c.TMC5130_OFS97_SHIFT", "TMC5130_OFS97_SHIFT"], [0, 0, 1, "c.TMC5130_OFS98_FIELD", "TMC5130_OFS98_FIELD"], [0, 0, 1, "c.TMC5130_OFS98_MASK", "TMC5130_OFS98_MASK"], [0, 0, 1, "c.TMC5130_OFS98_SHIFT", "TMC5130_OFS98_SHIFT"], [0, 0, 1, "c.TMC5130_OFS99_FIELD", "TMC5130_OFS99_FIELD"], [0, 0, 1, "c.TMC5130_OFS99_MASK", "TMC5130_OFS99_MASK"], [0, 0, 1, "c.TMC5130_OFS99_SHIFT", "TMC5130_OFS99_SHIFT"], [0, 0, 1, "c.TMC5130_OFS9_FIELD", "TMC5130_OFS9_FIELD"], [0, 0, 1, "c.TMC5130_OFS9_MASK", "TMC5130_OFS9_MASK"], [0, 0, 1, "c.TMC5130_OFS9_SHIFT", "TMC5130_OFS9_SHIFT"], [0, 0, 1, "c.TMC5130_OLA_FIELD", "TMC5130_OLA_FIELD"], [0, 0, 1, "c.TMC5130_OLA_MASK", "TMC5130_OLA_MASK"], [0, 0, 1, "c.TMC5130_OLA_SHIFT", "TMC5130_OLA_SHIFT"], [0, 0, 1, "c.TMC5130_OLB_FIELD", "TMC5130_OLB_FIELD"], [0, 0, 1, "c.TMC5130_OLB_MASK", "TMC5130_OLB_MASK"], [0, 0, 1, "c.TMC5130_OLB_SHIFT", "TMC5130_OLB_SHIFT"], [0, 0, 1, "c.TMC5130_OTPW_FIELD", "TMC5130_OTPW_FIELD"], [0, 0, 1, "c.TMC5130_OTPW_MASK", "TMC5130_OTPW_MASK"], [0, 0, 1, "c.TMC5130_OTPW_SHIFT", "TMC5130_OTPW_SHIFT"], [0, 0, 1, "c.TMC5130_OT_FIELD", "TMC5130_OT_FIELD"], [0, 0, 1, "c.TMC5130_OT_MASK", "TMC5130_OT_MASK"], [0, 0, 1, "c.TMC5130_OT_SHIFT", "TMC5130_OT_SHIFT"], [0, 0, 1, "c.TMC5130_OUTPUT_PIN_POLARITY_FIELD", "TMC5130_OUTPUT_PIN_POLARITY_FIELD"], [0, 0, 1, "c.TMC5130_OUTPUT_PIN_POLARITY_MASK", "TMC5130_OUTPUT_PIN_POLARITY_MASK"], [0, 0, 1, "c.TMC5130_OUTPUT_PIN_POLARITY_SHIFT", "TMC5130_OUTPUT_PIN_POLARITY_SHIFT"], [0, 0, 1, "c.TMC5130_POL_A_FIELD", "TMC5130_POL_A_FIELD"], [0, 0, 1, "c.TMC5130_POL_A_MASK", "TMC5130_POL_A_MASK"], [0, 0, 1, "c.TMC5130_POL_A_SHIFT", "TMC5130_POL_A_SHIFT"], [0, 0, 1, "c.TMC5130_POL_B_FIELD", "TMC5130_POL_B_FIELD"], [0, 0, 1, "c.TMC5130_POL_B_MASK", "TMC5130_POL_B_MASK"], [0, 0, 1, "c.TMC5130_POL_B_SHIFT", "TMC5130_POL_B_SHIFT"], [0, 0, 1, "c.TMC5130_POL_N_FIELD", "TMC5130_POL_N_FIELD"], [0, 0, 1, "c.TMC5130_POL_N_MASK", "TMC5130_POL_N_MASK"], [0, 0, 1, "c.TMC5130_POL_N_SHIFT", "TMC5130_POL_N_SHIFT"], [0, 0, 1, "c.TMC5130_POL_STOP_L_FIELD", "TMC5130_POL_STOP_L_FIELD"], [0, 0, 1, "c.TMC5130_POL_STOP_L_MASK", "TMC5130_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5130_POL_STOP_L_SHIFT", "TMC5130_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5130_POL_STOP_R_FIELD", "TMC5130_POL_STOP_R_FIELD"], [0, 0, 1, "c.TMC5130_POL_STOP_R_MASK", "TMC5130_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5130_POL_STOP_R_SHIFT", "TMC5130_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5130_POSITION_REACHED_FIELD", "TMC5130_POSITION_REACHED_FIELD"], [0, 0, 1, "c.TMC5130_POSITION_REACHED_MASK", "TMC5130_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5130_POSITION_REACHED_SHIFT", "TMC5130_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5130_POS_EDGENEG_EDGE_FIELD", "TMC5130_POS_EDGENEG_EDGE_FIELD"], [0, 0, 1, "c.TMC5130_POS_EDGENEG_EDGE_MASK", "TMC5130_POS_EDGENEG_EDGE_MASK"], [0, 0, 1, "c.TMC5130_POS_EDGENEG_EDGE_SHIFT", "TMC5130_POS_EDGENEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5130_PWMCONF", "TMC5130_PWMCONF"], [0, 0, 1, "c.TMC5130_PWMSTATUS", "TMC5130_PWMSTATUS"], [0, 0, 1, "c.TMC5130_PWM_AMPL_FIELD", "TMC5130_PWM_AMPL_FIELD"], [0, 0, 1, "c.TMC5130_PWM_AMPL_FIELD", "TMC5130_PWM_AMPL_FIELD"], [0, 0, 1, "c.TMC5130_PWM_AMPL_MASK", "TMC5130_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC5130_PWM_AMPL_MASK", "TMC5130_PWM_AMPL_MASK"], [0, 0, 1, "c.TMC5130_PWM_AMPL_SHIFT", "TMC5130_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_AMPL_SHIFT", "TMC5130_PWM_AMPL_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_AUTOSCALE_FIELD", "TMC5130_PWM_AUTOSCALE_FIELD"], [0, 0, 1, "c.TMC5130_PWM_AUTOSCALE_FIELD", "TMC5130_PWM_AUTOSCALE_FIELD"], [0, 0, 1, "c.TMC5130_PWM_AUTOSCALE_MASK", "TMC5130_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5130_PWM_AUTOSCALE_MASK", "TMC5130_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5130_PWM_AUTOSCALE_SHIFT", "TMC5130_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_AUTOSCALE_SHIFT", "TMC5130_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_FREQ_FIELD", "TMC5130_PWM_FREQ_FIELD"], [0, 0, 1, "c.TMC5130_PWM_FREQ_FIELD", "TMC5130_PWM_FREQ_FIELD"], [0, 0, 1, "c.TMC5130_PWM_FREQ_MASK", "TMC5130_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5130_PWM_FREQ_MASK", "TMC5130_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5130_PWM_FREQ_SHIFT", "TMC5130_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_FREQ_SHIFT", "TMC5130_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_GRAD_FIELD", "TMC5130_PWM_GRAD_FIELD"], [0, 0, 1, "c.TMC5130_PWM_GRAD_FIELD", "TMC5130_PWM_GRAD_FIELD"], [0, 0, 1, "c.TMC5130_PWM_GRAD_MASK", "TMC5130_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5130_PWM_GRAD_MASK", "TMC5130_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5130_PWM_GRAD_SHIFT", "TMC5130_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_GRAD_SHIFT", "TMC5130_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_SCALE_FIELD", "TMC5130_PWM_SCALE_FIELD"], [0, 0, 1, "c.TMC5130_PWM_SCALE_MASK", "TMC5130_PWM_SCALE_MASK"], [0, 0, 1, "c.TMC5130_PWM_SCALE_SHIFT", "TMC5130_PWM_SCALE_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_SYMMETRIC_FIELD", "TMC5130_PWM_SYMMETRIC_FIELD"], [0, 0, 1, "c.TMC5130_PWM_SYMMETRIC_FIELD", "TMC5130_PWM_SYMMETRIC_FIELD"], [0, 0, 1, "c.TMC5130_PWM_SYMMETRIC_MASK", "TMC5130_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5130_PWM_SYMMETRIC_MASK", "TMC5130_PWM_SYMMETRIC_MASK"], [0, 0, 1, "c.TMC5130_PWM_SYMMETRIC_SHIFT", "TMC5130_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5130_PWM_SYMMETRIC_SHIFT", "TMC5130_PWM_SYMMETRIC_SHIFT"], [0, 0, 1, "c.TMC5130_RAMPMODE", "TMC5130_RAMPMODE"], [0, 0, 1, "c.TMC5130_RAMPMODE_FIELD", "TMC5130_RAMPMODE_FIELD"], [0, 0, 1, "c.TMC5130_RAMPMODE_MASK", "TMC5130_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5130_RAMPMODE_SHIFT", "TMC5130_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5130_RAMPSTAT", "TMC5130_RAMPSTAT"], [0, 0, 1, "c.TMC5130_REFL_STEP_FIELD", "TMC5130_REFL_STEP_FIELD"], [0, 0, 1, "c.TMC5130_REFL_STEP_MASK", "TMC5130_REFL_STEP_MASK"], [0, 0, 1, "c.TMC5130_REFL_STEP_SHIFT", "TMC5130_REFL_STEP_SHIFT"], [0, 0, 1, "c.TMC5130_REFR_DIR_FIELD", "TMC5130_REFR_DIR_FIELD"], [0, 0, 1, "c.TMC5130_REFR_DIR_MASK", "TMC5130_REFR_DIR_MASK"], [0, 0, 1, "c.TMC5130_REFR_DIR_SHIFT", "TMC5130_REFR_DIR_SHIFT"], [0, 0, 1, "c.TMC5130_REGISTER_COUNT", "TMC5130_REGISTER_COUNT"], [0, 0, 1, "c.TMC5130_RESET_FIELD", "TMC5130_RESET_FIELD"], [0, 0, 1, "c.TMC5130_RESET_MASK", "TMC5130_RESET_MASK"], [0, 0, 1, "c.TMC5130_RESET_SHIFT", "TMC5130_RESET_SHIFT"], [0, 0, 1, "c.TMC5130_RNDTF_FIELD", "TMC5130_RNDTF_FIELD"], [0, 0, 1, "c.TMC5130_RNDTF_FIELD", "TMC5130_RNDTF_FIELD"], [0, 0, 1, "c.TMC5130_RNDTF_FIELD", "TMC5130_RNDTF_FIELD"], [0, 0, 1, "c.TMC5130_RNDTF_MASK", "TMC5130_RNDTF_MASK"], [0, 0, 1, "c.TMC5130_RNDTF_MASK", "TMC5130_RNDTF_MASK"], [0, 0, 1, "c.TMC5130_RNDTF_MASK", "TMC5130_RNDTF_MASK"], [0, 0, 1, "c.TMC5130_RNDTF_SHIFT", "TMC5130_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5130_RNDTF_SHIFT", "TMC5130_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5130_RNDTF_SHIFT", "TMC5130_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5130_RS_EV_POSREACHED", "TMC5130_RS_EV_POSREACHED"], [0, 0, 1, "c.TMC5130_RS_EV_POSREACHED_FIELD", "TMC5130_RS_EV_POSREACHED_FIELD"], [0, 0, 1, "c.TMC5130_RS_EV_POSREACHED_MASK", "TMC5130_RS_EV_POSREACHED_MASK"], [0, 0, 1, "c.TMC5130_RS_EV_POSREACHED_SHIFT", "TMC5130_RS_EV_POSREACHED_SHIFT"], [0, 0, 1, "c.TMC5130_RS_EV_STOPL", "TMC5130_RS_EV_STOPL"], [0, 0, 1, "c.TMC5130_RS_EV_STOPL_FIELD", "TMC5130_RS_EV_STOPL_FIELD"], [0, 0, 1, "c.TMC5130_RS_EV_STOPL_MASK", "TMC5130_RS_EV_STOPL_MASK"], [0, 0, 1, "c.TMC5130_RS_EV_STOPL_SHIFT", "TMC5130_RS_EV_STOPL_SHIFT"], [0, 0, 1, "c.TMC5130_RS_EV_STOPR", "TMC5130_RS_EV_STOPR"], [0, 0, 1, "c.TMC5130_RS_EV_STOPR_FIELD", "TMC5130_RS_EV_STOPR_FIELD"], [0, 0, 1, "c.TMC5130_RS_EV_STOPR_MASK", "TMC5130_RS_EV_STOPR_MASK"], [0, 0, 1, "c.TMC5130_RS_EV_STOPR_SHIFT", "TMC5130_RS_EV_STOPR_SHIFT"], [0, 0, 1, "c.TMC5130_RS_EV_STOP_SG", "TMC5130_RS_EV_STOP_SG"], [0, 0, 1, "c.TMC5130_RS_EV_STOP_SG_FIELD", "TMC5130_RS_EV_STOP_SG_FIELD"], [0, 0, 1, "c.TMC5130_RS_EV_STOP_SG_MASK", "TMC5130_RS_EV_STOP_SG_MASK"], [0, 0, 1, "c.TMC5130_RS_EV_STOP_SG_SHIFT", "TMC5130_RS_EV_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5130_RS_LATCHL", "TMC5130_RS_LATCHL"], [0, 0, 1, "c.TMC5130_RS_LATCHL_FIELD", "TMC5130_RS_LATCHL_FIELD"], [0, 0, 1, "c.TMC5130_RS_LATCHL_MASK", "TMC5130_RS_LATCHL_MASK"], [0, 0, 1, "c.TMC5130_RS_LATCHL_SHIFT", "TMC5130_RS_LATCHL_SHIFT"], [0, 0, 1, "c.TMC5130_RS_LATCHR", "TMC5130_RS_LATCHR"], [0, 0, 1, "c.TMC5130_RS_LATCHR_FIELD", "TMC5130_RS_LATCHR_FIELD"], [0, 0, 1, "c.TMC5130_RS_LATCHR_MASK", "TMC5130_RS_LATCHR_MASK"], [0, 0, 1, "c.TMC5130_RS_LATCHR_SHIFT", "TMC5130_RS_LATCHR_SHIFT"], [0, 0, 1, "c.TMC5130_RS_POSREACHED", "TMC5130_RS_POSREACHED"], [0, 0, 1, "c.TMC5130_RS_POSREACHED_FIELD", "TMC5130_RS_POSREACHED_FIELD"], [0, 0, 1, "c.TMC5130_RS_POSREACHED_MASK", "TMC5130_RS_POSREACHED_MASK"], [0, 0, 1, "c.TMC5130_RS_POSREACHED_SHIFT", "TMC5130_RS_POSREACHED_SHIFT"], [0, 0, 1, "c.TMC5130_RS_SECONDMOVE", "TMC5130_RS_SECONDMOVE"], [0, 0, 1, "c.TMC5130_RS_SECONDMOVE_FIELD", "TMC5130_RS_SECONDMOVE_FIELD"], [0, 0, 1, "c.TMC5130_RS_SECONDMOVE_MASK", "TMC5130_RS_SECONDMOVE_MASK"], [0, 0, 1, "c.TMC5130_RS_SECONDMOVE_SHIFT", "TMC5130_RS_SECONDMOVE_SHIFT"], [0, 0, 1, "c.TMC5130_RS_SG", "TMC5130_RS_SG"], [0, 0, 1, "c.TMC5130_RS_SG_FIELD", "TMC5130_RS_SG_FIELD"], [0, 0, 1, "c.TMC5130_RS_SG_MASK", "TMC5130_RS_SG_MASK"], [0, 0, 1, "c.TMC5130_RS_SG_SHIFT", "TMC5130_RS_SG_SHIFT"], [0, 0, 1, "c.TMC5130_RS_STOPL", "TMC5130_RS_STOPL"], [0, 0, 1, "c.TMC5130_RS_STOPL_FIELD", "TMC5130_RS_STOPL_FIELD"], [0, 0, 1, "c.TMC5130_RS_STOPL_MASK", "TMC5130_RS_STOPL_MASK"], [0, 0, 1, "c.TMC5130_RS_STOPL_SHIFT", "TMC5130_RS_STOPL_SHIFT"], [0, 0, 1, "c.TMC5130_RS_STOPR", "TMC5130_RS_STOPR"], [0, 0, 1, "c.TMC5130_RS_STOPR_FIELD", "TMC5130_RS_STOPR_FIELD"], [0, 0, 1, "c.TMC5130_RS_STOPR_MASK", "TMC5130_RS_STOPR_MASK"], [0, 0, 1, "c.TMC5130_RS_STOPR_SHIFT", "TMC5130_RS_STOPR_SHIFT"], [0, 0, 1, "c.TMC5130_RS_VELREACHED", "TMC5130_RS_VELREACHED"], [0, 0, 1, "c.TMC5130_RS_VELREACHED_FIELD", "TMC5130_RS_VELREACHED_FIELD"], [0, 0, 1, "c.TMC5130_RS_VELREACHED_MASK", "TMC5130_RS_VELREACHED_MASK"], [0, 0, 1, "c.TMC5130_RS_VELREACHED_SHIFT", "TMC5130_RS_VELREACHED_SHIFT"], [0, 0, 1, "c.TMC5130_RS_VZERO", "TMC5130_RS_VZERO"], [0, 0, 1, "c.TMC5130_RS_VZERO_FIELD", "TMC5130_RS_VZERO_FIELD"], [0, 0, 1, "c.TMC5130_RS_VZERO_MASK", "TMC5130_RS_VZERO_MASK"], [0, 0, 1, "c.TMC5130_RS_VZERO_SHIFT", "TMC5130_RS_VZERO_SHIFT"], [0, 0, 1, "c.TMC5130_RS_ZEROWAIT", "TMC5130_RS_ZEROWAIT"], [0, 0, 1, "c.TMC5130_RS_ZEROWAIT_FIELD", "TMC5130_RS_ZEROWAIT_FIELD"], [0, 0, 1, "c.TMC5130_RS_ZEROWAIT_MASK", "TMC5130_RS_ZEROWAIT_MASK"], [0, 0, 1, "c.TMC5130_RS_ZEROWAIT_SHIFT", "TMC5130_RS_ZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5130_S2GA_FIELD", "TMC5130_S2GA_FIELD"], [0, 0, 1, "c.TMC5130_S2GA_MASK", "TMC5130_S2GA_MASK"], [0, 0, 1, "c.TMC5130_S2GA_SHIFT", "TMC5130_S2GA_SHIFT"], [0, 0, 1, "c.TMC5130_S2GB_FIELD", "TMC5130_S2GB_FIELD"], [0, 0, 1, "c.TMC5130_S2GB_MASK", "TMC5130_S2GB_MASK"], [0, 0, 1, "c.TMC5130_S2GB_SHIFT", "TMC5130_S2GB_SHIFT"], [0, 0, 1, "c.TMC5130_SD_MODE_FIELD", "TMC5130_SD_MODE_FIELD"], [0, 0, 1, "c.TMC5130_SD_MODE_MASK", "TMC5130_SD_MODE_MASK"], [0, 0, 1, "c.TMC5130_SD_MODE_SHIFT", "TMC5130_SD_MODE_SHIFT"], [0, 0, 1, "c.TMC5130_SECOND_MOVE_FIELD", "TMC5130_SECOND_MOVE_FIELD"], [0, 0, 1, "c.TMC5130_SECOND_MOVE_MASK", "TMC5130_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5130_SECOND_MOVE_SHIFT", "TMC5130_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5130_SEDN_FIELD", "TMC5130_SEDN_FIELD"], [0, 0, 1, "c.TMC5130_SEDN_MASK", "TMC5130_SEDN_MASK"], [0, 0, 1, "c.TMC5130_SEDN_SHIFT", "TMC5130_SEDN_SHIFT"], [0, 0, 1, "c.TMC5130_SEIMIN_FIELD", "TMC5130_SEIMIN_FIELD"], [0, 0, 1, "c.TMC5130_SEIMIN_MASK", "TMC5130_SEIMIN_MASK"], [0, 0, 1, "c.TMC5130_SEIMIN_SHIFT", "TMC5130_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5130_SEMAX_FIELD", "TMC5130_SEMAX_FIELD"], [0, 0, 1, "c.TMC5130_SEMAX_MASK", "TMC5130_SEMAX_MASK"], [0, 0, 1, "c.TMC5130_SEMAX_SHIFT", "TMC5130_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5130_SEMIN_FIELD", "TMC5130_SEMIN_FIELD"], [0, 0, 1, "c.TMC5130_SEMIN_MASK", "TMC5130_SEMIN_MASK"], [0, 0, 1, "c.TMC5130_SEMIN_SHIFT", "TMC5130_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5130_SENDDELAY_FIELD", "TMC5130_SENDDELAY_FIELD"], [0, 0, 1, "c.TMC5130_SENDDELAY_MASK", "TMC5130_SENDDELAY_MASK"], [0, 0, 1, "c.TMC5130_SENDDELAY_SHIFT", "TMC5130_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC5130_SEUP_FIELD", "TMC5130_SEUP_FIELD"], [0, 0, 1, "c.TMC5130_SEUP_MASK", "TMC5130_SEUP_MASK"], [0, 0, 1, "c.TMC5130_SEUP_SHIFT", "TMC5130_SEUP_SHIFT"], [0, 0, 1, "c.TMC5130_SFILT_FIELD", "TMC5130_SFILT_FIELD"], [0, 0, 1, "c.TMC5130_SFILT_MASK", "TMC5130_SFILT_MASK"], [0, 0, 1, "c.TMC5130_SFILT_SHIFT", "TMC5130_SFILT_SHIFT"], [0, 0, 1, "c.TMC5130_SGT_FIELD", "TMC5130_SGT_FIELD"], [0, 0, 1, "c.TMC5130_SGT_MASK", "TMC5130_SGT_MASK"], [0, 0, 1, "c.TMC5130_SGT_SHIFT", "TMC5130_SGT_SHIFT"], [0, 0, 1, "c.TMC5130_SG_RESULT_FIELD", "TMC5130_SG_RESULT_FIELD"], [0, 0, 1, "c.TMC5130_SG_RESULT_MASK", "TMC5130_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5130_SG_RESULT_SHIFT", "TMC5130_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5130_SG_STOP_FIELD", "TMC5130_SG_STOP_FIELD"], [0, 0, 1, "c.TMC5130_SG_STOP_MASK", "TMC5130_SG_STOP_MASK"], [0, 0, 1, "c.TMC5130_SG_STOP_SHIFT", "TMC5130_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5130_SHAFT_FIELD", "TMC5130_SHAFT_FIELD"], [0, 0, 1, "c.TMC5130_SHAFT_FIELD", "TMC5130_SHAFT_FIELD"], [0, 0, 1, "c.TMC5130_SHAFT_MASK", "TMC5130_SHAFT_MASK"], [0, 0, 1, "c.TMC5130_SHAFT_MASK", "TMC5130_SHAFT_MASK"], [0, 0, 1, "c.TMC5130_SHAFT_SHIFT", "TMC5130_SHAFT_SHIFT"], [0, 0, 1, "c.TMC5130_SHAFT_SHIFT", "TMC5130_SHAFT_SHIFT"], [0, 0, 1, "c.TMC5130_SLAVEADDR_FIELD", "TMC5130_SLAVEADDR_FIELD"], [0, 0, 1, "c.TMC5130_SLAVEADDR_MASK", "TMC5130_SLAVEADDR_MASK"], [0, 0, 1, "c.TMC5130_SLAVEADDR_SHIFT", "TMC5130_SLAVEADDR_SHIFT"], [0, 0, 1, "c.TMC5130_SLAVECONF", "TMC5130_SLAVECONF"], [0, 0, 1, "c.TMC5130_SMALL_HYSTERESIS_FIELD", "TMC5130_SMALL_HYSTERESIS_FIELD"], [0, 0, 1, "c.TMC5130_SMALL_HYSTERESIS_FIELD", "TMC5130_SMALL_HYSTERESIS_FIELD"], [0, 0, 1, "c.TMC5130_SMALL_HYSTERESIS_MASK", "TMC5130_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC5130_SMALL_HYSTERESIS_MASK", "TMC5130_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC5130_SMALL_HYSTERESIS_SHIFT", "TMC5130_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC5130_SMALL_HYSTERESIS_SHIFT", "TMC5130_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC5130_STALLGUARD_FIELD", "TMC5130_STALLGUARD_FIELD"], [0, 0, 1, "c.TMC5130_STALLGUARD_MASK", "TMC5130_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5130_STALLGUARD_SHIFT", "TMC5130_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5130_START_SIN90_FIELD", "TMC5130_START_SIN90_FIELD"], [0, 0, 1, "c.TMC5130_START_SIN90_MASK", "TMC5130_START_SIN90_MASK"], [0, 0, 1, "c.TMC5130_START_SIN90_SHIFT", "TMC5130_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5130_START_SIN_FIELD", "TMC5130_START_SIN_FIELD"], [0, 0, 1, "c.TMC5130_START_SIN_MASK", "TMC5130_START_SIN_MASK"], [0, 0, 1, "c.TMC5130_START_SIN_SHIFT", "TMC5130_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5130_STATUS_LATCH_L_FIELD", "TMC5130_STATUS_LATCH_L_FIELD"], [0, 0, 1, "c.TMC5130_STATUS_LATCH_L_MASK", "TMC5130_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5130_STATUS_LATCH_L_SHIFT", "TMC5130_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5130_STATUS_LATCH_R_FIELD", "TMC5130_STATUS_LATCH_R_FIELD"], [0, 0, 1, "c.TMC5130_STATUS_LATCH_R_MASK", "TMC5130_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5130_STATUS_LATCH_R_SHIFT", "TMC5130_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5130_STATUS_SG_FIELD", "TMC5130_STATUS_SG_FIELD"], [0, 0, 1, "c.TMC5130_STATUS_SG_MASK", "TMC5130_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5130_STATUS_SG_SHIFT", "TMC5130_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5130_STATUS_STOP_L_FIELD", "TMC5130_STATUS_STOP_L_FIELD"], [0, 0, 1, "c.TMC5130_STATUS_STOP_L_MASK", "TMC5130_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5130_STATUS_STOP_L_SHIFT", "TMC5130_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5130_STATUS_STOP_R_FIELD", "TMC5130_STATUS_STOP_R_FIELD"], [0, 0, 1, "c.TMC5130_STATUS_STOP_R_MASK", "TMC5130_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5130_STATUS_STOP_R_SHIFT", "TMC5130_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5130_STOP_ENABLE_FIELD", "TMC5130_STOP_ENABLE_FIELD"], [0, 0, 1, "c.TMC5130_STOP_ENABLE_FIELD", "TMC5130_STOP_ENABLE_FIELD"], [0, 0, 1, "c.TMC5130_STOP_ENABLE_MASK", "TMC5130_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC5130_STOP_ENABLE_MASK", "TMC5130_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC5130_STOP_ENABLE_SHIFT", "TMC5130_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5130_STOP_ENABLE_SHIFT", "TMC5130_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5130_STOP_L_ENABLE_FIELD", "TMC5130_STOP_L_ENABLE_FIELD"], [0, 0, 1, "c.TMC5130_STOP_L_ENABLE_MASK", "TMC5130_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5130_STOP_L_ENABLE_SHIFT", "TMC5130_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5130_STOP_R_ENABLE_FIELD", "TMC5130_STOP_R_ENABLE_FIELD"], [0, 0, 1, "c.TMC5130_STOP_R_ENABLE_MASK", "TMC5130_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5130_STOP_R_ENABLE_SHIFT", "TMC5130_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5130_STST_FIELD", "TMC5130_STST_FIELD"], [0, 0, 1, "c.TMC5130_STST_MASK", "TMC5130_STST_MASK"], [0, 0, 1, "c.TMC5130_STST_SHIFT", "TMC5130_STST_SHIFT"], [0, 0, 1, "c.TMC5130_SWAP_LR_FIELD", "TMC5130_SWAP_LR_FIELD"], [0, 0, 1, "c.TMC5130_SWAP_LR_MASK", "TMC5130_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5130_SWAP_LR_SHIFT", "TMC5130_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5130_SWCOMP_IN_FIELD", "TMC5130_SWCOMP_IN_FIELD"], [0, 0, 1, "c.TMC5130_SWCOMP_IN_MASK", "TMC5130_SWCOMP_IN_MASK"], [0, 0, 1, "c.TMC5130_SWCOMP_IN_SHIFT", "TMC5130_SWCOMP_IN_SHIFT"], [0, 0, 1, "c.TMC5130_SWMODE", "TMC5130_SWMODE"], [0, 0, 1, "c.TMC5130_SW_LATCH_ENC", "TMC5130_SW_LATCH_ENC"], [0, 0, 1, "c.TMC5130_SW_LATCH_ENC_FIELD", "TMC5130_SW_LATCH_ENC_FIELD"], [0, 0, 1, "c.TMC5130_SW_LATCH_ENC_MASK", "TMC5130_SW_LATCH_ENC_MASK"], [0, 0, 1, "c.TMC5130_SW_LATCH_ENC_SHIFT", "TMC5130_SW_LATCH_ENC_SHIFT"], [0, 0, 1, "c.TMC5130_SW_LATCH_L_ACT", "TMC5130_SW_LATCH_L_ACT"], [0, 0, 1, "c.TMC5130_SW_LATCH_L_ACT_FIELD", "TMC5130_SW_LATCH_L_ACT_FIELD"], [0, 0, 1, "c.TMC5130_SW_LATCH_L_ACT_MASK", "TMC5130_SW_LATCH_L_ACT_MASK"], [0, 0, 1, "c.TMC5130_SW_LATCH_L_ACT_SHIFT", "TMC5130_SW_LATCH_L_ACT_SHIFT"], [0, 0, 1, "c.TMC5130_SW_LATCH_L_INACT", "TMC5130_SW_LATCH_L_INACT"], [0, 0, 1, "c.TMC5130_SW_LATCH_L_INACT_FIELD", "TMC5130_SW_LATCH_L_INACT_FIELD"], [0, 0, 1, "c.TMC5130_SW_LATCH_L_INACT_MASK", "TMC5130_SW_LATCH_L_INACT_MASK"], [0, 0, 1, "c.TMC5130_SW_LATCH_L_INACT_SHIFT", "TMC5130_SW_LATCH_L_INACT_SHIFT"], [0, 0, 1, "c.TMC5130_SW_LATCH_R_ACT", "TMC5130_SW_LATCH_R_ACT"], [0, 0, 1, "c.TMC5130_SW_LATCH_R_ACT_FIELD", "TMC5130_SW_LATCH_R_ACT_FIELD"], [0, 0, 1, "c.TMC5130_SW_LATCH_R_ACT_MASK", "TMC5130_SW_LATCH_R_ACT_MASK"], [0, 0, 1, "c.TMC5130_SW_LATCH_R_ACT_SHIFT", "TMC5130_SW_LATCH_R_ACT_SHIFT"], [0, 0, 1, "c.TMC5130_SW_LATCH_R_INACT", "TMC5130_SW_LATCH_R_INACT"], [0, 0, 1, "c.TMC5130_SW_LATCH_R_INACT_FIELD", "TMC5130_SW_LATCH_R_INACT_FIELD"], [0, 0, 1, "c.TMC5130_SW_LATCH_R_INACT_MASK", "TMC5130_SW_LATCH_R_INACT_MASK"], [0, 0, 1, "c.TMC5130_SW_LATCH_R_INACT_SHIFT", "TMC5130_SW_LATCH_R_INACT_SHIFT"], [0, 0, 1, "c.TMC5130_SW_SG_STOP", "TMC5130_SW_SG_STOP"], [0, 0, 1, "c.TMC5130_SW_SG_STOP_FIELD", "TMC5130_SW_SG_STOP_FIELD"], [0, 0, 1, "c.TMC5130_SW_SG_STOP_MASK", "TMC5130_SW_SG_STOP_MASK"], [0, 0, 1, "c.TMC5130_SW_SG_STOP_SHIFT", "TMC5130_SW_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5130_SW_SOFTSTOP", "TMC5130_SW_SOFTSTOP"], [0, 0, 1, "c.TMC5130_SW_SOFTSTOP_FIELD", "TMC5130_SW_SOFTSTOP_FIELD"], [0, 0, 1, "c.TMC5130_SW_SOFTSTOP_MASK", "TMC5130_SW_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5130_SW_SOFTSTOP_SHIFT", "TMC5130_SW_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5130_SW_STOPL_ENABLE", "TMC5130_SW_STOPL_ENABLE"], [0, 0, 1, "c.TMC5130_SW_STOPL_ENABLE_FIELD", "TMC5130_SW_STOPL_ENABLE_FIELD"], [0, 0, 1, "c.TMC5130_SW_STOPL_ENABLE_MASK", "TMC5130_SW_STOPL_ENABLE_MASK"], [0, 0, 1, "c.TMC5130_SW_STOPL_ENABLE_SHIFT", "TMC5130_SW_STOPL_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5130_SW_STOPL_POLARITY", "TMC5130_SW_STOPL_POLARITY"], [0, 0, 1, "c.TMC5130_SW_STOPL_POLARITY_FIELD", "TMC5130_SW_STOPL_POLARITY_FIELD"], [0, 0, 1, "c.TMC5130_SW_STOPL_POLARITY_MASK", "TMC5130_SW_STOPL_POLARITY_MASK"], [0, 0, 1, "c.TMC5130_SW_STOPL_POLARITY_SHIFT", "TMC5130_SW_STOPL_POLARITY_SHIFT"], [0, 0, 1, "c.TMC5130_SW_STOPR_ENABLE", "TMC5130_SW_STOPR_ENABLE"], [0, 0, 1, "c.TMC5130_SW_STOPR_ENABLE_FIELD", "TMC5130_SW_STOPR_ENABLE_FIELD"], [0, 0, 1, "c.TMC5130_SW_STOPR_ENABLE_MASK", "TMC5130_SW_STOPR_ENABLE_MASK"], [0, 0, 1, "c.TMC5130_SW_STOPR_ENABLE_SHIFT", "TMC5130_SW_STOPR_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5130_SW_STOPR_POLARITY", "TMC5130_SW_STOPR_POLARITY"], [0, 0, 1, "c.TMC5130_SW_STOPR_POLARITY_FIELD", "TMC5130_SW_STOPR_POLARITY_FIELD"], [0, 0, 1, "c.TMC5130_SW_STOPR_POLARITY_MASK", "TMC5130_SW_STOPR_POLARITY_MASK"], [0, 0, 1, "c.TMC5130_SW_STOPR_POLARITY_SHIFT", "TMC5130_SW_STOPR_POLARITY_SHIFT"], [0, 0, 1, "c.TMC5130_SW_SWAP_LR", "TMC5130_SW_SWAP_LR"], [0, 0, 1, "c.TMC5130_SW_SWAP_LR_FIELD", "TMC5130_SW_SWAP_LR_FIELD"], [0, 0, 1, "c.TMC5130_SW_SWAP_LR_MASK", "TMC5130_SW_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5130_SW_SWAP_LR_SHIFT", "TMC5130_SW_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5130_SYNC_FIELD", "TMC5130_SYNC_FIELD"], [0, 0, 1, "c.TMC5130_SYNC_FIELD", "TMC5130_SYNC_FIELD"], [0, 0, 1, "c.TMC5130_SYNC_FIELD", "TMC5130_SYNC_FIELD"], [0, 0, 1, "c.TMC5130_SYNC_MASK", "TMC5130_SYNC_MASK"], [0, 0, 1, "c.TMC5130_SYNC_MASK", "TMC5130_SYNC_MASK"], [0, 0, 1, "c.TMC5130_SYNC_MASK", "TMC5130_SYNC_MASK"], [0, 0, 1, "c.TMC5130_SYNC_SHIFT", "TMC5130_SYNC_SHIFT"], [0, 0, 1, "c.TMC5130_SYNC_SHIFT", "TMC5130_SYNC_SHIFT"], [0, 0, 1, "c.TMC5130_SYNC_SHIFT", "TMC5130_SYNC_SHIFT"], [0, 0, 1, "c.TMC5130_TBL_FIELD", "TMC5130_TBL_FIELD"], [0, 0, 1, "c.TMC5130_TBL_FIELD", "TMC5130_TBL_FIELD"], [0, 0, 1, "c.TMC5130_TBL_FIELD", "TMC5130_TBL_FIELD"], [0, 0, 1, "c.TMC5130_TBL_MASK", "TMC5130_TBL_MASK"], [0, 0, 1, "c.TMC5130_TBL_MASK", "TMC5130_TBL_MASK"], [0, 0, 1, "c.TMC5130_TBL_MASK", "TMC5130_TBL_MASK"], [0, 0, 1, "c.TMC5130_TBL_SHIFT", "TMC5130_TBL_SHIFT"], [0, 0, 1, "c.TMC5130_TBL_SHIFT", "TMC5130_TBL_SHIFT"], [0, 0, 1, "c.TMC5130_TBL_SHIFT", "TMC5130_TBL_SHIFT"], [0, 0, 1, "c.TMC5130_TCOOLTHRS", "TMC5130_TCOOLTHRS"], [0, 0, 1, "c.TMC5130_TCOOLTHRS_FIELD", "TMC5130_TCOOLTHRS_FIELD"], [0, 0, 1, "c.TMC5130_TCOOLTHRS_MASK", "TMC5130_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5130_TCOOLTHRS_SHIFT", "TMC5130_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5130_TEST_MODE_FIELD", "TMC5130_TEST_MODE_FIELD"], [0, 0, 1, "c.TMC5130_TEST_MODE_FIELD", "TMC5130_TEST_MODE_FIELD"], [0, 0, 1, "c.TMC5130_TEST_MODE_MASK", "TMC5130_TEST_MODE_MASK"], [0, 0, 1, "c.TMC5130_TEST_MODE_MASK", "TMC5130_TEST_MODE_MASK"], [0, 0, 1, "c.TMC5130_TEST_MODE_SHIFT", "TMC5130_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC5130_TEST_MODE_SHIFT", "TMC5130_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC5130_TFD_3_FIELD", "TMC5130_TFD_3_FIELD"], [0, 0, 1, "c.TMC5130_TFD_3_FIELD", "TMC5130_TFD_3_FIELD"], [0, 0, 1, "c.TMC5130_TFD_3_MASK", "TMC5130_TFD_3_MASK"], [0, 0, 1, "c.TMC5130_TFD_3_MASK", "TMC5130_TFD_3_MASK"], [0, 0, 1, "c.TMC5130_TFD_3_SHIFT", "TMC5130_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5130_TFD_3_SHIFT", "TMC5130_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5130_TFD_ALL_FIELD", "TMC5130_TFD_ALL_FIELD"], [0, 0, 1, "c.TMC5130_TFD_ALL_FIELD", "TMC5130_TFD_ALL_FIELD"], [0, 0, 1, "c.TMC5130_TFD_ALL_MASK", "TMC5130_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5130_TFD_ALL_MASK", "TMC5130_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5130_TFD_ALL_SHIFT", "TMC5130_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5130_TFD_ALL_SHIFT", "TMC5130_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5130_THIGH", "TMC5130_THIGH"], [0, 0, 1, "c.TMC5130_THIGH_FIELD", "TMC5130_THIGH_FIELD"], [0, 0, 1, "c.TMC5130_THIGH_MASK", "TMC5130_THIGH_MASK"], [0, 0, 1, "c.TMC5130_THIGH_SHIFT", "TMC5130_THIGH_SHIFT"], [0, 0, 1, "c.TMC5130_TOFF_FIELD", "TMC5130_TOFF_FIELD"], [0, 0, 1, "c.TMC5130_TOFF_FIELD", "TMC5130_TOFF_FIELD"], [0, 0, 1, "c.TMC5130_TOFF_FIELD", "TMC5130_TOFF_FIELD"], [0, 0, 1, "c.TMC5130_TOFF_MASK", "TMC5130_TOFF_MASK"], [0, 0, 1, "c.TMC5130_TOFF_MASK", "TMC5130_TOFF_MASK"], [0, 0, 1, "c.TMC5130_TOFF_MASK", "TMC5130_TOFF_MASK"], [0, 0, 1, "c.TMC5130_TOFF_SHIFT", "TMC5130_TOFF_SHIFT"], [0, 0, 1, "c.TMC5130_TOFF_SHIFT", "TMC5130_TOFF_SHIFT"], [0, 0, 1, "c.TMC5130_TOFF_SHIFT", "TMC5130_TOFF_SHIFT"], [0, 0, 1, "c.TMC5130_TPOWERDOWN", "TMC5130_TPOWERDOWN"], [0, 0, 1, "c.TMC5130_TPOWERDOWN_FIELD", "TMC5130_TPOWERDOWN_FIELD"], [0, 0, 1, "c.TMC5130_TPOWERDOWN_MASK", "TMC5130_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC5130_TPOWERDOWN_SHIFT", "TMC5130_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC5130_TPWMTHRS", "TMC5130_TPWMTHRS"], [0, 0, 1, "c.TMC5130_TPWMTHRS_FIELD", "TMC5130_TPWMTHRS_FIELD"], [0, 0, 1, "c.TMC5130_TPWMTHRS_MASK", "TMC5130_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC5130_TPWMTHRS_SHIFT", "TMC5130_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC5130_TSTEP", "TMC5130_TSTEP"], [0, 0, 1, "c.TMC5130_TSTEP_FIELD", "TMC5130_TSTEP_FIELD"], [0, 0, 1, "c.TMC5130_TSTEP_MASK", "TMC5130_TSTEP_MASK"], [0, 0, 1, "c.TMC5130_TSTEP_SHIFT", "TMC5130_TSTEP_SHIFT"], [0, 0, 1, "c.TMC5130_TZEROWAIT", "TMC5130_TZEROWAIT"], [0, 0, 1, "c.TMC5130_TZEROWAIT_FIELD", "TMC5130_TZEROWAIT_FIELD"], [0, 0, 1, "c.TMC5130_TZEROWAIT_MASK", "TMC5130_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5130_TZEROWAIT_SHIFT", "TMC5130_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5130_T_ZEROWAIT_ACTIVE_FIELD", "TMC5130_T_ZEROWAIT_ACTIVE_FIELD"], [0, 0, 1, "c.TMC5130_T_ZEROWAIT_ACTIVE_MASK", "TMC5130_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5130_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5130_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5130_UV_CP_FIELD", "TMC5130_UV_CP_FIELD"], [0, 0, 1, "c.TMC5130_UV_CP_MASK", "TMC5130_UV_CP_MASK"], [0, 0, 1, "c.TMC5130_UV_CP_SHIFT", "TMC5130_UV_CP_SHIFT"], [0, 0, 1, "c.TMC5130_V1", "TMC5130_V1"], [0, 0, 1, "c.TMC5130_V1_FIELD", "TMC5130_V1_FIELD"], [0, 0, 1, "c.TMC5130_V1_MASK", "TMC5130_V1_MASK"], [0, 0, 1, "c.TMC5130_V1_SHIFT", "TMC5130_V1_SHIFT"], [0, 0, 1, "c.TMC5130_VACTUAL", "TMC5130_VACTUAL"], [0, 0, 1, "c.TMC5130_VACTUAL_FIELD", "TMC5130_VACTUAL_FIELD"], [0, 0, 1, "c.TMC5130_VACTUAL_MASK", "TMC5130_VACTUAL_MASK"], [0, 0, 1, "c.TMC5130_VACTUAL_SHIFT", "TMC5130_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5130_VDCMIN", "TMC5130_VDCMIN"], [0, 0, 1, "c.TMC5130_VDCMIN_FIELD", "TMC5130_VDCMIN_FIELD"], [0, 0, 1, "c.TMC5130_VDCMIN_MASK", "TMC5130_VDCMIN_MASK"], [0, 0, 1, "c.TMC5130_VDCMIN_SHIFT", "TMC5130_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5130_VELOCITY_REACHED_FIELD", "TMC5130_VELOCITY_REACHED_FIELD"], [0, 0, 1, "c.TMC5130_VELOCITY_REACHED_MASK", "TMC5130_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5130_VELOCITY_REACHED_SHIFT", "TMC5130_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5130_VERSION_FIELD", "TMC5130_VERSION_FIELD"], [0, 0, 1, "c.TMC5130_VERSION_MASK", "TMC5130_VERSION_MASK"], [0, 0, 1, "c.TMC5130_VERSION_SHIFT", "TMC5130_VERSION_SHIFT"], [0, 0, 1, "c.TMC5130_VHIGHCHM_FIELD", "TMC5130_VHIGHCHM_FIELD"], [0, 0, 1, "c.TMC5130_VHIGHCHM_FIELD", "TMC5130_VHIGHCHM_FIELD"], [0, 0, 1, "c.TMC5130_VHIGHCHM_FIELD", "TMC5130_VHIGHCHM_FIELD"], [0, 0, 1, "c.TMC5130_VHIGHCHM_MASK", "TMC5130_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5130_VHIGHCHM_MASK", "TMC5130_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5130_VHIGHCHM_MASK", "TMC5130_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5130_VHIGHCHM_SHIFT", "TMC5130_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5130_VHIGHCHM_SHIFT", "TMC5130_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5130_VHIGHCHM_SHIFT", "TMC5130_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5130_VHIGHFS_FIELD", "TMC5130_VHIGHFS_FIELD"], [0, 0, 1, "c.TMC5130_VHIGHFS_FIELD", "TMC5130_VHIGHFS_FIELD"], [0, 0, 1, "c.TMC5130_VHIGHFS_FIELD", "TMC5130_VHIGHFS_FIELD"], [0, 0, 1, "c.TMC5130_VHIGHFS_MASK", "TMC5130_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5130_VHIGHFS_MASK", "TMC5130_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5130_VHIGHFS_MASK", "TMC5130_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5130_VHIGHFS_SHIFT", "TMC5130_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5130_VHIGHFS_SHIFT", "TMC5130_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5130_VHIGHFS_SHIFT", "TMC5130_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5130_VMAX", "TMC5130_VMAX"], [0, 0, 1, "c.TMC5130_VMAX_FIELD", "TMC5130_VMAX_FIELD"], [0, 0, 1, "c.TMC5130_VMAX_MASK", "TMC5130_VMAX_MASK"], [0, 0, 1, "c.TMC5130_VMAX_SHIFT", "TMC5130_VMAX_SHIFT"], [0, 0, 1, "c.TMC5130_VSENSE_FIELD", "TMC5130_VSENSE_FIELD"], [0, 0, 1, "c.TMC5130_VSENSE_FIELD", "TMC5130_VSENSE_FIELD"], [0, 0, 1, "c.TMC5130_VSENSE_FIELD", "TMC5130_VSENSE_FIELD"], [0, 0, 1, "c.TMC5130_VSENSE_MASK", "TMC5130_VSENSE_MASK"], [0, 0, 1, "c.TMC5130_VSENSE_MASK", "TMC5130_VSENSE_MASK"], [0, 0, 1, "c.TMC5130_VSENSE_MASK", "TMC5130_VSENSE_MASK"], [0, 0, 1, "c.TMC5130_VSENSE_SHIFT", "TMC5130_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5130_VSENSE_SHIFT", "TMC5130_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5130_VSENSE_SHIFT", "TMC5130_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5130_VSTART", "TMC5130_VSTART"], [0, 0, 1, "c.TMC5130_VSTART_FIELD", "TMC5130_VSTART_FIELD"], [0, 0, 1, "c.TMC5130_VSTART_MASK", "TMC5130_VSTART_MASK"], [0, 0, 1, "c.TMC5130_VSTART_SHIFT", "TMC5130_VSTART_SHIFT"], [0, 0, 1, "c.TMC5130_VSTOP", "TMC5130_VSTOP"], [0, 0, 1, "c.TMC5130_VSTOP_FIELD", "TMC5130_VSTOP_FIELD"], [0, 0, 1, "c.TMC5130_VSTOP_MASK", "TMC5130_VSTOP_MASK"], [0, 0, 1, "c.TMC5130_VSTOP_SHIFT", "TMC5130_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5130_VZERO_FIELD", "TMC5130_VZERO_FIELD"], [0, 0, 1, "c.TMC5130_VZERO_MASK", "TMC5130_VZERO_MASK"], [0, 0, 1, "c.TMC5130_VZERO_SHIFT", "TMC5130_VZERO_SHIFT"], [0, 0, 1, "c.TMC5130_W0_FIELD", "TMC5130_W0_FIELD"], [0, 0, 1, "c.TMC5130_W0_MASK", "TMC5130_W0_MASK"], [0, 0, 1, "c.TMC5130_W0_SHIFT", "TMC5130_W0_SHIFT"], [0, 0, 1, "c.TMC5130_W1_FIELD", "TMC5130_W1_FIELD"], [0, 0, 1, "c.TMC5130_W1_MASK", "TMC5130_W1_MASK"], [0, 0, 1, "c.TMC5130_W1_SHIFT", "TMC5130_W1_SHIFT"], [0, 0, 1, "c.TMC5130_W2_FIELD", "TMC5130_W2_FIELD"], [0, 0, 1, "c.TMC5130_W2_MASK", "TMC5130_W2_MASK"], [0, 0, 1, "c.TMC5130_W2_SHIFT", "TMC5130_W2_SHIFT"], [0, 0, 1, "c.TMC5130_W3_FIELD", "TMC5130_W3_FIELD"], [0, 0, 1, "c.TMC5130_W3_MASK", "TMC5130_W3_MASK"], [0, 0, 1, "c.TMC5130_W3_SHIFT", "TMC5130_W3_SHIFT"], [0, 0, 1, "c.TMC5130_WRITE_BIT", "TMC5130_WRITE_BIT"], [0, 0, 1, "c.TMC5130_X1_FIELD", "TMC5130_X1_FIELD"], [0, 0, 1, "c.TMC5130_X1_MASK", "TMC5130_X1_MASK"], [0, 0, 1, "c.TMC5130_X1_SHIFT", "TMC5130_X1_SHIFT"], [0, 0, 1, "c.TMC5130_X2_FIELD", "TMC5130_X2_FIELD"], [0, 0, 1, "c.TMC5130_X2_MASK", "TMC5130_X2_MASK"], [0, 0, 1, "c.TMC5130_X2_SHIFT", "TMC5130_X2_SHIFT"], [0, 0, 1, "c.TMC5130_X3_FIELD", "TMC5130_X3_FIELD"], [0, 0, 1, "c.TMC5130_X3_MASK", "TMC5130_X3_MASK"], [0, 0, 1, "c.TMC5130_X3_SHIFT", "TMC5130_X3_SHIFT"], [0, 0, 1, "c.TMC5130_XACTUAL", "TMC5130_XACTUAL"], [0, 0, 1, "c.TMC5130_XACTUAL_FIELD", "TMC5130_XACTUAL_FIELD"], [0, 0, 1, "c.TMC5130_XACTUAL_MASK", "TMC5130_XACTUAL_MASK"], [0, 0, 1, "c.TMC5130_XACTUAL_SHIFT", "TMC5130_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5130_XENC", "TMC5130_XENC"], [0, 0, 1, "c.TMC5130_XLATCH", "TMC5130_XLATCH"], [0, 0, 1, "c.TMC5130_XLATCH_FIELD", "TMC5130_XLATCH_FIELD"], [0, 0, 1, "c.TMC5130_XLATCH_MASK", "TMC5130_XLATCH_MASK"], [0, 0, 1, "c.TMC5130_XLATCH_SHIFT", "TMC5130_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5130_XTARGET", "TMC5130_XTARGET"], [0, 0, 1, "c.TMC5130_XTARGET_FIELD", "TMC5130_XTARGET_FIELD"], [0, 0, 1, "c.TMC5130_XTARGET_MASK", "TMC5130_XTARGET_MASK"], [0, 0, 1, "c.TMC5130_XTARGET_SHIFT", "TMC5130_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5130_X_COMPARE", "TMC5130_X_COMPARE"], [0, 0, 1, "c.TMC5130_X_COMPARE_FIELD", "TMC5130_X_COMPARE_FIELD"], [0, 0, 1, "c.TMC5130_X_COMPARE_MASK", "TMC5130_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5130_X_COMPARE_SHIFT", "TMC5130_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5130_X_ENC_FIELD", "TMC5130_X_ENC_FIELD"], [0, 0, 1, "c.TMC5130_X_ENC_MASK", "TMC5130_X_ENC_MASK"], [0, 0, 1, "c.TMC5130_X_ENC_SHIFT", "TMC5130_X_ENC_SHIFT"], [0, 0, 1, "c.TMC5160_A1", "TMC5160_A1"], [0, 0, 1, "c.TMC5160_A1_MASK", "TMC5160_A1_MASK"], [0, 0, 1, "c.TMC5160_A1_SHIFT", "TMC5160_A1_SHIFT"], [0, 0, 1, "c.TMC5160_ADDRESS_MASK", "TMC5160_ADDRESS_MASK"], [0, 0, 1, "c.TMC5160_AMAX", "TMC5160_AMAX"], [0, 0, 1, "c.TMC5160_AMAX_MASK", "TMC5160_AMAX_MASK"], [0, 0, 1, "c.TMC5160_AMAX_SHIFT", "TMC5160_AMAX_SHIFT"], [0, 0, 1, "c.TMC5160_BBMCLKS_MASK", "TMC5160_BBMCLKS_MASK"], [0, 0, 1, "c.TMC5160_BBMCLKS_SHIFT", "TMC5160_BBMCLKS_SHIFT"], [0, 0, 1, "c.TMC5160_BBMTIME_MASK", "TMC5160_BBMTIME_MASK"], [0, 0, 1, "c.TMC5160_BBMTIME_SHIFT", "TMC5160_BBMTIME_SHIFT"], [0, 0, 1, "c.TMC5160_CHM_MASK", "TMC5160_CHM_MASK"], [0, 0, 1, "c.TMC5160_CHM_MASK", "TMC5160_CHM_MASK"], [0, 0, 1, "c.TMC5160_CHM_MASK", "TMC5160_CHM_MASK"], [0, 0, 1, "c.TMC5160_CHM_SHIFT", "TMC5160_CHM_SHIFT"], [0, 0, 1, "c.TMC5160_CHM_SHIFT", "TMC5160_CHM_SHIFT"], [0, 0, 1, "c.TMC5160_CHM_SHIFT", "TMC5160_CHM_SHIFT"], [0, 0, 1, "c.TMC5160_CHOPCONF", "TMC5160_CHOPCONF"], [0, 0, 1, "c.TMC5160_CLR_CONT_MASK", "TMC5160_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5160_CLR_CONT_SHIFT", "TMC5160_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5160_CLR_ENC_X_MASK", "TMC5160_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5160_CLR_ENC_X_SHIFT", "TMC5160_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5160_CLR_ONCE_MASK", "TMC5160_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5160_CLR_ONCE_SHIFT", "TMC5160_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5160_COOLCONF", "TMC5160_COOLCONF"], [0, 0, 1, "c.TMC5160_CS_ACTUAL_MASK", "TMC5160_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5160_CS_ACTUAL_SHIFT", "TMC5160_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5160_CUR_A_MASK", "TMC5160_CUR_A_MASK"], [0, 0, 1, "c.TMC5160_CUR_A_SHIFT", "TMC5160_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5160_CUR_B_MASK", "TMC5160_CUR_B_MASK"], [0, 0, 1, "c.TMC5160_CUR_B_SHIFT", "TMC5160_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5160_D1", "TMC5160_D1"], [0, 0, 1, "c.TMC5160_D1_MASK", "TMC5160_D1_MASK"], [0, 0, 1, "c.TMC5160_D1_SHIFT", "TMC5160_D1_SHIFT"], [0, 0, 1, "c.TMC5160_DCCTRL", "TMC5160_DCCTRL"], [0, 0, 1, "c.TMC5160_DC_SG_MASK", "TMC5160_DC_SG_MASK"], [0, 0, 1, "c.TMC5160_DC_SG_SHIFT", "TMC5160_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5160_DC_TIME_MASK", "TMC5160_DC_TIME_MASK"], [0, 0, 1, "c.TMC5160_DC_TIME_SHIFT", "TMC5160_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5160_DEDGE_MASK", "TMC5160_DEDGE_MASK"], [0, 0, 1, "c.TMC5160_DEDGE_MASK", "TMC5160_DEDGE_MASK"], [0, 0, 1, "c.TMC5160_DEDGE_MASK", "TMC5160_DEDGE_MASK"], [0, 0, 1, "c.TMC5160_DEDGE_SHIFT", "TMC5160_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5160_DEDGE_SHIFT", "TMC5160_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5160_DEDGE_SHIFT", "TMC5160_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5160_DEVIATION_WARN_MASK", "TMC5160_DEVIATION_WARN_MASK"], [0, 0, 1, "c.TMC5160_DEVIATION_WARN_SHIFT", "TMC5160_DEVIATION_WARN_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK", "TMC5160_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK"], [0, 0, 1, "c.TMC5160_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT", "TMC5160_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG0_INT_PUSHPULL_MASK", "TMC5160_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5160_DIAG0_INT_PUSHPULL_MASK", "TMC5160_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5160_DIAG0_INT_PUSHPULL_SHIFT", "TMC5160_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG0_INT_PUSHPULL_SHIFT", "TMC5160_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK", "TMC5160_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK"], [0, 0, 1, "c.TMC5160_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT", "TMC5160_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG0_STALL_MASK", "TMC5160_DIAG0_STALL_MASK"], [0, 0, 1, "c.TMC5160_DIAG0_STALL_SHIFT", "TMC5160_DIAG0_STALL_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG0_STEP_MASK", "TMC5160_DIAG0_STEP_MASK"], [0, 0, 1, "c.TMC5160_DIAG0_STEP_SHIFT", "TMC5160_DIAG0_STEP_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG1_DIR_MASK", "TMC5160_DIAG1_DIR_MASK"], [0, 0, 1, "c.TMC5160_DIAG1_DIR_SHIFT", "TMC5160_DIAG1_DIR_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG1_INDEX_MASK", "TMC5160_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC5160_DIAG1_INDEX_SHIFT", "TMC5160_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG1_ONSTATE_MASK", "TMC5160_DIAG1_ONSTATE_MASK"], [0, 0, 1, "c.TMC5160_DIAG1_ONSTATE_SHIFT", "TMC5160_DIAG1_ONSTATE_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC5160_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5160_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC5160_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5160_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC5160_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC5160_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG1_STALL_MASK", "TMC5160_DIAG1_STALL_MASK"], [0, 0, 1, "c.TMC5160_DIAG1_STALL_SHIFT", "TMC5160_DIAG1_STALL_SHIFT"], [0, 0, 1, "c.TMC5160_DIAG1_STEPS_SKIPPED_MASK", "TMC5160_DIAG1_STEPS_SKIPPED_MASK"], [0, 0, 1, "c.TMC5160_DIAG1_STEPS_SKIPPED_SHIFT", "TMC5160_DIAG1_STEPS_SKIPPED_SHIFT"], [0, 0, 1, "c.TMC5160_DIRECT_MODE_MASK", "TMC5160_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC5160_DIRECT_MODE_MASK", "TMC5160_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC5160_DIRECT_MODE_SHIFT", "TMC5160_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC5160_DIRECT_MODE_SHIFT", "TMC5160_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC5160_DISFDCC_MASK", "TMC5160_DISFDCC_MASK"], [0, 0, 1, "c.TMC5160_DISFDCC_MASK", "TMC5160_DISFDCC_MASK"], [0, 0, 1, "c.TMC5160_DISFDCC_SHIFT", "TMC5160_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5160_DISFDCC_SHIFT", "TMC5160_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5160_DISS2G_MASK", "TMC5160_DISS2G_MASK"], [0, 0, 1, "c.TMC5160_DISS2G_MASK", "TMC5160_DISS2G_MASK"], [0, 0, 1, "c.TMC5160_DISS2G_MASK", "TMC5160_DISS2G_MASK"], [0, 0, 1, "c.TMC5160_DISS2G_SHIFT", "TMC5160_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5160_DISS2G_SHIFT", "TMC5160_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5160_DISS2G_SHIFT", "TMC5160_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5160_DISS2VS_MASK", "TMC5160_DISS2VS_MASK"], [0, 0, 1, "c.TMC5160_DISS2VS_MASK", "TMC5160_DISS2VS_MASK"], [0, 0, 1, "c.TMC5160_DISS2VS_MASK", "TMC5160_DISS2VS_MASK"], [0, 0, 1, "c.TMC5160_DISS2VS_SHIFT", "TMC5160_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC5160_DISS2VS_SHIFT", "TMC5160_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC5160_DISS2VS_SHIFT", "TMC5160_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC5160_DMAX", "TMC5160_DMAX"], [0, 0, 1, "c.TMC5160_DMAX_MASK", "TMC5160_DMAX_MASK"], [0, 0, 1, "c.TMC5160_DMAX_SHIFT", "TMC5160_DMAX_SHIFT"], [0, 0, 1, "c.TMC5160_DRVSTATUS", "TMC5160_DRVSTATUS"], [0, 0, 1, "c.TMC5160_DRVSTRENGTH_MASK", "TMC5160_DRVSTRENGTH_MASK"], [0, 0, 1, "c.TMC5160_DRVSTRENGTH_SHIFT", "TMC5160_DRVSTRENGTH_SHIFT"], [0, 0, 1, "c.TMC5160_DRV_CONF", "TMC5160_DRV_CONF"], [0, 0, 1, "c.TMC5160_DRV_ENN_CFG6_MASK", "TMC5160_DRV_ENN_CFG6_MASK"], [0, 0, 1, "c.TMC5160_DRV_ENN_CFG6_SHIFT", "TMC5160_DRV_ENN_CFG6_SHIFT"], [0, 0, 1, "c.TMC5160_DRV_ERR_MASK", "TMC5160_DRV_ERR_MASK"], [0, 0, 1, "c.TMC5160_DRV_ERR_SHIFT", "TMC5160_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC5160_EM_CLR_CONT", "TMC5160_EM_CLR_CONT"], [0, 0, 1, "c.TMC5160_EM_CLR_ONCE", "TMC5160_EM_CLR_ONCE"], [0, 0, 1, "c.TMC5160_EM_CLR_XENC", "TMC5160_EM_CLR_XENC"], [0, 0, 1, "c.TMC5160_EM_DECIMAL", "TMC5160_EM_DECIMAL"], [0, 0, 1, "c.TMC5160_EM_IGNORE_AB", "TMC5160_EM_IGNORE_AB"], [0, 0, 1, "c.TMC5160_EM_LATCH_XACT", "TMC5160_EM_LATCH_XACT"], [0, 0, 1, "c.TMC5160_EM_NEG_EDGE", "TMC5160_EM_NEG_EDGE"], [0, 0, 1, "c.TMC5160_EM_POL_A", "TMC5160_EM_POL_A"], [0, 0, 1, "c.TMC5160_EM_POL_B", "TMC5160_EM_POL_B"], [0, 0, 1, "c.TMC5160_EM_POL_N", "TMC5160_EM_POL_N"], [0, 0, 1, "c.TMC5160_EM_POS_EDGE", "TMC5160_EM_POS_EDGE"], [0, 0, 1, "c.TMC5160_ENCA_DCIN_CFG5_MASK", "TMC5160_ENCA_DCIN_CFG5_MASK"], [0, 0, 1, "c.TMC5160_ENCA_DCIN_CFG5_SHIFT", "TMC5160_ENCA_DCIN_CFG5_SHIFT"], [0, 0, 1, "c.TMC5160_ENCB_DCEN_CFG4_MASK", "TMC5160_ENCB_DCEN_CFG4_MASK"], [0, 0, 1, "c.TMC5160_ENCB_DCEN_CFG4_SHIFT", "TMC5160_ENCB_DCEN_CFG4_SHIFT"], [0, 0, 1, "c.TMC5160_ENCMODE", "TMC5160_ENCMODE"], [0, 0, 1, "c.TMC5160_ENC_CONST", "TMC5160_ENC_CONST"], [0, 0, 1, "c.TMC5160_ENC_DEVIATION", "TMC5160_ENC_DEVIATION"], [0, 0, 1, "c.TMC5160_ENC_DEVIATION_MASK", "TMC5160_ENC_DEVIATION_MASK"], [0, 0, 1, "c.TMC5160_ENC_DEVIATION_SHIFT", "TMC5160_ENC_DEVIATION_SHIFT"], [0, 0, 1, "c.TMC5160_ENC_LATCH", "TMC5160_ENC_LATCH"], [0, 0, 1, "c.TMC5160_ENC_LATCH_MASK", "TMC5160_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5160_ENC_LATCH_SHIFT", "TMC5160_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5160_ENC_N_DCO_MASK", "TMC5160_ENC_N_DCO_MASK"], [0, 0, 1, "c.TMC5160_ENC_N_DCO_SHIFT", "TMC5160_ENC_N_DCO_SHIFT"], [0, 0, 1, "c.TMC5160_ENC_SEL_DECIMAL_MASK", "TMC5160_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5160_ENC_SEL_DECIMAL_SHIFT", "TMC5160_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5160_ENC_STATUS", "TMC5160_ENC_STATUS"], [0, 0, 1, "c.TMC5160_EN_LATCH_ENCODER_MASK", "TMC5160_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5160_EN_LATCH_ENCODER_SHIFT", "TMC5160_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5160_EN_PWM_MODE_MASK", "TMC5160_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC5160_EN_PWM_MODE_MASK", "TMC5160_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC5160_EN_PWM_MODE_SHIFT", "TMC5160_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC5160_EN_PWM_MODE_SHIFT", "TMC5160_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC5160_EN_SOFTSTOP_MASK", "TMC5160_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5160_EN_SOFTSTOP_SHIFT", "TMC5160_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5160_EVENT_POS_REACHED_MASK", "TMC5160_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5160_EVENT_POS_REACHED_SHIFT", "TMC5160_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5160_EVENT_STOP_L_MASK", "TMC5160_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5160_EVENT_STOP_L_SHIFT", "TMC5160_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5160_EVENT_STOP_R_MASK", "TMC5160_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5160_EVENT_STOP_R_SHIFT", "TMC5160_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5160_EVENT_STOP_SG_MASK", "TMC5160_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5160_EVENT_STOP_SG_SHIFT", "TMC5160_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5160_FACTORY_CONF", "TMC5160_FACTORY_CONF"], [0, 0, 1, "c.TMC5160_FASTSTANDSTILL_MASK", "TMC5160_FASTSTANDSTILL_MASK"], [0, 0, 1, "c.TMC5160_FASTSTANDSTILL_MASK", "TMC5160_FASTSTANDSTILL_MASK"], [0, 0, 1, "c.TMC5160_FASTSTANDSTILL_SHIFT", "TMC5160_FASTSTANDSTILL_SHIFT"], [0, 0, 1, "c.TMC5160_FASTSTANDSTILL_SHIFT", "TMC5160_FASTSTANDSTILL_SHIFT"], [0, 0, 1, "c.TMC5160_FCLKTRIM_MASK", "TMC5160_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC5160_FCLKTRIM_SHIFT", "TMC5160_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC5160_FIELD_READ", "TMC5160_FIELD_READ"], [0, 0, 1, "c.TMC5160_FIELD_WRITE", "TMC5160_FIELD_WRITE"], [0, 0, 1, "c.TMC5160_FILT_ISENSE_MASK", "TMC5160_FILT_ISENSE_MASK"], [0, 0, 1, "c.TMC5160_FILT_ISENSE_SHIFT", "TMC5160_FILT_ISENSE_SHIFT"], [0, 0, 1, "c.TMC5160_FRACTIONAL_MASK", "TMC5160_FRACTIONAL_MASK"], [0, 0, 1, "c.TMC5160_FRACTIONAL_SHIFT", "TMC5160_FRACTIONAL_SHIFT"], [0, 0, 1, "c.TMC5160_FREEWHEEL_MASK", "TMC5160_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5160_FREEWHEEL_SHIFT", "TMC5160_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5160_FSACTIVE_MASK", "TMC5160_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5160_FSACTIVE_SHIFT", "TMC5160_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5160_GCONF", "TMC5160_GCONF"], [0, 0, 1, "c.TMC5160_GLOBAL_SCALER", "TMC5160_GLOBAL_SCALER"], [0, 0, 1, "c.TMC5160_GLOBAL_SCALER_MASK", "TMC5160_GLOBAL_SCALER_MASK"], [0, 0, 1, "c.TMC5160_GLOBAL_SCALER_SHIFT", "TMC5160_GLOBAL_SCALER_SHIFT"], [0, 0, 1, "c.TMC5160_GSTAT", "TMC5160_GSTAT"], [0, 0, 1, "c.TMC5160_HEND_MASK", "TMC5160_HEND_MASK"], [0, 0, 1, "c.TMC5160_HEND_SHIFT", "TMC5160_HEND_SHIFT"], [0, 0, 1, "c.TMC5160_HSTRT_MASK", "TMC5160_HSTRT_MASK"], [0, 0, 1, "c.TMC5160_HSTRT_SHIFT", "TMC5160_HSTRT_SHIFT"], [0, 0, 1, "c.TMC5160_IFCNT", "TMC5160_IFCNT"], [0, 0, 1, "c.TMC5160_IFCNT_MASK", "TMC5160_IFCNT_MASK"], [0, 0, 1, "c.TMC5160_IFCNT_SHIFT", "TMC5160_IFCNT_SHIFT"], [0, 0, 1, "c.TMC5160_IGNORE_AB_MASK", "TMC5160_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5160_IGNORE_AB_SHIFT", "TMC5160_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5160_IHOLDDELAY_MASK", "TMC5160_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5160_IHOLDDELAY_SHIFT", "TMC5160_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5160_IHOLD_IRUN", "TMC5160_IHOLD_IRUN"], [0, 0, 1, "c.TMC5160_IHOLD_MASK", "TMC5160_IHOLD_MASK"], [0, 0, 1, "c.TMC5160_IHOLD_SHIFT", "TMC5160_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5160_INP_OUT", "TMC5160_INP_OUT"], [0, 0, 1, "c.TMC5160_INTEGER_MASK", "TMC5160_INTEGER_MASK"], [0, 0, 1, "c.TMC5160_INTEGER_SHIFT", "TMC5160_INTEGER_SHIFT"], [0, 0, 1, "c.TMC5160_INTPOL_MASK", "TMC5160_INTPOL_MASK"], [0, 0, 1, "c.TMC5160_INTPOL_MASK", "TMC5160_INTPOL_MASK"], [0, 0, 1, "c.TMC5160_INTPOL_MASK", "TMC5160_INTPOL_MASK"], [0, 0, 1, "c.TMC5160_INTPOL_SHIFT", "TMC5160_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5160_INTPOL_SHIFT", "TMC5160_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5160_INTPOL_SHIFT", "TMC5160_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5160_IRUN_MASK", "TMC5160_IRUN_MASK"], [0, 0, 1, "c.TMC5160_IRUN_SHIFT", "TMC5160_IRUN_SHIFT"], [0, 0, 1, "c.TMC5160_LATCH_L_ACTIVE_MASK", "TMC5160_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5160_LATCH_L_ACTIVE_SHIFT", "TMC5160_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5160_LATCH_L_INACTIVE_MASK", "TMC5160_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5160_LATCH_L_INACTIVE_SHIFT", "TMC5160_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5160_LATCH_R_ACTIVE_MASK", "TMC5160_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5160_LATCH_R_ACTIVE_SHIFT", "TMC5160_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5160_LATCH_R_INACTIVE_MASK", "TMC5160_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5160_LATCH_R_INACTIVE_SHIFT", "TMC5160_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5160_LATCH_X_ACT_MASK", "TMC5160_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5160_LATCH_X_ACT_SHIFT", "TMC5160_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5160_LOST_STEPS", "TMC5160_LOST_STEPS"], [0, 0, 1, "c.TMC5160_LOST_STEPS_MASK", "TMC5160_LOST_STEPS_MASK"], [0, 0, 1, "c.TMC5160_LOST_STEPS_SHIFT", "TMC5160_LOST_STEPS_SHIFT"], [0, 0, 1, "c.TMC5160_MAX_ACCELERATION", "TMC5160_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5160_MAX_VELOCITY", "TMC5160_MAX_VELOCITY"], [0, 0, 1, "c.TMC5160_MODE_HOLD", "TMC5160_MODE_HOLD"], [0, 0, 1, "c.TMC5160_MODE_POSITION", "TMC5160_MODE_POSITION"], [0, 0, 1, "c.TMC5160_MODE_VELNEG", "TMC5160_MODE_VELNEG"], [0, 0, 1, "c.TMC5160_MODE_VELPOS", "TMC5160_MODE_VELPOS"], [0, 0, 1, "c.TMC5160_MOTORS", "TMC5160_MOTORS"], [0, 0, 1, "c.TMC5160_MRES_MASK", "TMC5160_MRES_MASK"], [0, 0, 1, "c.TMC5160_MRES_MASK", "TMC5160_MRES_MASK"], [0, 0, 1, "c.TMC5160_MRES_MASK", "TMC5160_MRES_MASK"], [0, 0, 1, "c.TMC5160_MRES_SHIFT", "TMC5160_MRES_SHIFT"], [0, 0, 1, "c.TMC5160_MRES_SHIFT", "TMC5160_MRES_SHIFT"], [0, 0, 1, "c.TMC5160_MRES_SHIFT", "TMC5160_MRES_SHIFT"], [0, 0, 1, "c.TMC5160_MSCNT", "TMC5160_MSCNT"], [0, 0, 1, "c.TMC5160_MSCNT_MASK", "TMC5160_MSCNT_MASK"], [0, 0, 1, "c.TMC5160_MSCNT_SHIFT", "TMC5160_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5160_MSCURACT", "TMC5160_MSCURACT"], [0, 0, 1, "c.TMC5160_MSLUT0", "TMC5160_MSLUT0"], [0, 0, 1, "c.TMC5160_MSLUT1", "TMC5160_MSLUT1"], [0, 0, 1, "c.TMC5160_MSLUT2", "TMC5160_MSLUT2"], [0, 0, 1, "c.TMC5160_MSLUT3", "TMC5160_MSLUT3"], [0, 0, 1, "c.TMC5160_MSLUT4", "TMC5160_MSLUT4"], [0, 0, 1, "c.TMC5160_MSLUT5", "TMC5160_MSLUT5"], [0, 0, 1, "c.TMC5160_MSLUT6", "TMC5160_MSLUT6"], [0, 0, 1, "c.TMC5160_MSLUT7", "TMC5160_MSLUT7"], [0, 0, 1, "c.TMC5160_MSLUTSEL", "TMC5160_MSLUTSEL"], [0, 0, 1, "c.TMC5160_MSLUTSTART", "TMC5160_MSLUTSTART"], [0, 0, 1, "c.TMC5160_MULTISTEP_FILT_MASK", "TMC5160_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC5160_MULTISTEP_FILT_MASK", "TMC5160_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC5160_MULTISTEP_FILT_SHIFT", "TMC5160_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC5160_MULTISTEP_FILT_SHIFT", "TMC5160_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC5160_N_EVENT_MASK", "TMC5160_N_EVENT_MASK"], [0, 0, 1, "c.TMC5160_N_EVENT_SHIFT", "TMC5160_N_EVENT_SHIFT"], [0, 0, 1, "c.TMC5160_OFFSET_MASK", "TMC5160_OFFSET_MASK"], [0, 0, 1, "c.TMC5160_OFFSET_MASK", "TMC5160_OFFSET_MASK"], [0, 0, 1, "c.TMC5160_OFFSET_READ", "TMC5160_OFFSET_READ"], [0, 0, 1, "c.TMC5160_OFFSET_SHIFT", "TMC5160_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5160_OFFSET_SHIFT", "TMC5160_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5160_OFS0_MASK", "TMC5160_OFS0_MASK"], [0, 0, 1, "c.TMC5160_OFS0_SHIFT", "TMC5160_OFS0_SHIFT"], [0, 0, 1, "c.TMC5160_OFS100_MASK", "TMC5160_OFS100_MASK"], [0, 0, 1, "c.TMC5160_OFS100_SHIFT", "TMC5160_OFS100_SHIFT"], [0, 0, 1, "c.TMC5160_OFS101_MASK", "TMC5160_OFS101_MASK"], [0, 0, 1, "c.TMC5160_OFS101_SHIFT", "TMC5160_OFS101_SHIFT"], [0, 0, 1, "c.TMC5160_OFS102_MASK", "TMC5160_OFS102_MASK"], [0, 0, 1, "c.TMC5160_OFS102_SHIFT", "TMC5160_OFS102_SHIFT"], [0, 0, 1, "c.TMC5160_OFS103_MASK", "TMC5160_OFS103_MASK"], [0, 0, 1, "c.TMC5160_OFS103_SHIFT", "TMC5160_OFS103_SHIFT"], [0, 0, 1, "c.TMC5160_OFS104_MASK", "TMC5160_OFS104_MASK"], [0, 0, 1, "c.TMC5160_OFS104_SHIFT", "TMC5160_OFS104_SHIFT"], [0, 0, 1, "c.TMC5160_OFS105_MASK", "TMC5160_OFS105_MASK"], [0, 0, 1, "c.TMC5160_OFS105_SHIFT", "TMC5160_OFS105_SHIFT"], [0, 0, 1, "c.TMC5160_OFS106_MASK", "TMC5160_OFS106_MASK"], [0, 0, 1, "c.TMC5160_OFS106_SHIFT", "TMC5160_OFS106_SHIFT"], [0, 0, 1, "c.TMC5160_OFS107_MASK", "TMC5160_OFS107_MASK"], [0, 0, 1, "c.TMC5160_OFS107_SHIFT", "TMC5160_OFS107_SHIFT"], [0, 0, 1, "c.TMC5160_OFS108_MASK", "TMC5160_OFS108_MASK"], [0, 0, 1, "c.TMC5160_OFS108_SHIFT", "TMC5160_OFS108_SHIFT"], [0, 0, 1, "c.TMC5160_OFS109_MASK", "TMC5160_OFS109_MASK"], [0, 0, 1, "c.TMC5160_OFS109_SHIFT", "TMC5160_OFS109_SHIFT"], [0, 0, 1, "c.TMC5160_OFS10_MASK", "TMC5160_OFS10_MASK"], [0, 0, 1, "c.TMC5160_OFS10_SHIFT", "TMC5160_OFS10_SHIFT"], [0, 0, 1, "c.TMC5160_OFS110_MASK", "TMC5160_OFS110_MASK"], [0, 0, 1, "c.TMC5160_OFS110_SHIFT", "TMC5160_OFS110_SHIFT"], [0, 0, 1, "c.TMC5160_OFS111_MASK", "TMC5160_OFS111_MASK"], [0, 0, 1, "c.TMC5160_OFS111_SHIFT", "TMC5160_OFS111_SHIFT"], [0, 0, 1, "c.TMC5160_OFS112_MASK", "TMC5160_OFS112_MASK"], [0, 0, 1, "c.TMC5160_OFS112_SHIFT", "TMC5160_OFS112_SHIFT"], [0, 0, 1, "c.TMC5160_OFS113_MASK", "TMC5160_OFS113_MASK"], [0, 0, 1, "c.TMC5160_OFS113_SHIFT", "TMC5160_OFS113_SHIFT"], [0, 0, 1, "c.TMC5160_OFS114_MASK", "TMC5160_OFS114_MASK"], [0, 0, 1, "c.TMC5160_OFS114_SHIFT", "TMC5160_OFS114_SHIFT"], [0, 0, 1, "c.TMC5160_OFS115_MASK", "TMC5160_OFS115_MASK"], [0, 0, 1, "c.TMC5160_OFS115_SHIFT", "TMC5160_OFS115_SHIFT"], [0, 0, 1, "c.TMC5160_OFS116_MASK", "TMC5160_OFS116_MASK"], [0, 0, 1, "c.TMC5160_OFS116_SHIFT", "TMC5160_OFS116_SHIFT"], [0, 0, 1, "c.TMC5160_OFS117_MASK", "TMC5160_OFS117_MASK"], [0, 0, 1, "c.TMC5160_OFS117_SHIFT", "TMC5160_OFS117_SHIFT"], [0, 0, 1, "c.TMC5160_OFS118_MASK", "TMC5160_OFS118_MASK"], [0, 0, 1, "c.TMC5160_OFS118_SHIFT", "TMC5160_OFS118_SHIFT"], [0, 0, 1, "c.TMC5160_OFS119_MASK", "TMC5160_OFS119_MASK"], [0, 0, 1, "c.TMC5160_OFS119_SHIFT", "TMC5160_OFS119_SHIFT"], [0, 0, 1, "c.TMC5160_OFS11_MASK", "TMC5160_OFS11_MASK"], [0, 0, 1, "c.TMC5160_OFS11_SHIFT", "TMC5160_OFS11_SHIFT"], [0, 0, 1, "c.TMC5160_OFS120_MASK", "TMC5160_OFS120_MASK"], [0, 0, 1, "c.TMC5160_OFS120_SHIFT", "TMC5160_OFS120_SHIFT"], [0, 0, 1, "c.TMC5160_OFS121_MASK", "TMC5160_OFS121_MASK"], [0, 0, 1, "c.TMC5160_OFS121_SHIFT", "TMC5160_OFS121_SHIFT"], [0, 0, 1, "c.TMC5160_OFS122_MASK", "TMC5160_OFS122_MASK"], [0, 0, 1, "c.TMC5160_OFS122_SHIFT", "TMC5160_OFS122_SHIFT"], [0, 0, 1, "c.TMC5160_OFS123_MASK", "TMC5160_OFS123_MASK"], [0, 0, 1, "c.TMC5160_OFS123_SHIFT", "TMC5160_OFS123_SHIFT"], [0, 0, 1, "c.TMC5160_OFS124_MASK", "TMC5160_OFS124_MASK"], [0, 0, 1, "c.TMC5160_OFS124_SHIFT", "TMC5160_OFS124_SHIFT"], [0, 0, 1, "c.TMC5160_OFS125_MASK", "TMC5160_OFS125_MASK"], [0, 0, 1, "c.TMC5160_OFS125_SHIFT", "TMC5160_OFS125_SHIFT"], [0, 0, 1, "c.TMC5160_OFS126_MASK", "TMC5160_OFS126_MASK"], [0, 0, 1, "c.TMC5160_OFS126_SHIFT", "TMC5160_OFS126_SHIFT"], [0, 0, 1, "c.TMC5160_OFS127_MASK", "TMC5160_OFS127_MASK"], [0, 0, 1, "c.TMC5160_OFS127_SHIFT", "TMC5160_OFS127_SHIFT"], [0, 0, 1, "c.TMC5160_OFS128_MASK", "TMC5160_OFS128_MASK"], [0, 0, 1, "c.TMC5160_OFS128_SHIFT", "TMC5160_OFS128_SHIFT"], [0, 0, 1, "c.TMC5160_OFS129_MASK", "TMC5160_OFS129_MASK"], [0, 0, 1, "c.TMC5160_OFS129_SHIFT", "TMC5160_OFS129_SHIFT"], [0, 0, 1, "c.TMC5160_OFS12_MASK", "TMC5160_OFS12_MASK"], [0, 0, 1, "c.TMC5160_OFS12_SHIFT", "TMC5160_OFS12_SHIFT"], [0, 0, 1, "c.TMC5160_OFS130_MASK", "TMC5160_OFS130_MASK"], [0, 0, 1, "c.TMC5160_OFS130_SHIFT", "TMC5160_OFS130_SHIFT"], [0, 0, 1, "c.TMC5160_OFS131_MASK", "TMC5160_OFS131_MASK"], [0, 0, 1, "c.TMC5160_OFS131_SHIFT", "TMC5160_OFS131_SHIFT"], [0, 0, 1, "c.TMC5160_OFS132_MASK", "TMC5160_OFS132_MASK"], [0, 0, 1, "c.TMC5160_OFS132_SHIFT", "TMC5160_OFS132_SHIFT"], [0, 0, 1, "c.TMC5160_OFS133_MASK", "TMC5160_OFS133_MASK"], [0, 0, 1, "c.TMC5160_OFS133_SHIFT", "TMC5160_OFS133_SHIFT"], [0, 0, 1, "c.TMC5160_OFS134_MASK", "TMC5160_OFS134_MASK"], [0, 0, 1, "c.TMC5160_OFS134_SHIFT", "TMC5160_OFS134_SHIFT"], [0, 0, 1, "c.TMC5160_OFS135_MASK", "TMC5160_OFS135_MASK"], [0, 0, 1, "c.TMC5160_OFS135_SHIFT", "TMC5160_OFS135_SHIFT"], [0, 0, 1, "c.TMC5160_OFS136_MASK", "TMC5160_OFS136_MASK"], [0, 0, 1, "c.TMC5160_OFS136_SHIFT", "TMC5160_OFS136_SHIFT"], [0, 0, 1, "c.TMC5160_OFS137_MASK", "TMC5160_OFS137_MASK"], [0, 0, 1, "c.TMC5160_OFS137_SHIFT", "TMC5160_OFS137_SHIFT"], [0, 0, 1, "c.TMC5160_OFS138_MASK", "TMC5160_OFS138_MASK"], [0, 0, 1, "c.TMC5160_OFS138_SHIFT", "TMC5160_OFS138_SHIFT"], [0, 0, 1, "c.TMC5160_OFS139_MASK", "TMC5160_OFS139_MASK"], [0, 0, 1, "c.TMC5160_OFS139_SHIFT", "TMC5160_OFS139_SHIFT"], [0, 0, 1, "c.TMC5160_OFS13_MASK", "TMC5160_OFS13_MASK"], [0, 0, 1, "c.TMC5160_OFS13_SHIFT", "TMC5160_OFS13_SHIFT"], [0, 0, 1, "c.TMC5160_OFS140_MASK", "TMC5160_OFS140_MASK"], [0, 0, 1, "c.TMC5160_OFS140_SHIFT", "TMC5160_OFS140_SHIFT"], [0, 0, 1, "c.TMC5160_OFS141_MASK", "TMC5160_OFS141_MASK"], [0, 0, 1, "c.TMC5160_OFS141_SHIFT", "TMC5160_OFS141_SHIFT"], [0, 0, 1, "c.TMC5160_OFS142_MASK", "TMC5160_OFS142_MASK"], [0, 0, 1, "c.TMC5160_OFS142_SHIFT", "TMC5160_OFS142_SHIFT"], [0, 0, 1, "c.TMC5160_OFS143_MASK", "TMC5160_OFS143_MASK"], [0, 0, 1, "c.TMC5160_OFS143_SHIFT", "TMC5160_OFS143_SHIFT"], [0, 0, 1, "c.TMC5160_OFS144_MASK", "TMC5160_OFS144_MASK"], [0, 0, 1, "c.TMC5160_OFS144_SHIFT", "TMC5160_OFS144_SHIFT"], [0, 0, 1, "c.TMC5160_OFS145_MASK", "TMC5160_OFS145_MASK"], [0, 0, 1, "c.TMC5160_OFS145_SHIFT", "TMC5160_OFS145_SHIFT"], [0, 0, 1, "c.TMC5160_OFS146_MASK", "TMC5160_OFS146_MASK"], [0, 0, 1, "c.TMC5160_OFS146_SHIFT", "TMC5160_OFS146_SHIFT"], [0, 0, 1, "c.TMC5160_OFS147_MASK", "TMC5160_OFS147_MASK"], [0, 0, 1, "c.TMC5160_OFS147_SHIFT", "TMC5160_OFS147_SHIFT"], [0, 0, 1, "c.TMC5160_OFS148_MASK", "TMC5160_OFS148_MASK"], [0, 0, 1, "c.TMC5160_OFS148_SHIFT", "TMC5160_OFS148_SHIFT"], [0, 0, 1, "c.TMC5160_OFS149_MASK", "TMC5160_OFS149_MASK"], [0, 0, 1, "c.TMC5160_OFS149_SHIFT", "TMC5160_OFS149_SHIFT"], [0, 0, 1, "c.TMC5160_OFS14_MASK", "TMC5160_OFS14_MASK"], [0, 0, 1, "c.TMC5160_OFS14_SHIFT", "TMC5160_OFS14_SHIFT"], [0, 0, 1, "c.TMC5160_OFS150_MASK", "TMC5160_OFS150_MASK"], [0, 0, 1, "c.TMC5160_OFS150_SHIFT", "TMC5160_OFS150_SHIFT"], [0, 0, 1, "c.TMC5160_OFS151_MASK", "TMC5160_OFS151_MASK"], [0, 0, 1, "c.TMC5160_OFS151_SHIFT", "TMC5160_OFS151_SHIFT"], [0, 0, 1, "c.TMC5160_OFS152_MASK", "TMC5160_OFS152_MASK"], [0, 0, 1, "c.TMC5160_OFS152_SHIFT", "TMC5160_OFS152_SHIFT"], [0, 0, 1, "c.TMC5160_OFS153_MASK", "TMC5160_OFS153_MASK"], [0, 0, 1, "c.TMC5160_OFS153_SHIFT", "TMC5160_OFS153_SHIFT"], [0, 0, 1, "c.TMC5160_OFS154_MASK", "TMC5160_OFS154_MASK"], [0, 0, 1, "c.TMC5160_OFS154_SHIFT", "TMC5160_OFS154_SHIFT"], [0, 0, 1, "c.TMC5160_OFS155_MASK", "TMC5160_OFS155_MASK"], [0, 0, 1, "c.TMC5160_OFS155_SHIFT", "TMC5160_OFS155_SHIFT"], [0, 0, 1, "c.TMC5160_OFS156_MASK", "TMC5160_OFS156_MASK"], [0, 0, 1, "c.TMC5160_OFS156_SHIFT", "TMC5160_OFS156_SHIFT"], [0, 0, 1, "c.TMC5160_OFS157_MASK", "TMC5160_OFS157_MASK"], [0, 0, 1, "c.TMC5160_OFS157_SHIFT", "TMC5160_OFS157_SHIFT"], [0, 0, 1, "c.TMC5160_OFS158_MASK", "TMC5160_OFS158_MASK"], [0, 0, 1, "c.TMC5160_OFS158_SHIFT", "TMC5160_OFS158_SHIFT"], [0, 0, 1, "c.TMC5160_OFS159_MASK", "TMC5160_OFS159_MASK"], [0, 0, 1, "c.TMC5160_OFS159_SHIFT", "TMC5160_OFS159_SHIFT"], [0, 0, 1, "c.TMC5160_OFS15_MASK", "TMC5160_OFS15_MASK"], [0, 0, 1, "c.TMC5160_OFS15_SHIFT", "TMC5160_OFS15_SHIFT"], [0, 0, 1, "c.TMC5160_OFS160_MASK", "TMC5160_OFS160_MASK"], [0, 0, 1, "c.TMC5160_OFS160_SHIFT", "TMC5160_OFS160_SHIFT"], [0, 0, 1, "c.TMC5160_OFS161_MASK", "TMC5160_OFS161_MASK"], [0, 0, 1, "c.TMC5160_OFS161_SHIFT", "TMC5160_OFS161_SHIFT"], [0, 0, 1, "c.TMC5160_OFS162_MASK", "TMC5160_OFS162_MASK"], [0, 0, 1, "c.TMC5160_OFS162_SHIFT", "TMC5160_OFS162_SHIFT"], [0, 0, 1, "c.TMC5160_OFS163_MASK", "TMC5160_OFS163_MASK"], [0, 0, 1, "c.TMC5160_OFS163_SHIFT", "TMC5160_OFS163_SHIFT"], [0, 0, 1, "c.TMC5160_OFS164_MASK", "TMC5160_OFS164_MASK"], [0, 0, 1, "c.TMC5160_OFS164_SHIFT", "TMC5160_OFS164_SHIFT"], [0, 0, 1, "c.TMC5160_OFS165_MASK", "TMC5160_OFS165_MASK"], [0, 0, 1, "c.TMC5160_OFS165_SHIFT", "TMC5160_OFS165_SHIFT"], [0, 0, 1, "c.TMC5160_OFS166_MASK", "TMC5160_OFS166_MASK"], [0, 0, 1, "c.TMC5160_OFS166_SHIFT", "TMC5160_OFS166_SHIFT"], [0, 0, 1, "c.TMC5160_OFS167_MASK", "TMC5160_OFS167_MASK"], [0, 0, 1, "c.TMC5160_OFS167_SHIFT", "TMC5160_OFS167_SHIFT"], [0, 0, 1, "c.TMC5160_OFS168_MASK", "TMC5160_OFS168_MASK"], [0, 0, 1, "c.TMC5160_OFS168_SHIFT", "TMC5160_OFS168_SHIFT"], [0, 0, 1, "c.TMC5160_OFS169_MASK", "TMC5160_OFS169_MASK"], [0, 0, 1, "c.TMC5160_OFS169_SHIFT", "TMC5160_OFS169_SHIFT"], [0, 0, 1, "c.TMC5160_OFS16_MASK", "TMC5160_OFS16_MASK"], [0, 0, 1, "c.TMC5160_OFS16_SHIFT", "TMC5160_OFS16_SHIFT"], [0, 0, 1, "c.TMC5160_OFS170_MASK", "TMC5160_OFS170_MASK"], [0, 0, 1, "c.TMC5160_OFS170_SHIFT", "TMC5160_OFS170_SHIFT"], [0, 0, 1, "c.TMC5160_OFS171_MASK", "TMC5160_OFS171_MASK"], [0, 0, 1, "c.TMC5160_OFS171_SHIFT", "TMC5160_OFS171_SHIFT"], [0, 0, 1, "c.TMC5160_OFS172_MASK", "TMC5160_OFS172_MASK"], [0, 0, 1, "c.TMC5160_OFS172_SHIFT", "TMC5160_OFS172_SHIFT"], [0, 0, 1, "c.TMC5160_OFS173_MASK", "TMC5160_OFS173_MASK"], [0, 0, 1, "c.TMC5160_OFS173_SHIFT", "TMC5160_OFS173_SHIFT"], [0, 0, 1, "c.TMC5160_OFS174_MASK", "TMC5160_OFS174_MASK"], [0, 0, 1, "c.TMC5160_OFS174_SHIFT", "TMC5160_OFS174_SHIFT"], [0, 0, 1, "c.TMC5160_OFS175_MASK", "TMC5160_OFS175_MASK"], [0, 0, 1, "c.TMC5160_OFS175_SHIFT", "TMC5160_OFS175_SHIFT"], [0, 0, 1, "c.TMC5160_OFS176_MASK", "TMC5160_OFS176_MASK"], [0, 0, 1, "c.TMC5160_OFS176_SHIFT", "TMC5160_OFS176_SHIFT"], [0, 0, 1, "c.TMC5160_OFS177_MASK", "TMC5160_OFS177_MASK"], [0, 0, 1, "c.TMC5160_OFS177_SHIFT", "TMC5160_OFS177_SHIFT"], [0, 0, 1, "c.TMC5160_OFS178_MASK", "TMC5160_OFS178_MASK"], [0, 0, 1, "c.TMC5160_OFS178_SHIFT", "TMC5160_OFS178_SHIFT"], [0, 0, 1, "c.TMC5160_OFS179_MASK", "TMC5160_OFS179_MASK"], [0, 0, 1, "c.TMC5160_OFS179_SHIFT", "TMC5160_OFS179_SHIFT"], [0, 0, 1, "c.TMC5160_OFS17_MASK", "TMC5160_OFS17_MASK"], [0, 0, 1, "c.TMC5160_OFS17_SHIFT", "TMC5160_OFS17_SHIFT"], [0, 0, 1, "c.TMC5160_OFS180_MASK", "TMC5160_OFS180_MASK"], [0, 0, 1, "c.TMC5160_OFS180_SHIFT", "TMC5160_OFS180_SHIFT"], [0, 0, 1, "c.TMC5160_OFS181_MASK", "TMC5160_OFS181_MASK"], [0, 0, 1, "c.TMC5160_OFS181_SHIFT", "TMC5160_OFS181_SHIFT"], [0, 0, 1, "c.TMC5160_OFS182_MASK", "TMC5160_OFS182_MASK"], [0, 0, 1, "c.TMC5160_OFS182_SHIFT", "TMC5160_OFS182_SHIFT"], [0, 0, 1, "c.TMC5160_OFS183_MASK", "TMC5160_OFS183_MASK"], [0, 0, 1, "c.TMC5160_OFS183_SHIFT", "TMC5160_OFS183_SHIFT"], [0, 0, 1, "c.TMC5160_OFS184_MASK", "TMC5160_OFS184_MASK"], [0, 0, 1, "c.TMC5160_OFS184_SHIFT", "TMC5160_OFS184_SHIFT"], [0, 0, 1, "c.TMC5160_OFS185_MASK", "TMC5160_OFS185_MASK"], [0, 0, 1, "c.TMC5160_OFS185_SHIFT", "TMC5160_OFS185_SHIFT"], [0, 0, 1, "c.TMC5160_OFS186_MASK", "TMC5160_OFS186_MASK"], [0, 0, 1, "c.TMC5160_OFS186_SHIFT", "TMC5160_OFS186_SHIFT"], [0, 0, 1, "c.TMC5160_OFS187_MASK", "TMC5160_OFS187_MASK"], [0, 0, 1, "c.TMC5160_OFS187_SHIFT", "TMC5160_OFS187_SHIFT"], [0, 0, 1, "c.TMC5160_OFS188_MASK", "TMC5160_OFS188_MASK"], [0, 0, 1, "c.TMC5160_OFS188_SHIFT", "TMC5160_OFS188_SHIFT"], [0, 0, 1, "c.TMC5160_OFS189_MASK", "TMC5160_OFS189_MASK"], [0, 0, 1, "c.TMC5160_OFS189_SHIFT", "TMC5160_OFS189_SHIFT"], [0, 0, 1, "c.TMC5160_OFS18_MASK", "TMC5160_OFS18_MASK"], [0, 0, 1, "c.TMC5160_OFS18_SHIFT", "TMC5160_OFS18_SHIFT"], [0, 0, 1, "c.TMC5160_OFS190_MASK", "TMC5160_OFS190_MASK"], [0, 0, 1, "c.TMC5160_OFS190_SHIFT", "TMC5160_OFS190_SHIFT"], [0, 0, 1, "c.TMC5160_OFS191_MASK", "TMC5160_OFS191_MASK"], [0, 0, 1, "c.TMC5160_OFS191_SHIFT", "TMC5160_OFS191_SHIFT"], [0, 0, 1, "c.TMC5160_OFS192_MASK", "TMC5160_OFS192_MASK"], [0, 0, 1, "c.TMC5160_OFS192_SHIFT", "TMC5160_OFS192_SHIFT"], [0, 0, 1, "c.TMC5160_OFS193_MASK", "TMC5160_OFS193_MASK"], [0, 0, 1, "c.TMC5160_OFS193_SHIFT", "TMC5160_OFS193_SHIFT"], [0, 0, 1, "c.TMC5160_OFS194_MASK", "TMC5160_OFS194_MASK"], [0, 0, 1, "c.TMC5160_OFS194_SHIFT", "TMC5160_OFS194_SHIFT"], [0, 0, 1, "c.TMC5160_OFS195_MASK", "TMC5160_OFS195_MASK"], [0, 0, 1, "c.TMC5160_OFS195_SHIFT", "TMC5160_OFS195_SHIFT"], [0, 0, 1, "c.TMC5160_OFS196_MASK", "TMC5160_OFS196_MASK"], [0, 0, 1, "c.TMC5160_OFS196_SHIFT", "TMC5160_OFS196_SHIFT"], [0, 0, 1, "c.TMC5160_OFS197_MASK", "TMC5160_OFS197_MASK"], [0, 0, 1, "c.TMC5160_OFS197_SHIFT", "TMC5160_OFS197_SHIFT"], [0, 0, 1, "c.TMC5160_OFS198_MASK", "TMC5160_OFS198_MASK"], [0, 0, 1, "c.TMC5160_OFS198_SHIFT", "TMC5160_OFS198_SHIFT"], [0, 0, 1, "c.TMC5160_OFS199_MASK", "TMC5160_OFS199_MASK"], [0, 0, 1, "c.TMC5160_OFS199_SHIFT", "TMC5160_OFS199_SHIFT"], [0, 0, 1, "c.TMC5160_OFS19_MASK", "TMC5160_OFS19_MASK"], [0, 0, 1, "c.TMC5160_OFS19_SHIFT", "TMC5160_OFS19_SHIFT"], [0, 0, 1, "c.TMC5160_OFS1_MASK", "TMC5160_OFS1_MASK"], [0, 0, 1, "c.TMC5160_OFS1_SHIFT", "TMC5160_OFS1_SHIFT"], [0, 0, 1, "c.TMC5160_OFS200_MASK", "TMC5160_OFS200_MASK"], [0, 0, 1, "c.TMC5160_OFS200_SHIFT", "TMC5160_OFS200_SHIFT"], [0, 0, 1, "c.TMC5160_OFS201_MASK", "TMC5160_OFS201_MASK"], [0, 0, 1, "c.TMC5160_OFS201_SHIFT", "TMC5160_OFS201_SHIFT"], [0, 0, 1, "c.TMC5160_OFS202_MASK", "TMC5160_OFS202_MASK"], [0, 0, 1, "c.TMC5160_OFS202_SHIFT", "TMC5160_OFS202_SHIFT"], [0, 0, 1, "c.TMC5160_OFS203_MASK", "TMC5160_OFS203_MASK"], [0, 0, 1, "c.TMC5160_OFS203_SHIFT", "TMC5160_OFS203_SHIFT"], [0, 0, 1, "c.TMC5160_OFS204_MASK", "TMC5160_OFS204_MASK"], [0, 0, 1, "c.TMC5160_OFS204_SHIFT", "TMC5160_OFS204_SHIFT"], [0, 0, 1, "c.TMC5160_OFS205_MASK", "TMC5160_OFS205_MASK"], [0, 0, 1, "c.TMC5160_OFS205_SHIFT", "TMC5160_OFS205_SHIFT"], [0, 0, 1, "c.TMC5160_OFS206_MASK", "TMC5160_OFS206_MASK"], [0, 0, 1, "c.TMC5160_OFS206_SHIFT", "TMC5160_OFS206_SHIFT"], [0, 0, 1, "c.TMC5160_OFS207_MASK", "TMC5160_OFS207_MASK"], [0, 0, 1, "c.TMC5160_OFS207_SHIFT", "TMC5160_OFS207_SHIFT"], [0, 0, 1, "c.TMC5160_OFS208_MASK", "TMC5160_OFS208_MASK"], [0, 0, 1, "c.TMC5160_OFS208_SHIFT", "TMC5160_OFS208_SHIFT"], [0, 0, 1, "c.TMC5160_OFS209_MASK", "TMC5160_OFS209_MASK"], [0, 0, 1, "c.TMC5160_OFS209_SHIFT", "TMC5160_OFS209_SHIFT"], [0, 0, 1, "c.TMC5160_OFS20_MASK", "TMC5160_OFS20_MASK"], [0, 0, 1, "c.TMC5160_OFS20_SHIFT", "TMC5160_OFS20_SHIFT"], [0, 0, 1, "c.TMC5160_OFS210_MASK", "TMC5160_OFS210_MASK"], [0, 0, 1, "c.TMC5160_OFS210_SHIFT", "TMC5160_OFS210_SHIFT"], [0, 0, 1, "c.TMC5160_OFS211_MASK", "TMC5160_OFS211_MASK"], [0, 0, 1, "c.TMC5160_OFS211_SHIFT", "TMC5160_OFS211_SHIFT"], [0, 0, 1, "c.TMC5160_OFS212_MASK", "TMC5160_OFS212_MASK"], [0, 0, 1, "c.TMC5160_OFS212_SHIFT", "TMC5160_OFS212_SHIFT"], [0, 0, 1, "c.TMC5160_OFS213_MASK", "TMC5160_OFS213_MASK"], [0, 0, 1, "c.TMC5160_OFS213_SHIFT", "TMC5160_OFS213_SHIFT"], [0, 0, 1, "c.TMC5160_OFS214_MASK", "TMC5160_OFS214_MASK"], [0, 0, 1, "c.TMC5160_OFS214_SHIFT", "TMC5160_OFS214_SHIFT"], [0, 0, 1, "c.TMC5160_OFS215_MASK", "TMC5160_OFS215_MASK"], [0, 0, 1, "c.TMC5160_OFS215_SHIFT", "TMC5160_OFS215_SHIFT"], [0, 0, 1, "c.TMC5160_OFS216_MASK", "TMC5160_OFS216_MASK"], [0, 0, 1, "c.TMC5160_OFS216_SHIFT", "TMC5160_OFS216_SHIFT"], [0, 0, 1, "c.TMC5160_OFS217_MASK", "TMC5160_OFS217_MASK"], [0, 0, 1, "c.TMC5160_OFS217_SHIFT", "TMC5160_OFS217_SHIFT"], [0, 0, 1, "c.TMC5160_OFS218_MASK", "TMC5160_OFS218_MASK"], [0, 0, 1, "c.TMC5160_OFS218_SHIFT", "TMC5160_OFS218_SHIFT"], [0, 0, 1, "c.TMC5160_OFS219_MASK", "TMC5160_OFS219_MASK"], [0, 0, 1, "c.TMC5160_OFS219_SHIFT", "TMC5160_OFS219_SHIFT"], [0, 0, 1, "c.TMC5160_OFS21_MASK", "TMC5160_OFS21_MASK"], [0, 0, 1, "c.TMC5160_OFS21_SHIFT", "TMC5160_OFS21_SHIFT"], [0, 0, 1, "c.TMC5160_OFS220_MASK", "TMC5160_OFS220_MASK"], [0, 0, 1, "c.TMC5160_OFS220_SHIFT", "TMC5160_OFS220_SHIFT"], [0, 0, 1, "c.TMC5160_OFS221_MASK", "TMC5160_OFS221_MASK"], [0, 0, 1, "c.TMC5160_OFS221_SHIFT", "TMC5160_OFS221_SHIFT"], [0, 0, 1, "c.TMC5160_OFS222_MASK", "TMC5160_OFS222_MASK"], [0, 0, 1, "c.TMC5160_OFS222_SHIFT", "TMC5160_OFS222_SHIFT"], [0, 0, 1, "c.TMC5160_OFS223_MASK", "TMC5160_OFS223_MASK"], [0, 0, 1, "c.TMC5160_OFS223_SHIFT", "TMC5160_OFS223_SHIFT"], [0, 0, 1, "c.TMC5160_OFS224_MASK", "TMC5160_OFS224_MASK"], [0, 0, 1, "c.TMC5160_OFS224_SHIFT", "TMC5160_OFS224_SHIFT"], [0, 0, 1, "c.TMC5160_OFS225_MASK", "TMC5160_OFS225_MASK"], [0, 0, 1, "c.TMC5160_OFS225_SHIFT", "TMC5160_OFS225_SHIFT"], [0, 0, 1, "c.TMC5160_OFS226_MASK", "TMC5160_OFS226_MASK"], [0, 0, 1, "c.TMC5160_OFS226_SHIFT", "TMC5160_OFS226_SHIFT"], [0, 0, 1, "c.TMC5160_OFS227_MASK", "TMC5160_OFS227_MASK"], [0, 0, 1, "c.TMC5160_OFS227_SHIFT", "TMC5160_OFS227_SHIFT"], [0, 0, 1, "c.TMC5160_OFS228_MASK", "TMC5160_OFS228_MASK"], [0, 0, 1, "c.TMC5160_OFS228_SHIFT", "TMC5160_OFS228_SHIFT"], [0, 0, 1, "c.TMC5160_OFS229_MASK", "TMC5160_OFS229_MASK"], [0, 0, 1, "c.TMC5160_OFS229_SHIFT", "TMC5160_OFS229_SHIFT"], [0, 0, 1, "c.TMC5160_OFS22_MASK", "TMC5160_OFS22_MASK"], [0, 0, 1, "c.TMC5160_OFS22_SHIFT", "TMC5160_OFS22_SHIFT"], [0, 0, 1, "c.TMC5160_OFS230_MASK", "TMC5160_OFS230_MASK"], [0, 0, 1, "c.TMC5160_OFS230_SHIFT", "TMC5160_OFS230_SHIFT"], [0, 0, 1, "c.TMC5160_OFS231_MASK", "TMC5160_OFS231_MASK"], [0, 0, 1, "c.TMC5160_OFS231_SHIFT", "TMC5160_OFS231_SHIFT"], [0, 0, 1, "c.TMC5160_OFS232_MASK", "TMC5160_OFS232_MASK"], [0, 0, 1, "c.TMC5160_OFS232_SHIFT", "TMC5160_OFS232_SHIFT"], [0, 0, 1, "c.TMC5160_OFS233_MASK", "TMC5160_OFS233_MASK"], [0, 0, 1, "c.TMC5160_OFS233_SHIFT", "TMC5160_OFS233_SHIFT"], [0, 0, 1, "c.TMC5160_OFS234_MASK", "TMC5160_OFS234_MASK"], [0, 0, 1, "c.TMC5160_OFS234_SHIFT", "TMC5160_OFS234_SHIFT"], [0, 0, 1, "c.TMC5160_OFS235_MASK", "TMC5160_OFS235_MASK"], [0, 0, 1, "c.TMC5160_OFS235_SHIFT", "TMC5160_OFS235_SHIFT"], [0, 0, 1, "c.TMC5160_OFS236_MASK", "TMC5160_OFS236_MASK"], [0, 0, 1, "c.TMC5160_OFS236_SHIFT", "TMC5160_OFS236_SHIFT"], [0, 0, 1, "c.TMC5160_OFS237_MASK", "TMC5160_OFS237_MASK"], [0, 0, 1, "c.TMC5160_OFS237_SHIFT", "TMC5160_OFS237_SHIFT"], [0, 0, 1, "c.TMC5160_OFS238_MASK", "TMC5160_OFS238_MASK"], [0, 0, 1, "c.TMC5160_OFS238_SHIFT", "TMC5160_OFS238_SHIFT"], [0, 0, 1, "c.TMC5160_OFS239_MASK", "TMC5160_OFS239_MASK"], [0, 0, 1, "c.TMC5160_OFS239_SHIFT", "TMC5160_OFS239_SHIFT"], [0, 0, 1, "c.TMC5160_OFS23_MASK", "TMC5160_OFS23_MASK"], [0, 0, 1, "c.TMC5160_OFS23_SHIFT", "TMC5160_OFS23_SHIFT"], [0, 0, 1, "c.TMC5160_OFS240_MASK", "TMC5160_OFS240_MASK"], [0, 0, 1, "c.TMC5160_OFS240_SHIFT", "TMC5160_OFS240_SHIFT"], [0, 0, 1, "c.TMC5160_OFS241_MASK", "TMC5160_OFS241_MASK"], [0, 0, 1, "c.TMC5160_OFS241_SHIFT", "TMC5160_OFS241_SHIFT"], [0, 0, 1, "c.TMC5160_OFS242_MASK", "TMC5160_OFS242_MASK"], [0, 0, 1, "c.TMC5160_OFS242_SHIFT", "TMC5160_OFS242_SHIFT"], [0, 0, 1, "c.TMC5160_OFS243_MASK", "TMC5160_OFS243_MASK"], [0, 0, 1, "c.TMC5160_OFS243_SHIFT", "TMC5160_OFS243_SHIFT"], [0, 0, 1, "c.TMC5160_OFS244_MASK", "TMC5160_OFS244_MASK"], [0, 0, 1, "c.TMC5160_OFS244_SHIFT", "TMC5160_OFS244_SHIFT"], [0, 0, 1, "c.TMC5160_OFS245_MASK", "TMC5160_OFS245_MASK"], [0, 0, 1, "c.TMC5160_OFS245_SHIFT", "TMC5160_OFS245_SHIFT"], [0, 0, 1, "c.TMC5160_OFS246_MASK", "TMC5160_OFS246_MASK"], [0, 0, 1, "c.TMC5160_OFS246_SHIFT", "TMC5160_OFS246_SHIFT"], [0, 0, 1, "c.TMC5160_OFS247_MASK", "TMC5160_OFS247_MASK"], [0, 0, 1, "c.TMC5160_OFS247_SHIFT", "TMC5160_OFS247_SHIFT"], [0, 0, 1, "c.TMC5160_OFS248_MASK", "TMC5160_OFS248_MASK"], [0, 0, 1, "c.TMC5160_OFS248_SHIFT", "TMC5160_OFS248_SHIFT"], [0, 0, 1, "c.TMC5160_OFS249_MASK", "TMC5160_OFS249_MASK"], [0, 0, 1, "c.TMC5160_OFS249_SHIFT", "TMC5160_OFS249_SHIFT"], [0, 0, 1, "c.TMC5160_OFS24_MASK", "TMC5160_OFS24_MASK"], [0, 0, 1, "c.TMC5160_OFS24_SHIFT", "TMC5160_OFS24_SHIFT"], [0, 0, 1, "c.TMC5160_OFS250_MASK", "TMC5160_OFS250_MASK"], [0, 0, 1, "c.TMC5160_OFS250_SHIFT", "TMC5160_OFS250_SHIFT"], [0, 0, 1, "c.TMC5160_OFS251_MASK", "TMC5160_OFS251_MASK"], [0, 0, 1, "c.TMC5160_OFS251_SHIFT", "TMC5160_OFS251_SHIFT"], [0, 0, 1, "c.TMC5160_OFS252_MASK", "TMC5160_OFS252_MASK"], [0, 0, 1, "c.TMC5160_OFS252_SHIFT", "TMC5160_OFS252_SHIFT"], [0, 0, 1, "c.TMC5160_OFS253_MASK", "TMC5160_OFS253_MASK"], [0, 0, 1, "c.TMC5160_OFS253_SHIFT", "TMC5160_OFS253_SHIFT"], [0, 0, 1, "c.TMC5160_OFS254_MASK", "TMC5160_OFS254_MASK"], [0, 0, 1, "c.TMC5160_OFS254_SHIFT", "TMC5160_OFS254_SHIFT"], [0, 0, 1, "c.TMC5160_OFS255_MASK", "TMC5160_OFS255_MASK"], [0, 0, 1, "c.TMC5160_OFS255_SHIFT", "TMC5160_OFS255_SHIFT"], [0, 0, 1, "c.TMC5160_OFS25_MASK", "TMC5160_OFS25_MASK"], [0, 0, 1, "c.TMC5160_OFS25_SHIFT", "TMC5160_OFS25_SHIFT"], [0, 0, 1, "c.TMC5160_OFS26_MASK", "TMC5160_OFS26_MASK"], [0, 0, 1, "c.TMC5160_OFS26_SHIFT", "TMC5160_OFS26_SHIFT"], [0, 0, 1, "c.TMC5160_OFS27_MASK", "TMC5160_OFS27_MASK"], [0, 0, 1, "c.TMC5160_OFS27_SHIFT", "TMC5160_OFS27_SHIFT"], [0, 0, 1, "c.TMC5160_OFS28_MASK", "TMC5160_OFS28_MASK"], [0, 0, 1, "c.TMC5160_OFS28_SHIFT", "TMC5160_OFS28_SHIFT"], [0, 0, 1, "c.TMC5160_OFS29_MASK", "TMC5160_OFS29_MASK"], [0, 0, 1, "c.TMC5160_OFS29_SHIFT", "TMC5160_OFS29_SHIFT"], [0, 0, 1, "c.TMC5160_OFS2_MASK", "TMC5160_OFS2_MASK"], [0, 0, 1, "c.TMC5160_OFS2_SHIFT", "TMC5160_OFS2_SHIFT"], [0, 0, 1, "c.TMC5160_OFS30_MASK", "TMC5160_OFS30_MASK"], [0, 0, 1, "c.TMC5160_OFS30_SHIFT", "TMC5160_OFS30_SHIFT"], [0, 0, 1, "c.TMC5160_OFS31_MASK", "TMC5160_OFS31_MASK"], [0, 0, 1, "c.TMC5160_OFS31_SHIFT", "TMC5160_OFS31_SHIFT"], [0, 0, 1, "c.TMC5160_OFS32_MASK", "TMC5160_OFS32_MASK"], [0, 0, 1, "c.TMC5160_OFS32_SHIFT", "TMC5160_OFS32_SHIFT"], [0, 0, 1, "c.TMC5160_OFS33_MASK", "TMC5160_OFS33_MASK"], [0, 0, 1, "c.TMC5160_OFS33_SHIFT", "TMC5160_OFS33_SHIFT"], [0, 0, 1, "c.TMC5160_OFS34_MASK", "TMC5160_OFS34_MASK"], [0, 0, 1, "c.TMC5160_OFS34_SHIFT", "TMC5160_OFS34_SHIFT"], [0, 0, 1, "c.TMC5160_OFS35_MASK", "TMC5160_OFS35_MASK"], [0, 0, 1, "c.TMC5160_OFS35_SHIFT", "TMC5160_OFS35_SHIFT"], [0, 0, 1, "c.TMC5160_OFS36_MASK", "TMC5160_OFS36_MASK"], [0, 0, 1, "c.TMC5160_OFS36_SHIFT", "TMC5160_OFS36_SHIFT"], [0, 0, 1, "c.TMC5160_OFS37_MASK", "TMC5160_OFS37_MASK"], [0, 0, 1, "c.TMC5160_OFS37_SHIFT", "TMC5160_OFS37_SHIFT"], [0, 0, 1, "c.TMC5160_OFS38_MASK", "TMC5160_OFS38_MASK"], [0, 0, 1, "c.TMC5160_OFS38_SHIFT", "TMC5160_OFS38_SHIFT"], [0, 0, 1, "c.TMC5160_OFS39_MASK", "TMC5160_OFS39_MASK"], [0, 0, 1, "c.TMC5160_OFS39_SHIFT", "TMC5160_OFS39_SHIFT"], [0, 0, 1, "c.TMC5160_OFS3_MASK", "TMC5160_OFS3_MASK"], [0, 0, 1, "c.TMC5160_OFS3_SHIFT", "TMC5160_OFS3_SHIFT"], [0, 0, 1, "c.TMC5160_OFS40_MASK", "TMC5160_OFS40_MASK"], [0, 0, 1, "c.TMC5160_OFS40_SHIFT", "TMC5160_OFS40_SHIFT"], [0, 0, 1, "c.TMC5160_OFS41_MASK", "TMC5160_OFS41_MASK"], [0, 0, 1, "c.TMC5160_OFS41_SHIFT", "TMC5160_OFS41_SHIFT"], [0, 0, 1, "c.TMC5160_OFS42_MASK", "TMC5160_OFS42_MASK"], [0, 0, 1, "c.TMC5160_OFS42_SHIFT", "TMC5160_OFS42_SHIFT"], [0, 0, 1, "c.TMC5160_OFS43_MASK", "TMC5160_OFS43_MASK"], [0, 0, 1, "c.TMC5160_OFS43_SHIFT", "TMC5160_OFS43_SHIFT"], [0, 0, 1, "c.TMC5160_OFS44_MASK", "TMC5160_OFS44_MASK"], [0, 0, 1, "c.TMC5160_OFS44_SHIFT", "TMC5160_OFS44_SHIFT"], [0, 0, 1, "c.TMC5160_OFS45_MASK", "TMC5160_OFS45_MASK"], [0, 0, 1, "c.TMC5160_OFS45_SHIFT", "TMC5160_OFS45_SHIFT"], [0, 0, 1, "c.TMC5160_OFS46_MASK", "TMC5160_OFS46_MASK"], [0, 0, 1, "c.TMC5160_OFS46_SHIFT", "TMC5160_OFS46_SHIFT"], [0, 0, 1, "c.TMC5160_OFS47_MASK", "TMC5160_OFS47_MASK"], [0, 0, 1, "c.TMC5160_OFS47_SHIFT", "TMC5160_OFS47_SHIFT"], [0, 0, 1, "c.TMC5160_OFS48_MASK", "TMC5160_OFS48_MASK"], [0, 0, 1, "c.TMC5160_OFS48_SHIFT", "TMC5160_OFS48_SHIFT"], [0, 0, 1, "c.TMC5160_OFS49_MASK", "TMC5160_OFS49_MASK"], [0, 0, 1, "c.TMC5160_OFS49_SHIFT", "TMC5160_OFS49_SHIFT"], [0, 0, 1, "c.TMC5160_OFS4_MASK", "TMC5160_OFS4_MASK"], [0, 0, 1, "c.TMC5160_OFS4_SHIFT", "TMC5160_OFS4_SHIFT"], [0, 0, 1, "c.TMC5160_OFS50_MASK", "TMC5160_OFS50_MASK"], [0, 0, 1, "c.TMC5160_OFS50_SHIFT", "TMC5160_OFS50_SHIFT"], [0, 0, 1, "c.TMC5160_OFS51_MASK", "TMC5160_OFS51_MASK"], [0, 0, 1, "c.TMC5160_OFS51_SHIFT", "TMC5160_OFS51_SHIFT"], [0, 0, 1, "c.TMC5160_OFS52_MASK", "TMC5160_OFS52_MASK"], [0, 0, 1, "c.TMC5160_OFS52_SHIFT", "TMC5160_OFS52_SHIFT"], [0, 0, 1, "c.TMC5160_OFS53_MASK", "TMC5160_OFS53_MASK"], [0, 0, 1, "c.TMC5160_OFS53_SHIFT", "TMC5160_OFS53_SHIFT"], [0, 0, 1, "c.TMC5160_OFS54_MASK", "TMC5160_OFS54_MASK"], [0, 0, 1, "c.TMC5160_OFS54_SHIFT", "TMC5160_OFS54_SHIFT"], [0, 0, 1, "c.TMC5160_OFS55_MASK", "TMC5160_OFS55_MASK"], [0, 0, 1, "c.TMC5160_OFS55_SHIFT", "TMC5160_OFS55_SHIFT"], [0, 0, 1, "c.TMC5160_OFS56_MASK", "TMC5160_OFS56_MASK"], [0, 0, 1, "c.TMC5160_OFS56_SHIFT", "TMC5160_OFS56_SHIFT"], [0, 0, 1, "c.TMC5160_OFS57_MASK", "TMC5160_OFS57_MASK"], [0, 0, 1, "c.TMC5160_OFS57_SHIFT", "TMC5160_OFS57_SHIFT"], [0, 0, 1, "c.TMC5160_OFS58_MASK", "TMC5160_OFS58_MASK"], [0, 0, 1, "c.TMC5160_OFS58_SHIFT", "TMC5160_OFS58_SHIFT"], [0, 0, 1, "c.TMC5160_OFS59_MASK", "TMC5160_OFS59_MASK"], [0, 0, 1, "c.TMC5160_OFS59_SHIFT", "TMC5160_OFS59_SHIFT"], [0, 0, 1, "c.TMC5160_OFS5_MASK", "TMC5160_OFS5_MASK"], [0, 0, 1, "c.TMC5160_OFS5_SHIFT", "TMC5160_OFS5_SHIFT"], [0, 0, 1, "c.TMC5160_OFS60_MASK", "TMC5160_OFS60_MASK"], [0, 0, 1, "c.TMC5160_OFS60_SHIFT", "TMC5160_OFS60_SHIFT"], [0, 0, 1, "c.TMC5160_OFS61_MASK", "TMC5160_OFS61_MASK"], [0, 0, 1, "c.TMC5160_OFS61_SHIFT", "TMC5160_OFS61_SHIFT"], [0, 0, 1, "c.TMC5160_OFS62_MASK", "TMC5160_OFS62_MASK"], [0, 0, 1, "c.TMC5160_OFS62_SHIFT", "TMC5160_OFS62_SHIFT"], [0, 0, 1, "c.TMC5160_OFS63_MASK", "TMC5160_OFS63_MASK"], [0, 0, 1, "c.TMC5160_OFS63_SHIFT", "TMC5160_OFS63_SHIFT"], [0, 0, 1, "c.TMC5160_OFS64_MASK", "TMC5160_OFS64_MASK"], [0, 0, 1, "c.TMC5160_OFS64_SHIFT", "TMC5160_OFS64_SHIFT"], [0, 0, 1, "c.TMC5160_OFS65_MASK", "TMC5160_OFS65_MASK"], [0, 0, 1, "c.TMC5160_OFS65_SHIFT", "TMC5160_OFS65_SHIFT"], [0, 0, 1, "c.TMC5160_OFS66_MASK", "TMC5160_OFS66_MASK"], [0, 0, 1, "c.TMC5160_OFS66_SHIFT", "TMC5160_OFS66_SHIFT"], [0, 0, 1, "c.TMC5160_OFS67_MASK", "TMC5160_OFS67_MASK"], [0, 0, 1, "c.TMC5160_OFS67_SHIFT", "TMC5160_OFS67_SHIFT"], [0, 0, 1, "c.TMC5160_OFS68_MASK", "TMC5160_OFS68_MASK"], [0, 0, 1, "c.TMC5160_OFS68_SHIFT", "TMC5160_OFS68_SHIFT"], [0, 0, 1, "c.TMC5160_OFS69_MASK", "TMC5160_OFS69_MASK"], [0, 0, 1, "c.TMC5160_OFS69_SHIFT", "TMC5160_OFS69_SHIFT"], [0, 0, 1, "c.TMC5160_OFS6_MASK", "TMC5160_OFS6_MASK"], [0, 0, 1, "c.TMC5160_OFS6_SHIFT", "TMC5160_OFS6_SHIFT"], [0, 0, 1, "c.TMC5160_OFS70_MASK", "TMC5160_OFS70_MASK"], [0, 0, 1, "c.TMC5160_OFS70_SHIFT", "TMC5160_OFS70_SHIFT"], [0, 0, 1, "c.TMC5160_OFS71_MASK", "TMC5160_OFS71_MASK"], [0, 0, 1, "c.TMC5160_OFS71_SHIFT", "TMC5160_OFS71_SHIFT"], [0, 0, 1, "c.TMC5160_OFS72_MASK", "TMC5160_OFS72_MASK"], [0, 0, 1, "c.TMC5160_OFS72_SHIFT", "TMC5160_OFS72_SHIFT"], [0, 0, 1, "c.TMC5160_OFS73_MASK", "TMC5160_OFS73_MASK"], [0, 0, 1, "c.TMC5160_OFS73_SHIFT", "TMC5160_OFS73_SHIFT"], [0, 0, 1, "c.TMC5160_OFS74_MASK", "TMC5160_OFS74_MASK"], [0, 0, 1, "c.TMC5160_OFS74_SHIFT", "TMC5160_OFS74_SHIFT"], [0, 0, 1, "c.TMC5160_OFS75_MASK", "TMC5160_OFS75_MASK"], [0, 0, 1, "c.TMC5160_OFS75_SHIFT", "TMC5160_OFS75_SHIFT"], [0, 0, 1, "c.TMC5160_OFS76_MASK", "TMC5160_OFS76_MASK"], [0, 0, 1, "c.TMC5160_OFS76_SHIFT", "TMC5160_OFS76_SHIFT"], [0, 0, 1, "c.TMC5160_OFS77_MASK", "TMC5160_OFS77_MASK"], [0, 0, 1, "c.TMC5160_OFS77_SHIFT", "TMC5160_OFS77_SHIFT"], [0, 0, 1, "c.TMC5160_OFS78_MASK", "TMC5160_OFS78_MASK"], [0, 0, 1, "c.TMC5160_OFS78_SHIFT", "TMC5160_OFS78_SHIFT"], [0, 0, 1, "c.TMC5160_OFS79_MASK", "TMC5160_OFS79_MASK"], [0, 0, 1, "c.TMC5160_OFS79_SHIFT", "TMC5160_OFS79_SHIFT"], [0, 0, 1, "c.TMC5160_OFS7_MASK", "TMC5160_OFS7_MASK"], [0, 0, 1, "c.TMC5160_OFS7_SHIFT", "TMC5160_OFS7_SHIFT"], [0, 0, 1, "c.TMC5160_OFS80_MASK", "TMC5160_OFS80_MASK"], [0, 0, 1, "c.TMC5160_OFS80_SHIFT", "TMC5160_OFS80_SHIFT"], [0, 0, 1, "c.TMC5160_OFS81_MASK", "TMC5160_OFS81_MASK"], [0, 0, 1, "c.TMC5160_OFS81_SHIFT", "TMC5160_OFS81_SHIFT"], [0, 0, 1, "c.TMC5160_OFS82_MASK", "TMC5160_OFS82_MASK"], [0, 0, 1, "c.TMC5160_OFS82_SHIFT", "TMC5160_OFS82_SHIFT"], [0, 0, 1, "c.TMC5160_OFS83_MASK", "TMC5160_OFS83_MASK"], [0, 0, 1, "c.TMC5160_OFS83_SHIFT", "TMC5160_OFS83_SHIFT"], [0, 0, 1, "c.TMC5160_OFS84_MASK", "TMC5160_OFS84_MASK"], [0, 0, 1, "c.TMC5160_OFS84_SHIFT", "TMC5160_OFS84_SHIFT"], [0, 0, 1, "c.TMC5160_OFS85_MASK", "TMC5160_OFS85_MASK"], [0, 0, 1, "c.TMC5160_OFS85_SHIFT", "TMC5160_OFS85_SHIFT"], [0, 0, 1, "c.TMC5160_OFS86_MASK", "TMC5160_OFS86_MASK"], [0, 0, 1, "c.TMC5160_OFS86_SHIFT", "TMC5160_OFS86_SHIFT"], [0, 0, 1, "c.TMC5160_OFS87_MASK", "TMC5160_OFS87_MASK"], [0, 0, 1, "c.TMC5160_OFS87_SHIFT", "TMC5160_OFS87_SHIFT"], [0, 0, 1, "c.TMC5160_OFS88_MASK", "TMC5160_OFS88_MASK"], [0, 0, 1, "c.TMC5160_OFS88_SHIFT", "TMC5160_OFS88_SHIFT"], [0, 0, 1, "c.TMC5160_OFS89_MASK", "TMC5160_OFS89_MASK"], [0, 0, 1, "c.TMC5160_OFS89_SHIFT", "TMC5160_OFS89_SHIFT"], [0, 0, 1, "c.TMC5160_OFS8_MASK", "TMC5160_OFS8_MASK"], [0, 0, 1, "c.TMC5160_OFS8_SHIFT", "TMC5160_OFS8_SHIFT"], [0, 0, 1, "c.TMC5160_OFS90_MASK", "TMC5160_OFS90_MASK"], [0, 0, 1, "c.TMC5160_OFS90_SHIFT", "TMC5160_OFS90_SHIFT"], [0, 0, 1, "c.TMC5160_OFS91_MASK", "TMC5160_OFS91_MASK"], [0, 0, 1, "c.TMC5160_OFS91_SHIFT", "TMC5160_OFS91_SHIFT"], [0, 0, 1, "c.TMC5160_OFS92_MASK", "TMC5160_OFS92_MASK"], [0, 0, 1, "c.TMC5160_OFS92_SHIFT", "TMC5160_OFS92_SHIFT"], [0, 0, 1, "c.TMC5160_OFS93_MASK", "TMC5160_OFS93_MASK"], [0, 0, 1, "c.TMC5160_OFS93_SHIFT", "TMC5160_OFS93_SHIFT"], [0, 0, 1, "c.TMC5160_OFS94_MASK", "TMC5160_OFS94_MASK"], [0, 0, 1, "c.TMC5160_OFS94_SHIFT", "TMC5160_OFS94_SHIFT"], [0, 0, 1, "c.TMC5160_OFS95_MASK", "TMC5160_OFS95_MASK"], [0, 0, 1, "c.TMC5160_OFS95_SHIFT", "TMC5160_OFS95_SHIFT"], [0, 0, 1, "c.TMC5160_OFS96_MASK", "TMC5160_OFS96_MASK"], [0, 0, 1, "c.TMC5160_OFS96_SHIFT", "TMC5160_OFS96_SHIFT"], [0, 0, 1, "c.TMC5160_OFS97_MASK", "TMC5160_OFS97_MASK"], [0, 0, 1, "c.TMC5160_OFS97_SHIFT", "TMC5160_OFS97_SHIFT"], [0, 0, 1, "c.TMC5160_OFS98_MASK", "TMC5160_OFS98_MASK"], [0, 0, 1, "c.TMC5160_OFS98_SHIFT", "TMC5160_OFS98_SHIFT"], [0, 0, 1, "c.TMC5160_OFS99_MASK", "TMC5160_OFS99_MASK"], [0, 0, 1, "c.TMC5160_OFS99_SHIFT", "TMC5160_OFS99_SHIFT"], [0, 0, 1, "c.TMC5160_OFS9_MASK", "TMC5160_OFS9_MASK"], [0, 0, 1, "c.TMC5160_OFS9_SHIFT", "TMC5160_OFS9_SHIFT"], [0, 0, 1, "c.TMC5160_OLA_MASK", "TMC5160_OLA_MASK"], [0, 0, 1, "c.TMC5160_OLA_SHIFT", "TMC5160_OLA_SHIFT"], [0, 0, 1, "c.TMC5160_OLB_MASK", "TMC5160_OLB_MASK"], [0, 0, 1, "c.TMC5160_OLB_SHIFT", "TMC5160_OLB_SHIFT"], [0, 0, 1, "c.TMC5160_OTPBIT_MASK", "TMC5160_OTPBIT_MASK"], [0, 0, 1, "c.TMC5160_OTPBIT_SHIFT", "TMC5160_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC5160_OTPBYTE_MASK", "TMC5160_OTPBYTE_MASK"], [0, 0, 1, "c.TMC5160_OTPBYTE_SHIFT", "TMC5160_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC5160_OTPMAGIC_MASK", "TMC5160_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC5160_OTPMAGIC_SHIFT", "TMC5160_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC5160_OTPW_MASK", "TMC5160_OTPW_MASK"], [0, 0, 1, "c.TMC5160_OTPW_SHIFT", "TMC5160_OTPW_SHIFT"], [0, 0, 1, "c.TMC5160_OTP_BBM_MASK", "TMC5160_OTP_BBM_MASK"], [0, 0, 1, "c.TMC5160_OTP_BBM_SHIFT", "TMC5160_OTP_BBM_SHIFT"], [0, 0, 1, "c.TMC5160_OTP_FCLKTRIM_MASK", "TMC5160_OTP_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC5160_OTP_FCLKTRIM_SHIFT", "TMC5160_OTP_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC5160_OTP_PROG", "TMC5160_OTP_PROG"], [0, 0, 1, "c.TMC5160_OTP_READ", "TMC5160_OTP_READ"], [0, 0, 1, "c.TMC5160_OTP_S2_LEVEL_MASK", "TMC5160_OTP_S2_LEVEL_MASK"], [0, 0, 1, "c.TMC5160_OTP_S2_LEVEL_SHIFT", "TMC5160_OTP_S2_LEVEL_SHIFT"], [0, 0, 1, "c.TMC5160_OTP_TBL_MASK", "TMC5160_OTP_TBL_MASK"], [0, 0, 1, "c.TMC5160_OTP_TBL_SHIFT", "TMC5160_OTP_TBL_SHIFT"], [0, 0, 1, "c.TMC5160_OTSELECT_MASK", "TMC5160_OTSELECT_MASK"], [0, 0, 1, "c.TMC5160_OTSELECT_SHIFT", "TMC5160_OTSELECT_SHIFT"], [0, 0, 1, "c.TMC5160_OT_MASK", "TMC5160_OT_MASK"], [0, 0, 1, "c.TMC5160_OT_SHIFT", "TMC5160_OT_SHIFT"], [0, 0, 1, "c.TMC5160_OUTPUT_PIN_POLARITY_MASK", "TMC5160_OUTPUT_PIN_POLARITY_MASK"], [0, 0, 1, "c.TMC5160_OUTPUT_PIN_POLARITY_SHIFT", "TMC5160_OUTPUT_PIN_POLARITY_SHIFT"], [0, 0, 1, "c.TMC5160_POL_A_MASK", "TMC5160_POL_A_MASK"], [0, 0, 1, "c.TMC5160_POL_A_SHIFT", "TMC5160_POL_A_SHIFT"], [0, 0, 1, "c.TMC5160_POL_B_MASK", "TMC5160_POL_B_MASK"], [0, 0, 1, "c.TMC5160_POL_B_SHIFT", "TMC5160_POL_B_SHIFT"], [0, 0, 1, "c.TMC5160_POL_N_MASK", "TMC5160_POL_N_MASK"], [0, 0, 1, "c.TMC5160_POL_N_SHIFT", "TMC5160_POL_N_SHIFT"], [0, 0, 1, "c.TMC5160_POL_STOP_L_MASK", "TMC5160_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5160_POL_STOP_L_SHIFT", "TMC5160_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5160_POL_STOP_R_MASK", "TMC5160_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5160_POL_STOP_R_SHIFT", "TMC5160_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5160_POSITION_REACHED_MASK", "TMC5160_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5160_POSITION_REACHED_SHIFT", "TMC5160_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5160_POS_EDGENEG_EDGE_MASK", "TMC5160_POS_EDGENEG_EDGE_MASK"], [0, 0, 1, "c.TMC5160_POS_EDGENEG_EDGE_SHIFT", "TMC5160_POS_EDGENEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5160_PWMCONF", "TMC5160_PWMCONF"], [0, 0, 1, "c.TMC5160_PWMSCALE", "TMC5160_PWMSCALE"], [0, 0, 1, "c.TMC5160_PWM_AUTO", "TMC5160_PWM_AUTO"], [0, 0, 1, "c.TMC5160_PWM_AUTOGRAD_MASK", "TMC5160_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC5160_PWM_AUTOGRAD_SHIFT", "TMC5160_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_AUTOSCALE_MASK", "TMC5160_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5160_PWM_AUTOSCALE_SHIFT", "TMC5160_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_FREQ_MASK", "TMC5160_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5160_PWM_FREQ_SHIFT", "TMC5160_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_GRAD_AUTO_MASK", "TMC5160_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC5160_PWM_GRAD_AUTO_SHIFT", "TMC5160_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_GRAD_MASK", "TMC5160_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5160_PWM_GRAD_SHIFT", "TMC5160_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_LIM_MASK", "TMC5160_PWM_LIM_MASK"], [0, 0, 1, "c.TMC5160_PWM_LIM_SHIFT", "TMC5160_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_OFS_AUTO_MASK", "TMC5160_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC5160_PWM_OFS_AUTO_SHIFT", "TMC5160_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_OFS_MASK", "TMC5160_PWM_OFS_MASK"], [0, 0, 1, "c.TMC5160_PWM_OFS_SHIFT", "TMC5160_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_REG_MASK", "TMC5160_PWM_REG_MASK"], [0, 0, 1, "c.TMC5160_PWM_REG_SHIFT", "TMC5160_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_SCALE_AUTO_MASK", "TMC5160_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC5160_PWM_SCALE_AUTO_SHIFT", "TMC5160_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC5160_PWM_SCALE_SUM_MASK", "TMC5160_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC5160_PWM_SCALE_SUM_SHIFT", "TMC5160_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC5160_RAMPMODE", "TMC5160_RAMPMODE"], [0, 0, 1, "c.TMC5160_RAMPMODE_MASK", "TMC5160_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5160_RAMPMODE_SHIFT", "TMC5160_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5160_RAMPSTAT", "TMC5160_RAMPSTAT"], [0, 0, 1, "c.TMC5160_RECALIBRATE_MASK", "TMC5160_RECALIBRATE_MASK"], [0, 0, 1, "c.TMC5160_RECALIBRATE_MASK", "TMC5160_RECALIBRATE_MASK"], [0, 0, 1, "c.TMC5160_RECALIBRATE_SHIFT", "TMC5160_RECALIBRATE_SHIFT"], [0, 0, 1, "c.TMC5160_RECALIBRATE_SHIFT", "TMC5160_RECALIBRATE_SHIFT"], [0, 0, 1, "c.TMC5160_REFL_STEP_MASK", "TMC5160_REFL_STEP_MASK"], [0, 0, 1, "c.TMC5160_REFL_STEP_SHIFT", "TMC5160_REFL_STEP_SHIFT"], [0, 0, 1, "c.TMC5160_REFR_DIR_MASK", "TMC5160_REFR_DIR_MASK"], [0, 0, 1, "c.TMC5160_REFR_DIR_SHIFT", "TMC5160_REFR_DIR_SHIFT"], [0, 0, 1, "c.TMC5160_REGISTER_COUNT", "TMC5160_REGISTER_COUNT"], [0, 0, 1, "c.TMC5160_RESET_MASK", "TMC5160_RESET_MASK"], [0, 0, 1, "c.TMC5160_RESET_SHIFT", "TMC5160_RESET_SHIFT"], [0, 0, 1, "c.TMC5160_RNDTF_MASK", "TMC5160_RNDTF_MASK"], [0, 0, 1, "c.TMC5160_RNDTF_SHIFT", "TMC5160_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5160_RS_EV_POSREACHED", "TMC5160_RS_EV_POSREACHED"], [0, 0, 1, "c.TMC5160_RS_EV_STOPL", "TMC5160_RS_EV_STOPL"], [0, 0, 1, "c.TMC5160_RS_EV_STOPR", "TMC5160_RS_EV_STOPR"], [0, 0, 1, "c.TMC5160_RS_EV_STOP_SG", "TMC5160_RS_EV_STOP_SG"], [0, 0, 1, "c.TMC5160_RS_LATCHL", "TMC5160_RS_LATCHL"], [0, 0, 1, "c.TMC5160_RS_LATCHR", "TMC5160_RS_LATCHR"], [0, 0, 1, "c.TMC5160_RS_POSREACHED", "TMC5160_RS_POSREACHED"], [0, 0, 1, "c.TMC5160_RS_SECONDMOVE", "TMC5160_RS_SECONDMOVE"], [0, 0, 1, "c.TMC5160_RS_SG", "TMC5160_RS_SG"], [0, 0, 1, "c.TMC5160_RS_STOPL", "TMC5160_RS_STOPL"], [0, 0, 1, "c.TMC5160_RS_STOPR", "TMC5160_RS_STOPR"], [0, 0, 1, "c.TMC5160_RS_VELREACHED", "TMC5160_RS_VELREACHED"], [0, 0, 1, "c.TMC5160_RS_VZERO", "TMC5160_RS_VZERO"], [0, 0, 1, "c.TMC5160_RS_ZEROWAIT", "TMC5160_RS_ZEROWAIT"], [0, 0, 1, "c.TMC5160_S2GA_MASK", "TMC5160_S2GA_MASK"], [0, 0, 1, "c.TMC5160_S2GA_SHIFT", "TMC5160_S2GA_SHIFT"], [0, 0, 1, "c.TMC5160_S2GB_MASK", "TMC5160_S2GB_MASK"], [0, 0, 1, "c.TMC5160_S2GB_SHIFT", "TMC5160_S2GB_SHIFT"], [0, 0, 1, "c.TMC5160_S2GND_LEVEL_MASK", "TMC5160_S2GND_LEVEL_MASK"], [0, 0, 1, "c.TMC5160_S2GND_LEVEL_SHIFT", "TMC5160_S2GND_LEVEL_SHIFT"], [0, 0, 1, "c.TMC5160_S2VSA_MASK", "TMC5160_S2VSA_MASK"], [0, 0, 1, "c.TMC5160_S2VSA_SHIFT", "TMC5160_S2VSA_SHIFT"], [0, 0, 1, "c.TMC5160_S2VSB_MASK", "TMC5160_S2VSB_MASK"], [0, 0, 1, "c.TMC5160_S2VSB_SHIFT", "TMC5160_S2VSB_SHIFT"], [0, 0, 1, "c.TMC5160_S2VS_LEVEL_MASK", "TMC5160_S2VS_LEVEL_MASK"], [0, 0, 1, "c.TMC5160_S2VS_LEVEL_SHIFT", "TMC5160_S2VS_LEVEL_SHIFT"], [0, 0, 1, "c.TMC5160_SD_MODE_MASK", "TMC5160_SD_MODE_MASK"], [0, 0, 1, "c.TMC5160_SD_MODE_SHIFT", "TMC5160_SD_MODE_SHIFT"], [0, 0, 1, "c.TMC5160_SECOND_MOVE_MASK", "TMC5160_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5160_SECOND_MOVE_SHIFT", "TMC5160_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5160_SEDN_MASK", "TMC5160_SEDN_MASK"], [0, 0, 1, "c.TMC5160_SEDN_SHIFT", "TMC5160_SEDN_SHIFT"], [0, 0, 1, "c.TMC5160_SEIMIN_MASK", "TMC5160_SEIMIN_MASK"], [0, 0, 1, "c.TMC5160_SEIMIN_SHIFT", "TMC5160_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5160_SEMAX_MASK", "TMC5160_SEMAX_MASK"], [0, 0, 1, "c.TMC5160_SEMAX_SHIFT", "TMC5160_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5160_SEMIN_MASK", "TMC5160_SEMIN_MASK"], [0, 0, 1, "c.TMC5160_SEMIN_SHIFT", "TMC5160_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5160_SENDDELAY_MASK", "TMC5160_SENDDELAY_MASK"], [0, 0, 1, "c.TMC5160_SENDDELAY_SHIFT", "TMC5160_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC5160_SEUP_MASK", "TMC5160_SEUP_MASK"], [0, 0, 1, "c.TMC5160_SEUP_SHIFT", "TMC5160_SEUP_SHIFT"], [0, 0, 1, "c.TMC5160_SFILT_MASK", "TMC5160_SFILT_MASK"], [0, 0, 1, "c.TMC5160_SFILT_SHIFT", "TMC5160_SFILT_SHIFT"], [0, 0, 1, "c.TMC5160_SGT_MASK", "TMC5160_SGT_MASK"], [0, 0, 1, "c.TMC5160_SGT_SHIFT", "TMC5160_SGT_SHIFT"], [0, 0, 1, "c.TMC5160_SG_RESULT_MASK", "TMC5160_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5160_SG_RESULT_SHIFT", "TMC5160_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5160_SG_STOP_MASK", "TMC5160_SG_STOP_MASK"], [0, 0, 1, "c.TMC5160_SG_STOP_SHIFT", "TMC5160_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5160_SHAFT_MASK", "TMC5160_SHAFT_MASK"], [0, 0, 1, "c.TMC5160_SHAFT_MASK", "TMC5160_SHAFT_MASK"], [0, 0, 1, "c.TMC5160_SHAFT_SHIFT", "TMC5160_SHAFT_SHIFT"], [0, 0, 1, "c.TMC5160_SHAFT_SHIFT", "TMC5160_SHAFT_SHIFT"], [0, 0, 1, "c.TMC5160_SHORTDELAY_MASK", "TMC5160_SHORTDELAY_MASK"], [0, 0, 1, "c.TMC5160_SHORTDELAY_SHIFT", "TMC5160_SHORTDELAY_SHIFT"], [0, 0, 1, "c.TMC5160_SHORTFILTER_MASK", "TMC5160_SHORTFILTER_MASK"], [0, 0, 1, "c.TMC5160_SHORTFILTER_SHIFT", "TMC5160_SHORTFILTER_SHIFT"], [0, 0, 1, "c.TMC5160_SHORT_CONF", "TMC5160_SHORT_CONF"], [0, 0, 1, "c.TMC5160_SLAVEADDR_MASK", "TMC5160_SLAVEADDR_MASK"], [0, 0, 1, "c.TMC5160_SLAVEADDR_SHIFT", "TMC5160_SLAVEADDR_SHIFT"], [0, 0, 1, "c.TMC5160_SLAVECONF", "TMC5160_SLAVECONF"], [0, 0, 1, "c.TMC5160_SMALL_HYSTERESIS_MASK", "TMC5160_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC5160_SMALL_HYSTERESIS_MASK", "TMC5160_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC5160_SMALL_HYSTERESIS_SHIFT", "TMC5160_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC5160_SMALL_HYSTERESIS_SHIFT", "TMC5160_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC5160_SPI_STATUS_DRIVER_ERROR_MASK", "TMC5160_SPI_STATUS_DRIVER_ERROR_MASK"], [0, 0, 1, "c.TMC5160_SPI_STATUS_DRIVER_ERROR_SHIFT", "TMC5160_SPI_STATUS_DRIVER_ERROR_SHIFT"], [0, 0, 1, "c.TMC5160_SPI_STATUS_POSITION_REACHED_MASK", "TMC5160_SPI_STATUS_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5160_SPI_STATUS_POSITION_REACHED_SHIFT", "TMC5160_SPI_STATUS_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5160_SPI_STATUS_RESET_FLAG_MASK", "TMC5160_SPI_STATUS_RESET_FLAG_MASK"], [0, 0, 1, "c.TMC5160_SPI_STATUS_RESET_FLAG_SHIFT", "TMC5160_SPI_STATUS_RESET_FLAG_SHIFT"], [0, 0, 1, "c.TMC5160_SPI_STATUS_SG2_MASK", "TMC5160_SPI_STATUS_SG2_MASK"], [0, 0, 1, "c.TMC5160_SPI_STATUS_SG2_SHIFT", "TMC5160_SPI_STATUS_SG2_SHIFT"], [0, 0, 1, "c.TMC5160_SPI_STATUS_STANDSTILL_MASK", "TMC5160_SPI_STATUS_STANDSTILL_MASK"], [0, 0, 1, "c.TMC5160_SPI_STATUS_STANDSTILL_SHIFT", "TMC5160_SPI_STATUS_STANDSTILL_SHIFT"], [0, 0, 1, "c.TMC5160_SPI_STATUS_STATUS_STOP_L_MASK", "TMC5160_SPI_STATUS_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5160_SPI_STATUS_STATUS_STOP_L_SHIFT", "TMC5160_SPI_STATUS_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5160_SPI_STATUS_STATUS_STOP_R_MASK", "TMC5160_SPI_STATUS_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5160_SPI_STATUS_STATUS_STOP_R_SHIFT", "TMC5160_SPI_STATUS_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5160_SPI_STATUS_VELOCITY_REACHED_MASK", "TMC5160_SPI_STATUS_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5160_SPI_STATUS_VELOCITY_REACHED_SHIFT", "TMC5160_SPI_STATUS_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5160_STALLGUARD_MASK", "TMC5160_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5160_STALLGUARD_SHIFT", "TMC5160_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5160_START_SIN90_MASK", "TMC5160_START_SIN90_MASK"], [0, 0, 1, "c.TMC5160_START_SIN90_SHIFT", "TMC5160_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5160_START_SIN_MASK", "TMC5160_START_SIN_MASK"], [0, 0, 1, "c.TMC5160_START_SIN_SHIFT", "TMC5160_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5160_STATUS_LATCH_L_MASK", "TMC5160_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5160_STATUS_LATCH_L_SHIFT", "TMC5160_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5160_STATUS_LATCH_R_MASK", "TMC5160_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5160_STATUS_LATCH_R_SHIFT", "TMC5160_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5160_STATUS_SG_MASK", "TMC5160_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5160_STATUS_SG_SHIFT", "TMC5160_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5160_STATUS_STOP_L_MASK", "TMC5160_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5160_STATUS_STOP_L_SHIFT", "TMC5160_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5160_STATUS_STOP_R_MASK", "TMC5160_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5160_STATUS_STOP_R_SHIFT", "TMC5160_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5160_STEALTH_MASK", "TMC5160_STEALTH_MASK"], [0, 0, 1, "c.TMC5160_STEALTH_SHIFT", "TMC5160_STEALTH_SHIFT"], [0, 0, 1, "c.TMC5160_STOP_ENABLE_MASK", "TMC5160_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC5160_STOP_ENABLE_MASK", "TMC5160_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC5160_STOP_ENABLE_SHIFT", "TMC5160_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5160_STOP_ENABLE_SHIFT", "TMC5160_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5160_STOP_L_ENABLE_MASK", "TMC5160_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5160_STOP_L_ENABLE_SHIFT", "TMC5160_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5160_STOP_R_ENABLE_MASK", "TMC5160_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5160_STOP_R_ENABLE_SHIFT", "TMC5160_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5160_STST_MASK", "TMC5160_STST_MASK"], [0, 0, 1, "c.TMC5160_STST_SHIFT", "TMC5160_STST_SHIFT"], [0, 0, 1, "c.TMC5160_SWAP_LR_MASK", "TMC5160_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5160_SWAP_LR_SHIFT", "TMC5160_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5160_SWCOMP_IN_MASK", "TMC5160_SWCOMP_IN_MASK"], [0, 0, 1, "c.TMC5160_SWCOMP_IN_SHIFT", "TMC5160_SWCOMP_IN_SHIFT"], [0, 0, 1, "c.TMC5160_SWMODE", "TMC5160_SWMODE"], [0, 0, 1, "c.TMC5160_SW_LATCH_ENC", "TMC5160_SW_LATCH_ENC"], [0, 0, 1, "c.TMC5160_SW_LATCH_L_ACT", "TMC5160_SW_LATCH_L_ACT"], [0, 0, 1, "c.TMC5160_SW_LATCH_L_INACT", "TMC5160_SW_LATCH_L_INACT"], [0, 0, 1, "c.TMC5160_SW_LATCH_R_ACT", "TMC5160_SW_LATCH_R_ACT"], [0, 0, 1, "c.TMC5160_SW_LATCH_R_INACT", "TMC5160_SW_LATCH_R_INACT"], [0, 0, 1, "c.TMC5160_SW_SG_STOP", "TMC5160_SW_SG_STOP"], [0, 0, 1, "c.TMC5160_SW_SOFTSTOP", "TMC5160_SW_SOFTSTOP"], [0, 0, 1, "c.TMC5160_SW_STOPL_ENABLE", "TMC5160_SW_STOPL_ENABLE"], [0, 0, 1, "c.TMC5160_SW_STOPL_POLARITY", "TMC5160_SW_STOPL_POLARITY"], [0, 0, 1, "c.TMC5160_SW_STOPR_ENABLE", "TMC5160_SW_STOPR_ENABLE"], [0, 0, 1, "c.TMC5160_SW_STOPR_POLARITY", "TMC5160_SW_STOPR_POLARITY"], [0, 0, 1, "c.TMC5160_SW_SWAP_LR", "TMC5160_SW_SWAP_LR"], [0, 0, 1, "c.TMC5160_TBL_MASK", "TMC5160_TBL_MASK"], [0, 0, 1, "c.TMC5160_TBL_MASK", "TMC5160_TBL_MASK"], [0, 0, 1, "c.TMC5160_TBL_MASK", "TMC5160_TBL_MASK"], [0, 0, 1, "c.TMC5160_TBL_SHIFT", "TMC5160_TBL_SHIFT"], [0, 0, 1, "c.TMC5160_TBL_SHIFT", "TMC5160_TBL_SHIFT"], [0, 0, 1, "c.TMC5160_TBL_SHIFT", "TMC5160_TBL_SHIFT"], [0, 0, 1, "c.TMC5160_TCOOLTHRS", "TMC5160_TCOOLTHRS"], [0, 0, 1, "c.TMC5160_TCOOLTHRS_MASK", "TMC5160_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5160_TCOOLTHRS_SHIFT", "TMC5160_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5160_TEST_MODE_MASK", "TMC5160_TEST_MODE_MASK"], [0, 0, 1, "c.TMC5160_TEST_MODE_MASK", "TMC5160_TEST_MODE_MASK"], [0, 0, 1, "c.TMC5160_TEST_MODE_SHIFT", "TMC5160_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC5160_TEST_MODE_SHIFT", "TMC5160_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC5160_TFD_3_MASK", "TMC5160_TFD_3_MASK"], [0, 0, 1, "c.TMC5160_TFD_3_MASK", "TMC5160_TFD_3_MASK"], [0, 0, 1, "c.TMC5160_TFD_3_SHIFT", "TMC5160_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5160_TFD_3_SHIFT", "TMC5160_TFD_3_SHIFT"], [0, 0, 1, "c.TMC5160_TFD_ALL_MASK", "TMC5160_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5160_TFD_ALL_MASK", "TMC5160_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5160_TFD_ALL_SHIFT", "TMC5160_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5160_TFD_ALL_SHIFT", "TMC5160_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5160_THIGH", "TMC5160_THIGH"], [0, 0, 1, "c.TMC5160_THIGH_MASK", "TMC5160_THIGH_MASK"], [0, 0, 1, "c.TMC5160_THIGH_SHIFT", "TMC5160_THIGH_SHIFT"], [0, 0, 1, "c.TMC5160_TOFF_MASK", "TMC5160_TOFF_MASK"], [0, 0, 1, "c.TMC5160_TOFF_MASK", "TMC5160_TOFF_MASK"], [0, 0, 1, "c.TMC5160_TOFF_MASK", "TMC5160_TOFF_MASK"], [0, 0, 1, "c.TMC5160_TOFF_SHIFT", "TMC5160_TOFF_SHIFT"], [0, 0, 1, "c.TMC5160_TOFF_SHIFT", "TMC5160_TOFF_SHIFT"], [0, 0, 1, "c.TMC5160_TOFF_SHIFT", "TMC5160_TOFF_SHIFT"], [0, 0, 1, "c.TMC5160_TPFD_MASK", "TMC5160_TPFD_MASK"], [0, 0, 1, "c.TMC5160_TPFD_MASK", "TMC5160_TPFD_MASK"], [0, 0, 1, "c.TMC5160_TPFD_MASK", "TMC5160_TPFD_MASK"], [0, 0, 1, "c.TMC5160_TPFD_SHIFT", "TMC5160_TPFD_SHIFT"], [0, 0, 1, "c.TMC5160_TPFD_SHIFT", "TMC5160_TPFD_SHIFT"], [0, 0, 1, "c.TMC5160_TPFD_SHIFT", "TMC5160_TPFD_SHIFT"], [0, 0, 1, "c.TMC5160_TPOWERDOWN", "TMC5160_TPOWERDOWN"], [0, 0, 1, "c.TMC5160_TPOWERDOWN_MASK", "TMC5160_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC5160_TPOWERDOWN_SHIFT", "TMC5160_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC5160_TPWMTHRS", "TMC5160_TPWMTHRS"], [0, 0, 1, "c.TMC5160_TPWMTHRS_MASK", "TMC5160_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC5160_TPWMTHRS_SHIFT", "TMC5160_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC5160_TSTEP", "TMC5160_TSTEP"], [0, 0, 1, "c.TMC5160_TSTEP_MASK", "TMC5160_TSTEP_MASK"], [0, 0, 1, "c.TMC5160_TSTEP_SHIFT", "TMC5160_TSTEP_SHIFT"], [0, 0, 1, "c.TMC5160_TZEROWAIT", "TMC5160_TZEROWAIT"], [0, 0, 1, "c.TMC5160_TZEROWAIT_MASK", "TMC5160_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5160_TZEROWAIT_SHIFT", "TMC5160_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5160_T_ZEROWAIT_ACTIVE_MASK", "TMC5160_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5160_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5160_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5160_UV_CP_MASK", "TMC5160_UV_CP_MASK"], [0, 0, 1, "c.TMC5160_UV_CP_SHIFT", "TMC5160_UV_CP_SHIFT"], [0, 0, 1, "c.TMC5160_V1", "TMC5160_V1"], [0, 0, 1, "c.TMC5160_V1__MASK", "TMC5160_V1__MASK"], [0, 0, 1, "c.TMC5160_V1__SHIFT", "TMC5160_V1__SHIFT"], [0, 0, 1, "c.TMC5160_VACTUAL", "TMC5160_VACTUAL"], [0, 0, 1, "c.TMC5160_VACTUAL_MASK", "TMC5160_VACTUAL_MASK"], [0, 0, 1, "c.TMC5160_VACTUAL_SHIFT", "TMC5160_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5160_VDCMIN", "TMC5160_VDCMIN"], [0, 0, 1, "c.TMC5160_VDCMIN_MASK", "TMC5160_VDCMIN_MASK"], [0, 0, 1, "c.TMC5160_VDCMIN_SHIFT", "TMC5160_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5160_VELOCITY_REACHED_MASK", "TMC5160_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5160_VELOCITY_REACHED_SHIFT", "TMC5160_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5160_VERSION_MASK", "TMC5160_VERSION_MASK"], [0, 0, 1, "c.TMC5160_VERSION_SHIFT", "TMC5160_VERSION_SHIFT"], [0, 0, 1, "c.TMC5160_VHIGHCHM_MASK", "TMC5160_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5160_VHIGHCHM_MASK", "TMC5160_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5160_VHIGHCHM_MASK", "TMC5160_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5160_VHIGHCHM_SHIFT", "TMC5160_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5160_VHIGHCHM_SHIFT", "TMC5160_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5160_VHIGHCHM_SHIFT", "TMC5160_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5160_VHIGHFS_MASK", "TMC5160_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5160_VHIGHFS_MASK", "TMC5160_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5160_VHIGHFS_MASK", "TMC5160_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5160_VHIGHFS_SHIFT", "TMC5160_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5160_VHIGHFS_SHIFT", "TMC5160_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5160_VHIGHFS_SHIFT", "TMC5160_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5160_VMAX", "TMC5160_VMAX"], [0, 0, 1, "c.TMC5160_VMAX_MASK", "TMC5160_VMAX_MASK"], [0, 0, 1, "c.TMC5160_VMAX_SHIFT", "TMC5160_VMAX_SHIFT"], [0, 0, 1, "c.TMC5160_VSENSE_MASK", "TMC5160_VSENSE_MASK"], [0, 0, 1, "c.TMC5160_VSENSE_SHIFT", "TMC5160_VSENSE_SHIFT"], [0, 0, 1, "c.TMC5160_VSTART", "TMC5160_VSTART"], [0, 0, 1, "c.TMC5160_VSTART_MASK", "TMC5160_VSTART_MASK"], [0, 0, 1, "c.TMC5160_VSTART_SHIFT", "TMC5160_VSTART_SHIFT"], [0, 0, 1, "c.TMC5160_VSTOP", "TMC5160_VSTOP"], [0, 0, 1, "c.TMC5160_VSTOP_MASK", "TMC5160_VSTOP_MASK"], [0, 0, 1, "c.TMC5160_VSTOP_SHIFT", "TMC5160_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5160_VZERO_MASK", "TMC5160_VZERO_MASK"], [0, 0, 1, "c.TMC5160_VZERO_SHIFT", "TMC5160_VZERO_SHIFT"], [0, 0, 1, "c.TMC5160_W0_MASK", "TMC5160_W0_MASK"], [0, 0, 1, "c.TMC5160_W0_SHIFT", "TMC5160_W0_SHIFT"], [0, 0, 1, "c.TMC5160_W1_MASK", "TMC5160_W1_MASK"], [0, 0, 1, "c.TMC5160_W1_SHIFT", "TMC5160_W1_SHIFT"], [0, 0, 1, "c.TMC5160_W2_MASK", "TMC5160_W2_MASK"], [0, 0, 1, "c.TMC5160_W2_SHIFT", "TMC5160_W2_SHIFT"], [0, 0, 1, "c.TMC5160_W3_MASK", "TMC5160_W3_MASK"], [0, 0, 1, "c.TMC5160_W3_SHIFT", "TMC5160_W3_SHIFT"], [0, 0, 1, "c.TMC5160_WRITE_BIT", "TMC5160_WRITE_BIT"], [0, 0, 1, "c.TMC5160_X1_MASK", "TMC5160_X1_MASK"], [0, 0, 1, "c.TMC5160_X1_SHIFT", "TMC5160_X1_SHIFT"], [0, 0, 1, "c.TMC5160_X2_MASK", "TMC5160_X2_MASK"], [0, 0, 1, "c.TMC5160_X2_SHIFT", "TMC5160_X2_SHIFT"], [0, 0, 1, "c.TMC5160_X3_MASK", "TMC5160_X3_MASK"], [0, 0, 1, "c.TMC5160_X3_SHIFT", "TMC5160_X3_SHIFT"], [0, 0, 1, "c.TMC5160_XACTUAL", "TMC5160_XACTUAL"], [0, 0, 1, "c.TMC5160_XACTUAL_MASK", "TMC5160_XACTUAL_MASK"], [0, 0, 1, "c.TMC5160_XACTUAL_SHIFT", "TMC5160_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5160_XENC", "TMC5160_XENC"], [0, 0, 1, "c.TMC5160_XLATCH", "TMC5160_XLATCH"], [0, 0, 1, "c.TMC5160_XLATCH_MASK", "TMC5160_XLATCH_MASK"], [0, 0, 1, "c.TMC5160_XLATCH_SHIFT", "TMC5160_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5160_XTARGET", "TMC5160_XTARGET"], [0, 0, 1, "c.TMC5160_XTARGET_MASK", "TMC5160_XTARGET_MASK"], [0, 0, 1, "c.TMC5160_XTARGET_SHIFT", "TMC5160_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5160_X_COMPARE", "TMC5160_X_COMPARE"], [0, 0, 1, "c.TMC5160_X_COMPARE_MASK", "TMC5160_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5160_X_COMPARE_SHIFT", "TMC5160_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5160_X_ENC_MASK", "TMC5160_X_ENC_MASK"], [0, 0, 1, "c.TMC5160_X_ENC_SHIFT", "TMC5160_X_ENC_SHIFT"], [0, 0, 1, "c.TMC5160__MASK", "TMC5160__MASK"], [0, 0, 1, "c.TMC5160__SHIFT", "TMC5160__SHIFT"], [0, 0, 1, "c.TMC5240_A1", "TMC5240_A1"], [0, 0, 1, "c.TMC5240_A1_MASK", "TMC5240_A1_MASK"], [0, 0, 1, "c.TMC5240_A1_SHIFT", "TMC5240_A1_SHIFT"], [0, 0, 1, "c.TMC5240_A2", "TMC5240_A2"], [0, 0, 1, "c.TMC5240_A2_MASK", "TMC5240_A2_MASK"], [0, 0, 1, "c.TMC5240_A2_SHIFT", "TMC5240_A2_SHIFT"], [0, 0, 1, "c.TMC5240_AACTUAL", "TMC5240_AACTUAL"], [0, 0, 1, "c.TMC5240_AACTUAL_MASK", "TMC5240_AACTUAL_MASK"], [0, 0, 1, "c.TMC5240_AACTUAL_SHIFT", "TMC5240_AACTUAL_SHIFT"], [0, 0, 1, "c.TMC5240_ADC_AIN_MASK", "TMC5240_ADC_AIN_MASK"], [0, 0, 1, "c.TMC5240_ADC_AIN_SHIFT", "TMC5240_ADC_AIN_SHIFT"], [0, 0, 1, "c.TMC5240_ADC_ERR_MASK", "TMC5240_ADC_ERR_MASK"], [0, 0, 1, "c.TMC5240_ADC_ERR_SHIFT", "TMC5240_ADC_ERR_SHIFT"], [0, 0, 1, "c.TMC5240_ADC_TEMP", "TMC5240_ADC_TEMP"], [0, 0, 1, "c.TMC5240_ADC_TEMP_MASK", "TMC5240_ADC_TEMP_MASK"], [0, 0, 1, "c.TMC5240_ADC_TEMP_SHIFT", "TMC5240_ADC_TEMP_SHIFT"], [0, 0, 1, "c.TMC5240_ADC_VSUPPLY_AIN", "TMC5240_ADC_VSUPPLY_AIN"], [0, 0, 1, "c.TMC5240_ADC_VSUPPLY_MASK", "TMC5240_ADC_VSUPPLY_MASK"], [0, 0, 1, "c.TMC5240_ADC_VSUPPLY_SHIFT", "TMC5240_ADC_VSUPPLY_SHIFT"], [0, 0, 1, "c.TMC5240_ADDRESS_MASK", "TMC5240_ADDRESS_MASK"], [0, 0, 1, "c.TMC5240_AMAX", "TMC5240_AMAX"], [0, 0, 1, "c.TMC5240_AMAX_MASK", "TMC5240_AMAX_MASK"], [0, 0, 1, "c.TMC5240_AMAX_SHIFT", "TMC5240_AMAX_SHIFT"], [0, 0, 1, "c.TMC5240_BBM_CLKS_MASK", "TMC5240_BBM_CLKS_MASK"], [0, 0, 1, "c.TMC5240_BBM_CLKS_SHIFT", "TMC5240_BBM_CLKS_SHIFT"], [0, 0, 1, "c.TMC5240_CHM_MASK", "TMC5240_CHM_MASK"], [0, 0, 1, "c.TMC5240_CHM_SHIFT", "TMC5240_CHM_SHIFT"], [0, 0, 1, "c.TMC5240_CHOPCONF", "TMC5240_CHOPCONF"], [0, 0, 1, "c.TMC5240_CLR_CONT_MASK", "TMC5240_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5240_CLR_CONT_SHIFT", "TMC5240_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5240_CLR_ENC_X_MASK", "TMC5240_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5240_CLR_ENC_X_SHIFT", "TMC5240_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5240_CLR_ONCE_MASK", "TMC5240_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5240_CLR_ONCE_SHIFT", "TMC5240_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5240_COMP_A1_A2_MASK", "TMC5240_COMP_A1_A2_MASK"], [0, 0, 1, "c.TMC5240_COMP_A1_A2_SHIFT", "TMC5240_COMP_A1_A2_SHIFT"], [0, 0, 1, "c.TMC5240_COMP_A_MASK", "TMC5240_COMP_A_MASK"], [0, 0, 1, "c.TMC5240_COMP_A_SHIFT", "TMC5240_COMP_A_SHIFT"], [0, 0, 1, "c.TMC5240_COMP_B1_B2_MASK", "TMC5240_COMP_B1_B2_MASK"], [0, 0, 1, "c.TMC5240_COMP_B1_B2_SHIFT", "TMC5240_COMP_B1_B2_SHIFT"], [0, 0, 1, "c.TMC5240_COMP_B_MASK", "TMC5240_COMP_B_MASK"], [0, 0, 1, "c.TMC5240_COMP_B_SHIFT", "TMC5240_COMP_B_SHIFT"], [0, 0, 1, "c.TMC5240_COOLCONF", "TMC5240_COOLCONF"], [0, 0, 1, "c.TMC5240_CS_ACTUAL_MASK", "TMC5240_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5240_CS_ACTUAL_SHIFT", "TMC5240_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5240_CURRENT_RANGE_MASK", "TMC5240_CURRENT_RANGE_MASK"], [0, 0, 1, "c.TMC5240_CURRENT_RANGE_SHIFT", "TMC5240_CURRENT_RANGE_SHIFT"], [0, 0, 1, "c.TMC5240_CUR_A_MASK", "TMC5240_CUR_A_MASK"], [0, 0, 1, "c.TMC5240_CUR_A_SHIFT", "TMC5240_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5240_CUR_B_MASK", "TMC5240_CUR_B_MASK"], [0, 0, 1, "c.TMC5240_CUR_B_SHIFT", "TMC5240_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5240_D1", "TMC5240_D1"], [0, 0, 1, "c.TMC5240_D1_MASK", "TMC5240_D1_MASK"], [0, 0, 1, "c.TMC5240_D1_SHIFT", "TMC5240_D1_SHIFT"], [0, 0, 1, "c.TMC5240_D2", "TMC5240_D2"], [0, 0, 1, "c.TMC5240_D2_MASK", "TMC5240_D2_MASK"], [0, 0, 1, "c.TMC5240_D2_SHIFT", "TMC5240_D2_SHIFT"], [0, 0, 1, "c.TMC5240_DCCTRL", "TMC5240_DCCTRL"], [0, 0, 1, "c.TMC5240_DC_SG_MASK", "TMC5240_DC_SG_MASK"], [0, 0, 1, "c.TMC5240_DC_SG_SHIFT", "TMC5240_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5240_DC_TIME_MASK", "TMC5240_DC_TIME_MASK"], [0, 0, 1, "c.TMC5240_DC_TIME_SHIFT", "TMC5240_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5240_DEDGE_MASK", "TMC5240_DEDGE_MASK"], [0, 0, 1, "c.TMC5240_DEDGE_SHIFT", "TMC5240_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5240_DEVIATION_WARN_MASK", "TMC5240_DEVIATION_WARN_MASK"], [0, 0, 1, "c.TMC5240_DEVIATION_WARN_SHIFT", "TMC5240_DEVIATION_WARN_SHIFT"], [0, 0, 1, "c.TMC5240_DIAG0_ERROR_MASK", "TMC5240_DIAG0_ERROR_MASK"], [0, 0, 1, "c.TMC5240_DIAG0_ERROR_SHIFT", "TMC5240_DIAG0_ERROR_SHIFT"], [0, 0, 1, "c.TMC5240_DIAG0_INT_PUSHPULL_MASK", "TMC5240_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5240_DIAG0_INT_PUSHPULL_SHIFT", "TMC5240_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5240_DIAG0_OTPW_MASK", "TMC5240_DIAG0_OTPW_MASK"], [0, 0, 1, "c.TMC5240_DIAG0_OTPW_SHIFT", "TMC5240_DIAG0_OTPW_SHIFT"], [0, 0, 1, "c.TMC5240_DIAG0_STALL_STEP_MASK", "TMC5240_DIAG0_STALL_STEP_MASK"], [0, 0, 1, "c.TMC5240_DIAG0_STALL_STEP_SHIFT", "TMC5240_DIAG0_STALL_STEP_SHIFT"], [0, 0, 1, "c.TMC5240_DIAG1_INDEX_MASK", "TMC5240_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC5240_DIAG1_INDEX_SHIFT", "TMC5240_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC5240_DIAG1_ONSTATE_MASK", "TMC5240_DIAG1_ONSTATE_MASK"], [0, 0, 1, "c.TMC5240_DIAG1_ONSTATE_SHIFT", "TMC5240_DIAG1_ONSTATE_SHIFT"], [0, 0, 1, "c.TMC5240_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC5240_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5240_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC5240_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5240_DIAG1_STALL_DIR_MASK", "TMC5240_DIAG1_STALL_DIR_MASK"], [0, 0, 1, "c.TMC5240_DIAG1_STALL_DIR_SHIFT", "TMC5240_DIAG1_STALL_DIR_SHIFT"], [0, 0, 1, "c.TMC5240_DIRECT_MODE_MASK", "TMC5240_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC5240_DIRECT_MODE_SHIFT", "TMC5240_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC5240_DISFDCC_MASK", "TMC5240_DISFDCC_MASK"], [0, 0, 1, "c.TMC5240_DISFDCC_SHIFT", "TMC5240_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5240_DISS2G_MASK", "TMC5240_DISS2G_MASK"], [0, 0, 1, "c.TMC5240_DISS2G_SHIFT", "TMC5240_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5240_DISS2VS_MASK", "TMC5240_DISS2VS_MASK"], [0, 0, 1, "c.TMC5240_DISS2VS_SHIFT", "TMC5240_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC5240_DMAX", "TMC5240_DMAX"], [0, 0, 1, "c.TMC5240_DMAX_MASK", "TMC5240_DMAX_MASK"], [0, 0, 1, "c.TMC5240_DMAX_SHIFT", "TMC5240_DMAX_SHIFT"], [0, 0, 1, "c.TMC5240_DRVSTATUS", "TMC5240_DRVSTATUS"], [0, 0, 1, "c.TMC5240_DRV_CONF", "TMC5240_DRV_CONF"], [0, 0, 1, "c.TMC5240_DRV_ENN_MASK", "TMC5240_DRV_ENN_MASK"], [0, 0, 1, "c.TMC5240_DRV_ENN_SHIFT", "TMC5240_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC5240_DRV_ERR_MASK", "TMC5240_DRV_ERR_MASK"], [0, 0, 1, "c.TMC5240_DRV_ERR_SHIFT", "TMC5240_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC5240_EM_CLR_CONT", "TMC5240_EM_CLR_CONT"], [0, 0, 1, "c.TMC5240_EM_CLR_ONCE", "TMC5240_EM_CLR_ONCE"], [0, 0, 1, "c.TMC5240_EM_CLR_XENC", "TMC5240_EM_CLR_XENC"], [0, 0, 1, "c.TMC5240_EM_DECIMAL", "TMC5240_EM_DECIMAL"], [0, 0, 1, "c.TMC5240_EM_IGNORE_AB", "TMC5240_EM_IGNORE_AB"], [0, 0, 1, "c.TMC5240_EM_LATCH_XACT", "TMC5240_EM_LATCH_XACT"], [0, 0, 1, "c.TMC5240_EM_NEG_EDGE", "TMC5240_EM_NEG_EDGE"], [0, 0, 1, "c.TMC5240_EM_POL_A", "TMC5240_EM_POL_A"], [0, 0, 1, "c.TMC5240_EM_POL_B", "TMC5240_EM_POL_B"], [0, 0, 1, "c.TMC5240_EM_POL_N", "TMC5240_EM_POL_N"], [0, 0, 1, "c.TMC5240_EM_POS_EDGE", "TMC5240_EM_POS_EDGE"], [0, 0, 1, "c.TMC5240_ENCA_CFG5_MASK", "TMC5240_ENCA_CFG5_MASK"], [0, 0, 1, "c.TMC5240_ENCA_CFG5_SHIFT", "TMC5240_ENCA_CFG5_SHIFT"], [0, 0, 1, "c.TMC5240_ENCB_CFG4_MASK", "TMC5240_ENCB_CFG4_MASK"], [0, 0, 1, "c.TMC5240_ENCB_CFG4_SHIFT", "TMC5240_ENCB_CFG4_SHIFT"], [0, 0, 1, "c.TMC5240_ENCMODE", "TMC5240_ENCMODE"], [0, 0, 1, "c.TMC5240_ENCN_CFG6_MASK", "TMC5240_ENCN_CFG6_MASK"], [0, 0, 1, "c.TMC5240_ENCN_CFG6_SHIFT", "TMC5240_ENCN_CFG6_SHIFT"], [0, 0, 1, "c.TMC5240_ENC_CONST", "TMC5240_ENC_CONST"], [0, 0, 1, "c.TMC5240_ENC_CONST_MASK", "TMC5240_ENC_CONST_MASK"], [0, 0, 1, "c.TMC5240_ENC_CONST_SHIFT", "TMC5240_ENC_CONST_SHIFT"], [0, 0, 1, "c.TMC5240_ENC_DEVIATION", "TMC5240_ENC_DEVIATION"], [0, 0, 1, "c.TMC5240_ENC_DEVIATION_MASK", "TMC5240_ENC_DEVIATION_MASK"], [0, 0, 1, "c.TMC5240_ENC_DEVIATION_SHIFT", "TMC5240_ENC_DEVIATION_SHIFT"], [0, 0, 1, "c.TMC5240_ENC_LATCH", "TMC5240_ENC_LATCH"], [0, 0, 1, "c.TMC5240_ENC_LATCH_MASK", "TMC5240_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5240_ENC_LATCH_SHIFT", "TMC5240_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5240_ENC_SEL_DECIMAL_MASK", "TMC5240_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5240_ENC_SEL_DECIMAL_SHIFT", "TMC5240_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5240_ENC_STATUS", "TMC5240_ENC_STATUS"], [0, 0, 1, "c.TMC5240_EN_LATCH_ENCODER_MASK", "TMC5240_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5240_EN_LATCH_ENCODER_SHIFT", "TMC5240_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5240_EN_PWM_MODE_MASK", "TMC5240_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC5240_EN_PWM_MODE_SHIFT", "TMC5240_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC5240_EN_SOFTSTOP_MASK", "TMC5240_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5240_EN_SOFTSTOP_SHIFT", "TMC5240_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5240_EN_VIRTUAL_STOP_L_MASK", "TMC5240_EN_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5240_EN_VIRTUAL_STOP_L_SHIFT", "TMC5240_EN_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5240_EN_VIRTUAL_STOP_R_MASK", "TMC5240_EN_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5240_EN_VIRTUAL_STOP_R_SHIFT", "TMC5240_EN_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5240_EVENT_POS_REACHED_MASK", "TMC5240_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5240_EVENT_POS_REACHED_SHIFT", "TMC5240_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5240_EVENT_STOP_L_MASK", "TMC5240_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5240_EVENT_STOP_L_SHIFT", "TMC5240_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5240_EVENT_STOP_R_MASK", "TMC5240_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5240_EVENT_STOP_R_SHIFT", "TMC5240_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5240_EVENT_STOP_SG_MASK", "TMC5240_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5240_EVENT_STOP_SG_SHIFT", "TMC5240_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5240_EXT_CLK_MASK", "TMC5240_EXT_CLK_MASK"], [0, 0, 1, "c.TMC5240_EXT_CLK_SHIFT", "TMC5240_EXT_CLK_SHIFT"], [0, 0, 1, "c.TMC5240_EXT_RES_DET_MASK", "TMC5240_EXT_RES_DET_MASK"], [0, 0, 1, "c.TMC5240_EXT_RES_DET_SHIFT", "TMC5240_EXT_RES_DET_SHIFT"], [0, 0, 1, "c.TMC5240_FAST_STANDSTILL_MASK", "TMC5240_FAST_STANDSTILL_MASK"], [0, 0, 1, "c.TMC5240_FAST_STANDSTILL_SHIFT", "TMC5240_FAST_STANDSTILL_SHIFT"], [0, 0, 1, "c.TMC5240_FD3_MASK", "TMC5240_FD3_MASK"], [0, 0, 1, "c.TMC5240_FD3_SHIFT", "TMC5240_FD3_SHIFT"], [0, 0, 1, "c.TMC5240_FIELD_READ", "TMC5240_FIELD_READ"], [0, 0, 1, "c.TMC5240_FIELD_WRITE", "TMC5240_FIELD_WRITE"], [0, 0, 1, "c.TMC5240_FREEWHEEL_MASK", "TMC5240_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5240_FREEWHEEL_SHIFT", "TMC5240_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5240_FSACTIVE_MASK", "TMC5240_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5240_FSACTIVE_SHIFT", "TMC5240_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5240_GCONF", "TMC5240_GCONF"], [0, 0, 1, "c.TMC5240_GLOBAL_SCALER", "TMC5240_GLOBAL_SCALER"], [0, 0, 1, "c.TMC5240_GLOBAL_SCALER_MASK", "TMC5240_GLOBAL_SCALER_MASK"], [0, 0, 1, "c.TMC5240_GLOBAL_SCALER_SHIFT", "TMC5240_GLOBAL_SCALER_SHIFT"], [0, 0, 1, "c.TMC5240_GSTAT", "TMC5240_GSTAT"], [0, 0, 1, "c.TMC5240_HEND_OFFSET_MASK", "TMC5240_HEND_OFFSET_MASK"], [0, 0, 1, "c.TMC5240_HEND_OFFSET_SHIFT", "TMC5240_HEND_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5240_IFCNT", "TMC5240_IFCNT"], [0, 0, 1, "c.TMC5240_IFCNT_MASK", "TMC5240_IFCNT_MASK"], [0, 0, 1, "c.TMC5240_IFCNT_SHIFT", "TMC5240_IFCNT_SHIFT"], [0, 0, 1, "c.TMC5240_IGNORE_AB_MASK", "TMC5240_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5240_IGNORE_AB_SHIFT", "TMC5240_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5240_IHOLDDELAY_MASK", "TMC5240_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5240_IHOLDDELAY_SHIFT", "TMC5240_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5240_IHOLD_IRUN", "TMC5240_IHOLD_IRUN"], [0, 0, 1, "c.TMC5240_IHOLD_MASK", "TMC5240_IHOLD_MASK"], [0, 0, 1, "c.TMC5240_IHOLD_SHIFT", "TMC5240_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5240_INP_OUT", "TMC5240_INP_OUT"], [0, 0, 1, "c.TMC5240_INTPOL_MASK", "TMC5240_INTPOL_MASK"], [0, 0, 1, "c.TMC5240_INTPOL_SHIFT", "TMC5240_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5240_IRUNDELAY_MASK", "TMC5240_IRUNDELAY_MASK"], [0, 0, 1, "c.TMC5240_IRUNDELAY_SHIFT", "TMC5240_IRUNDELAY_SHIFT"], [0, 0, 1, "c.TMC5240_IRUN_MASK", "TMC5240_IRUN_MASK"], [0, 0, 1, "c.TMC5240_IRUN_SHIFT", "TMC5240_IRUN_SHIFT"], [0, 0, 1, "c.TMC5240_LATCH_L_ACTIVE_MASK", "TMC5240_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5240_LATCH_L_ACTIVE_SHIFT", "TMC5240_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5240_LATCH_L_INACTIVE_MASK", "TMC5240_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5240_LATCH_L_INACTIVE_SHIFT", "TMC5240_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5240_LATCH_R_ACTIVE_MASK", "TMC5240_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5240_LATCH_R_ACTIVE_SHIFT", "TMC5240_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5240_LATCH_R_INACTIVE_MASK", "TMC5240_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5240_LATCH_R_INACTIVE_SHIFT", "TMC5240_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5240_LATCH_X_ACT_MASK", "TMC5240_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5240_LATCH_X_ACT_SHIFT", "TMC5240_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5240_LENGTH_STEP_PULSE_MASK", "TMC5240_LENGTH_STEP_PULSE_MASK"], [0, 0, 1, "c.TMC5240_LENGTH_STEP_PULSE_SHIFT", "TMC5240_LENGTH_STEP_PULSE_SHIFT"], [0, 0, 1, "c.TMC5240_MAX_ACCELERATION", "TMC5240_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5240_MAX_VELOCITY", "TMC5240_MAX_VELOCITY"], [0, 0, 1, "c.TMC5240_MODE_HOLD", "TMC5240_MODE_HOLD"], [0, 0, 1, "c.TMC5240_MODE_POSITION", "TMC5240_MODE_POSITION"], [0, 0, 1, "c.TMC5240_MODE_VELNEG", "TMC5240_MODE_VELNEG"], [0, 0, 1, "c.TMC5240_MODE_VELPOS", "TMC5240_MODE_VELPOS"], [0, 0, 1, "c.TMC5240_MOTORS", "TMC5240_MOTORS"], [0, 0, 1, "c.TMC5240_MRES_MASK", "TMC5240_MRES_MASK"], [0, 0, 1, "c.TMC5240_MRES_SHIFT", "TMC5240_MRES_SHIFT"], [0, 0, 1, "c.TMC5240_MSCNT", "TMC5240_MSCNT"], [0, 0, 1, "c.TMC5240_MSCNT_MASK", "TMC5240_MSCNT_MASK"], [0, 0, 1, "c.TMC5240_MSCNT_SHIFT", "TMC5240_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5240_MSCURACT", "TMC5240_MSCURACT"], [0, 0, 1, "c.TMC5240_MSLUT0", "TMC5240_MSLUT0"], [0, 0, 1, "c.TMC5240_MSLUT1", "TMC5240_MSLUT1"], [0, 0, 1, "c.TMC5240_MSLUT2", "TMC5240_MSLUT2"], [0, 0, 1, "c.TMC5240_MSLUT3", "TMC5240_MSLUT3"], [0, 0, 1, "c.TMC5240_MSLUT4", "TMC5240_MSLUT4"], [0, 0, 1, "c.TMC5240_MSLUT5", "TMC5240_MSLUT5"], [0, 0, 1, "c.TMC5240_MSLUT6", "TMC5240_MSLUT6"], [0, 0, 1, "c.TMC5240_MSLUT7", "TMC5240_MSLUT7"], [0, 0, 1, "c.TMC5240_MSLUTSEL", "TMC5240_MSLUTSEL"], [0, 0, 1, "c.TMC5240_MSLUTSTART", "TMC5240_MSLUTSTART"], [0, 0, 1, "c.TMC5240_MSLUT_0_MASK", "TMC5240_MSLUT_0_MASK"], [0, 0, 1, "c.TMC5240_MSLUT_0_SHIFT", "TMC5240_MSLUT_0_SHIFT"], [0, 0, 1, "c.TMC5240_MSLUT_1_MASK", "TMC5240_MSLUT_1_MASK"], [0, 0, 1, "c.TMC5240_MSLUT_1_SHIFT", "TMC5240_MSLUT_1_SHIFT"], [0, 0, 1, "c.TMC5240_MSLUT_2_MASK", "TMC5240_MSLUT_2_MASK"], [0, 0, 1, "c.TMC5240_MSLUT_2_SHIFT", "TMC5240_MSLUT_2_SHIFT"], [0, 0, 1, "c.TMC5240_MSLUT_3_MASK", "TMC5240_MSLUT_3_MASK"], [0, 0, 1, "c.TMC5240_MSLUT_3_SHIFT", "TMC5240_MSLUT_3_SHIFT"], [0, 0, 1, "c.TMC5240_MSLUT_4_MASK", "TMC5240_MSLUT_4_MASK"], [0, 0, 1, "c.TMC5240_MSLUT_4_SHIFT", "TMC5240_MSLUT_4_SHIFT"], [0, 0, 1, "c.TMC5240_MSLUT_5_MASK", "TMC5240_MSLUT_5_MASK"], [0, 0, 1, "c.TMC5240_MSLUT_5_SHIFT", "TMC5240_MSLUT_5_SHIFT"], [0, 0, 1, "c.TMC5240_MSLUT_6_MASK", "TMC5240_MSLUT_6_MASK"], [0, 0, 1, "c.TMC5240_MSLUT_6_SHIFT", "TMC5240_MSLUT_6_SHIFT"], [0, 0, 1, "c.TMC5240_MSLUT_7_MASK", "TMC5240_MSLUT_7_MASK"], [0, 0, 1, "c.TMC5240_MSLUT_7_SHIFT", "TMC5240_MSLUT_7_SHIFT"], [0, 0, 1, "c.TMC5240_MULTISTEP_FILT_MASK", "TMC5240_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC5240_MULTISTEP_FILT_SHIFT", "TMC5240_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC5240_N_EVENT_MASK", "TMC5240_N_EVENT_MASK"], [0, 0, 1, "c.TMC5240_N_EVENT_SHIFT", "TMC5240_N_EVENT_SHIFT"], [0, 0, 1, "c.TMC5240_OFFSET_SIN90_MASK", "TMC5240_OFFSET_SIN90_MASK"], [0, 0, 1, "c.TMC5240_OFFSET_SIN90_SHIFT", "TMC5240_OFFSET_SIN90_SHIFT"], [0, 0, 1, "c.TMC5240_OLA_MASK", "TMC5240_OLA_MASK"], [0, 0, 1, "c.TMC5240_OLA_SHIFT", "TMC5240_OLA_SHIFT"], [0, 0, 1, "c.TMC5240_OLB_MASK", "TMC5240_OLB_MASK"], [0, 0, 1, "c.TMC5240_OLB_SHIFT", "TMC5240_OLB_SHIFT"], [0, 0, 1, "c.TMC5240_OTPW_MASK", "TMC5240_OTPW_MASK"], [0, 0, 1, "c.TMC5240_OTPW_SHIFT", "TMC5240_OTPW_SHIFT"], [0, 0, 1, "c.TMC5240_OTP_PROG", "TMC5240_OTP_PROG"], [0, 0, 1, "c.TMC5240_OTW_OV_VTH", "TMC5240_OTW_OV_VTH"], [0, 0, 1, "c.TMC5240_OT_MASK", "TMC5240_OT_MASK"], [0, 0, 1, "c.TMC5240_OT_SHIFT", "TMC5240_OT_SHIFT"], [0, 0, 1, "c.TMC5240_OUTPUT_MASK", "TMC5240_OUTPUT_MASK"], [0, 0, 1, "c.TMC5240_OUTPUT_SHIFT", "TMC5240_OUTPUT_SHIFT"], [0, 0, 1, "c.TMC5240_OVERTEMPPREWARNING_VTH_MASK", "TMC5240_OVERTEMPPREWARNING_VTH_MASK"], [0, 0, 1, "c.TMC5240_OVERTEMPPREWARNING_VTH_SHIFT", "TMC5240_OVERTEMPPREWARNING_VTH_SHIFT"], [0, 0, 1, "c.TMC5240_OVERVOLTAGE_VTH_MASK", "TMC5240_OVERVOLTAGE_VTH_MASK"], [0, 0, 1, "c.TMC5240_OVERVOLTAGE_VTH_SHIFT", "TMC5240_OVERVOLTAGE_VTH_SHIFT"], [0, 0, 1, "c.TMC5240_POL_A_MASK", "TMC5240_POL_A_MASK"], [0, 0, 1, "c.TMC5240_POL_A_SHIFT", "TMC5240_POL_A_SHIFT"], [0, 0, 1, "c.TMC5240_POL_B_MASK", "TMC5240_POL_B_MASK"], [0, 0, 1, "c.TMC5240_POL_B_SHIFT", "TMC5240_POL_B_SHIFT"], [0, 0, 1, "c.TMC5240_POL_N_MASK", "TMC5240_POL_N_MASK"], [0, 0, 1, "c.TMC5240_POL_N_SHIFT", "TMC5240_POL_N_SHIFT"], [0, 0, 1, "c.TMC5240_POL_STOP_L_MASK", "TMC5240_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5240_POL_STOP_L_SHIFT", "TMC5240_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5240_POL_STOP_R_MASK", "TMC5240_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5240_POL_STOP_R_SHIFT", "TMC5240_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5240_POSITION_REACHED_MASK", "TMC5240_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5240_POSITION_REACHED_SHIFT", "TMC5240_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5240_POS_NEG_EDGE_MASK", "TMC5240_POS_NEG_EDGE_MASK"], [0, 0, 1, "c.TMC5240_POS_NEG_EDGE_SHIFT", "TMC5240_POS_NEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5240_PWMCONF", "TMC5240_PWMCONF"], [0, 0, 1, "c.TMC5240_PWMSCALE", "TMC5240_PWMSCALE"], [0, 0, 1, "c.TMC5240_PWM_AUTO", "TMC5240_PWM_AUTO"], [0, 0, 1, "c.TMC5240_PWM_AUTOGRAD_MASK", "TMC5240_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC5240_PWM_AUTOGRAD_SHIFT", "TMC5240_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_AUTOSCALE_MASK", "TMC5240_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5240_PWM_AUTOSCALE_SHIFT", "TMC5240_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_DIS_REG_STST_MASK", "TMC5240_PWM_DIS_REG_STST_MASK"], [0, 0, 1, "c.TMC5240_PWM_DIS_REG_STST_SHIFT", "TMC5240_PWM_DIS_REG_STST_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_FREQ_MASK", "TMC5240_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5240_PWM_FREQ_SHIFT", "TMC5240_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_GRAD_AUTO_MASK", "TMC5240_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC5240_PWM_GRAD_AUTO_SHIFT", "TMC5240_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_GRAD_MASK", "TMC5240_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5240_PWM_GRAD_SHIFT", "TMC5240_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_LIM_MASK", "TMC5240_PWM_LIM_MASK"], [0, 0, 1, "c.TMC5240_PWM_LIM_SHIFT", "TMC5240_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_MEAS_SD_ENABLE_MASK", "TMC5240_PWM_MEAS_SD_ENABLE_MASK"], [0, 0, 1, "c.TMC5240_PWM_MEAS_SD_ENABLE_SHIFT", "TMC5240_PWM_MEAS_SD_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_OFS_AUTO_MASK", "TMC5240_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC5240_PWM_OFS_AUTO_SHIFT", "TMC5240_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_OFS_MASK", "TMC5240_PWM_OFS_MASK"], [0, 0, 1, "c.TMC5240_PWM_OFS_SHIFT", "TMC5240_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_REG_MASK", "TMC5240_PWM_REG_MASK"], [0, 0, 1, "c.TMC5240_PWM_REG_SHIFT", "TMC5240_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_SCALE_AUTO_MASK", "TMC5240_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC5240_PWM_SCALE_AUTO_SHIFT", "TMC5240_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC5240_PWM_SCALE_SUM_MASK", "TMC5240_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC5240_PWM_SCALE_SUM_SHIFT", "TMC5240_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC5240_RAMPMODE", "TMC5240_RAMPMODE"], [0, 0, 1, "c.TMC5240_RAMPMODE_MASK", "TMC5240_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5240_RAMPMODE_SHIFT", "TMC5240_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5240_RAMPSTAT", "TMC5240_RAMPSTAT"], [0, 0, 1, "c.TMC5240_REFL_STEP_MASK", "TMC5240_REFL_STEP_MASK"], [0, 0, 1, "c.TMC5240_REFL_STEP_SHIFT", "TMC5240_REFL_STEP_SHIFT"], [0, 0, 1, "c.TMC5240_REFR_DIR_MASK", "TMC5240_REFR_DIR_MASK"], [0, 0, 1, "c.TMC5240_REFR_DIR_SHIFT", "TMC5240_REFR_DIR_SHIFT"], [0, 0, 1, "c.TMC5240_REGISTER_COUNT", "TMC5240_REGISTER_COUNT"], [0, 0, 1, "c.TMC5240_REGISTER_RESET_MASK", "TMC5240_REGISTER_RESET_MASK"], [0, 0, 1, "c.TMC5240_REGISTER_RESET_SHIFT", "TMC5240_REGISTER_RESET_SHIFT"], [0, 0, 1, "c.TMC5240_RESET_MASK", "TMC5240_RESET_MASK"], [0, 0, 1, "c.TMC5240_RESET_SHIFT", "TMC5240_RESET_SHIFT"], [0, 0, 1, "c.TMC5240_RNDTF_MASK", "TMC5240_RNDTF_MASK"], [0, 0, 1, "c.TMC5240_RNDTF_SHIFT", "TMC5240_RNDTF_SHIFT"], [0, 0, 1, "c.TMC5240_RS_EV_POSREACHED", "TMC5240_RS_EV_POSREACHED"], [0, 0, 1, "c.TMC5240_RS_EV_STOPL", "TMC5240_RS_EV_STOPL"], [0, 0, 1, "c.TMC5240_RS_EV_STOPR", "TMC5240_RS_EV_STOPR"], [0, 0, 1, "c.TMC5240_RS_EV_STOP_SG", "TMC5240_RS_EV_STOP_SG"], [0, 0, 1, "c.TMC5240_RS_LATCHL", "TMC5240_RS_LATCHL"], [0, 0, 1, "c.TMC5240_RS_LATCHR", "TMC5240_RS_LATCHR"], [0, 0, 1, "c.TMC5240_RS_POSREACHED", "TMC5240_RS_POSREACHED"], [0, 0, 1, "c.TMC5240_RS_SECONDMOVE", "TMC5240_RS_SECONDMOVE"], [0, 0, 1, "c.TMC5240_RS_SG", "TMC5240_RS_SG"], [0, 0, 1, "c.TMC5240_RS_STOPL", "TMC5240_RS_STOPL"], [0, 0, 1, "c.TMC5240_RS_STOPR", "TMC5240_RS_STOPR"], [0, 0, 1, "c.TMC5240_RS_VELREACHED", "TMC5240_RS_VELREACHED"], [0, 0, 1, "c.TMC5240_RS_VZERO", "TMC5240_RS_VZERO"], [0, 0, 1, "c.TMC5240_RS_ZEROWAIT", "TMC5240_RS_ZEROWAIT"], [0, 0, 1, "c.TMC5240_S2GA_MASK", "TMC5240_S2GA_MASK"], [0, 0, 1, "c.TMC5240_S2GA_SHIFT", "TMC5240_S2GA_SHIFT"], [0, 0, 1, "c.TMC5240_S2GB_MASK", "TMC5240_S2GB_MASK"], [0, 0, 1, "c.TMC5240_S2GB_SHIFT", "TMC5240_S2GB_SHIFT"], [0, 0, 1, "c.TMC5240_S2VSA_MASK", "TMC5240_S2VSA_MASK"], [0, 0, 1, "c.TMC5240_S2VSA_SHIFT", "TMC5240_S2VSA_SHIFT"], [0, 0, 1, "c.TMC5240_S2VSB_MASK", "TMC5240_S2VSB_MASK"], [0, 0, 1, "c.TMC5240_S2VSB_SHIFT", "TMC5240_S2VSB_SHIFT"], [0, 0, 1, "c.TMC5240_SECOND_MOVE_MASK", "TMC5240_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5240_SECOND_MOVE_SHIFT", "TMC5240_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5240_SEDN_MASK", "TMC5240_SEDN_MASK"], [0, 0, 1, "c.TMC5240_SEDN_SHIFT", "TMC5240_SEDN_SHIFT"], [0, 0, 1, "c.TMC5240_SEIMIN_MASK", "TMC5240_SEIMIN_MASK"], [0, 0, 1, "c.TMC5240_SEIMIN_SHIFT", "TMC5240_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5240_SEMAX_MASK", "TMC5240_SEMAX_MASK"], [0, 0, 1, "c.TMC5240_SEMAX_SHIFT", "TMC5240_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5240_SEMIN_MASK", "TMC5240_SEMIN_MASK"], [0, 0, 1, "c.TMC5240_SEMIN_SHIFT", "TMC5240_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5240_SENDDELAY_MASK", "TMC5240_SENDDELAY_MASK"], [0, 0, 1, "c.TMC5240_SENDDELAY_SHIFT", "TMC5240_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC5240_SEUP_MASK", "TMC5240_SEUP_MASK"], [0, 0, 1, "c.TMC5240_SEUP_SHIFT", "TMC5240_SEUP_SHIFT"], [0, 0, 1, "c.TMC5240_SFILT_MASK", "TMC5240_SFILT_MASK"], [0, 0, 1, "c.TMC5240_SFILT_SHIFT", "TMC5240_SFILT_SHIFT"], [0, 0, 1, "c.TMC5240_SG4_FILT_EN_MASK", "TMC5240_SG4_FILT_EN_MASK"], [0, 0, 1, "c.TMC5240_SG4_FILT_EN_SHIFT", "TMC5240_SG4_FILT_EN_SHIFT"], [0, 0, 1, "c.TMC5240_SG4_IND", "TMC5240_SG4_IND"], [0, 0, 1, "c.TMC5240_SG4_IND_0_MASK", "TMC5240_SG4_IND_0_MASK"], [0, 0, 1, "c.TMC5240_SG4_IND_0_SHIFT", "TMC5240_SG4_IND_0_SHIFT"], [0, 0, 1, "c.TMC5240_SG4_IND_1_MASK", "TMC5240_SG4_IND_1_MASK"], [0, 0, 1, "c.TMC5240_SG4_IND_1_SHIFT", "TMC5240_SG4_IND_1_SHIFT"], [0, 0, 1, "c.TMC5240_SG4_IND_2_MASK", "TMC5240_SG4_IND_2_MASK"], [0, 0, 1, "c.TMC5240_SG4_IND_2_SHIFT", "TMC5240_SG4_IND_2_SHIFT"], [0, 0, 1, "c.TMC5240_SG4_IND_3_MASK", "TMC5240_SG4_IND_3_MASK"], [0, 0, 1, "c.TMC5240_SG4_IND_3_SHIFT", "TMC5240_SG4_IND_3_SHIFT"], [0, 0, 1, "c.TMC5240_SG4_RESULT", "TMC5240_SG4_RESULT"], [0, 0, 1, "c.TMC5240_SG4_RESULT_MASK", "TMC5240_SG4_RESULT_MASK"], [0, 0, 1, "c.TMC5240_SG4_RESULT_SHIFT", "TMC5240_SG4_RESULT_SHIFT"], [0, 0, 1, "c.TMC5240_SG4_THRS", "TMC5240_SG4_THRS"], [0, 0, 1, "c.TMC5240_SG4_THRS_MASK", "TMC5240_SG4_THRS_MASK"], [0, 0, 1, "c.TMC5240_SG4_THRS_SHIFT", "TMC5240_SG4_THRS_SHIFT"], [0, 0, 1, "c.TMC5240_SGT_MASK", "TMC5240_SGT_MASK"], [0, 0, 1, "c.TMC5240_SGT_SHIFT", "TMC5240_SGT_SHIFT"], [0, 0, 1, "c.TMC5240_SG_ANGLE_OFFSET_MASK", "TMC5240_SG_ANGLE_OFFSET_MASK"], [0, 0, 1, "c.TMC5240_SG_ANGLE_OFFSET_SHIFT", "TMC5240_SG_ANGLE_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5240_SG_RESULT_MASK", "TMC5240_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5240_SG_RESULT_SHIFT", "TMC5240_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5240_SG_STOP_MASK", "TMC5240_SG_STOP_MASK"], [0, 0, 1, "c.TMC5240_SG_STOP_SHIFT", "TMC5240_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5240_SHAFT_MASK", "TMC5240_SHAFT_MASK"], [0, 0, 1, "c.TMC5240_SHAFT_SHIFT", "TMC5240_SHAFT_SHIFT"], [0, 0, 1, "c.TMC5240_SILICON_RV_MASK", "TMC5240_SILICON_RV_MASK"], [0, 0, 1, "c.TMC5240_SILICON_RV_SHIFT", "TMC5240_SILICON_RV_SHIFT"], [0, 0, 1, "c.TMC5240_SLAVEADDR_MASK", "TMC5240_SLAVEADDR_MASK"], [0, 0, 1, "c.TMC5240_SLAVEADDR_SHIFT", "TMC5240_SLAVEADDR_SHIFT"], [0, 0, 1, "c.TMC5240_SLAVECONF", "TMC5240_SLAVECONF"], [0, 0, 1, "c.TMC5240_SLOPE_CONTROL_MASK", "TMC5240_SLOPE_CONTROL_MASK"], [0, 0, 1, "c.TMC5240_SLOPE_CONTROL_SHIFT", "TMC5240_SLOPE_CONTROL_SHIFT"], [0, 0, 1, "c.TMC5240_SMALL_HYSTERESIS_MASK", "TMC5240_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC5240_SMALL_HYSTERESIS_SHIFT", "TMC5240_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC5240_SPI_STATUS_DRIVER_ERROR_MASK", "TMC5240_SPI_STATUS_DRIVER_ERROR_MASK"], [0, 0, 1, "c.TMC5240_SPI_STATUS_DRIVER_ERROR_SHIFT", "TMC5240_SPI_STATUS_DRIVER_ERROR_SHIFT"], [0, 0, 1, "c.TMC5240_SPI_STATUS_POSITION_REACHED_MASK", "TMC5240_SPI_STATUS_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5240_SPI_STATUS_POSITION_REACHED_SHIFT", "TMC5240_SPI_STATUS_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5240_SPI_STATUS_RESET_FLAG_MASK", "TMC5240_SPI_STATUS_RESET_FLAG_MASK"], [0, 0, 1, "c.TMC5240_SPI_STATUS_RESET_FLAG_SHIFT", "TMC5240_SPI_STATUS_RESET_FLAG_SHIFT"], [0, 0, 1, "c.TMC5240_SPI_STATUS_SG2_MASK", "TMC5240_SPI_STATUS_SG2_MASK"], [0, 0, 1, "c.TMC5240_SPI_STATUS_SG2_SHIFT", "TMC5240_SPI_STATUS_SG2_SHIFT"], [0, 0, 1, "c.TMC5240_SPI_STATUS_STANDSTILL_MASK", "TMC5240_SPI_STATUS_STANDSTILL_MASK"], [0, 0, 1, "c.TMC5240_SPI_STATUS_STANDSTILL_SHIFT", "TMC5240_SPI_STATUS_STANDSTILL_SHIFT"], [0, 0, 1, "c.TMC5240_SPI_STATUS_STATUS_STOP_L_MASK", "TMC5240_SPI_STATUS_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5240_SPI_STATUS_STATUS_STOP_L_SHIFT", "TMC5240_SPI_STATUS_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5240_SPI_STATUS_STATUS_STOP_R_MASK", "TMC5240_SPI_STATUS_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5240_SPI_STATUS_STATUS_STOP_R_SHIFT", "TMC5240_SPI_STATUS_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5240_SPI_STATUS_VELOCITY_REACHED_MASK", "TMC5240_SPI_STATUS_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5240_SPI_STATUS_VELOCITY_REACHED_SHIFT", "TMC5240_SPI_STATUS_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5240_STALLGUARD_MASK", "TMC5240_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5240_STALLGUARD_SHIFT", "TMC5240_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5240_START_SIN90_MASK", "TMC5240_START_SIN90_MASK"], [0, 0, 1, "c.TMC5240_START_SIN90_SHIFT", "TMC5240_START_SIN90_SHIFT"], [0, 0, 1, "c.TMC5240_START_SIN_MASK", "TMC5240_START_SIN_MASK"], [0, 0, 1, "c.TMC5240_START_SIN_SHIFT", "TMC5240_START_SIN_SHIFT"], [0, 0, 1, "c.TMC5240_STATUS_LATCH_L_MASK", "TMC5240_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5240_STATUS_LATCH_L_SHIFT", "TMC5240_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5240_STATUS_LATCH_R_MASK", "TMC5240_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5240_STATUS_LATCH_R_SHIFT", "TMC5240_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5240_STATUS_SG_MASK", "TMC5240_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5240_STATUS_SG_SHIFT", "TMC5240_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5240_STATUS_STOP_L_MASK", "TMC5240_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5240_STATUS_STOP_L_SHIFT", "TMC5240_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5240_STATUS_STOP_R_MASK", "TMC5240_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5240_STATUS_STOP_R_SHIFT", "TMC5240_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5240_STATUS_VIRTUAL_STOP_L_MASK", "TMC5240_STATUS_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5240_STATUS_VIRTUAL_STOP_L_SHIFT", "TMC5240_STATUS_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5240_STATUS_VIRTUAL_STOP_R_MASK", "TMC5240_STATUS_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5240_STATUS_VIRTUAL_STOP_R_SHIFT", "TMC5240_STATUS_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5240_STEALTH_MASK", "TMC5240_STEALTH_MASK"], [0, 0, 1, "c.TMC5240_STEALTH_SHIFT", "TMC5240_STEALTH_SHIFT"], [0, 0, 1, "c.TMC5240_STOP_ENABLE_MASK", "TMC5240_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC5240_STOP_ENABLE_SHIFT", "TMC5240_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5240_STOP_L_ENABLE_MASK", "TMC5240_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5240_STOP_L_ENABLE_SHIFT", "TMC5240_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5240_STOP_R_ENABLE_MASK", "TMC5240_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5240_STOP_R_ENABLE_SHIFT", "TMC5240_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5240_STST_MASK", "TMC5240_STST_MASK"], [0, 0, 1, "c.TMC5240_STST_SHIFT", "TMC5240_STST_SHIFT"], [0, 0, 1, "c.TMC5240_SWAP_LR_MASK", "TMC5240_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5240_SWAP_LR_SHIFT", "TMC5240_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5240_SWMODE", "TMC5240_SWMODE"], [0, 0, 1, "c.TMC5240_SW_LATCH_ENC", "TMC5240_SW_LATCH_ENC"], [0, 0, 1, "c.TMC5240_SW_LATCH_L_ACT", "TMC5240_SW_LATCH_L_ACT"], [0, 0, 1, "c.TMC5240_SW_LATCH_L_INACT", "TMC5240_SW_LATCH_L_INACT"], [0, 0, 1, "c.TMC5240_SW_LATCH_R_ACT", "TMC5240_SW_LATCH_R_ACT"], [0, 0, 1, "c.TMC5240_SW_LATCH_R_INACT", "TMC5240_SW_LATCH_R_INACT"], [0, 0, 1, "c.TMC5240_SW_SG_STOP", "TMC5240_SW_SG_STOP"], [0, 0, 1, "c.TMC5240_SW_SOFTSTOP", "TMC5240_SW_SOFTSTOP"], [0, 0, 1, "c.TMC5240_SW_STOPL_ENABLE", "TMC5240_SW_STOPL_ENABLE"], [0, 0, 1, "c.TMC5240_SW_STOPL_POLARITY", "TMC5240_SW_STOPL_POLARITY"], [0, 0, 1, "c.TMC5240_SW_STOPR_ENABLE", "TMC5240_SW_STOPR_ENABLE"], [0, 0, 1, "c.TMC5240_SW_STOPR_POLARITY", "TMC5240_SW_STOPR_POLARITY"], [0, 0, 1, "c.TMC5240_SW_SWAP_LR", "TMC5240_SW_SWAP_LR"], [0, 0, 1, "c.TMC5240_TBL_MASK", "TMC5240_TBL_MASK"], [0, 0, 1, "c.TMC5240_TBL_SHIFT", "TMC5240_TBL_SHIFT"], [0, 0, 1, "c.TMC5240_TCOOLTHRS", "TMC5240_TCOOLTHRS"], [0, 0, 1, "c.TMC5240_TCOOLTHRS_MASK", "TMC5240_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5240_TCOOLTHRS_SHIFT", "TMC5240_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5240_TFD_ALL_MASK", "TMC5240_TFD_ALL_MASK"], [0, 0, 1, "c.TMC5240_TFD_ALL_SHIFT", "TMC5240_TFD_ALL_SHIFT"], [0, 0, 1, "c.TMC5240_THIGH", "TMC5240_THIGH"], [0, 0, 1, "c.TMC5240_THIGH_MASK", "TMC5240_THIGH_MASK"], [0, 0, 1, "c.TMC5240_THIGH_SHIFT", "TMC5240_THIGH_SHIFT"], [0, 0, 1, "c.TMC5240_TOFF_MASK", "TMC5240_TOFF_MASK"], [0, 0, 1, "c.TMC5240_TOFF_SHIFT", "TMC5240_TOFF_SHIFT"], [0, 0, 1, "c.TMC5240_TPFD_MASK", "TMC5240_TPFD_MASK"], [0, 0, 1, "c.TMC5240_TPFD_SHIFT", "TMC5240_TPFD_SHIFT"], [0, 0, 1, "c.TMC5240_TPOWERDOWN", "TMC5240_TPOWERDOWN"], [0, 0, 1, "c.TMC5240_TPOWERDOWN_MASK", "TMC5240_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC5240_TPOWERDOWN_SHIFT", "TMC5240_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC5240_TPWMTHRS", "TMC5240_TPWMTHRS"], [0, 0, 1, "c.TMC5240_TPWMTHRS_MASK", "TMC5240_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC5240_TPWMTHRS_SHIFT", "TMC5240_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC5240_TSTEP", "TMC5240_TSTEP"], [0, 0, 1, "c.TMC5240_TSTEP_MASK", "TMC5240_TSTEP_MASK"], [0, 0, 1, "c.TMC5240_TSTEP_SHIFT", "TMC5240_TSTEP_SHIFT"], [0, 0, 1, "c.TMC5240_TVMAX", "TMC5240_TVMAX"], [0, 0, 1, "c.TMC5240_TVMAX_MASK", "TMC5240_TVMAX_MASK"], [0, 0, 1, "c.TMC5240_TVMAX_SHIFT", "TMC5240_TVMAX_SHIFT"], [0, 0, 1, "c.TMC5240_TZEROWAIT", "TMC5240_TZEROWAIT"], [0, 0, 1, "c.TMC5240_TZEROWAIT_MASK", "TMC5240_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5240_TZEROWAIT_SHIFT", "TMC5240_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5240_T_ZEROWAIT_ACTIVE_MASK", "TMC5240_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5240_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5240_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5240_UART_EN_MASK", "TMC5240_UART_EN_MASK"], [0, 0, 1, "c.TMC5240_UART_EN_SHIFT", "TMC5240_UART_EN_SHIFT"], [0, 0, 1, "c.TMC5240_UV_CP_MASK", "TMC5240_UV_CP_MASK"], [0, 0, 1, "c.TMC5240_UV_CP_SHIFT", "TMC5240_UV_CP_SHIFT"], [0, 0, 1, "c.TMC5240_V1", "TMC5240_V1"], [0, 0, 1, "c.TMC5240_V1_MASK", "TMC5240_V1_MASK"], [0, 0, 1, "c.TMC5240_V1_SHIFT", "TMC5240_V1_SHIFT"], [0, 0, 1, "c.TMC5240_V2", "TMC5240_V2"], [0, 0, 1, "c.TMC5240_V2_MASK", "TMC5240_V2_MASK"], [0, 0, 1, "c.TMC5240_V2_SHIFT", "TMC5240_V2_SHIFT"], [0, 0, 1, "c.TMC5240_VACTUAL", "TMC5240_VACTUAL"], [0, 0, 1, "c.TMC5240_VACTUAL_MASK", "TMC5240_VACTUAL_MASK"], [0, 0, 1, "c.TMC5240_VACTUAL_SHIFT", "TMC5240_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5240_VDCMIN", "TMC5240_VDCMIN"], [0, 0, 1, "c.TMC5240_VDCMIN_MASK", "TMC5240_VDCMIN_MASK"], [0, 0, 1, "c.TMC5240_VDCMIN_SHIFT", "TMC5240_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5240_VELOCITY_REACHED_MASK", "TMC5240_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5240_VELOCITY_REACHED_SHIFT", "TMC5240_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5240_VERSION_MASK", "TMC5240_VERSION_MASK"], [0, 0, 1, "c.TMC5240_VERSION_SHIFT", "TMC5240_VERSION_SHIFT"], [0, 0, 1, "c.TMC5240_VHIGHCHM_MASK", "TMC5240_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5240_VHIGHCHM_SHIFT", "TMC5240_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5240_VHIGHFS_MASK", "TMC5240_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5240_VHIGHFS_SHIFT", "TMC5240_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5240_VIRTUAL_STOP_ENC_MASK", "TMC5240_VIRTUAL_STOP_ENC_MASK"], [0, 0, 1, "c.TMC5240_VIRTUAL_STOP_ENC_SHIFT", "TMC5240_VIRTUAL_STOP_ENC_SHIFT"], [0, 0, 1, "c.TMC5240_VIRTUAL_STOP_L_MASK", "TMC5240_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5240_VIRTUAL_STOP_L_SHIFT", "TMC5240_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5240_VIRTUAL_STOP_R_MASK", "TMC5240_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5240_VIRTUAL_STOP_R_SHIFT", "TMC5240_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5240_VMAX", "TMC5240_VMAX"], [0, 0, 1, "c.TMC5240_VMAX_MASK", "TMC5240_VMAX_MASK"], [0, 0, 1, "c.TMC5240_VMAX_SHIFT", "TMC5240_VMAX_SHIFT"], [0, 0, 1, "c.TMC5240_VM_UVLO_MASK", "TMC5240_VM_UVLO_MASK"], [0, 0, 1, "c.TMC5240_VM_UVLO_SHIFT", "TMC5240_VM_UVLO_SHIFT"], [0, 0, 1, "c.TMC5240_VSTART", "TMC5240_VSTART"], [0, 0, 1, "c.TMC5240_VSTART_MASK", "TMC5240_VSTART_MASK"], [0, 0, 1, "c.TMC5240_VSTART_SHIFT", "TMC5240_VSTART_SHIFT"], [0, 0, 1, "c.TMC5240_VSTOP", "TMC5240_VSTOP"], [0, 0, 1, "c.TMC5240_VSTOP_MASK", "TMC5240_VSTOP_MASK"], [0, 0, 1, "c.TMC5240_VSTOP_SHIFT", "TMC5240_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5240_VZERO_MASK", "TMC5240_VZERO_MASK"], [0, 0, 1, "c.TMC5240_VZERO_SHIFT", "TMC5240_VZERO_SHIFT"], [0, 0, 1, "c.TMC5240_W0_MASK", "TMC5240_W0_MASK"], [0, 0, 1, "c.TMC5240_W0_SHIFT", "TMC5240_W0_SHIFT"], [0, 0, 1, "c.TMC5240_W1_MASK", "TMC5240_W1_MASK"], [0, 0, 1, "c.TMC5240_W1_SHIFT", "TMC5240_W1_SHIFT"], [0, 0, 1, "c.TMC5240_W2_MASK", "TMC5240_W2_MASK"], [0, 0, 1, "c.TMC5240_W2_SHIFT", "TMC5240_W2_SHIFT"], [0, 0, 1, "c.TMC5240_W3_MASK", "TMC5240_W3_MASK"], [0, 0, 1, "c.TMC5240_W3_SHIFT", "TMC5240_W3_SHIFT"], [0, 0, 1, "c.TMC5240_WRITE_BIT", "TMC5240_WRITE_BIT"], [0, 0, 1, "c.TMC5240_X1_MASK", "TMC5240_X1_MASK"], [0, 0, 1, "c.TMC5240_X1_SHIFT", "TMC5240_X1_SHIFT"], [0, 0, 1, "c.TMC5240_X2_MASK", "TMC5240_X2_MASK"], [0, 0, 1, "c.TMC5240_X2_SHIFT", "TMC5240_X2_SHIFT"], [0, 0, 1, "c.TMC5240_X3_MASK", "TMC5240_X3_MASK"], [0, 0, 1, "c.TMC5240_X3_SHIFT", "TMC5240_X3_SHIFT"], [0, 0, 1, "c.TMC5240_XACTUAL", "TMC5240_XACTUAL"], [0, 0, 1, "c.TMC5240_XACTUAL_MASK", "TMC5240_XACTUAL_MASK"], [0, 0, 1, "c.TMC5240_XACTUAL_SHIFT", "TMC5240_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5240_XENC", "TMC5240_XENC"], [0, 0, 1, "c.TMC5240_XLATCH", "TMC5240_XLATCH"], [0, 0, 1, "c.TMC5240_XLATCH_MASK", "TMC5240_XLATCH_MASK"], [0, 0, 1, "c.TMC5240_XLATCH_SHIFT", "TMC5240_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5240_XTARGET", "TMC5240_XTARGET"], [0, 0, 1, "c.TMC5240_XTARGET_MASK", "TMC5240_XTARGET_MASK"], [0, 0, 1, "c.TMC5240_XTARGET_SHIFT", "TMC5240_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5240_X_COMPARE", "TMC5240_X_COMPARE"], [0, 0, 1, "c.TMC5240_X_COMPARE_MASK", "TMC5240_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5240_X_COMPARE_REPEAT_MASK", "TMC5240_X_COMPARE_REPEAT_MASK"], [0, 0, 1, "c.TMC5240_X_COMPARE_REPEAT_SHIFT", "TMC5240_X_COMPARE_REPEAT_SHIFT"], [0, 0, 1, "c.TMC5240_X_COMPARE_SHIFT", "TMC5240_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5240_X_ENC_MASK", "TMC5240_X_ENC_MASK"], [0, 0, 1, "c.TMC5240_X_ENC_SHIFT", "TMC5240_X_ENC_SHIFT"], [0, 0, 1, "c.TMC5271_A1", "TMC5271_A1"], [0, 0, 1, "c.TMC5271_A1_MASK", "TMC5271_A1_MASK"], [0, 0, 1, "c.TMC5271_A1_SHIFT", "TMC5271_A1_SHIFT"], [0, 0, 1, "c.TMC5271_A2", "TMC5271_A2"], [0, 0, 1, "c.TMC5271_A2_MASK", "TMC5271_A2_MASK"], [0, 0, 1, "c.TMC5271_A2_SHIFT", "TMC5271_A2_SHIFT"], [0, 0, 1, "c.TMC5271_AACTUAL", "TMC5271_AACTUAL"], [0, 0, 1, "c.TMC5271_AACTUAL_MASK", "TMC5271_AACTUAL_MASK"], [0, 0, 1, "c.TMC5271_AACTUAL_SHIFT", "TMC5271_AACTUAL_SHIFT"], [0, 0, 1, "c.TMC5271_ADC_EN_MASK", "TMC5271_ADC_EN_MASK"], [0, 0, 1, "c.TMC5271_ADC_EN_SHIFT", "TMC5271_ADC_EN_SHIFT"], [0, 0, 1, "c.TMC5271_ADC_TEMPERATURE_MASK", "TMC5271_ADC_TEMPERATURE_MASK"], [0, 0, 1, "c.TMC5271_ADC_TEMPERATURE_SHIFT", "TMC5271_ADC_TEMPERATURE_SHIFT"], [0, 0, 1, "c.TMC5271_ADDRESS_MASK", "TMC5271_ADDRESS_MASK"], [0, 0, 1, "c.TMC5271_AMAX", "TMC5271_AMAX"], [0, 0, 1, "c.TMC5271_AMAX_MASK", "TMC5271_AMAX_MASK"], [0, 0, 1, "c.TMC5271_AMAX_SHIFT", "TMC5271_AMAX_SHIFT"], [0, 0, 1, "c.TMC5271_BEMF_BLANK_TIME_MASK", "TMC5271_BEMF_BLANK_TIME_MASK"], [0, 0, 1, "c.TMC5271_BEMF_BLANK_TIME_SHIFT", "TMC5271_BEMF_BLANK_TIME_SHIFT"], [0, 0, 1, "c.TMC5271_BEMF_FILTER_SEL_MASK", "TMC5271_BEMF_FILTER_SEL_MASK"], [0, 0, 1, "c.TMC5271_BEMF_FILTER_SEL_SHIFT", "TMC5271_BEMF_FILTER_SEL_SHIFT"], [0, 0, 1, "c.TMC5271_BEMF_HYST_MASK", "TMC5271_BEMF_HYST_MASK"], [0, 0, 1, "c.TMC5271_BEMF_HYST_SHIFT", "TMC5271_BEMF_HYST_SHIFT"], [0, 0, 1, "c.TMC5271_CHM_MASK", "TMC5271_CHM_MASK"], [0, 0, 1, "c.TMC5271_CHM_SHIFT", "TMC5271_CHM_SHIFT"], [0, 0, 1, "c.TMC5271_CHOPCONF", "TMC5271_CHOPCONF"], [0, 0, 1, "c.TMC5271_CLR_CONT_MASK", "TMC5271_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5271_CLR_CONT_SHIFT", "TMC5271_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5271_CLR_ENC_X_MASK", "TMC5271_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5271_CLR_ENC_X_SHIFT", "TMC5271_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5271_CLR_ONCE_MASK", "TMC5271_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5271_CLR_ONCE_SHIFT", "TMC5271_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5271_COOLCONF", "TMC5271_COOLCONF"], [0, 0, 1, "c.TMC5271_CS_ACTUAL_MASK", "TMC5271_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5271_CS_ACTUAL_SHIFT", "TMC5271_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5271_CUR_A_MASK", "TMC5271_CUR_A_MASK"], [0, 0, 1, "c.TMC5271_CUR_A_SHIFT", "TMC5271_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5271_CUR_B_MASK", "TMC5271_CUR_B_MASK"], [0, 0, 1, "c.TMC5271_CUR_B_SHIFT", "TMC5271_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5271_D1", "TMC5271_D1"], [0, 0, 1, "c.TMC5271_D1_MASK", "TMC5271_D1_MASK"], [0, 0, 1, "c.TMC5271_D1_SHIFT", "TMC5271_D1_SHIFT"], [0, 0, 1, "c.TMC5271_D2", "TMC5271_D2"], [0, 0, 1, "c.TMC5271_D2_MASK", "TMC5271_D2_MASK"], [0, 0, 1, "c.TMC5271_D2_SHIFT", "TMC5271_D2_SHIFT"], [0, 0, 1, "c.TMC5271_DCCTRL", "TMC5271_DCCTRL"], [0, 0, 1, "c.TMC5271_DC_SG_MASK", "TMC5271_DC_SG_MASK"], [0, 0, 1, "c.TMC5271_DC_SG_SHIFT", "TMC5271_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5271_DC_TIME_MASK", "TMC5271_DC_TIME_MASK"], [0, 0, 1, "c.TMC5271_DC_TIME_SHIFT", "TMC5271_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5271_DEDGE_MASK", "TMC5271_DEDGE_MASK"], [0, 0, 1, "c.TMC5271_DEDGE_SHIFT", "TMC5271_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5271_DEVIATION_WARN_MASK", "TMC5271_DEVIATION_WARN_MASK"], [0, 0, 1, "c.TMC5271_DEVIATION_WARN_SHIFT", "TMC5271_DEVIATION_WARN_SHIFT"], [0, 0, 1, "c.TMC5271_DIAG0_ERROR_MASK", "TMC5271_DIAG0_ERROR_MASK"], [0, 0, 1, "c.TMC5271_DIAG0_ERROR_SHIFT", "TMC5271_DIAG0_ERROR_SHIFT"], [0, 0, 1, "c.TMC5271_DIAG0_INT_PUSHPULL_MASK", "TMC5271_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5271_DIAG0_INT_PUSHPULL_SHIFT", "TMC5271_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5271_DIAG0_OTPW_MASK", "TMC5271_DIAG0_OTPW_MASK"], [0, 0, 1, "c.TMC5271_DIAG0_OTPW_SHIFT", "TMC5271_DIAG0_OTPW_SHIFT"], [0, 0, 1, "c.TMC5271_DIAG0_SEL_NERROR_RAMP_MASK", "TMC5271_DIAG0_SEL_NERROR_RAMP_MASK"], [0, 0, 1, "c.TMC5271_DIAG0_SEL_NERROR_RAMP_SHIFT", "TMC5271_DIAG0_SEL_NERROR_RAMP_SHIFT"], [0, 0, 1, "c.TMC5271_DIAG0_STALL_STEP_MASK", "TMC5271_DIAG0_STALL_STEP_MASK"], [0, 0, 1, "c.TMC5271_DIAG0_STALL_STEP_SHIFT", "TMC5271_DIAG0_STALL_STEP_SHIFT"], [0, 0, 1, "c.TMC5271_DIAG1_INDEX_MASK", "TMC5271_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC5271_DIAG1_INDEX_SHIFT", "TMC5271_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC5271_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC5271_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5271_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC5271_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5271_DIAG1_STALL_DIR_MASK", "TMC5271_DIAG1_STALL_DIR_MASK"], [0, 0, 1, "c.TMC5271_DIAG1_STALL_DIR_SHIFT", "TMC5271_DIAG1_STALL_DIR_SHIFT"], [0, 0, 1, "c.TMC5271_DIRECT_MODE_MASK", "TMC5271_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC5271_DIRECT_MODE_SHIFT", "TMC5271_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC5271_DISFDCC_MASK", "TMC5271_DISFDCC_MASK"], [0, 0, 1, "c.TMC5271_DISFDCC_SHIFT", "TMC5271_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5271_DISS2G_MASK", "TMC5271_DISS2G_MASK"], [0, 0, 1, "c.TMC5271_DISS2G_SHIFT", "TMC5271_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5271_DISS2VS_MASK", "TMC5271_DISS2VS_MASK"], [0, 0, 1, "c.TMC5271_DISS2VS_SHIFT", "TMC5271_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC5271_DMAX", "TMC5271_DMAX"], [0, 0, 1, "c.TMC5271_DMAX_MASK", "TMC5271_DMAX_MASK"], [0, 0, 1, "c.TMC5271_DMAX_SHIFT", "TMC5271_DMAX_SHIFT"], [0, 0, 1, "c.TMC5271_DRV_CONF", "TMC5271_DRV_CONF"], [0, 0, 1, "c.TMC5271_DRV_ENN_MASK", "TMC5271_DRV_ENN_MASK"], [0, 0, 1, "c.TMC5271_DRV_ENN_SHIFT", "TMC5271_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC5271_DRV_ERR_MASK", "TMC5271_DRV_ERR_MASK"], [0, 0, 1, "c.TMC5271_DRV_ERR_SHIFT", "TMC5271_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC5271_DRV_STATUS", "TMC5271_DRV_STATUS"], [0, 0, 1, "c.TMC5271_ENCMODE", "TMC5271_ENCMODE"], [0, 0, 1, "c.TMC5271_ENC_CONST", "TMC5271_ENC_CONST"], [0, 0, 1, "c.TMC5271_ENC_CONST_MASK", "TMC5271_ENC_CONST_MASK"], [0, 0, 1, "c.TMC5271_ENC_CONST_SHIFT", "TMC5271_ENC_CONST_SHIFT"], [0, 0, 1, "c.TMC5271_ENC_DEVIATION", "TMC5271_ENC_DEVIATION"], [0, 0, 1, "c.TMC5271_ENC_DEVIATION_MASK", "TMC5271_ENC_DEVIATION_MASK"], [0, 0, 1, "c.TMC5271_ENC_DEVIATION_SHIFT", "TMC5271_ENC_DEVIATION_SHIFT"], [0, 0, 1, "c.TMC5271_ENC_LATCH", "TMC5271_ENC_LATCH"], [0, 0, 1, "c.TMC5271_ENC_LATCH_MASK", "TMC5271_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5271_ENC_LATCH_SHIFT", "TMC5271_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5271_ENC_SEL_DECIMAL_MASK", "TMC5271_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5271_ENC_SEL_DECIMAL_SHIFT", "TMC5271_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5271_ENC_STATUS", "TMC5271_ENC_STATUS"], [0, 0, 1, "c.TMC5271_EN_EMERGENCY_DISABLE_MASK", "TMC5271_EN_EMERGENCY_DISABLE_MASK"], [0, 0, 1, "c.TMC5271_EN_EMERGENCY_DISABLE_SHIFT", "TMC5271_EN_EMERGENCY_DISABLE_SHIFT"], [0, 0, 1, "c.TMC5271_EN_PWM_MODE_MASK", "TMC5271_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC5271_EN_PWM_MODE_SHIFT", "TMC5271_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC5271_EVENT_POS_REACHED_MASK", "TMC5271_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5271_EVENT_POS_REACHED_SHIFT", "TMC5271_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5271_EVENT_STOP_L_MASK", "TMC5271_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5271_EVENT_STOP_L_SHIFT", "TMC5271_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5271_EVENT_STOP_R_MASK", "TMC5271_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5271_EVENT_STOP_R_SHIFT", "TMC5271_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5271_EVENT_STOP_SG_MASK", "TMC5271_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5271_EVENT_STOP_SG_SHIFT", "TMC5271_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5271_EXT_RES_DET_MASK", "TMC5271_EXT_RES_DET_MASK"], [0, 0, 1, "c.TMC5271_EXT_RES_DET_SHIFT", "TMC5271_EXT_RES_DET_SHIFT"], [0, 0, 1, "c.TMC5271_FD3_MASK", "TMC5271_FD3_MASK"], [0, 0, 1, "c.TMC5271_FD3_SHIFT", "TMC5271_FD3_SHIFT"], [0, 0, 1, "c.TMC5271_FIELD_READ", "TMC5271_FIELD_READ"], [0, 0, 1, "c.TMC5271_FIELD_WRITE", "TMC5271_FIELD_WRITE"], [0, 0, 1, "c.TMC5271_FREEWHEEL_MASK", "TMC5271_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5271_FREEWHEEL_SHIFT", "TMC5271_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5271_FSACTIVE_MASK", "TMC5271_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5271_FSACTIVE_SHIFT", "TMC5271_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5271_FSR_IREF_MASK", "TMC5271_FSR_IREF_MASK"], [0, 0, 1, "c.TMC5271_FSR_IREF_SHIFT", "TMC5271_FSR_IREF_SHIFT"], [0, 0, 1, "c.TMC5271_FSR_MASK", "TMC5271_FSR_MASK"], [0, 0, 1, "c.TMC5271_FSR_SHIFT", "TMC5271_FSR_SHIFT"], [0, 0, 1, "c.TMC5271_GCONF", "TMC5271_GCONF"], [0, 0, 1, "c.TMC5271_GLOBALSCALER_A_MASK", "TMC5271_GLOBALSCALER_A_MASK"], [0, 0, 1, "c.TMC5271_GLOBALSCALER_A_SHIFT", "TMC5271_GLOBALSCALER_A_SHIFT"], [0, 0, 1, "c.TMC5271_GLOBALSCALER_B_MASK", "TMC5271_GLOBALSCALER_B_MASK"], [0, 0, 1, "c.TMC5271_GLOBALSCALER_B_SHIFT", "TMC5271_GLOBALSCALER_B_SHIFT"], [0, 0, 1, "c.TMC5271_GLOBAL_SCALER", "TMC5271_GLOBAL_SCALER"], [0, 0, 1, "c.TMC5271_GSTAT", "TMC5271_GSTAT"], [0, 0, 1, "c.TMC5271_HEND_OFFSET_MASK", "TMC5271_HEND_OFFSET_MASK"], [0, 0, 1, "c.TMC5271_HEND_OFFSET_SHIFT", "TMC5271_HEND_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5271_HSTRT_TFD210_MASK", "TMC5271_HSTRT_TFD210_MASK"], [0, 0, 1, "c.TMC5271_HSTRT_TFD210_SHIFT", "TMC5271_HSTRT_TFD210_SHIFT"], [0, 0, 1, "c.TMC5271_IFCNT", "TMC5271_IFCNT"], [0, 0, 1, "c.TMC5271_IFCNT_MASK", "TMC5271_IFCNT_MASK"], [0, 0, 1, "c.TMC5271_IFCNT_SHIFT", "TMC5271_IFCNT_SHIFT"], [0, 0, 1, "c.TMC5271_IGNORE_AB_MASK", "TMC5271_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5271_IGNORE_AB_SHIFT", "TMC5271_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5271_IHOLDDELAY_MASK", "TMC5271_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5271_IHOLDDELAY_SHIFT", "TMC5271_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5271_IHOLD_IRUN", "TMC5271_IHOLD_IRUN"], [0, 0, 1, "c.TMC5271_IHOLD_MASK", "TMC5271_IHOLD_MASK"], [0, 0, 1, "c.TMC5271_IHOLD_SHIFT", "TMC5271_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5271_IND_0_MASK", "TMC5271_IND_0_MASK"], [0, 0, 1, "c.TMC5271_IND_0_SHIFT", "TMC5271_IND_0_SHIFT"], [0, 0, 1, "c.TMC5271_IND_1_MASK", "TMC5271_IND_1_MASK"], [0, 0, 1, "c.TMC5271_IND_1_SHIFT", "TMC5271_IND_1_SHIFT"], [0, 0, 1, "c.TMC5271_IND_2_MASK", "TMC5271_IND_2_MASK"], [0, 0, 1, "c.TMC5271_IND_2_SHIFT", "TMC5271_IND_2_SHIFT"], [0, 0, 1, "c.TMC5271_IND_3_MASK", "TMC5271_IND_3_MASK"], [0, 0, 1, "c.TMC5271_IND_3_SHIFT", "TMC5271_IND_3_SHIFT"], [0, 0, 1, "c.TMC5271_INTPOL_MASK", "TMC5271_INTPOL_MASK"], [0, 0, 1, "c.TMC5271_INTPOL_SHIFT", "TMC5271_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5271_IOIN", "TMC5271_IOIN"], [0, 0, 1, "c.TMC5271_IRUNDELAY_MASK", "TMC5271_IRUNDELAY_MASK"], [0, 0, 1, "c.TMC5271_IRUNDELAY_SHIFT", "TMC5271_IRUNDELAY_SHIFT"], [0, 0, 1, "c.TMC5271_IRUN_MASK", "TMC5271_IRUN_MASK"], [0, 0, 1, "c.TMC5271_IRUN_SHIFT", "TMC5271_IRUN_SHIFT"], [0, 0, 1, "c.TMC5271_LATCH_X_ACT_MASK", "TMC5271_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5271_LATCH_X_ACT_SHIFT", "TMC5271_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5271_MAX_ACCELERATION", "TMC5271_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5271_MAX_VELOCITY", "TMC5271_MAX_VELOCITY"], [0, 0, 1, "c.TMC5271_MODE_HOLD", "TMC5271_MODE_HOLD"], [0, 0, 1, "c.TMC5271_MODE_POSITION", "TMC5271_MODE_POSITION"], [0, 0, 1, "c.TMC5271_MODE_VELNEG", "TMC5271_MODE_VELNEG"], [0, 0, 1, "c.TMC5271_MODE_VELPOS", "TMC5271_MODE_VELPOS"], [0, 0, 1, "c.TMC5271_MOTORS", "TMC5271_MOTORS"], [0, 0, 1, "c.TMC5271_MRES_MASK", "TMC5271_MRES_MASK"], [0, 0, 1, "c.TMC5271_MRES_SHIFT", "TMC5271_MRES_SHIFT"], [0, 0, 1, "c.TMC5271_MSCNT", "TMC5271_MSCNT"], [0, 0, 1, "c.TMC5271_MSCNT_MASK", "TMC5271_MSCNT_MASK"], [0, 0, 1, "c.TMC5271_MSCNT_SHIFT", "TMC5271_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5271_MSCURACT", "TMC5271_MSCURACT"], [0, 0, 1, "c.TMC5271_MSLUT_ADDR", "TMC5271_MSLUT_ADDR"], [0, 0, 1, "c.TMC5271_MSLUT_ADDR_MASK", "TMC5271_MSLUT_ADDR_MASK"], [0, 0, 1, "c.TMC5271_MSLUT_ADDR_SHIFT", "TMC5271_MSLUT_ADDR_SHIFT"], [0, 0, 1, "c.TMC5271_MSLUT_DATA", "TMC5271_MSLUT_DATA"], [0, 0, 1, "c.TMC5271_MSLUT_DATA_MASK", "TMC5271_MSLUT_DATA_MASK"], [0, 0, 1, "c.TMC5271_MSLUT_DATA_SHIFT", "TMC5271_MSLUT_DATA_SHIFT"], [0, 0, 1, "c.TMC5271_MULTISTEP_FILT_MASK", "TMC5271_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC5271_MULTISTEP_FILT_SHIFT", "TMC5271_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC5271_NBEMF_ABN_SEL_MASK", "TMC5271_NBEMF_ABN_SEL_MASK"], [0, 0, 1, "c.TMC5271_NBEMF_ABN_SEL_SHIFT", "TMC5271_NBEMF_ABN_SEL_SHIFT"], [0, 0, 1, "c.TMC5271_N_EVENT_MASK", "TMC5271_N_EVENT_MASK"], [0, 0, 1, "c.TMC5271_N_EVENT_SHIFT", "TMC5271_N_EVENT_SHIFT"], [0, 0, 1, "c.TMC5271_OLA_MASK", "TMC5271_OLA_MASK"], [0, 0, 1, "c.TMC5271_OLA_SHIFT", "TMC5271_OLA_SHIFT"], [0, 0, 1, "c.TMC5271_OLB_MASK", "TMC5271_OLB_MASK"], [0, 0, 1, "c.TMC5271_OLB_SHIFT", "TMC5271_OLB_SHIFT"], [0, 0, 1, "c.TMC5271_OTPW_MASK", "TMC5271_OTPW_MASK"], [0, 0, 1, "c.TMC5271_OTPW_SHIFT", "TMC5271_OTPW_SHIFT"], [0, 0, 1, "c.TMC5271_OT_MASK", "TMC5271_OT_MASK"], [0, 0, 1, "c.TMC5271_OT_SHIFT", "TMC5271_OT_SHIFT"], [0, 0, 1, "c.TMC5271_OUTPUT_MASK", "TMC5271_OUTPUT_MASK"], [0, 0, 1, "c.TMC5271_OUTPUT_SHIFT", "TMC5271_OUTPUT_SHIFT"], [0, 0, 1, "c.TMC5271_POL_A_MASK", "TMC5271_POL_A_MASK"], [0, 0, 1, "c.TMC5271_POL_A_SHIFT", "TMC5271_POL_A_SHIFT"], [0, 0, 1, "c.TMC5271_POL_B_MASK", "TMC5271_POL_B_MASK"], [0, 0, 1, "c.TMC5271_POL_B_SHIFT", "TMC5271_POL_B_SHIFT"], [0, 0, 1, "c.TMC5271_POL_N_MASK", "TMC5271_POL_N_MASK"], [0, 0, 1, "c.TMC5271_POL_N_SHIFT", "TMC5271_POL_N_SHIFT"], [0, 0, 1, "c.TMC5271_POSITION_PI_CTRL", "TMC5271_POSITION_PI_CTRL"], [0, 0, 1, "c.TMC5271_POSITION_REACHED_MASK", "TMC5271_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5271_POSITION_REACHED_SHIFT", "TMC5271_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5271_POS_NEG_EDGE_MASK", "TMC5271_POS_NEG_EDGE_MASK"], [0, 0, 1, "c.TMC5271_POS_NEG_EDGE_SHIFT", "TMC5271_POS_NEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5271_PWMCONF", "TMC5271_PWMCONF"], [0, 0, 1, "c.TMC5271_PWM_AUTO", "TMC5271_PWM_AUTO"], [0, 0, 1, "c.TMC5271_PWM_AUTOGRAD_MASK", "TMC5271_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC5271_PWM_AUTOGRAD_SHIFT", "TMC5271_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_AUTOSCALE_MASK", "TMC5271_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5271_PWM_AUTOSCALE_SHIFT", "TMC5271_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_DIS_REG_STST_MASK", "TMC5271_PWM_DIS_REG_STST_MASK"], [0, 0, 1, "c.TMC5271_PWM_DIS_REG_STST_SHIFT", "TMC5271_PWM_DIS_REG_STST_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_FREQ_MASK", "TMC5271_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5271_PWM_FREQ_SHIFT", "TMC5271_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_GRAD_AUTO_MASK", "TMC5271_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC5271_PWM_GRAD_AUTO_SHIFT", "TMC5271_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_GRAD_MASK", "TMC5271_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5271_PWM_GRAD_SHIFT", "TMC5271_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_LIM_MASK", "TMC5271_PWM_LIM_MASK"], [0, 0, 1, "c.TMC5271_PWM_LIM_SHIFT", "TMC5271_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_MEAS_SD_ENABLE_MASK", "TMC5271_PWM_MEAS_SD_ENABLE_MASK"], [0, 0, 1, "c.TMC5271_PWM_MEAS_SD_ENABLE_SHIFT", "TMC5271_PWM_MEAS_SD_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_OFS_AUTO_MASK", "TMC5271_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC5271_PWM_OFS_AUTO_SHIFT", "TMC5271_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_OFS_MASK", "TMC5271_PWM_OFS_MASK"], [0, 0, 1, "c.TMC5271_PWM_OFS_SHIFT", "TMC5271_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_REG_MASK", "TMC5271_PWM_REG_MASK"], [0, 0, 1, "c.TMC5271_PWM_REG_SHIFT", "TMC5271_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_SCALE", "TMC5271_PWM_SCALE"], [0, 0, 1, "c.TMC5271_PWM_SCALE_AUTO_MASK", "TMC5271_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC5271_PWM_SCALE_AUTO_SHIFT", "TMC5271_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC5271_PWM_SCALE_SUM_MASK", "TMC5271_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC5271_PWM_SCALE_SUM_SHIFT", "TMC5271_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC5271_P_POSITION_MASK", "TMC5271_P_POSITION_MASK"], [0, 0, 1, "c.TMC5271_P_POSITION_SHIFT", "TMC5271_P_POSITION_SHIFT"], [0, 0, 1, "c.TMC5271_QSC_ENC_EN_MASK", "TMC5271_QSC_ENC_EN_MASK"], [0, 0, 1, "c.TMC5271_QSC_ENC_EN_SHIFT", "TMC5271_QSC_ENC_EN_SHIFT"], [0, 0, 1, "c.TMC5271_QSC_STATUS_MASK", "TMC5271_QSC_STATUS_MASK"], [0, 0, 1, "c.TMC5271_QSC_STATUS_SHIFT", "TMC5271_QSC_STATUS_SHIFT"], [0, 0, 1, "c.TMC5271_QSC_STS_ENA_MASK", "TMC5271_QSC_STS_ENA_MASK"], [0, 0, 1, "c.TMC5271_QSC_STS_ENA_SHIFT", "TMC5271_QSC_STS_ENA_SHIFT"], [0, 0, 1, "c.TMC5271_RAMPMODE", "TMC5271_RAMPMODE"], [0, 0, 1, "c.TMC5271_RAMPMODE_MASK", "TMC5271_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5271_RAMPMODE_SHIFT", "TMC5271_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5271_RAMP_STAT", "TMC5271_RAMP_STAT"], [0, 0, 1, "c.TMC5271_REGISTER_COUNT", "TMC5271_REGISTER_COUNT"], [0, 0, 1, "c.TMC5271_REGISTER_RESET_MASK", "TMC5271_REGISTER_RESET_MASK"], [0, 0, 1, "c.TMC5271_REGISTER_RESET_SHIFT", "TMC5271_REGISTER_RESET_SHIFT"], [0, 0, 1, "c.TMC5271_RESET_MASK", "TMC5271_RESET_MASK"], [0, 0, 1, "c.TMC5271_RESET_SHIFT", "TMC5271_RESET_SHIFT"], [0, 0, 1, "c.TMC5271_S2GA_MASK", "TMC5271_S2GA_MASK"], [0, 0, 1, "c.TMC5271_S2GA_SHIFT", "TMC5271_S2GA_SHIFT"], [0, 0, 1, "c.TMC5271_S2GB_MASK", "TMC5271_S2GB_MASK"], [0, 0, 1, "c.TMC5271_S2GB_SHIFT", "TMC5271_S2GB_SHIFT"], [0, 0, 1, "c.TMC5271_S2VSA_MASK", "TMC5271_S2VSA_MASK"], [0, 0, 1, "c.TMC5271_S2VSA_SHIFT", "TMC5271_S2VSA_SHIFT"], [0, 0, 1, "c.TMC5271_S2VSB_MASK", "TMC5271_S2VSB_MASK"], [0, 0, 1, "c.TMC5271_S2VSB_SHIFT", "TMC5271_S2VSB_SHIFT"], [0, 0, 1, "c.TMC5271_SD_MASK", "TMC5271_SD_MASK"], [0, 0, 1, "c.TMC5271_SD_SHIFT", "TMC5271_SD_SHIFT"], [0, 0, 1, "c.TMC5271_SECOND_MOVE_MASK", "TMC5271_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5271_SECOND_MOVE_SHIFT", "TMC5271_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5271_SEDN_MASK", "TMC5271_SEDN_MASK"], [0, 0, 1, "c.TMC5271_SEDN_SHIFT", "TMC5271_SEDN_SHIFT"], [0, 0, 1, "c.TMC5271_SEIMIN_MASK", "TMC5271_SEIMIN_MASK"], [0, 0, 1, "c.TMC5271_SEIMIN_SHIFT", "TMC5271_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5271_SEL_OSCILLATOR_MASK", "TMC5271_SEL_OSCILLATOR_MASK"], [0, 0, 1, "c.TMC5271_SEL_OSCILLATOR_SHIFT", "TMC5271_SEL_OSCILLATOR_SHIFT"], [0, 0, 1, "c.TMC5271_SEMAX_MASK", "TMC5271_SEMAX_MASK"], [0, 0, 1, "c.TMC5271_SEMAX_SHIFT", "TMC5271_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5271_SEMIN_MASK", "TMC5271_SEMIN_MASK"], [0, 0, 1, "c.TMC5271_SEMIN_SHIFT", "TMC5271_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5271_SENDDELAY_MASK", "TMC5271_SENDDELAY_MASK"], [0, 0, 1, "c.TMC5271_SENDDELAY_SHIFT", "TMC5271_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC5271_SEUP_MASK", "TMC5271_SEUP_MASK"], [0, 0, 1, "c.TMC5271_SEUP_SHIFT", "TMC5271_SEUP_SHIFT"], [0, 0, 1, "c.TMC5271_SFILT_MASK", "TMC5271_SFILT_MASK"], [0, 0, 1, "c.TMC5271_SFILT_SHIFT", "TMC5271_SFILT_SHIFT"], [0, 0, 1, "c.TMC5271_SG4_FILT_EN_MASK", "TMC5271_SG4_FILT_EN_MASK"], [0, 0, 1, "c.TMC5271_SG4_FILT_EN_SHIFT", "TMC5271_SG4_FILT_EN_SHIFT"], [0, 0, 1, "c.TMC5271_SG4_IND", "TMC5271_SG4_IND"], [0, 0, 1, "c.TMC5271_SG4_RESULT", "TMC5271_SG4_RESULT"], [0, 0, 1, "c.TMC5271_SG4_RESULT_SG_RESULT_MASK", "TMC5271_SG4_RESULT_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5271_SG4_RESULT_SG_RESULT_SHIFT", "TMC5271_SG4_RESULT_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5271_SG4_THRS", "TMC5271_SG4_THRS"], [0, 0, 1, "c.TMC5271_SG4_THRS_MASK", "TMC5271_SG4_THRS_MASK"], [0, 0, 1, "c.TMC5271_SG4_THRS_SHIFT", "TMC5271_SG4_THRS_SHIFT"], [0, 0, 1, "c.TMC5271_SGT_MASK", "TMC5271_SGT_MASK"], [0, 0, 1, "c.TMC5271_SGT_SHIFT", "TMC5271_SGT_SHIFT"], [0, 0, 1, "c.TMC5271_SG_ANGLE_OFFSET_MASK", "TMC5271_SG_ANGLE_OFFSET_MASK"], [0, 0, 1, "c.TMC5271_SG_ANGLE_OFFSET_SHIFT", "TMC5271_SG_ANGLE_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5271_SG_RESULT_MASK", "TMC5271_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5271_SG_RESULT_SHIFT", "TMC5271_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5271_SHAFT_MASK", "TMC5271_SHAFT_MASK"], [0, 0, 1, "c.TMC5271_SHAFT_SHIFT", "TMC5271_SHAFT_SHIFT"], [0, 0, 1, "c.TMC5271_SILICON_RV_MASK", "TMC5271_SILICON_RV_MASK"], [0, 0, 1, "c.TMC5271_SILICON_RV_SHIFT", "TMC5271_SILICON_RV_SHIFT"], [0, 0, 1, "c.TMC5271_SLAVEADDR_MASK", "TMC5271_SLAVEADDR_MASK"], [0, 0, 1, "c.TMC5271_SLAVEADDR_SHIFT", "TMC5271_SLAVEADDR_SHIFT"], [0, 0, 1, "c.TMC5271_SLAVECONF", "TMC5271_SLAVECONF"], [0, 0, 1, "c.TMC5271_SMALL_HYSTERESIS_MASK", "TMC5271_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC5271_SMALL_HYSTERESIS_SHIFT", "TMC5271_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC5271_STALLGUARD_MASK", "TMC5271_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5271_STALLGUARD_SHIFT", "TMC5271_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5271_STANDSTILL_TIME_MASK", "TMC5271_STANDSTILL_TIME_MASK"], [0, 0, 1, "c.TMC5271_STANDSTILL_TIME_SHIFT", "TMC5271_STANDSTILL_TIME_SHIFT"], [0, 0, 1, "c.TMC5271_STATUS_LATCH_L_MASK", "TMC5271_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5271_STATUS_LATCH_L_SHIFT", "TMC5271_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5271_STATUS_LATCH_R_MASK", "TMC5271_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5271_STATUS_LATCH_R_SHIFT", "TMC5271_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5271_STATUS_SG_MASK", "TMC5271_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5271_STATUS_SG_SHIFT", "TMC5271_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5271_STATUS_STOP_L_MASK", "TMC5271_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5271_STATUS_STOP_L_SHIFT", "TMC5271_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5271_STATUS_STOP_R_MASK", "TMC5271_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5271_STATUS_STOP_R_SHIFT", "TMC5271_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5271_STATUS_VIRTUAL_STOP_L_MASK", "TMC5271_STATUS_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5271_STATUS_VIRTUAL_STOP_L_SHIFT", "TMC5271_STATUS_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5271_STATUS_VIRTUAL_STOP_R_MASK", "TMC5271_STATUS_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5271_STATUS_VIRTUAL_STOP_R_SHIFT", "TMC5271_STATUS_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5271_STEALTH_MASK", "TMC5271_STEALTH_MASK"], [0, 0, 1, "c.TMC5271_STEALTH_SHIFT", "TMC5271_STEALTH_SHIFT"], [0, 0, 1, "c.TMC5271_STOP_ENABLE_MASK", "TMC5271_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC5271_STOP_ENABLE_SHIFT", "TMC5271_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5271_STST_MASK", "TMC5271_STST_MASK"], [0, 0, 1, "c.TMC5271_STST_SHIFT", "TMC5271_STST_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE", "TMC5271_SW_MODE"], [0, 0, 1, "c.TMC5271_SW_MODE_EN_LATCH_ENCODER_MASK", "TMC5271_SW_MODE_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_EN_LATCH_ENCODER_SHIFT", "TMC5271_SW_MODE_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_EN_SOFTSTOP_MASK", "TMC5271_SW_MODE_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_EN_SOFTSTOP_SHIFT", "TMC5271_SW_MODE_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_EN_VIRTUAL_STOP_L_MASK", "TMC5271_SW_MODE_EN_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_EN_VIRTUAL_STOP_L_SHIFT", "TMC5271_SW_MODE_EN_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_EN_VIRTUAL_STOP_R_MASK", "TMC5271_SW_MODE_EN_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_EN_VIRTUAL_STOP_R_SHIFT", "TMC5271_SW_MODE_EN_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_LATCH_L_ACTIVE_MASK", "TMC5271_SW_MODE_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_LATCH_L_ACTIVE_SHIFT", "TMC5271_SW_MODE_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_LATCH_L_INACTIVE_MASK", "TMC5271_SW_MODE_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_LATCH_L_INACTIVE_SHIFT", "TMC5271_SW_MODE_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_LATCH_R_ACTIVE_MASK", "TMC5271_SW_MODE_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_LATCH_R_ACTIVE_SHIFT", "TMC5271_SW_MODE_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_LATCH_R_INACTIVE_MASK", "TMC5271_SW_MODE_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_LATCH_R_INACTIVE_SHIFT", "TMC5271_SW_MODE_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_POL_STOP_L_MASK", "TMC5271_SW_MODE_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_POL_STOP_L_SHIFT", "TMC5271_SW_MODE_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_POL_STOP_R_MASK", "TMC5271_SW_MODE_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_POL_STOP_R_SHIFT", "TMC5271_SW_MODE_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_SG_STOP_MASK", "TMC5271_SW_MODE_SG_STOP_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_SG_STOP_SHIFT", "TMC5271_SW_MODE_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_STOP_L_ENABLE_MASK", "TMC5271_SW_MODE_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_STOP_L_ENABLE_SHIFT", "TMC5271_SW_MODE_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_STOP_R_ENABLE_MASK", "TMC5271_SW_MODE_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_STOP_R_ENABLE_SHIFT", "TMC5271_SW_MODE_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_SWAP_LR_MASK", "TMC5271_SW_MODE_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_SWAP_LR_SHIFT", "TMC5271_SW_MODE_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5271_SW_MODE_VIRTUAL_STEP_ENC_MASK", "TMC5271_SW_MODE_VIRTUAL_STEP_ENC_MASK"], [0, 0, 1, "c.TMC5271_SW_MODE_VIRTUAL_STEP_ENC_SHIFT", "TMC5271_SW_MODE_VIRTUAL_STEP_ENC_SHIFT"], [0, 0, 1, "c.TMC5271_TBL_MASK", "TMC5271_TBL_MASK"], [0, 0, 1, "c.TMC5271_TBL_SHIFT", "TMC5271_TBL_SHIFT"], [0, 0, 1, "c.TMC5271_TCOOLTHRS", "TMC5271_TCOOLTHRS"], [0, 0, 1, "c.TMC5271_TCOOLTHRS_MASK", "TMC5271_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5271_TCOOLTHRS_SHIFT", "TMC5271_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5271_THIGH", "TMC5271_THIGH"], [0, 0, 1, "c.TMC5271_THIGH_MASK", "TMC5271_THIGH_MASK"], [0, 0, 1, "c.TMC5271_THIGH_SHIFT", "TMC5271_THIGH_SHIFT"], [0, 0, 1, "c.TMC5271_TOFF_MASK", "TMC5271_TOFF_MASK"], [0, 0, 1, "c.TMC5271_TOFF_SHIFT", "TMC5271_TOFF_SHIFT"], [0, 0, 1, "c.TMC5271_TOLERANCE_MASK", "TMC5271_TOLERANCE_MASK"], [0, 0, 1, "c.TMC5271_TOLERANCE_SHIFT", "TMC5271_TOLERANCE_SHIFT"], [0, 0, 1, "c.TMC5271_TOL_ON_POS_REACHED_MASK", "TMC5271_TOL_ON_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5271_TOL_ON_POS_REACHED_SHIFT", "TMC5271_TOL_ON_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5271_TPFD_MASK", "TMC5271_TPFD_MASK"], [0, 0, 1, "c.TMC5271_TPFD_SHIFT", "TMC5271_TPFD_SHIFT"], [0, 0, 1, "c.TMC5271_TPOWERDOWN", "TMC5271_TPOWERDOWN"], [0, 0, 1, "c.TMC5271_TPOWERDOWN_MASK", "TMC5271_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC5271_TPOWERDOWN_SHIFT", "TMC5271_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC5271_TPWMTHRS", "TMC5271_TPWMTHRS"], [0, 0, 1, "c.TMC5271_TPWMTHRS_MASK", "TMC5271_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC5271_TPWMTHRS_SHIFT", "TMC5271_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC5271_TSTEP", "TMC5271_TSTEP"], [0, 0, 1, "c.TMC5271_TSTEP_MASK", "TMC5271_TSTEP_MASK"], [0, 0, 1, "c.TMC5271_TSTEP_SHIFT", "TMC5271_TSTEP_SHIFT"], [0, 0, 1, "c.TMC5271_TVMAX", "TMC5271_TVMAX"], [0, 0, 1, "c.TMC5271_TVMAX_MASK", "TMC5271_TVMAX_MASK"], [0, 0, 1, "c.TMC5271_TVMAX_SHIFT", "TMC5271_TVMAX_SHIFT"], [0, 0, 1, "c.TMC5271_TZEROWAIT", "TMC5271_TZEROWAIT"], [0, 0, 1, "c.TMC5271_TZEROWAIT_MASK", "TMC5271_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5271_TZEROWAIT_SHIFT", "TMC5271_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5271_T_ZEROWAIT_ACTIVE_MASK", "TMC5271_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5271_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5271_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5271_UV_LDO_MASK", "TMC5271_UV_LDO_MASK"], [0, 0, 1, "c.TMC5271_UV_LDO_SHIFT", "TMC5271_UV_LDO_SHIFT"], [0, 0, 1, "c.TMC5271_V1", "TMC5271_V1"], [0, 0, 1, "c.TMC5271_V1_MASK", "TMC5271_V1_MASK"], [0, 0, 1, "c.TMC5271_V1_SHIFT", "TMC5271_V1_SHIFT"], [0, 0, 1, "c.TMC5271_V2", "TMC5271_V2"], [0, 0, 1, "c.TMC5271_V2_MASK", "TMC5271_V2_MASK"], [0, 0, 1, "c.TMC5271_V2_SHIFT", "TMC5271_V2_SHIFT"], [0, 0, 1, "c.TMC5271_VACTUAL", "TMC5271_VACTUAL"], [0, 0, 1, "c.TMC5271_VACTUAL_MASK", "TMC5271_VACTUAL_MASK"], [0, 0, 1, "c.TMC5271_VACTUAL_SHIFT", "TMC5271_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5271_VDCMIN", "TMC5271_VDCMIN"], [0, 0, 1, "c.TMC5271_VDCMIN_RESERVED_MASK", "TMC5271_VDCMIN_RESERVED_MASK"], [0, 0, 1, "c.TMC5271_VDCMIN_RESERVED_SHIFT", "TMC5271_VDCMIN_RESERVED_SHIFT"], [0, 0, 1, "c.TMC5271_VDCMIN_VDCMIN_MASK", "TMC5271_VDCMIN_VDCMIN_MASK"], [0, 0, 1, "c.TMC5271_VDCMIN_VDCMIN_SHIFT", "TMC5271_VDCMIN_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5271_VELOCITY_REACHED_MASK", "TMC5271_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5271_VELOCITY_REACHED_SHIFT", "TMC5271_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5271_VERSION_MASK", "TMC5271_VERSION_MASK"], [0, 0, 1, "c.TMC5271_VERSION_SHIFT", "TMC5271_VERSION_SHIFT"], [0, 0, 1, "c.TMC5271_VHIGHCHM_MASK", "TMC5271_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5271_VHIGHCHM_SHIFT", "TMC5271_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5271_VHIGHFS_MASK", "TMC5271_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5271_VHIGHFS_SHIFT", "TMC5271_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5271_VIRTUAL_STOP_L", "TMC5271_VIRTUAL_STOP_L"], [0, 0, 1, "c.TMC5271_VIRTUAL_STOP_L_MASK", "TMC5271_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5271_VIRTUAL_STOP_L_SHIFT", "TMC5271_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5271_VIRTUAL_STOP_R", "TMC5271_VIRTUAL_STOP_R"], [0, 0, 1, "c.TMC5271_VIRTUAL_STOP_R_MASK", "TMC5271_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5271_VIRTUAL_STOP_R_SHIFT", "TMC5271_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5271_VMAX", "TMC5271_VMAX"], [0, 0, 1, "c.TMC5271_VMAX_MASK", "TMC5271_VMAX_MASK"], [0, 0, 1, "c.TMC5271_VMAX_SHIFT", "TMC5271_VMAX_SHIFT"], [0, 0, 1, "c.TMC5271_VM_UVLO_MASK", "TMC5271_VM_UVLO_MASK"], [0, 0, 1, "c.TMC5271_VM_UVLO_SHIFT", "TMC5271_VM_UVLO_SHIFT"], [0, 0, 1, "c.TMC5271_VSTART", "TMC5271_VSTART"], [0, 0, 1, "c.TMC5271_VSTART_MASK", "TMC5271_VSTART_MASK"], [0, 0, 1, "c.TMC5271_VSTART_SHIFT", "TMC5271_VSTART_SHIFT"], [0, 0, 1, "c.TMC5271_VSTOP", "TMC5271_VSTOP"], [0, 0, 1, "c.TMC5271_VSTOP_MASK", "TMC5271_VSTOP_MASK"], [0, 0, 1, "c.TMC5271_VSTOP_SHIFT", "TMC5271_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5271_VZERO_MASK", "TMC5271_VZERO_MASK"], [0, 0, 1, "c.TMC5271_VZERO_SHIFT", "TMC5271_VZERO_SHIFT"], [0, 0, 1, "c.TMC5271_WRITE_BIT", "TMC5271_WRITE_BIT"], [0, 0, 1, "c.TMC5271_XACTUAL", "TMC5271_XACTUAL"], [0, 0, 1, "c.TMC5271_XACTUAL_MASK", "TMC5271_XACTUAL_MASK"], [0, 0, 1, "c.TMC5271_XACTUAL_SHIFT", "TMC5271_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5271_XLATCH", "TMC5271_XLATCH"], [0, 0, 1, "c.TMC5271_XLATCH_MASK", "TMC5271_XLATCH_MASK"], [0, 0, 1, "c.TMC5271_XLATCH_SHIFT", "TMC5271_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5271_XTARGET", "TMC5271_XTARGET"], [0, 0, 1, "c.TMC5271_XTARGET_MASK", "TMC5271_XTARGET_MASK"], [0, 0, 1, "c.TMC5271_XTARGET_SHIFT", "TMC5271_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5271_X_COMPARE", "TMC5271_X_COMPARE"], [0, 0, 1, "c.TMC5271_X_COMPARE_MASK", "TMC5271_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5271_X_COMPARE_REPEAT", "TMC5271_X_COMPARE_REPEAT"], [0, 0, 1, "c.TMC5271_X_COMPARE_REPEAT_MASK", "TMC5271_X_COMPARE_REPEAT_MASK"], [0, 0, 1, "c.TMC5271_X_COMPARE_REPEAT_SHIFT", "TMC5271_X_COMPARE_REPEAT_SHIFT"], [0, 0, 1, "c.TMC5271_X_COMPARE_SHIFT", "TMC5271_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5271_X_ENC", "TMC5271_X_ENC"], [0, 0, 1, "c.TMC5271_X_ENC_MASK", "TMC5271_X_ENC_MASK"], [0, 0, 1, "c.TMC5271_X_ENC_SHIFT", "TMC5271_X_ENC_SHIFT"], [0, 0, 1, "c.TMC5272_A1", "TMC5272_A1"], [0, 0, 1, "c.TMC5272_A1_MASK", "TMC5272_A1_MASK"], [0, 0, 1, "c.TMC5272_A1_SHIFT", "TMC5272_A1_SHIFT"], [0, 0, 1, "c.TMC5272_A2", "TMC5272_A2"], [0, 0, 1, "c.TMC5272_A2_MASK", "TMC5272_A2_MASK"], [0, 0, 1, "c.TMC5272_A2_SHIFT", "TMC5272_A2_SHIFT"], [0, 0, 1, "c.TMC5272_AACTUAL", "TMC5272_AACTUAL"], [0, 0, 1, "c.TMC5272_AACTUAL_MASK", "TMC5272_AACTUAL_MASK"], [0, 0, 1, "c.TMC5272_AACTUAL_SHIFT", "TMC5272_AACTUAL_SHIFT"], [0, 0, 1, "c.TMC5272_ADDRESS_MASK", "TMC5272_ADDRESS_MASK"], [0, 0, 1, "c.TMC5272_AMAX", "TMC5272_AMAX"], [0, 0, 1, "c.TMC5272_AMAX_MASK", "TMC5272_AMAX_MASK"], [0, 0, 1, "c.TMC5272_AMAX_SHIFT", "TMC5272_AMAX_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF", "TMC5272_CHOPCONF"], [0, 0, 1, "c.TMC5272_CHOPCONF_CHM_MASK", "TMC5272_CHOPCONF_CHM_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_CHM_SHIFT", "TMC5272_CHOPCONF_CHM_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_DEDGE_MASK", "TMC5272_CHOPCONF_DEDGE_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_DEDGE_SHIFT", "TMC5272_CHOPCONF_DEDGE_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_DISFDCC_MASK", "TMC5272_CHOPCONF_DISFDCC_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_DISFDCC_SHIFT", "TMC5272_CHOPCONF_DISFDCC_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_DISS2G_MASK", "TMC5272_CHOPCONF_DISS2G_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_DISS2G_SHIFT", "TMC5272_CHOPCONF_DISS2G_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_DISS2VS_MASK", "TMC5272_CHOPCONF_DISS2VS_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_DISS2VS_SHIFT", "TMC5272_CHOPCONF_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_FD3_MASK", "TMC5272_CHOPCONF_FD3_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_FD3_SHIFT", "TMC5272_CHOPCONF_FD3_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_HEND_OFFSET_MASK", "TMC5272_CHOPCONF_HEND_OFFSET_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_HEND_OFFSET_SHIFT", "TMC5272_CHOPCONF_HEND_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_HSTRT_TFD210_MASK", "TMC5272_CHOPCONF_HSTRT_TFD210_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_HSTRT_TFD210_SHIFT", "TMC5272_CHOPCONF_HSTRT_TFD210_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_INTPOL_MASK", "TMC5272_CHOPCONF_INTPOL_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_INTPOL_SHIFT", "TMC5272_CHOPCONF_INTPOL_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_MRES_MASK", "TMC5272_CHOPCONF_MRES_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_MRES_SHIFT", "TMC5272_CHOPCONF_MRES_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_TBL_MASK", "TMC5272_CHOPCONF_TBL_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_TBL_SHIFT", "TMC5272_CHOPCONF_TBL_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_TOFF_MASK", "TMC5272_CHOPCONF_TOFF_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_TOFF_SHIFT", "TMC5272_CHOPCONF_TOFF_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_TPFD_MASK", "TMC5272_CHOPCONF_TPFD_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_TPFD_SHIFT", "TMC5272_CHOPCONF_TPFD_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_VHIGHCHM_MASK", "TMC5272_CHOPCONF_VHIGHCHM_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_VHIGHCHM_SHIFT", "TMC5272_CHOPCONF_VHIGHCHM_SHIFT"], [0, 0, 1, "c.TMC5272_CHOPCONF_VHIGHFS_MASK", "TMC5272_CHOPCONF_VHIGHFS_MASK"], [0, 0, 1, "c.TMC5272_CHOPCONF_VHIGHFS_SHIFT", "TMC5272_CHOPCONF_VHIGHFS_SHIFT"], [0, 0, 1, "c.TMC5272_COOLCONF", "TMC5272_COOLCONF"], [0, 0, 1, "c.TMC5272_COOLCONF_SEDN_MASK", "TMC5272_COOLCONF_SEDN_MASK"], [0, 0, 1, "c.TMC5272_COOLCONF_SEDN_SHIFT", "TMC5272_COOLCONF_SEDN_SHIFT"], [0, 0, 1, "c.TMC5272_COOLCONF_SEIMIN_MASK", "TMC5272_COOLCONF_SEIMIN_MASK"], [0, 0, 1, "c.TMC5272_COOLCONF_SEIMIN_SHIFT", "TMC5272_COOLCONF_SEIMIN_SHIFT"], [0, 0, 1, "c.TMC5272_COOLCONF_SEMAX_MASK", "TMC5272_COOLCONF_SEMAX_MASK"], [0, 0, 1, "c.TMC5272_COOLCONF_SEMAX_SHIFT", "TMC5272_COOLCONF_SEMAX_SHIFT"], [0, 0, 1, "c.TMC5272_COOLCONF_SEMIN_MASK", "TMC5272_COOLCONF_SEMIN_MASK"], [0, 0, 1, "c.TMC5272_COOLCONF_SEMIN_SHIFT", "TMC5272_COOLCONF_SEMIN_SHIFT"], [0, 0, 1, "c.TMC5272_COOLCONF_SEUP_MASK", "TMC5272_COOLCONF_SEUP_MASK"], [0, 0, 1, "c.TMC5272_COOLCONF_SEUP_SHIFT", "TMC5272_COOLCONF_SEUP_SHIFT"], [0, 0, 1, "c.TMC5272_COOLCONF_SFILT_MASK", "TMC5272_COOLCONF_SFILT_MASK"], [0, 0, 1, "c.TMC5272_COOLCONF_SFILT_SHIFT", "TMC5272_COOLCONF_SFILT_SHIFT"], [0, 0, 1, "c.TMC5272_COOLCONF_SGT_MASK", "TMC5272_COOLCONF_SGT_MASK"], [0, 0, 1, "c.TMC5272_COOLCONF_SGT_SHIFT", "TMC5272_COOLCONF_SGT_SHIFT"], [0, 0, 1, "c.TMC5272_D1", "TMC5272_D1"], [0, 0, 1, "c.TMC5272_D1_MASK", "TMC5272_D1_MASK"], [0, 0, 1, "c.TMC5272_D1_SHIFT", "TMC5272_D1_SHIFT"], [0, 0, 1, "c.TMC5272_D2", "TMC5272_D2"], [0, 0, 1, "c.TMC5272_D2_MASK", "TMC5272_D2_MASK"], [0, 0, 1, "c.TMC5272_D2_SHIFT", "TMC5272_D2_SHIFT"], [0, 0, 1, "c.TMC5272_DCCTRL", "TMC5272_DCCTRL"], [0, 0, 1, "c.TMC5272_DCCTRL_DC_SG_MASK", "TMC5272_DCCTRL_DC_SG_MASK"], [0, 0, 1, "c.TMC5272_DCCTRL_DC_SG_SHIFT", "TMC5272_DCCTRL_DC_SG_SHIFT"], [0, 0, 1, "c.TMC5272_DCCTRL_DC_TIME_MASK", "TMC5272_DCCTRL_DC_TIME_MASK"], [0, 0, 1, "c.TMC5272_DCCTRL_DC_TIME_SHIFT", "TMC5272_DCCTRL_DC_TIME_SHIFT"], [0, 0, 1, "c.TMC5272_DMAX", "TMC5272_DMAX"], [0, 0, 1, "c.TMC5272_DMAX_MASK", "TMC5272_DMAX_MASK"], [0, 0, 1, "c.TMC5272_DMAX_SHIFT", "TMC5272_DMAX_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF", "TMC5272_DRV_CONF"], [0, 0, 1, "c.TMC5272_DRV_CONF_FSR_IREF_M0_MASK", "TMC5272_DRV_CONF_FSR_IREF_M0_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_FSR_IREF_M0_SHIFT", "TMC5272_DRV_CONF_FSR_IREF_M0_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_FSR_IREF_M1_MASK", "TMC5272_DRV_CONF_FSR_IREF_M1_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_FSR_IREF_M1_SHIFT", "TMC5272_DRV_CONF_FSR_IREF_M1_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_FSR_M0_MASK", "TMC5272_DRV_CONF_FSR_M0_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_FSR_M0_SHIFT", "TMC5272_DRV_CONF_FSR_M0_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_FSR_M1_MASK", "TMC5272_DRV_CONF_FSR_M1_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_FSR_M1_SHIFT", "TMC5272_DRV_CONF_FSR_M1_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_M0_EN_EMERGENCY_DISABLE_MASK", "TMC5272_DRV_CONF_M0_EN_EMERGENCY_DISABLE_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_M0_EN_EMERGENCY_DISABLE_SHIFT", "TMC5272_DRV_CONF_M0_EN_EMERGENCY_DISABLE_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_M0_SEL_EM_STOP_SRC_MASK", "TMC5272_DRV_CONF_M0_SEL_EM_STOP_SRC_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_M0_SEL_EM_STOP_SRC_SHIFT", "TMC5272_DRV_CONF_M0_SEL_EM_STOP_SRC_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_M0_STANDSTILL_TIME_MASK", "TMC5272_DRV_CONF_M0_STANDSTILL_TIME_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_M0_STANDSTILL_TIME_SHIFT", "TMC5272_DRV_CONF_M0_STANDSTILL_TIME_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_M1_EN_EMERGENCY_DISABLE_MASK", "TMC5272_DRV_CONF_M1_EN_EMERGENCY_DISABLE_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_M1_EN_EMERGENCY_DISABLE_SHIFT", "TMC5272_DRV_CONF_M1_EN_EMERGENCY_DISABLE_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_M1_SEL_EM_STOP_SRC_MASK", "TMC5272_DRV_CONF_M1_SEL_EM_STOP_SRC_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_M1_SEL_EM_STOP_SRC_SHIFT", "TMC5272_DRV_CONF_M1_SEL_EM_STOP_SRC_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_CONF_M1_STANDSTILL_TIME_MASK", "TMC5272_DRV_CONF_M1_STANDSTILL_TIME_MASK"], [0, 0, 1, "c.TMC5272_DRV_CONF_M1_STANDSTILL_TIME_SHIFT", "TMC5272_DRV_CONF_M1_STANDSTILL_TIME_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS", "TMC5272_DRV_STATUS"], [0, 0, 1, "c.TMC5272_DRV_STATUS_CS_ACTUAL_MASK", "TMC5272_DRV_STATUS_CS_ACTUAL_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_CS_ACTUAL_SHIFT", "TMC5272_DRV_STATUS_CS_ACTUAL_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_FSACTIVE_MASK", "TMC5272_DRV_STATUS_FSACTIVE_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_FSACTIVE_SHIFT", "TMC5272_DRV_STATUS_FSACTIVE_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_OLA_MASK", "TMC5272_DRV_STATUS_OLA_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_OLA_SHIFT", "TMC5272_DRV_STATUS_OLA_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_OLB_MASK", "TMC5272_DRV_STATUS_OLB_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_OLB_SHIFT", "TMC5272_DRV_STATUS_OLB_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_OTPW_MASK", "TMC5272_DRV_STATUS_OTPW_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_OTPW_SHIFT", "TMC5272_DRV_STATUS_OTPW_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_OT_MASK", "TMC5272_DRV_STATUS_OT_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_OT_SHIFT", "TMC5272_DRV_STATUS_OT_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_S2GA_MASK", "TMC5272_DRV_STATUS_S2GA_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_S2GA_SHIFT", "TMC5272_DRV_STATUS_S2GA_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_S2GB_MASK", "TMC5272_DRV_STATUS_S2GB_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_S2GB_SHIFT", "TMC5272_DRV_STATUS_S2GB_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_S2VSA_MASK", "TMC5272_DRV_STATUS_S2VSA_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_S2VSA_SHIFT", "TMC5272_DRV_STATUS_S2VSA_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_S2VSB_MASK", "TMC5272_DRV_STATUS_S2VSB_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_S2VSB_SHIFT", "TMC5272_DRV_STATUS_S2VSB_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_SG_RESULT_MASK", "TMC5272_DRV_STATUS_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_SG_RESULT_SHIFT", "TMC5272_DRV_STATUS_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_STALLGUARD_MASK", "TMC5272_DRV_STATUS_STALLGUARD_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_STALLGUARD_SHIFT", "TMC5272_DRV_STATUS_STALLGUARD_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_STEALTH_MASK", "TMC5272_DRV_STATUS_STEALTH_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_STEALTH_SHIFT", "TMC5272_DRV_STATUS_STEALTH_SHIFT"], [0, 0, 1, "c.TMC5272_DRV_STATUS_STST_MASK", "TMC5272_DRV_STATUS_STST_MASK"], [0, 0, 1, "c.TMC5272_DRV_STATUS_STST_SHIFT", "TMC5272_DRV_STATUS_STST_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE", "TMC5272_ENCMODE"], [0, 0, 1, "c.TMC5272_ENCMODE_BEMF_BLANK_TIME_MASK", "TMC5272_ENCMODE_BEMF_BLANK_TIME_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_BEMF_BLANK_TIME_SHIFT", "TMC5272_ENCMODE_BEMF_BLANK_TIME_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_BEMF_HYST_MASK", "TMC5272_ENCMODE_BEMF_HYST_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_BEMF_HYST_SHIFT", "TMC5272_ENCMODE_BEMF_HYST_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_CLR_CONT_MASK", "TMC5272_ENCMODE_CLR_CONT_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_CLR_CONT_SHIFT", "TMC5272_ENCMODE_CLR_CONT_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_CLR_ENC_X_MASK", "TMC5272_ENCMODE_CLR_ENC_X_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_CLR_ENC_X_SHIFT", "TMC5272_ENCMODE_CLR_ENC_X_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_CLR_ONCE_MASK", "TMC5272_ENCMODE_CLR_ONCE_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_CLR_ONCE_SHIFT", "TMC5272_ENCMODE_CLR_ONCE_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_ENC_SEL_DECIMAL_MASK", "TMC5272_ENCMODE_ENC_SEL_DECIMAL_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_ENC_SEL_DECIMAL_SHIFT", "TMC5272_ENCMODE_ENC_SEL_DECIMAL_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_IGNORE_AB_MASK", "TMC5272_ENCMODE_IGNORE_AB_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_IGNORE_AB_SHIFT", "TMC5272_ENCMODE_IGNORE_AB_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_LATCH_X_ACT_MASK", "TMC5272_ENCMODE_LATCH_X_ACT_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_LATCH_X_ACT_SHIFT", "TMC5272_ENCMODE_LATCH_X_ACT_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_NBEMF_ABN_SEL_MASK", "TMC5272_ENCMODE_NBEMF_ABN_SEL_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_NBEMF_ABN_SEL_SHIFT", "TMC5272_ENCMODE_NBEMF_ABN_SEL_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_POL_A_MASK", "TMC5272_ENCMODE_POL_A_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_POL_A_SHIFT", "TMC5272_ENCMODE_POL_A_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_POL_B_MASK", "TMC5272_ENCMODE_POL_B_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_POL_B_SHIFT", "TMC5272_ENCMODE_POL_B_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_POL_N_MASK", "TMC5272_ENCMODE_POL_N_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_POL_N_SHIFT", "TMC5272_ENCMODE_POL_N_SHIFT"], [0, 0, 1, "c.TMC5272_ENCMODE_POS_NEG_EDGE_MASK", "TMC5272_ENCMODE_POS_NEG_EDGE_MASK"], [0, 0, 1, "c.TMC5272_ENCMODE_POS_NEG_EDGE_SHIFT", "TMC5272_ENCMODE_POS_NEG_EDGE_SHIFT"], [0, 0, 1, "c.TMC5272_ENC_CONST", "TMC5272_ENC_CONST"], [0, 0, 1, "c.TMC5272_ENC_CONST_MASK", "TMC5272_ENC_CONST_MASK"], [0, 0, 1, "c.TMC5272_ENC_CONST_SHIFT", "TMC5272_ENC_CONST_SHIFT"], [0, 0, 1, "c.TMC5272_ENC_DEVIATION", "TMC5272_ENC_DEVIATION"], [0, 0, 1, "c.TMC5272_ENC_DEVIATION_MASK", "TMC5272_ENC_DEVIATION_MASK"], [0, 0, 1, "c.TMC5272_ENC_DEVIATION_SHIFT", "TMC5272_ENC_DEVIATION_SHIFT"], [0, 0, 1, "c.TMC5272_ENC_LATCH", "TMC5272_ENC_LATCH"], [0, 0, 1, "c.TMC5272_ENC_LATCH_MASK", "TMC5272_ENC_LATCH_MASK"], [0, 0, 1, "c.TMC5272_ENC_LATCH_SHIFT", "TMC5272_ENC_LATCH_SHIFT"], [0, 0, 1, "c.TMC5272_ENC_STATUS", "TMC5272_ENC_STATUS"], [0, 0, 1, "c.TMC5272_ENC_STATUS_DEVIATION_WARN_MASK", "TMC5272_ENC_STATUS_DEVIATION_WARN_MASK"], [0, 0, 1, "c.TMC5272_ENC_STATUS_DEVIATION_WARN_SHIFT", "TMC5272_ENC_STATUS_DEVIATION_WARN_SHIFT"], [0, 0, 1, "c.TMC5272_ENC_STATUS_N_EVENT_MASK", "TMC5272_ENC_STATUS_N_EVENT_MASK"], [0, 0, 1, "c.TMC5272_ENC_STATUS_N_EVENT_SHIFT", "TMC5272_ENC_STATUS_N_EVENT_SHIFT"], [0, 0, 1, "c.TMC5272_FIELD_READ", "TMC5272_FIELD_READ"], [0, 0, 1, "c.TMC5272_FIELD_WRITE", "TMC5272_FIELD_WRITE"], [0, 0, 1, "c.TMC5272_GCONF", "TMC5272_GCONF"], [0, 0, 1, "c.TMC5272_GCONF_DIAG0_INTOUT_SEL_MASK", "TMC5272_GCONF_DIAG0_INTOUT_SEL_MASK"], [0, 0, 1, "c.TMC5272_GCONF_DIAG0_INTOUT_SEL_SHIFT", "TMC5272_GCONF_DIAG0_INTOUT_SEL_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_DIAG0_INT_PUSHPULL_MASK", "TMC5272_GCONF_DIAG0_INT_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5272_GCONF_DIAG0_INT_PUSHPULL_SHIFT", "TMC5272_GCONF_DIAG0_INT_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_DIAG0_OTPW_MASK", "TMC5272_GCONF_DIAG0_OTPW_MASK"], [0, 0, 1, "c.TMC5272_GCONF_DIAG0_OTPW_SHIFT", "TMC5272_GCONF_DIAG0_OTPW_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_DIAG0_STALL_STEP_MASK", "TMC5272_GCONF_DIAG0_STALL_STEP_MASK"], [0, 0, 1, "c.TMC5272_GCONF_DIAG0_STALL_STEP_SHIFT", "TMC5272_GCONF_DIAG0_STALL_STEP_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_DIAG1_POSCOMP_PUSHPULL_MASK", "TMC5272_GCONF_DIAG1_POSCOMP_PUSHPULL_MASK"], [0, 0, 1, "c.TMC5272_GCONF_DIAG1_POSCOMP_PUSHPULL_SHIFT", "TMC5272_GCONF_DIAG1_POSCOMP_PUSHPULL_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_DIAG1_STALL_DIR_MASK", "TMC5272_GCONF_DIAG1_STALL_DIR_MASK"], [0, 0, 1, "c.TMC5272_GCONF_DIAG1_STALL_DIR_SHIFT", "TMC5272_GCONF_DIAG1_STALL_DIR_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_DIAG1_X_COMP_SEL_MASK", "TMC5272_GCONF_DIAG1_X_COMP_SEL_MASK"], [0, 0, 1, "c.TMC5272_GCONF_DIAG1_X_COMP_SEL_SHIFT", "TMC5272_GCONF_DIAG1_X_COMP_SEL_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_DIAG0_ERROR_MASK", "TMC5272_GCONF_M0_DIAG0_ERROR_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_DIAG0_ERROR_SHIFT", "TMC5272_GCONF_M0_DIAG0_ERROR_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_DIAG1_INDEX_MASK", "TMC5272_GCONF_M0_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_DIAG1_INDEX_SHIFT", "TMC5272_GCONF_M0_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_DIRECT_MODE_MASK", "TMC5272_GCONF_M0_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_DIRECT_MODE_SHIFT", "TMC5272_GCONF_M0_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_DRV_ENN_MASK", "TMC5272_GCONF_M0_DRV_ENN_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_DRV_ENN_SHIFT", "TMC5272_GCONF_M0_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_EN_PWM_MODE_MASK", "TMC5272_GCONF_M0_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_EN_PWM_MODE_SHIFT", "TMC5272_GCONF_M0_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_MULTISTEP_FILT_MASK", "TMC5272_GCONF_M0_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_MULTISTEP_FILT_SHIFT", "TMC5272_GCONF_M0_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_SD_MASK", "TMC5272_GCONF_M0_SD_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_SD_SHIFT", "TMC5272_GCONF_M0_SD_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_SHAFT_MASK", "TMC5272_GCONF_M0_SHAFT_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_SHAFT_SHIFT", "TMC5272_GCONF_M0_SHAFT_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_SMALL_HYSTERESIS_MASK", "TMC5272_GCONF_M0_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_SMALL_HYSTERESIS_SHIFT", "TMC5272_GCONF_M0_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M0_STOP_ENABLE_MASK", "TMC5272_GCONF_M0_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M0_STOP_ENABLE_SHIFT", "TMC5272_GCONF_M0_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_DIAG1_INDEX_MASK", "TMC5272_GCONF_M1_DIAG1_INDEX_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_DIAG1_INDEX_SHIFT", "TMC5272_GCONF_M1_DIAG1_INDEX_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_DIRECT_MODE_MASK", "TMC5272_GCONF_M1_DIRECT_MODE_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_DIRECT_MODE_SHIFT", "TMC5272_GCONF_M1_DIRECT_MODE_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_DRV_ENN_MASK", "TMC5272_GCONF_M1_DRV_ENN_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_DRV_ENN_SHIFT", "TMC5272_GCONF_M1_DRV_ENN_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_EN_PWM_MODE_MASK", "TMC5272_GCONF_M1_EN_PWM_MODE_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_EN_PWM_MODE_SHIFT", "TMC5272_GCONF_M1_EN_PWM_MODE_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_MULTISTEP_FILT_MASK", "TMC5272_GCONF_M1_MULTISTEP_FILT_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_MULTISTEP_FILT_SHIFT", "TMC5272_GCONF_M1_MULTISTEP_FILT_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_SD_MASK", "TMC5272_GCONF_M1_SD_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_SD_SHIFT", "TMC5272_GCONF_M1_SD_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_SHAFT_MASK", "TMC5272_GCONF_M1_SHAFT_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_SHAFT_SHIFT", "TMC5272_GCONF_M1_SHAFT_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_SMALL_HYSTERESIS_MASK", "TMC5272_GCONF_M1_SMALL_HYSTERESIS_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_SMALL_HYSTERESIS_SHIFT", "TMC5272_GCONF_M1_SMALL_HYSTERESIS_SHIFT"], [0, 0, 1, "c.TMC5272_GCONF_M1_STOP_ENABLE_MASK", "TMC5272_GCONF_M1_STOP_ENABLE_MASK"], [0, 0, 1, "c.TMC5272_GCONF_M1_STOP_ENABLE_SHIFT", "TMC5272_GCONF_M1_STOP_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER", "TMC5272_GLOBAL_SCALER"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_A_MASK", "TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_A_MASK"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_A_SHIFT", "TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_A_SHIFT"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_B_MASK", "TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_B_MASK"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_B_SHIFT", "TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_B_SHIFT"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_A_MASK", "TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_A_MASK"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_A_SHIFT", "TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_A_SHIFT"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_B_MASK", "TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_B_MASK"], [0, 0, 1, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_B_SHIFT", "TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_B_SHIFT"], [0, 0, 1, "c.TMC5272_GSTAT", "TMC5272_GSTAT"], [0, 0, 1, "c.TMC5272_GSTAT_M0_DRV_ERR_MASK", "TMC5272_GSTAT_M0_DRV_ERR_MASK"], [0, 0, 1, "c.TMC5272_GSTAT_M0_DRV_ERR_SHIFT", "TMC5272_GSTAT_M0_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC5272_GSTAT_M1_DRV_ERR_MASK", "TMC5272_GSTAT_M1_DRV_ERR_MASK"], [0, 0, 1, "c.TMC5272_GSTAT_M1_DRV_ERR_SHIFT", "TMC5272_GSTAT_M1_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC5272_GSTAT_REGISTER_RESET_MASK", "TMC5272_GSTAT_REGISTER_RESET_MASK"], [0, 0, 1, "c.TMC5272_GSTAT_REGISTER_RESET_SHIFT", "TMC5272_GSTAT_REGISTER_RESET_SHIFT"], [0, 0, 1, "c.TMC5272_GSTAT_RESET_MASK", "TMC5272_GSTAT_RESET_MASK"], [0, 0, 1, "c.TMC5272_GSTAT_RESET_SHIFT", "TMC5272_GSTAT_RESET_SHIFT"], [0, 0, 1, "c.TMC5272_GSTAT_UV_CP_MASK", "TMC5272_GSTAT_UV_CP_MASK"], [0, 0, 1, "c.TMC5272_GSTAT_UV_CP_SHIFT", "TMC5272_GSTAT_UV_CP_SHIFT"], [0, 0, 1, "c.TMC5272_GSTAT_VM_UVLO_MASK", "TMC5272_GSTAT_VM_UVLO_MASK"], [0, 0, 1, "c.TMC5272_GSTAT_VM_UVLO_SHIFT", "TMC5272_GSTAT_VM_UVLO_SHIFT"], [0, 0, 1, "c.TMC5272_IFCNT", "TMC5272_IFCNT"], [0, 0, 1, "c.TMC5272_IFCNT_MASK", "TMC5272_IFCNT_MASK"], [0, 0, 1, "c.TMC5272_IFCNT_SHIFT", "TMC5272_IFCNT_SHIFT"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN", "TMC5272_IHOLD_IRUN"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN_IHOLDDELAY_MASK", "TMC5272_IHOLD_IRUN_IHOLDDELAY_MASK"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN_IHOLDDELAY_SHIFT", "TMC5272_IHOLD_IRUN_IHOLDDELAY_SHIFT"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN_IHOLD_MASK", "TMC5272_IHOLD_IRUN_IHOLD_MASK"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN_IHOLD_SHIFT", "TMC5272_IHOLD_IRUN_IHOLD_SHIFT"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN_IRUNDELAY_MASK", "TMC5272_IHOLD_IRUN_IRUNDELAY_MASK"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN_IRUNDELAY_SHIFT", "TMC5272_IHOLD_IRUN_IRUNDELAY_SHIFT"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN_IRUN_MASK", "TMC5272_IHOLD_IRUN_IRUN_MASK"], [0, 0, 1, "c.TMC5272_IHOLD_IRUN_IRUN_SHIFT", "TMC5272_IHOLD_IRUN_IRUN_SHIFT"], [0, 0, 1, "c.TMC5272_IOIN", "TMC5272_IOIN"], [0, 0, 1, "c.TMC5272_IOIN_ADC_EN_MASK", "TMC5272_IOIN_ADC_EN_MASK"], [0, 0, 1, "c.TMC5272_IOIN_ADC_EN_SHIFT", "TMC5272_IOIN_ADC_EN_SHIFT"], [0, 0, 1, "c.TMC5272_IOIN_ADC_TEMPERATURE_MASK", "TMC5272_IOIN_ADC_TEMPERATURE_MASK"], [0, 0, 1, "c.TMC5272_IOIN_ADC_TEMPERATURE_SHIFT", "TMC5272_IOIN_ADC_TEMPERATURE_SHIFT"], [0, 0, 1, "c.TMC5272_IOIN_EXT_RES_DET_MASK", "TMC5272_IOIN_EXT_RES_DET_MASK"], [0, 0, 1, "c.TMC5272_IOIN_EXT_RES_DET_SHIFT", "TMC5272_IOIN_EXT_RES_DET_SHIFT"], [0, 0, 1, "c.TMC5272_IOIN_OUTPUT_MASK", "TMC5272_IOIN_OUTPUT_MASK"], [0, 0, 1, "c.TMC5272_IOIN_OUTPUT_SHIFT", "TMC5272_IOIN_OUTPUT_SHIFT"], [0, 0, 1, "c.TMC5272_IOIN_QSC_STATUS_MASK", "TMC5272_IOIN_QSC_STATUS_MASK"], [0, 0, 1, "c.TMC5272_IOIN_QSC_STATUS_SHIFT", "TMC5272_IOIN_QSC_STATUS_SHIFT"], [0, 0, 1, "c.TMC5272_IOIN_SEL_OSCILLATOR_MASK", "TMC5272_IOIN_SEL_OSCILLATOR_MASK"], [0, 0, 1, "c.TMC5272_IOIN_SEL_OSCILLATOR_SHIFT", "TMC5272_IOIN_SEL_OSCILLATOR_SHIFT"], [0, 0, 1, "c.TMC5272_IOIN_SILICON_RV_MASK", "TMC5272_IOIN_SILICON_RV_MASK"], [0, 0, 1, "c.TMC5272_IOIN_SILICON_RV_SHIFT", "TMC5272_IOIN_SILICON_RV_SHIFT"], [0, 0, 1, "c.TMC5272_IOIN_VERSION_MASK", "TMC5272_IOIN_VERSION_MASK"], [0, 0, 1, "c.TMC5272_IOIN_VERSION_SHIFT", "TMC5272_IOIN_VERSION_SHIFT"], [0, 0, 1, "c.TMC5272_MAX_ACCELERATION", "TMC5272_MAX_ACCELERATION"], [0, 0, 1, "c.TMC5272_MAX_VELOCITY", "TMC5272_MAX_VELOCITY"], [0, 0, 1, "c.TMC5272_MODE_HOLD", "TMC5272_MODE_HOLD"], [0, 0, 1, "c.TMC5272_MODE_POSITION", "TMC5272_MODE_POSITION"], [0, 0, 1, "c.TMC5272_MODE_VELNEG", "TMC5272_MODE_VELNEG"], [0, 0, 1, "c.TMC5272_MODE_VELPOS", "TMC5272_MODE_VELPOS"], [0, 0, 1, "c.TMC5272_MOTORS", "TMC5272_MOTORS"], [0, 0, 1, "c.TMC5272_MSCNT", "TMC5272_MSCNT"], [0, 0, 1, "c.TMC5272_MSCNT_MASK", "TMC5272_MSCNT_MASK"], [0, 0, 1, "c.TMC5272_MSCNT_SHIFT", "TMC5272_MSCNT_SHIFT"], [0, 0, 1, "c.TMC5272_MSCURACT", "TMC5272_MSCURACT"], [0, 0, 1, "c.TMC5272_MSCURACT_CUR_A_MASK", "TMC5272_MSCURACT_CUR_A_MASK"], [0, 0, 1, "c.TMC5272_MSCURACT_CUR_A_SHIFT", "TMC5272_MSCURACT_CUR_A_SHIFT"], [0, 0, 1, "c.TMC5272_MSCURACT_CUR_B_MASK", "TMC5272_MSCURACT_CUR_B_MASK"], [0, 0, 1, "c.TMC5272_MSCURACT_CUR_B_SHIFT", "TMC5272_MSCURACT_CUR_B_SHIFT"], [0, 0, 1, "c.TMC5272_MSLUT_ADDR", "TMC5272_MSLUT_ADDR"], [0, 0, 1, "c.TMC5272_MSLUT_ADDR_MASK", "TMC5272_MSLUT_ADDR_MASK"], [0, 0, 1, "c.TMC5272_MSLUT_ADDR_SHIFT", "TMC5272_MSLUT_ADDR_SHIFT"], [0, 0, 1, "c.TMC5272_MSLUT_SEL_START", "TMC5272_MSLUT_SEL_START"], [0, 0, 1, "c.TMC5272_MSLUT_SEL_START_MSLUT_DATA_MASK", "TMC5272_MSLUT_SEL_START_MSLUT_DATA_MASK"], [0, 0, 1, "c.TMC5272_MSLUT_SEL_START_MSLUT_DATA_SHIFT", "TMC5272_MSLUT_SEL_START_MSLUT_DATA_SHIFT"], [0, 0, 1, "c.TMC5272_POSITION_PI_CTRL", "TMC5272_POSITION_PI_CTRL"], [0, 0, 1, "c.TMC5272_POSITION_PI_CTRL_POSITION_PI_CTRL_REGS_MASK", "TMC5272_POSITION_PI_CTRL_POSITION_PI_CTRL_REGS_MASK"], [0, 0, 1, "c.TMC5272_POSITION_PI_CTRL_POSITION_PI_CTRL_REGS_SHIFT", "TMC5272_POSITION_PI_CTRL_POSITION_PI_CTRL_REGS_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF", "TMC5272_PWMCONF"], [0, 0, 1, "c.TMC5272_PWMCONF_FREEWHEEL_MASK", "TMC5272_PWMCONF_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_FREEWHEEL_SHIFT", "TMC5272_PWMCONF_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_AUTOGRAD_MASK", "TMC5272_PWMCONF_PWM_AUTOGRAD_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_AUTOGRAD_SHIFT", "TMC5272_PWMCONF_PWM_AUTOGRAD_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_AUTOSCALE_MASK", "TMC5272_PWMCONF_PWM_AUTOSCALE_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_AUTOSCALE_SHIFT", "TMC5272_PWMCONF_PWM_AUTOSCALE_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_DIS_REG_STST_MASK", "TMC5272_PWMCONF_PWM_DIS_REG_STST_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_DIS_REG_STST_SHIFT", "TMC5272_PWMCONF_PWM_DIS_REG_STST_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_FREQ_MASK", "TMC5272_PWMCONF_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_FREQ_SHIFT", "TMC5272_PWMCONF_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_GRAD_MASK", "TMC5272_PWMCONF_PWM_GRAD_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_GRAD_SHIFT", "TMC5272_PWMCONF_PWM_GRAD_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_LIM_MASK", "TMC5272_PWMCONF_PWM_LIM_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_LIM_SHIFT", "TMC5272_PWMCONF_PWM_LIM_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_MEAS_SD_ENABLE_MASK", "TMC5272_PWMCONF_PWM_MEAS_SD_ENABLE_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_MEAS_SD_ENABLE_SHIFT", "TMC5272_PWMCONF_PWM_MEAS_SD_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_OFS_MASK", "TMC5272_PWMCONF_PWM_OFS_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_OFS_SHIFT", "TMC5272_PWMCONF_PWM_OFS_SHIFT"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_REG_MASK", "TMC5272_PWMCONF_PWM_REG_MASK"], [0, 0, 1, "c.TMC5272_PWMCONF_PWM_REG_SHIFT", "TMC5272_PWMCONF_PWM_REG_SHIFT"], [0, 0, 1, "c.TMC5272_PWM_AUTO", "TMC5272_PWM_AUTO"], [0, 0, 1, "c.TMC5272_PWM_AUTO_PWM_GRAD_AUTO_MASK", "TMC5272_PWM_AUTO_PWM_GRAD_AUTO_MASK"], [0, 0, 1, "c.TMC5272_PWM_AUTO_PWM_GRAD_AUTO_SHIFT", "TMC5272_PWM_AUTO_PWM_GRAD_AUTO_SHIFT"], [0, 0, 1, "c.TMC5272_PWM_AUTO_PWM_OFS_AUTO_MASK", "TMC5272_PWM_AUTO_PWM_OFS_AUTO_MASK"], [0, 0, 1, "c.TMC5272_PWM_AUTO_PWM_OFS_AUTO_SHIFT", "TMC5272_PWM_AUTO_PWM_OFS_AUTO_SHIFT"], [0, 0, 1, "c.TMC5272_PWM_SCALE", "TMC5272_PWM_SCALE"], [0, 0, 1, "c.TMC5272_PWM_SCALE_PWM_SCALE_AUTO_MASK", "TMC5272_PWM_SCALE_PWM_SCALE_AUTO_MASK"], [0, 0, 1, "c.TMC5272_PWM_SCALE_PWM_SCALE_AUTO_SHIFT", "TMC5272_PWM_SCALE_PWM_SCALE_AUTO_SHIFT"], [0, 0, 1, "c.TMC5272_PWM_SCALE_PWM_SCALE_SUM_MASK", "TMC5272_PWM_SCALE_PWM_SCALE_SUM_MASK"], [0, 0, 1, "c.TMC5272_PWM_SCALE_PWM_SCALE_SUM_SHIFT", "TMC5272_PWM_SCALE_PWM_SCALE_SUM_SHIFT"], [0, 0, 1, "c.TMC5272_RAMPMODE", "TMC5272_RAMPMODE"], [0, 0, 1, "c.TMC5272_RAMPMODE_M0_RAMPMODE_MASK", "TMC5272_RAMPMODE_M0_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5272_RAMPMODE_M0_RAMPMODE_SHIFT", "TMC5272_RAMPMODE_M0_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5272_RAMPMODE_M1_RAMPMODE_MASK", "TMC5272_RAMPMODE_M1_RAMPMODE_MASK"], [0, 0, 1, "c.TMC5272_RAMPMODE_M1_RAMPMODE_SHIFT", "TMC5272_RAMPMODE_M1_RAMPMODE_SHIFT"], [0, 0, 1, "c.TMC5272_RAMPMODE_RAMP0_HOLD_MASK", "TMC5272_RAMPMODE_RAMP0_HOLD_MASK"], [0, 0, 1, "c.TMC5272_RAMPMODE_RAMP0_HOLD_SHIFT", "TMC5272_RAMPMODE_RAMP0_HOLD_SHIFT"], [0, 0, 1, "c.TMC5272_RAMPMODE_RAMP1_HOLD_MASK", "TMC5272_RAMPMODE_RAMP1_HOLD_MASK"], [0, 0, 1, "c.TMC5272_RAMPMODE_RAMP1_HOLD_SHIFT", "TMC5272_RAMPMODE_RAMP1_HOLD_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT", "TMC5272_RAMP_STAT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_EVENT_POS_REACHED_MASK", "TMC5272_RAMP_STAT_EVENT_POS_REACHED_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_EVENT_POS_REACHED_SHIFT", "TMC5272_RAMP_STAT_EVENT_POS_REACHED_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_EVENT_STOP_L_MASK", "TMC5272_RAMP_STAT_EVENT_STOP_L_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_EVENT_STOP_L_SHIFT", "TMC5272_RAMP_STAT_EVENT_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_EVENT_STOP_R_MASK", "TMC5272_RAMP_STAT_EVENT_STOP_R_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_EVENT_STOP_R_SHIFT", "TMC5272_RAMP_STAT_EVENT_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_EVENT_STOP_SG_MASK", "TMC5272_RAMP_STAT_EVENT_STOP_SG_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_EVENT_STOP_SG_SHIFT", "TMC5272_RAMP_STAT_EVENT_STOP_SG_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_POSITION_REACHED_MASK", "TMC5272_RAMP_STAT_POSITION_REACHED_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_POSITION_REACHED_SHIFT", "TMC5272_RAMP_STAT_POSITION_REACHED_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_SECOND_MOVE_MASK", "TMC5272_RAMP_STAT_SECOND_MOVE_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_SECOND_MOVE_SHIFT", "TMC5272_RAMP_STAT_SECOND_MOVE_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_LATCH_L_MASK", "TMC5272_RAMP_STAT_STATUS_LATCH_L_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_LATCH_L_SHIFT", "TMC5272_RAMP_STAT_STATUS_LATCH_L_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_LATCH_R_MASK", "TMC5272_RAMP_STAT_STATUS_LATCH_R_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_LATCH_R_SHIFT", "TMC5272_RAMP_STAT_STATUS_LATCH_R_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_SG_MASK", "TMC5272_RAMP_STAT_STATUS_SG_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_SG_SHIFT", "TMC5272_RAMP_STAT_STATUS_SG_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_STOP_L_MASK", "TMC5272_RAMP_STAT_STATUS_STOP_L_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_STOP_L_SHIFT", "TMC5272_RAMP_STAT_STATUS_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_STOP_R_MASK", "TMC5272_RAMP_STAT_STATUS_STOP_R_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_STOP_R_SHIFT", "TMC5272_RAMP_STAT_STATUS_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_L_MASK", "TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_L_SHIFT", "TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_R_MASK", "TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_R_SHIFT", "TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_T_ZEROWAIT_ACTIVE_MASK", "TMC5272_RAMP_STAT_T_ZEROWAIT_ACTIVE_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_T_ZEROWAIT_ACTIVE_SHIFT", "TMC5272_RAMP_STAT_T_ZEROWAIT_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_VELOCITY_REACHED_MASK", "TMC5272_RAMP_STAT_VELOCITY_REACHED_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_VELOCITY_REACHED_SHIFT", "TMC5272_RAMP_STAT_VELOCITY_REACHED_SHIFT"], [0, 0, 1, "c.TMC5272_RAMP_STAT_VZERO_MASK", "TMC5272_RAMP_STAT_VZERO_MASK"], [0, 0, 1, "c.TMC5272_RAMP_STAT_VZERO_SHIFT", "TMC5272_RAMP_STAT_VZERO_SHIFT"], [0, 0, 1, "c.TMC5272_REGISTER_COUNT", "TMC5272_REGISTER_COUNT"], [0, 0, 1, "c.TMC5272_SG4_IND", "TMC5272_SG4_IND"], [0, 0, 1, "c.TMC5272_SG4_IND_SG4_IND_0_MASK", "TMC5272_SG4_IND_SG4_IND_0_MASK"], [0, 0, 1, "c.TMC5272_SG4_IND_SG4_IND_0_SHIFT", "TMC5272_SG4_IND_SG4_IND_0_SHIFT"], [0, 0, 1, "c.TMC5272_SG4_IND_SG4_IND_1_MASK", "TMC5272_SG4_IND_SG4_IND_1_MASK"], [0, 0, 1, "c.TMC5272_SG4_IND_SG4_IND_1_SHIFT", "TMC5272_SG4_IND_SG4_IND_1_SHIFT"], [0, 0, 1, "c.TMC5272_SG4_IND_SG4_IND_2_MASK", "TMC5272_SG4_IND_SG4_IND_2_MASK"], [0, 0, 1, "c.TMC5272_SG4_IND_SG4_IND_2_SHIFT", "TMC5272_SG4_IND_SG4_IND_2_SHIFT"], [0, 0, 1, "c.TMC5272_SG4_IND_SG4_IND_3_MASK", "TMC5272_SG4_IND_SG4_IND_3_MASK"], [0, 0, 1, "c.TMC5272_SG4_IND_SG4_IND_3_SHIFT", "TMC5272_SG4_IND_SG4_IND_3_SHIFT"], [0, 0, 1, "c.TMC5272_SG4_RESULT", "TMC5272_SG4_RESULT"], [0, 0, 1, "c.TMC5272_SG4_RESULT_SG_RESULT_MASK", "TMC5272_SG4_RESULT_SG_RESULT_MASK"], [0, 0, 1, "c.TMC5272_SG4_RESULT_SG_RESULT_SHIFT", "TMC5272_SG4_RESULT_SG_RESULT_SHIFT"], [0, 0, 1, "c.TMC5272_SG4_THRS", "TMC5272_SG4_THRS"], [0, 0, 1, "c.TMC5272_SG4_THRS_SG4_FILT_EN_MASK", "TMC5272_SG4_THRS_SG4_FILT_EN_MASK"], [0, 0, 1, "c.TMC5272_SG4_THRS_SG4_FILT_EN_SHIFT", "TMC5272_SG4_THRS_SG4_FILT_EN_SHIFT"], [0, 0, 1, "c.TMC5272_SG4_THRS_SG4_THRS_MASK", "TMC5272_SG4_THRS_SG4_THRS_MASK"], [0, 0, 1, "c.TMC5272_SG4_THRS_SG4_THRS_SHIFT", "TMC5272_SG4_THRS_SG4_THRS_SHIFT"], [0, 0, 1, "c.TMC5272_SG4_THRS_SG_ANGLE_OFFSET_MASK", "TMC5272_SG4_THRS_SG_ANGLE_OFFSET_MASK"], [0, 0, 1, "c.TMC5272_SG4_THRS_SG_ANGLE_OFFSET_SHIFT", "TMC5272_SG4_THRS_SG_ANGLE_OFFSET_SHIFT"], [0, 0, 1, "c.TMC5272_SLAVECONF", "TMC5272_SLAVECONF"], [0, 0, 1, "c.TMC5272_SLAVECONF_SENDDELAY_MASK", "TMC5272_SLAVECONF_SENDDELAY_MASK"], [0, 0, 1, "c.TMC5272_SLAVECONF_SENDDELAY_SHIFT", "TMC5272_SLAVECONF_SENDDELAY_SHIFT"], [0, 0, 1, "c.TMC5272_SLAVECONF_SLAVEADDR_MASK", "TMC5272_SLAVECONF_SLAVEADDR_MASK"], [0, 0, 1, "c.TMC5272_SLAVECONF_SLAVEADDR_SHIFT", "TMC5272_SLAVECONF_SLAVEADDR_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE", "TMC5272_SW_MODE"], [0, 0, 1, "c.TMC5272_SW_MODE_EN_LATCH_ENCODER_MASK", "TMC5272_SW_MODE_EN_LATCH_ENCODER_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_EN_LATCH_ENCODER_SHIFT", "TMC5272_SW_MODE_EN_LATCH_ENCODER_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_EN_SOFTSTOP_MASK", "TMC5272_SW_MODE_EN_SOFTSTOP_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_EN_SOFTSTOP_SHIFT", "TMC5272_SW_MODE_EN_SOFTSTOP_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_EN_VIRTUAL_STOP_L_MASK", "TMC5272_SW_MODE_EN_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_EN_VIRTUAL_STOP_L_SHIFT", "TMC5272_SW_MODE_EN_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_EN_VIRTUAL_STOP_R_MASK", "TMC5272_SW_MODE_EN_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_EN_VIRTUAL_STOP_R_SHIFT", "TMC5272_SW_MODE_EN_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_LATCH_L_ACTIVE_MASK", "TMC5272_SW_MODE_LATCH_L_ACTIVE_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_LATCH_L_ACTIVE_SHIFT", "TMC5272_SW_MODE_LATCH_L_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_LATCH_L_INACTIVE_MASK", "TMC5272_SW_MODE_LATCH_L_INACTIVE_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_LATCH_L_INACTIVE_SHIFT", "TMC5272_SW_MODE_LATCH_L_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_LATCH_R_ACTIVE_MASK", "TMC5272_SW_MODE_LATCH_R_ACTIVE_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_LATCH_R_ACTIVE_SHIFT", "TMC5272_SW_MODE_LATCH_R_ACTIVE_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_LATCH_R_INACTIVE_MASK", "TMC5272_SW_MODE_LATCH_R_INACTIVE_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_LATCH_R_INACTIVE_SHIFT", "TMC5272_SW_MODE_LATCH_R_INACTIVE_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_POL_STOP_L_MASK", "TMC5272_SW_MODE_POL_STOP_L_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_POL_STOP_L_SHIFT", "TMC5272_SW_MODE_POL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_POL_STOP_R_MASK", "TMC5272_SW_MODE_POL_STOP_R_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_POL_STOP_R_SHIFT", "TMC5272_SW_MODE_POL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_SG_STOP_MASK", "TMC5272_SW_MODE_SG_STOP_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_SG_STOP_SHIFT", "TMC5272_SW_MODE_SG_STOP_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_STOP_L_ENABLE_MASK", "TMC5272_SW_MODE_STOP_L_ENABLE_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_STOP_L_ENABLE_SHIFT", "TMC5272_SW_MODE_STOP_L_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_STOP_R_ENABLE_MASK", "TMC5272_SW_MODE_STOP_R_ENABLE_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_STOP_R_ENABLE_SHIFT", "TMC5272_SW_MODE_STOP_R_ENABLE_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_SWAP_LR_MASK", "TMC5272_SW_MODE_SWAP_LR_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_SWAP_LR_SHIFT", "TMC5272_SW_MODE_SWAP_LR_SHIFT"], [0, 0, 1, "c.TMC5272_SW_MODE_VIRTUAL_STEP_ENC_MASK", "TMC5272_SW_MODE_VIRTUAL_STEP_ENC_MASK"], [0, 0, 1, "c.TMC5272_SW_MODE_VIRTUAL_STEP_ENC_SHIFT", "TMC5272_SW_MODE_VIRTUAL_STEP_ENC_SHIFT"], [0, 0, 1, "c.TMC5272_TCOOLTHRS", "TMC5272_TCOOLTHRS"], [0, 0, 1, "c.TMC5272_TCOOLTHRS_MASK", "TMC5272_TCOOLTHRS_MASK"], [0, 0, 1, "c.TMC5272_TCOOLTHRS_SHIFT", "TMC5272_TCOOLTHRS_SHIFT"], [0, 0, 1, "c.TMC5272_THIGH", "TMC5272_THIGH"], [0, 0, 1, "c.TMC5272_THIGH_MASK", "TMC5272_THIGH_MASK"], [0, 0, 1, "c.TMC5272_THIGH_SHIFT", "TMC5272_THIGH_SHIFT"], [0, 0, 1, "c.TMC5272_TPOWERDOWN", "TMC5272_TPOWERDOWN"], [0, 0, 1, "c.TMC5272_TPOWERDOWN_MASK", "TMC5272_TPOWERDOWN_MASK"], [0, 0, 1, "c.TMC5272_TPOWERDOWN_SHIFT", "TMC5272_TPOWERDOWN_SHIFT"], [0, 0, 1, "c.TMC5272_TPWMTHRS", "TMC5272_TPWMTHRS"], [0, 0, 1, "c.TMC5272_TPWMTHRS_MASK", "TMC5272_TPWMTHRS_MASK"], [0, 0, 1, "c.TMC5272_TPWMTHRS_SHIFT", "TMC5272_TPWMTHRS_SHIFT"], [0, 0, 1, "c.TMC5272_TSTEP", "TMC5272_TSTEP"], [0, 0, 1, "c.TMC5272_TSTEP_MASK", "TMC5272_TSTEP_MASK"], [0, 0, 1, "c.TMC5272_TSTEP_SHIFT", "TMC5272_TSTEP_SHIFT"], [0, 0, 1, "c.TMC5272_TVMAX", "TMC5272_TVMAX"], [0, 0, 1, "c.TMC5272_TVMAX_MASK", "TMC5272_TVMAX_MASK"], [0, 0, 1, "c.TMC5272_TVMAX_SHIFT", "TMC5272_TVMAX_SHIFT"], [0, 0, 1, "c.TMC5272_TZEROWAIT", "TMC5272_TZEROWAIT"], [0, 0, 1, "c.TMC5272_TZEROWAIT_MASK", "TMC5272_TZEROWAIT_MASK"], [0, 0, 1, "c.TMC5272_TZEROWAIT_SHIFT", "TMC5272_TZEROWAIT_SHIFT"], [0, 0, 1, "c.TMC5272_V1", "TMC5272_V1"], [0, 0, 1, "c.TMC5272_V1_MASK", "TMC5272_V1_MASK"], [0, 0, 1, "c.TMC5272_V1_SHIFT", "TMC5272_V1_SHIFT"], [0, 0, 1, "c.TMC5272_V2", "TMC5272_V2"], [0, 0, 1, "c.TMC5272_V2_MASK", "TMC5272_V2_MASK"], [0, 0, 1, "c.TMC5272_V2_SHIFT", "TMC5272_V2_SHIFT"], [0, 0, 1, "c.TMC5272_VACTUAL", "TMC5272_VACTUAL"], [0, 0, 1, "c.TMC5272_VACTUAL_MASK", "TMC5272_VACTUAL_MASK"], [0, 0, 1, "c.TMC5272_VACTUAL_SHIFT", "TMC5272_VACTUAL_SHIFT"], [0, 0, 1, "c.TMC5272_VDCMIN", "TMC5272_VDCMIN"], [0, 0, 1, "c.TMC5272_VDCMIN_RESERVED_MASK", "TMC5272_VDCMIN_RESERVED_MASK"], [0, 0, 1, "c.TMC5272_VDCMIN_RESERVED_SHIFT", "TMC5272_VDCMIN_RESERVED_SHIFT"], [0, 0, 1, "c.TMC5272_VDCMIN_VDCMIN_MASK", "TMC5272_VDCMIN_VDCMIN_MASK"], [0, 0, 1, "c.TMC5272_VDCMIN_VDCMIN_SHIFT", "TMC5272_VDCMIN_VDCMIN_SHIFT"], [0, 0, 1, "c.TMC5272_VIRTUAL_STOP_L", "TMC5272_VIRTUAL_STOP_L"], [0, 0, 1, "c.TMC5272_VIRTUAL_STOP_L_MASK", "TMC5272_VIRTUAL_STOP_L_MASK"], [0, 0, 1, "c.TMC5272_VIRTUAL_STOP_L_SHIFT", "TMC5272_VIRTUAL_STOP_L_SHIFT"], [0, 0, 1, "c.TMC5272_VIRTUAL_STOP_R", "TMC5272_VIRTUAL_STOP_R"], [0, 0, 1, "c.TMC5272_VIRTUAL_STOP_R_MASK", "TMC5272_VIRTUAL_STOP_R_MASK"], [0, 0, 1, "c.TMC5272_VIRTUAL_STOP_R_SHIFT", "TMC5272_VIRTUAL_STOP_R_SHIFT"], [0, 0, 1, "c.TMC5272_VMAX", "TMC5272_VMAX"], [0, 0, 1, "c.TMC5272_VMAX_MASK", "TMC5272_VMAX_MASK"], [0, 0, 1, "c.TMC5272_VMAX_SHIFT", "TMC5272_VMAX_SHIFT"], [0, 0, 1, "c.TMC5272_VSTART", "TMC5272_VSTART"], [0, 0, 1, "c.TMC5272_VSTART_MASK", "TMC5272_VSTART_MASK"], [0, 0, 1, "c.TMC5272_VSTART_SHIFT", "TMC5272_VSTART_SHIFT"], [0, 0, 1, "c.TMC5272_VSTOP", "TMC5272_VSTOP"], [0, 0, 1, "c.TMC5272_VSTOP_MASK", "TMC5272_VSTOP_MASK"], [0, 0, 1, "c.TMC5272_VSTOP_SHIFT", "TMC5272_VSTOP_SHIFT"], [0, 0, 1, "c.TMC5272_WRITE_BIT", "TMC5272_WRITE_BIT"], [0, 0, 1, "c.TMC5272_XACTUAL", "TMC5272_XACTUAL"], [0, 0, 1, "c.TMC5272_XACTUAL_MASK", "TMC5272_XACTUAL_MASK"], [0, 0, 1, "c.TMC5272_XACTUAL_SHIFT", "TMC5272_XACTUAL_SHIFT"], [0, 0, 1, "c.TMC5272_XLATCH", "TMC5272_XLATCH"], [0, 0, 1, "c.TMC5272_XLATCH_MASK", "TMC5272_XLATCH_MASK"], [0, 0, 1, "c.TMC5272_XLATCH_SHIFT", "TMC5272_XLATCH_SHIFT"], [0, 0, 1, "c.TMC5272_XTARGET", "TMC5272_XTARGET"], [0, 0, 1, "c.TMC5272_XTARGET_MASK", "TMC5272_XTARGET_MASK"], [0, 0, 1, "c.TMC5272_XTARGET_SHIFT", "TMC5272_XTARGET_SHIFT"], [0, 0, 1, "c.TMC5272_X_COMPARE", "TMC5272_X_COMPARE"], [0, 0, 1, "c.TMC5272_X_COMPARE_MASK", "TMC5272_X_COMPARE_MASK"], [0, 0, 1, "c.TMC5272_X_COMPARE_REPEAT", "TMC5272_X_COMPARE_REPEAT"], [0, 0, 1, "c.TMC5272_X_COMPARE_REPEAT_MASK", "TMC5272_X_COMPARE_REPEAT_MASK"], [0, 0, 1, "c.TMC5272_X_COMPARE_REPEAT_SHIFT", "TMC5272_X_COMPARE_REPEAT_SHIFT"], [0, 0, 1, "c.TMC5272_X_COMPARE_SHIFT", "TMC5272_X_COMPARE_SHIFT"], [0, 0, 1, "c.TMC5272_X_ENC", "TMC5272_X_ENC"], [0, 0, 1, "c.TMC5272_X_ENC_MASK", "TMC5272_X_ENC_MASK"], [0, 0, 1, "c.TMC5272_X_ENC_SHIFT", "TMC5272_X_ENC_SHIFT"], [0, 0, 1, "c.TMC6100_ADDRESS_MASK", "TMC6100_ADDRESS_MASK"], [0, 0, 1, "c.TMC6100_AMPLIFICATION_MASK", "TMC6100_AMPLIFICATION_MASK"], [0, 0, 1, "c.TMC6100_AMPLIFICATION_SHIFT", "TMC6100_AMPLIFICATION_SHIFT"], [0, 0, 1, "c.TMC6100_BBMCLKS_MASK", "TMC6100_BBMCLKS_MASK"], [0, 0, 1, "c.TMC6100_BBMCLKS_SHIFT", "TMC6100_BBMCLKS_SHIFT"], [0, 0, 1, "c.TMC6100_CURRENT_ZERO_MASK", "TMC6100_CURRENT_ZERO_MASK"], [0, 0, 1, "c.TMC6100_CURRENT_ZERO_SHIFT", "TMC6100_CURRENT_ZERO_SHIFT"], [0, 0, 1, "c.TMC6100_DISABLE_MASK", "TMC6100_DISABLE_MASK"], [0, 0, 1, "c.TMC6100_DISABLE_S2G_MASK", "TMC6100_DISABLE_S2G_MASK"], [0, 0, 1, "c.TMC6100_DISABLE_S2G_SHIFT", "TMC6100_DISABLE_S2G_SHIFT"], [0, 0, 1, "c.TMC6100_DISABLE_S2VS_MASK", "TMC6100_DISABLE_S2VS_MASK"], [0, 0, 1, "c.TMC6100_DISABLE_S2VS_SHIFT", "TMC6100_DISABLE_S2VS_SHIFT"], [0, 0, 1, "c.TMC6100_DISABLE_SHIFT", "TMC6100_DISABLE_SHIFT"], [0, 0, 1, "c.TMC6100_DRVSTRENGTH_MASK", "TMC6100_DRVSTRENGTH_MASK"], [0, 0, 1, "c.TMC6100_DRVSTRENGTH_SHIFT", "TMC6100_DRVSTRENGTH_SHIFT"], [0, 0, 1, "c.TMC6100_DRV_CONF", "TMC6100_DRV_CONF"], [0, 0, 1, "c.TMC6100_DRV_EN_MASK", "TMC6100_DRV_EN_MASK"], [0, 0, 1, "c.TMC6100_DRV_EN_SHIFT", "TMC6100_DRV_EN_SHIFT"], [0, 0, 1, "c.TMC6100_DRV_OTPW_MASK", "TMC6100_DRV_OTPW_MASK"], [0, 0, 1, "c.TMC6100_DRV_OTPW_SHIFT", "TMC6100_DRV_OTPW_SHIFT"], [0, 0, 1, "c.TMC6100_DRV_OT_MASK", "TMC6100_DRV_OT_MASK"], [0, 0, 1, "c.TMC6100_DRV_OT_SHIFT", "TMC6100_DRV_OT_SHIFT"], [0, 0, 1, "c.TMC6100_FACTORY_CONF", "TMC6100_FACTORY_CONF"], [0, 0, 1, "c.TMC6100_FAULTDIRECT_MASK", "TMC6100_FAULTDIRECT_MASK"], [0, 0, 1, "c.TMC6100_FAULTDIRECT_SHIFT", "TMC6100_FAULTDIRECT_SHIFT"], [0, 0, 1, "c.TMC6100_FCLKTRIM_MASK", "TMC6100_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC6100_FCLKTRIM_SHIFT", "TMC6100_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC6100_GCONF", "TMC6100_GCONF"], [0, 0, 1, "c.TMC6100_GSTAT", "TMC6100_GSTAT"], [0, 0, 1, "c.TMC6100_IOIN_OUTPUT", "TMC6100_IOIN_OUTPUT"], [0, 0, 1, "c.TMC6100_MAX_ACCELERATION", "TMC6100_MAX_ACCELERATION"], [0, 0, 1, "c.TMC6100_MAX_VELOCITY", "TMC6100_MAX_VELOCITY"], [0, 0, 1, "c.TMC6100_MOTORS", "TMC6100_MOTORS"], [0, 0, 1, "c.TMC6100_OT136C_MASK", "TMC6100_OT136C_MASK"], [0, 0, 1, "c.TMC6100_OT136C_SHIFT", "TMC6100_OT136C_SHIFT"], [0, 0, 1, "c.TMC6100_OT143C_MASK", "TMC6100_OT143C_MASK"], [0, 0, 1, "c.TMC6100_OT143C_SHIFT", "TMC6100_OT143C_SHIFT"], [0, 0, 1, "c.TMC6100_OT150C_MASK", "TMC6100_OT150C_MASK"], [0, 0, 1, "c.TMC6100_OT150C_SHIFT", "TMC6100_OT150C_SHIFT"], [0, 0, 1, "c.TMC6100_OTPBIT_MASK", "TMC6100_OTPBIT_MASK"], [0, 0, 1, "c.TMC6100_OTPBIT_SHIFT", "TMC6100_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC6100_OTPBYTE_MASK", "TMC6100_OTPBYTE_MASK"], [0, 0, 1, "c.TMC6100_OTPBYTE_SHIFT", "TMC6100_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC6100_OTPMAGIC_MASK", "TMC6100_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC6100_OTPMAGIC_SHIFT", "TMC6100_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC6100_OTPW_MASK", "TMC6100_OTPW_MASK"], [0, 0, 1, "c.TMC6100_OTPW_SHIFT", "TMC6100_OTPW_SHIFT"], [0, 0, 1, "c.TMC6100_OTP_BBM_MASK", "TMC6100_OTP_BBM_MASK"], [0, 0, 1, "c.TMC6100_OTP_BBM_SHIFT", "TMC6100_OTP_BBM_SHIFT"], [0, 0, 1, "c.TMC6100_OTP_FCLKTRIM_MASK", "TMC6100_OTP_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC6100_OTP_FCLKTRIM_SHIFT", "TMC6100_OTP_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC6100_OTP_PROG", "TMC6100_OTP_PROG"], [0, 0, 1, "c.TMC6100_OTP_READ", "TMC6100_OTP_READ"], [0, 0, 1, "c.TMC6100_OTP_S2_LEVEL_MASK", "TMC6100_OTP_S2_LEVEL_MASK"], [0, 0, 1, "c.TMC6100_OTP_S2_LEVEL_SHIFT", "TMC6100_OTP_S2_LEVEL_SHIFT"], [0, 0, 1, "c.TMC6100_OTSELECT_MASK", "TMC6100_OTSELECT_MASK"], [0, 0, 1, "c.TMC6100_OTSELECT_SHIFT", "TMC6100_OTSELECT_SHIFT"], [0, 0, 1, "c.TMC6100_PROTECT_PARALLEL_MASK", "TMC6100_PROTECT_PARALLEL_MASK"], [0, 0, 1, "c.TMC6100_PROTECT_PARALLEL_SHIFT", "TMC6100_PROTECT_PARALLEL_SHIFT"], [0, 0, 1, "c.TMC6100_RESET_MASK", "TMC6100_RESET_MASK"], [0, 0, 1, "c.TMC6100_RESET_SHIFT", "TMC6100_RESET_SHIFT"], [0, 0, 1, "c.TMC6100_RETRY_MASK", "TMC6100_RETRY_MASK"], [0, 0, 1, "c.TMC6100_RETRY_SHIFT", "TMC6100_RETRY_SHIFT"], [0, 0, 1, "c.TMC6100_S2GND_LEVEL_MASK", "TMC6100_S2GND_LEVEL_MASK"], [0, 0, 1, "c.TMC6100_S2GND_LEVEL_SHIFT", "TMC6100_S2GND_LEVEL_SHIFT"], [0, 0, 1, "c.TMC6100_S2GV_MASK", "TMC6100_S2GV_MASK"], [0, 0, 1, "c.TMC6100_S2GV_SHIFT", "TMC6100_S2GV_SHIFT"], [0, 0, 1, "c.TMC6100_S2VSU_MASK", "TMC6100_S2VSU_MASK"], [0, 0, 1, "c.TMC6100_S2VSU_SHIFT", "TMC6100_S2VSU_SHIFT"], [0, 0, 1, "c.TMC6100_S2VSV_MASK", "TMC6100_S2VSV_MASK"], [0, 0, 1, "c.TMC6100_S2VSV_SHIFT", "TMC6100_S2VSV_SHIFT"], [0, 0, 1, "c.TMC6100_S2VSW_MASK", "TMC6100_S2VSW_MASK"], [0, 0, 1, "c.TMC6100_S2VSW_SHIFT", "TMC6100_S2VSW_SHIFT"], [0, 0, 1, "c.TMC6100_S2VS_LEVEL_MASK", "TMC6100_S2VS_LEVEL_MASK"], [0, 0, 1, "c.TMC6100_S2VS_LEVEL_SHIFT", "TMC6100_S2VS_LEVEL_SHIFT"], [0, 0, 1, "c.TMC6100_SHORTDELAY_MASK", "TMC6100_SHORTDELAY_MASK"], [0, 0, 1, "c.TMC6100_SHORTDELAY_SHIFT", "TMC6100_SHORTDELAY_SHIFT"], [0, 0, 1, "c.TMC6100_SHORTDET_U_MASK", "TMC6100_SHORTDET_U_MASK"], [0, 0, 1, "c.TMC6100_SHORTDET_U_SHIFT", "TMC6100_SHORTDET_U_SHIFT"], [0, 0, 1, "c.TMC6100_SHORTDET_V_MASK", "TMC6100_SHORTDET_V_MASK"], [0, 0, 1, "c.TMC6100_SHORTDET_V_SHIFT", "TMC6100_SHORTDET_V_SHIFT"], [0, 0, 1, "c.TMC6100_SHORTDET_W_MASK", "TMC6100_SHORTDET_W_MASK"], [0, 0, 1, "c.TMC6100_SHORTDET_W_SHIFT", "TMC6100_SHORTDET_W_SHIFT"], [0, 0, 1, "c.TMC6100_SHORTFILTER_MASK", "TMC6100_SHORTFILTER_MASK"], [0, 0, 1, "c.TMC6100_SHORTFILTER_SHIFT", "TMC6100_SHORTFILTER_SHIFT"], [0, 0, 1, "c.TMC6100_SHORT_CONF", "TMC6100_SHORT_CONF"], [0, 0, 1, "c.TMC6100_SINGLELINE_MASK", "TMC6100_SINGLELINE_MASK"], [0, 0, 1, "c.TMC6100_SINGLELINE_SHIFT", "TMC6100_SINGLELINE_SHIFT"], [0, 0, 1, "c.TMC6100_TEST_MODE_MASK", "TMC6100_TEST_MODE_MASK"], [0, 0, 1, "c.TMC6100_TEST_MODE_SHIFT", "TMC6100_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC6100_UH_MASK", "TMC6100_UH_MASK"], [0, 0, 1, "c.TMC6100_UH_SHIFT", "TMC6100_UH_SHIFT"], [0, 0, 1, "c.TMC6100_UL_MASK", "TMC6100_UL_MASK"], [0, 0, 1, "c.TMC6100_UL_SHIFT", "TMC6100_UL_SHIFT"], [0, 0, 1, "c.TMC6100_UNUSED_MASK", "TMC6100_UNUSED_MASK"], [0, 0, 1, "c.TMC6100_UNUSED_SHIFT", "TMC6100_UNUSED_SHIFT"], [0, 0, 1, "c.TMC6100_UV_CP_MASK", "TMC6100_UV_CP_MASK"], [0, 0, 1, "c.TMC6100_UV_CP_SHIFT", "TMC6100_UV_CP_SHIFT"], [0, 0, 1, "c.TMC6100_VERSION_MASK", "TMC6100_VERSION_MASK"], [0, 0, 1, "c.TMC6100_VERSION_SHIFT", "TMC6100_VERSION_SHIFT"], [0, 0, 1, "c.TMC6100_VH_MASK", "TMC6100_VH_MASK"], [0, 0, 1, "c.TMC6100_VH_SHIFT", "TMC6100_VH_SHIFT"], [0, 0, 1, "c.TMC6100_VL_MASK", "TMC6100_VL_MASK"], [0, 0, 1, "c.TMC6100_VL_SHIFT", "TMC6100_VL_SHIFT"], [0, 0, 1, "c.TMC6100_WH_MASK", "TMC6100_WH_MASK"], [0, 0, 1, "c.TMC6100_WH_SHIFT", "TMC6100_WH_SHIFT"], [0, 0, 1, "c.TMC6100_WL_MASK", "TMC6100_WL_MASK"], [0, 0, 1, "c.TMC6100_WL_SHIFT", "TMC6100_WL_SHIFT"], [0, 0, 1, "c.TMC6100_WRITE_BIT", "TMC6100_WRITE_BIT"], [0, 0, 1, "c.TMC6200_ADDRESS_MASK", "TMC6200_ADDRESS_MASK"], [0, 0, 1, "c.TMC6200_AMPLIFICATION_MASK", "TMC6200_AMPLIFICATION_MASK"], [0, 0, 1, "c.TMC6200_AMPLIFICATION_SHIFT", "TMC6200_AMPLIFICATION_SHIFT"], [0, 0, 1, "c.TMC6200_BBMCLKS_MASK", "TMC6200_BBMCLKS_MASK"], [0, 0, 1, "c.TMC6200_BBMCLKS_SHIFT", "TMC6200_BBMCLKS_SHIFT"], [0, 0, 1, "c.TMC6200_CURRENT_ZERO_MASK", "TMC6200_CURRENT_ZERO_MASK"], [0, 0, 1, "c.TMC6200_CURRENT_ZERO_SHIFT", "TMC6200_CURRENT_ZERO_SHIFT"], [0, 0, 1, "c.TMC6200_DISABLE_MASK", "TMC6200_DISABLE_MASK"], [0, 0, 1, "c.TMC6200_DISABLE_S2G_MASK", "TMC6200_DISABLE_S2G_MASK"], [0, 0, 1, "c.TMC6200_DISABLE_S2G_SHIFT", "TMC6200_DISABLE_S2G_SHIFT"], [0, 0, 1, "c.TMC6200_DISABLE_S2VS_MASK", "TMC6200_DISABLE_S2VS_MASK"], [0, 0, 1, "c.TMC6200_DISABLE_S2VS_SHIFT", "TMC6200_DISABLE_S2VS_SHIFT"], [0, 0, 1, "c.TMC6200_DISABLE_SHIFT", "TMC6200_DISABLE_SHIFT"], [0, 0, 1, "c.TMC6200_DRVSTRENGTH_MASK", "TMC6200_DRVSTRENGTH_MASK"], [0, 0, 1, "c.TMC6200_DRVSTRENGTH_SHIFT", "TMC6200_DRVSTRENGTH_SHIFT"], [0, 0, 1, "c.TMC6200_DRV_CONF", "TMC6200_DRV_CONF"], [0, 0, 1, "c.TMC6200_DRV_EN_MASK", "TMC6200_DRV_EN_MASK"], [0, 0, 1, "c.TMC6200_DRV_EN_SHIFT", "TMC6200_DRV_EN_SHIFT"], [0, 0, 1, "c.TMC6200_DRV_OTPW_MASK", "TMC6200_DRV_OTPW_MASK"], [0, 0, 1, "c.TMC6200_DRV_OTPW_SHIFT", "TMC6200_DRV_OTPW_SHIFT"], [0, 0, 1, "c.TMC6200_DRV_OT_MASK", "TMC6200_DRV_OT_MASK"], [0, 0, 1, "c.TMC6200_DRV_OT_SHIFT", "TMC6200_DRV_OT_SHIFT"], [0, 0, 1, "c.TMC6200_FACTORY_CONF", "TMC6200_FACTORY_CONF"], [0, 0, 1, "c.TMC6200_FAULTDIRECT_MASK", "TMC6200_FAULTDIRECT_MASK"], [0, 0, 1, "c.TMC6200_FAULTDIRECT_SHIFT", "TMC6200_FAULTDIRECT_SHIFT"], [0, 0, 1, "c.TMC6200_FCLKTRIM_MASK", "TMC6200_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC6200_FCLKTRIM_SHIFT", "TMC6200_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC6200_FIELD_READ", "TMC6200_FIELD_READ"], [0, 0, 1, "c.TMC6200_FIELD_UPDATE", "TMC6200_FIELD_UPDATE"], [0, 0, 1, "c.TMC6200_GCONF", "TMC6200_GCONF"], [0, 0, 1, "c.TMC6200_GSTAT", "TMC6200_GSTAT"], [0, 0, 1, "c.TMC6200_IOIN_OUTPUT", "TMC6200_IOIN_OUTPUT"], [0, 0, 1, "c.TMC6200_MAX_ACCELERATION", "TMC6200_MAX_ACCELERATION"], [0, 0, 1, "c.TMC6200_MAX_VELOCITY", "TMC6200_MAX_VELOCITY"], [0, 0, 1, "c.TMC6200_MOTORS", "TMC6200_MOTORS"], [0, 0, 1, "c.TMC6200_OT136C_MASK", "TMC6200_OT136C_MASK"], [0, 0, 1, "c.TMC6200_OT136C_SHIFT", "TMC6200_OT136C_SHIFT"], [0, 0, 1, "c.TMC6200_OT143C_MASK", "TMC6200_OT143C_MASK"], [0, 0, 1, "c.TMC6200_OT143C_SHIFT", "TMC6200_OT143C_SHIFT"], [0, 0, 1, "c.TMC6200_OT150C_MASK", "TMC6200_OT150C_MASK"], [0, 0, 1, "c.TMC6200_OT150C_SHIFT", "TMC6200_OT150C_SHIFT"], [0, 0, 1, "c.TMC6200_OTPBIT_MASK", "TMC6200_OTPBIT_MASK"], [0, 0, 1, "c.TMC6200_OTPBIT_SHIFT", "TMC6200_OTPBIT_SHIFT"], [0, 0, 1, "c.TMC6200_OTPBYTE_MASK", "TMC6200_OTPBYTE_MASK"], [0, 0, 1, "c.TMC6200_OTPBYTE_SHIFT", "TMC6200_OTPBYTE_SHIFT"], [0, 0, 1, "c.TMC6200_OTPMAGIC_MASK", "TMC6200_OTPMAGIC_MASK"], [0, 0, 1, "c.TMC6200_OTPMAGIC_SHIFT", "TMC6200_OTPMAGIC_SHIFT"], [0, 0, 1, "c.TMC6200_OTPW_MASK", "TMC6200_OTPW_MASK"], [0, 0, 1, "c.TMC6200_OTPW_SHIFT", "TMC6200_OTPW_SHIFT"], [0, 0, 1, "c.TMC6200_OTP_BBM_MASK", "TMC6200_OTP_BBM_MASK"], [0, 0, 1, "c.TMC6200_OTP_BBM_SHIFT", "TMC6200_OTP_BBM_SHIFT"], [0, 0, 1, "c.TMC6200_OTP_FCLKTRIM_MASK", "TMC6200_OTP_FCLKTRIM_MASK"], [0, 0, 1, "c.TMC6200_OTP_FCLKTRIM_SHIFT", "TMC6200_OTP_FCLKTRIM_SHIFT"], [0, 0, 1, "c.TMC6200_OTP_PROG", "TMC6200_OTP_PROG"], [0, 0, 1, "c.TMC6200_OTP_READ", "TMC6200_OTP_READ"], [0, 0, 1, "c.TMC6200_OTP_S2_LEVEL_MASK", "TMC6200_OTP_S2_LEVEL_MASK"], [0, 0, 1, "c.TMC6200_OTP_S2_LEVEL_SHIFT", "TMC6200_OTP_S2_LEVEL_SHIFT"], [0, 0, 1, "c.TMC6200_OTSELECT_MASK", "TMC6200_OTSELECT_MASK"], [0, 0, 1, "c.TMC6200_OTSELECT_SHIFT", "TMC6200_OTSELECT_SHIFT"], [0, 0, 1, "c.TMC6200_PROTECT_PARALLEL_MASK", "TMC6200_PROTECT_PARALLEL_MASK"], [0, 0, 1, "c.TMC6200_PROTECT_PARALLEL_SHIFT", "TMC6200_PROTECT_PARALLEL_SHIFT"], [0, 0, 1, "c.TMC6200_RESET_MASK", "TMC6200_RESET_MASK"], [0, 0, 1, "c.TMC6200_RESET_SHIFT", "TMC6200_RESET_SHIFT"], [0, 0, 1, "c.TMC6200_RETRY_MASK", "TMC6200_RETRY_MASK"], [0, 0, 1, "c.TMC6200_RETRY_SHIFT", "TMC6200_RETRY_SHIFT"], [0, 0, 1, "c.TMC6200_S2GND_LEVEL_MASK", "TMC6200_S2GND_LEVEL_MASK"], [0, 0, 1, "c.TMC6200_S2GND_LEVEL_SHIFT", "TMC6200_S2GND_LEVEL_SHIFT"], [0, 0, 1, "c.TMC6200_S2GV_MASK", "TMC6200_S2GV_MASK"], [0, 0, 1, "c.TMC6200_S2GV_SHIFT", "TMC6200_S2GV_SHIFT"], [0, 0, 1, "c.TMC6200_S2VSU_MASK", "TMC6200_S2VSU_MASK"], [0, 0, 1, "c.TMC6200_S2VSU_SHIFT", "TMC6200_S2VSU_SHIFT"], [0, 0, 1, "c.TMC6200_S2VSV_MASK", "TMC6200_S2VSV_MASK"], [0, 0, 1, "c.TMC6200_S2VSV_SHIFT", "TMC6200_S2VSV_SHIFT"], [0, 0, 1, "c.TMC6200_S2VSW_MASK", "TMC6200_S2VSW_MASK"], [0, 0, 1, "c.TMC6200_S2VSW_SHIFT", "TMC6200_S2VSW_SHIFT"], [0, 0, 1, "c.TMC6200_S2VS_LEVEL_MASK", "TMC6200_S2VS_LEVEL_MASK"], [0, 0, 1, "c.TMC6200_S2VS_LEVEL_SHIFT", "TMC6200_S2VS_LEVEL_SHIFT"], [0, 0, 1, "c.TMC6200_SHORTDELAY_MASK", "TMC6200_SHORTDELAY_MASK"], [0, 0, 1, "c.TMC6200_SHORTDELAY_SHIFT", "TMC6200_SHORTDELAY_SHIFT"], [0, 0, 1, "c.TMC6200_SHORTDET_U_MASK", "TMC6200_SHORTDET_U_MASK"], [0, 0, 1, "c.TMC6200_SHORTDET_U_SHIFT", "TMC6200_SHORTDET_U_SHIFT"], [0, 0, 1, "c.TMC6200_SHORTDET_V_MASK", "TMC6200_SHORTDET_V_MASK"], [0, 0, 1, "c.TMC6200_SHORTDET_V_SHIFT", "TMC6200_SHORTDET_V_SHIFT"], [0, 0, 1, "c.TMC6200_SHORTDET_W_MASK", "TMC6200_SHORTDET_W_MASK"], [0, 0, 1, "c.TMC6200_SHORTDET_W_SHIFT", "TMC6200_SHORTDET_W_SHIFT"], [0, 0, 1, "c.TMC6200_SHORTFILTER_MASK", "TMC6200_SHORTFILTER_MASK"], [0, 0, 1, "c.TMC6200_SHORTFILTER_SHIFT", "TMC6200_SHORTFILTER_SHIFT"], [0, 0, 1, "c.TMC6200_SHORT_CONF", "TMC6200_SHORT_CONF"], [0, 0, 1, "c.TMC6200_SINGLELINE_MASK", "TMC6200_SINGLELINE_MASK"], [0, 0, 1, "c.TMC6200_SINGLELINE_SHIFT", "TMC6200_SINGLELINE_SHIFT"], [0, 0, 1, "c.TMC6200_TEST_MODE_MASK", "TMC6200_TEST_MODE_MASK"], [0, 0, 1, "c.TMC6200_TEST_MODE_SHIFT", "TMC6200_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC6200_UH_MASK", "TMC6200_UH_MASK"], [0, 0, 1, "c.TMC6200_UH_SHIFT", "TMC6200_UH_SHIFT"], [0, 0, 1, "c.TMC6200_UL_MASK", "TMC6200_UL_MASK"], [0, 0, 1, "c.TMC6200_UL_SHIFT", "TMC6200_UL_SHIFT"], [0, 0, 1, "c.TMC6200_UNUSED_MASK", "TMC6200_UNUSED_MASK"], [0, 0, 1, "c.TMC6200_UNUSED_SHIFT", "TMC6200_UNUSED_SHIFT"], [0, 0, 1, "c.TMC6200_UV_CP_MASK", "TMC6200_UV_CP_MASK"], [0, 0, 1, "c.TMC6200_UV_CP_SHIFT", "TMC6200_UV_CP_SHIFT"], [0, 0, 1, "c.TMC6200_VERSION_MASK", "TMC6200_VERSION_MASK"], [0, 0, 1, "c.TMC6200_VERSION_SHIFT", "TMC6200_VERSION_SHIFT"], [0, 0, 1, "c.TMC6200_VH_MASK", "TMC6200_VH_MASK"], [0, 0, 1, "c.TMC6200_VH_SHIFT", "TMC6200_VH_SHIFT"], [0, 0, 1, "c.TMC6200_VL_MASK", "TMC6200_VL_MASK"], [0, 0, 1, "c.TMC6200_VL_SHIFT", "TMC6200_VL_SHIFT"], [0, 0, 1, "c.TMC6200_WH_MASK", "TMC6200_WH_MASK"], [0, 0, 1, "c.TMC6200_WH_SHIFT", "TMC6200_WH_SHIFT"], [0, 0, 1, "c.TMC6200_WL_MASK", "TMC6200_WL_MASK"], [0, 0, 1, "c.TMC6200_WL_SHIFT", "TMC6200_WL_SHIFT"], [0, 0, 1, "c.TMC6200_WRITE_BIT", "TMC6200_WRITE_BIT"], [0, 0, 1, "c.TMC7300_A1_MASK", "TMC7300_A1_MASK"], [0, 0, 1, "c.TMC7300_A1_SHIFT", "TMC7300_A1_SHIFT"], [0, 0, 1, "c.TMC7300_A2_MASK", "TMC7300_A2_MASK"], [0, 0, 1, "c.TMC7300_A2_SHIFT", "TMC7300_A2_SHIFT"], [0, 0, 1, "c.TMC7300_AD0_MASK", "TMC7300_AD0_MASK"], [0, 0, 1, "c.TMC7300_AD0_SHIFT", "TMC7300_AD0_SHIFT"], [0, 0, 1, "c.TMC7300_AD1_MASK", "TMC7300_AD1_MASK"], [0, 0, 1, "c.TMC7300_AD1_SHIFT", "TMC7300_AD1_SHIFT"], [0, 0, 1, "c.TMC7300_ADDRESS_MASK", "TMC7300_ADDRESS_MASK"], [0, 0, 1, "c.TMC7300_CHOPCONF", "TMC7300_CHOPCONF"], [0, 0, 1, "c.TMC7300_COMP_A1A2_MASK", "TMC7300_COMP_A1A2_MASK"], [0, 0, 1, "c.TMC7300_COMP_A1A2_SHIFT", "TMC7300_COMP_A1A2_SHIFT"], [0, 0, 1, "c.TMC7300_COMP_B1B2_MASK", "TMC7300_COMP_B1B2_MASK"], [0, 0, 1, "c.TMC7300_COMP_B1B2_SHIFT", "TMC7300_COMP_B1B2_SHIFT"], [0, 0, 1, "c.TMC7300_CURRENT_LIMIT", "TMC7300_CURRENT_LIMIT"], [0, 0, 1, "c.TMC7300_DIAG_MASK", "TMC7300_DIAG_MASK"], [0, 0, 1, "c.TMC7300_DIAG_SHIFT", "TMC7300_DIAG_SHIFT"], [0, 0, 1, "c.TMC7300_DISS2G_MASK", "TMC7300_DISS2G_MASK"], [0, 0, 1, "c.TMC7300_DISS2G_SHIFT", "TMC7300_DISS2G_SHIFT"], [0, 0, 1, "c.TMC7300_DISS2VS_MASK", "TMC7300_DISS2VS_MASK"], [0, 0, 1, "c.TMC7300_DISS2VS_SHIFT", "TMC7300_DISS2VS_SHIFT"], [0, 0, 1, "c.TMC7300_DRVSTATUS", "TMC7300_DRVSTATUS"], [0, 0, 1, "c.TMC7300_DRV_ERR_MASK", "TMC7300_DRV_ERR_MASK"], [0, 0, 1, "c.TMC7300_DRV_ERR_SHIFT", "TMC7300_DRV_ERR_SHIFT"], [0, 0, 1, "c.TMC7300_ENABLEDRV_MASK", "TMC7300_ENABLEDRV_MASK"], [0, 0, 1, "c.TMC7300_ENABLEDRV_SHIFT", "TMC7300_ENABLEDRV_SHIFT"], [0, 0, 1, "c.TMC7300_EN_MASK", "TMC7300_EN_MASK"], [0, 0, 1, "c.TMC7300_EN_SHIFT", "TMC7300_EN_SHIFT"], [0, 0, 1, "c.TMC7300_EXTCAP_MASK", "TMC7300_EXTCAP_MASK"], [0, 0, 1, "c.TMC7300_EXTCAP_SHIFT", "TMC7300_EXTCAP_SHIFT"], [0, 0, 1, "c.TMC7300_FIELD_READ", "TMC7300_FIELD_READ"], [0, 0, 1, "c.TMC7300_FIELD_WRITE", "TMC7300_FIELD_WRITE"], [0, 0, 1, "c.TMC7300_FREEWHEEL_MASK", "TMC7300_FREEWHEEL_MASK"], [0, 0, 1, "c.TMC7300_FREEWHEEL_SHIFT", "TMC7300_FREEWHEEL_SHIFT"], [0, 0, 1, "c.TMC7300_GCONF", "TMC7300_GCONF"], [0, 0, 1, "c.TMC7300_GSTAT", "TMC7300_GSTAT"], [0, 0, 1, "c.TMC7300_IFCNT", "TMC7300_IFCNT"], [0, 0, 1, "c.TMC7300_IFCNT_MASK", "TMC7300_IFCNT_MASK"], [0, 0, 1, "c.TMC7300_IFCNT_SHIFT", "TMC7300_IFCNT_SHIFT"], [0, 0, 1, "c.TMC7300_IOIN", "TMC7300_IOIN"], [0, 0, 1, "c.TMC7300_IRUN_MASK", "TMC7300_IRUN_MASK"], [0, 0, 1, "c.TMC7300_IRUN_SHIFT", "TMC7300_IRUN_SHIFT"], [0, 0, 1, "c.TMC7300_MODE_INPUT_MASK", "TMC7300_MODE_INPUT_MASK"], [0, 0, 1, "c.TMC7300_MODE_INPUT_SHIFT", "TMC7300_MODE_INPUT_SHIFT"], [0, 0, 1, "c.TMC7300_MOTORRUN_MASK", "TMC7300_MOTORRUN_MASK"], [0, 0, 1, "c.TMC7300_MOTORRUN_SHIFT", "TMC7300_MOTORRUN_SHIFT"], [0, 0, 1, "c.TMC7300_MOTORS", "TMC7300_MOTORS"], [0, 0, 1, "c.TMC7300_NSTDBY_MASK", "TMC7300_NSTDBY_MASK"], [0, 0, 1, "c.TMC7300_NSTDBY_SHIFT", "TMC7300_NSTDBY_SHIFT"], [0, 0, 1, "c.TMC7300_OLA_MASK", "TMC7300_OLA_MASK"], [0, 0, 1, "c.TMC7300_OLA_SHIFT", "TMC7300_OLA_SHIFT"], [0, 0, 1, "c.TMC7300_OLB_MASK", "TMC7300_OLB_MASK"], [0, 0, 1, "c.TMC7300_OLB_SHIFT", "TMC7300_OLB_SHIFT"], [0, 0, 1, "c.TMC7300_OTPW_MASK", "TMC7300_OTPW_MASK"], [0, 0, 1, "c.TMC7300_OTPW_SHIFT", "TMC7300_OTPW_SHIFT"], [0, 0, 1, "c.TMC7300_OT_MASK", "TMC7300_OT_MASK"], [0, 0, 1, "c.TMC7300_OT_SHIFT", "TMC7300_OT_SHIFT"], [0, 0, 1, "c.TMC7300_PAR_MODE_MASK", "TMC7300_PAR_MODE_MASK"], [0, 0, 1, "c.TMC7300_PAR_MODE_SHIFT", "TMC7300_PAR_MODE_SHIFT"], [0, 0, 1, "c.TMC7300_PWMCONF", "TMC7300_PWMCONF"], [0, 0, 1, "c.TMC7300_PWM_AB", "TMC7300_PWM_AB"], [0, 0, 1, "c.TMC7300_PWM_A_MASK", "TMC7300_PWM_A_MASK"], [0, 0, 1, "c.TMC7300_PWM_A_SHIFT", "TMC7300_PWM_A_SHIFT"], [0, 0, 1, "c.TMC7300_PWM_B_MASK", "TMC7300_PWM_B_MASK"], [0, 0, 1, "c.TMC7300_PWM_B_SHIFT", "TMC7300_PWM_B_SHIFT"], [0, 0, 1, "c.TMC7300_PWM_DIRECT_MASK", "TMC7300_PWM_DIRECT_MASK"], [0, 0, 1, "c.TMC7300_PWM_DIRECT_SHIFT", "TMC7300_PWM_DIRECT_SHIFT"], [0, 0, 1, "c.TMC7300_PWM_FREQ_MASK", "TMC7300_PWM_FREQ_MASK"], [0, 0, 1, "c.TMC7300_PWM_FREQ_SHIFT", "TMC7300_PWM_FREQ_SHIFT"], [0, 0, 1, "c.TMC7300_REGISTER_COUNT", "TMC7300_REGISTER_COUNT"], [0, 0, 1, "c.TMC7300_RESET_MASK", "TMC7300_RESET_MASK"], [0, 0, 1, "c.TMC7300_RESET_SHIFT", "TMC7300_RESET_SHIFT"], [0, 0, 1, "c.TMC7300_S2GA_MASK", "TMC7300_S2GA_MASK"], [0, 0, 1, "c.TMC7300_S2GA_SHIFT", "TMC7300_S2GA_SHIFT"], [0, 0, 1, "c.TMC7300_S2GB_MASK", "TMC7300_S2GB_MASK"], [0, 0, 1, "c.TMC7300_S2GB_SHIFT", "TMC7300_S2GB_SHIFT"], [0, 0, 1, "c.TMC7300_S2VSA_MASK", "TMC7300_S2VSA_MASK"], [0, 0, 1, "c.TMC7300_S2VSA_SHIFT", "TMC7300_S2VSA_SHIFT"], [0, 0, 1, "c.TMC7300_S2VSB_MASK", "TMC7300_S2VSB_MASK"], [0, 0, 1, "c.TMC7300_S2VSB_SHIFT", "TMC7300_S2VSB_SHIFT"], [0, 0, 1, "c.TMC7300_SLAVECONF", "TMC7300_SLAVECONF"], [0, 0, 1, "c.TMC7300_SLAVECONF_MASK", "TMC7300_SLAVECONF_MASK"], [0, 0, 1, "c.TMC7300_SLAVECONF_SHIFT", "TMC7300_SLAVECONF_SHIFT"], [0, 0, 1, "c.TMC7300_T120_MASK", "TMC7300_T120_MASK"], [0, 0, 1, "c.TMC7300_T120_SHIFT", "TMC7300_T120_SHIFT"], [0, 0, 1, "c.TMC7300_T150_MASK", "TMC7300_T150_MASK"], [0, 0, 1, "c.TMC7300_T150_SHIFT", "TMC7300_T150_SHIFT"], [0, 0, 1, "c.TMC7300_TBL_MASK", "TMC7300_TBL_MASK"], [0, 0, 1, "c.TMC7300_TBL_SHIFT", "TMC7300_TBL_SHIFT"], [0, 0, 1, "c.TMC7300_TEST_MODE_MASK", "TMC7300_TEST_MODE_MASK"], [0, 0, 1, "c.TMC7300_TEST_MODE_SHIFT", "TMC7300_TEST_MODE_SHIFT"], [0, 0, 1, "c.TMC7300_U3V5_MASK", "TMC7300_U3V5_MASK"], [0, 0, 1, "c.TMC7300_U3V5_SHIFT", "TMC7300_U3V5_SHIFT"], [0, 0, 1, "c.TMC7300_UART_ENABLED_MASK", "TMC7300_UART_ENABLED_MASK"], [0, 0, 1, "c.TMC7300_UART_ENABLED_SHIFT", "TMC7300_UART_ENABLED_SHIFT"], [0, 0, 1, "c.TMC7300_UART_INPUT_MASK", "TMC7300_UART_INPUT_MASK"], [0, 0, 1, "c.TMC7300_UART_INPUT_SHIFT", "TMC7300_UART_INPUT_SHIFT"], [0, 0, 1, "c.TMC7300_VERSION_MASK", "TMC7300_VERSION_MASK"], [0, 0, 1, "c.TMC7300_VERSION_SHIFT", "TMC7300_VERSION_SHIFT"], [0, 0, 1, "c.TMC7300_WRITE_BIT", "TMC7300_WRITE_BIT"], [0, 0, 1, "c.TMC8460_AL_OVR", "TMC8460_AL_OVR"], [0, 0, 1, "c.TMC8460_AL_STATE_OVERRIDE", "TMC8460_AL_STATE_OVERRIDE"], [0, 0, 1, "c.TMC8460_BBM_H", "TMC8460_BBM_H"], [0, 0, 1, "c.TMC8460_BBM_L", "TMC8460_BBM_L"], [0, 0, 1, "c.TMC8460_ENC_CONST", "TMC8460_ENC_CONST"], [0, 0, 1, "c.TMC8460_ENC_LATCH", "TMC8460_ENC_LATCH"], [0, 0, 1, "c.TMC8460_ENC_MODE", "TMC8460_ENC_MODE"], [0, 0, 1, "c.TMC8460_ENC_STATUS", "TMC8460_ENC_STATUS"], [0, 0, 1, "c.TMC8460_ENC_X_R", "TMC8460_ENC_X_R"], [0, 0, 1, "c.TMC8460_ENC_X_W", "TMC8460_ENC_X_W"], [0, 0, 1, "c.TMC8460_GPIO_CONFIG", "TMC8460_GPIO_CONFIG"], [0, 0, 1, "c.TMC8460_GPI_IN_VAL", "TMC8460_GPI_IN_VAL"], [0, 0, 1, "c.TMC8460_GPO_OUT_VAL", "TMC8460_GPO_OUT_VAL"], [0, 0, 1, "c.TMC8460_MAPCFG_ECAT_WRITE", "TMC8460_MAPCFG_ECAT_WRITE"], [0, 0, 1, "c.TMC8460_MAPCFG_ENC_CONST", "TMC8460_MAPCFG_ENC_CONST"], [0, 0, 1, "c.TMC8460_MAPCFG_ENC_LATCH", "TMC8460_MAPCFG_ENC_LATCH"], [0, 0, 1, "c.TMC8460_MAPCFG_ENC_MODE", "TMC8460_MAPCFG_ENC_MODE"], [0, 0, 1, "c.TMC8460_MAPCFG_ENC_STATUS", "TMC8460_MAPCFG_ENC_STATUS"], [0, 0, 1, "c.TMC8460_MAPCFG_ENC_X_R", "TMC8460_MAPCFG_ENC_X_R"], [0, 0, 1, "c.TMC8460_MAPCFG_ENC_X_W", "TMC8460_MAPCFG_ENC_X_W"], [0, 0, 1, "c.TMC8460_MAPCFG_GPIO_CONFIG", "TMC8460_MAPCFG_GPIO_CONFIG"], [0, 0, 1, "c.TMC8460_MAPCFG_GPI_IN_VAL", "TMC8460_MAPCFG_GPI_IN_VAL"], [0, 0, 1, "c.TMC8460_MAPCFG_GPO_OUT_VAL", "TMC8460_MAPCFG_GPO_OUT_VAL"], [0, 0, 1, "c.TMC8460_MAPCFG_IRQ_CFG", "TMC8460_MAPCFG_IRQ_CFG"], [0, 0, 1, "c.TMC8460_MAPCFG_IRQ_FLAGS", "TMC8460_MAPCFG_IRQ_FLAGS"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_ALIGNMENT", "TMC8460_MAPCFG_PWM_ALIGNMENT"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_BBM_H", "TMC8460_MAPCFG_PWM_BBM_H"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_BBM_L", "TMC8460_MAPCFG_PWM_BBM_L"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_CHOPMODE", "TMC8460_MAPCFG_PWM_CHOPMODE"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_CNTRSHIFT_1", "TMC8460_MAPCFG_PWM_CNTRSHIFT_1"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_CNTRSHIFT_2", "TMC8460_MAPCFG_PWM_CNTRSHIFT_2"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_CNTRSHIFT_3", "TMC8460_MAPCFG_PWM_CNTRSHIFT_3"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_MAXCNT", "TMC8460_MAPCFG_PWM_MAXCNT"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_POLARITIES", "TMC8460_MAPCFG_PWM_POLARITIES"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_PULSE_A", "TMC8460_MAPCFG_PWM_PULSE_A"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_PULSE_B", "TMC8460_MAPCFG_PWM_PULSE_B"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_PULSE_LENGTH", "TMC8460_MAPCFG_PWM_PULSE_LENGTH"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_VALUE_1", "TMC8460_MAPCFG_PWM_VALUE_1"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_VALUE_2", "TMC8460_MAPCFG_PWM_VALUE_2"], [0, 0, 1, "c.TMC8460_MAPCFG_PWM_VALUE_3", "TMC8460_MAPCFG_PWM_VALUE_3"], [0, 0, 1, "c.TMC8460_MAPCFG_SD_CFG", "TMC8460_MAPCFG_SD_CFG"], [0, 0, 1, "c.TMC8460_MAPCFG_SD_DLY", "TMC8460_MAPCFG_SD_DLY"], [0, 0, 1, "c.TMC8460_MAPCFG_SD_SC", "TMC8460_MAPCFG_SD_SC"], [0, 0, 1, "c.TMC8460_MAPCFG_SD_SL", "TMC8460_MAPCFG_SD_SL"], [0, 0, 1, "c.TMC8460_MAPCFG_SD_SR", "TMC8460_MAPCFG_SD_SR"], [0, 0, 1, "c.TMC8460_MAPCFG_SD_ST", "TMC8460_MAPCFG_SD_ST"], [0, 0, 1, "c.TMC8460_MAPCFG_SPI_CONF", "TMC8460_MAPCFG_SPI_CONF"], [0, 0, 1, "c.TMC8460_MAPCFG_SPI_LENGTH", "TMC8460_MAPCFG_SPI_LENGTH"], [0, 0, 1, "c.TMC8460_MAPCFG_SPI_RX_DATA", "TMC8460_MAPCFG_SPI_RX_DATA"], [0, 0, 1, "c.TMC8460_MAPCFG_SPI_STATUS", "TMC8460_MAPCFG_SPI_STATUS"], [0, 0, 1, "c.TMC8460_MAPCFG_SPI_TIME", "TMC8460_MAPCFG_SPI_TIME"], [0, 0, 1, "c.TMC8460_MAPCFG_SPI_TX_DATA", "TMC8460_MAPCFG_SPI_TX_DATA"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_AFTER", "TMC8460_MAPCFG_TRIGGER_AFTER"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_ALWAYS", "TMC8460_MAPCFG_TRIGGER_ALWAYS"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_BEFORE", "TMC8460_MAPCFG_TRIGGER_BEFORE"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_DATA_CHANGE", "TMC8460_MAPCFG_TRIGGER_DATA_CHANGE"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_EOF", "TMC8460_MAPCFG_TRIGGER_EOF"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_IMMEDIATELY", "TMC8460_MAPCFG_TRIGGER_IMMEDIATELY"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_LATCH0", "TMC8460_MAPCFG_TRIGGER_LATCH0"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_LATCH1", "TMC8460_MAPCFG_TRIGGER_LATCH1"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_MFC_CHIPDESEL", "TMC8460_MAPCFG_TRIGGER_MFC_CHIPDESEL"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_MFC_CHIPSEL", "TMC8460_MAPCFG_TRIGGER_MFC_CHIPSEL"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_PDI_CHIPDESEL", "TMC8460_MAPCFG_TRIGGER_PDI_CHIPDESEL"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_PDI_CHIPSEL", "TMC8460_MAPCFG_TRIGGER_PDI_CHIPSEL"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_PWM_ZERO", "TMC8460_MAPCFG_TRIGGER_PWM_ZERO"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_SOF", "TMC8460_MAPCFG_TRIGGER_SOF"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_SYNC0", "TMC8460_MAPCFG_TRIGGER_SYNC0"], [0, 0, 1, "c.TMC8460_MAPCFG_TRIGGER_SYNC1", "TMC8460_MAPCFG_TRIGGER_SYNC1"], [0, 0, 1, "c.TMC8460_MAPCFG_WD_CFG", "TMC8460_MAPCFG_WD_CFG"], [0, 0, 1, "c.TMC8460_MAPCFG_WD_IN_MASK_POL", "TMC8460_MAPCFG_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8460_MAPCFG_WD_MAX", "TMC8460_MAPCFG_WD_MAX"], [0, 0, 1, "c.TMC8460_MAPCFG_WD_OE_POL", "TMC8460_MAPCFG_WD_OE_POL"], [0, 0, 1, "c.TMC8460_MAPCFG_WD_OUT_MASK_POL", "TMC8460_MAPCFG_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8460_MAPCFG_WD_TIME", "TMC8460_MAPCFG_WD_TIME"], [0, 0, 1, "c.TMC8460_MEMADDR_ENC_CONST", "TMC8460_MEMADDR_ENC_CONST"], [0, 0, 1, "c.TMC8460_MEMADDR_ENC_LATCH", "TMC8460_MEMADDR_ENC_LATCH"], [0, 0, 1, "c.TMC8460_MEMADDR_ENC_MODE", "TMC8460_MEMADDR_ENC_MODE"], [0, 0, 1, "c.TMC8460_MEMADDR_ENC_STATUS", "TMC8460_MEMADDR_ENC_STATUS"], [0, 0, 1, "c.TMC8460_MEMADDR_ENC_X_R", "TMC8460_MEMADDR_ENC_X_R"], [0, 0, 1, "c.TMC8460_MEMADDR_ENC_X_W", "TMC8460_MEMADDR_ENC_X_W"], [0, 0, 1, "c.TMC8460_MEMADDR_GPIO_CONFIG", "TMC8460_MEMADDR_GPIO_CONFIG"], [0, 0, 1, "c.TMC8460_MEMADDR_GPI_IN_VAL", "TMC8460_MEMADDR_GPI_IN_VAL"], [0, 0, 1, "c.TMC8460_MEMADDR_GPO_OUT_VAL", "TMC8460_MEMADDR_GPO_OUT_VAL"], [0, 0, 1, "c.TMC8460_MEMADDR_IRQ_CFG", "TMC8460_MEMADDR_IRQ_CFG"], [0, 0, 1, "c.TMC8460_MEMADDR_IRQ_FLAGS", "TMC8460_MEMADDR_IRQ_FLAGS"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_ALIGNMENT", "TMC8460_MEMADDR_PWM_ALIGNMENT"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_BBM_H", "TMC8460_MEMADDR_PWM_BBM_H"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_BBM_L", "TMC8460_MEMADDR_PWM_BBM_L"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_CHOPMODE", "TMC8460_MEMADDR_PWM_CHOPMODE"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_CNTRSHIFT_1", "TMC8460_MEMADDR_PWM_CNTRSHIFT_1"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_CNTRSHIFT_2", "TMC8460_MEMADDR_PWM_CNTRSHIFT_2"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_CNTRSHIFT_3", "TMC8460_MEMADDR_PWM_CNTRSHIFT_3"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_MAXCNT", "TMC8460_MEMADDR_PWM_MAXCNT"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_POLARITIES", "TMC8460_MEMADDR_PWM_POLARITIES"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_PULSE_A", "TMC8460_MEMADDR_PWM_PULSE_A"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_PULSE_B", "TMC8460_MEMADDR_PWM_PULSE_B"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_PULSE_LENGTH", "TMC8460_MEMADDR_PWM_PULSE_LENGTH"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_VALUE_1", "TMC8460_MEMADDR_PWM_VALUE_1"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_VALUE_2", "TMC8460_MEMADDR_PWM_VALUE_2"], [0, 0, 1, "c.TMC8460_MEMADDR_PWM_VALUE_3", "TMC8460_MEMADDR_PWM_VALUE_3"], [0, 0, 1, "c.TMC8460_MEMADDR_SD_CFG", "TMC8460_MEMADDR_SD_CFG"], [0, 0, 1, "c.TMC8460_MEMADDR_SD_DLY", "TMC8460_MEMADDR_SD_DLY"], [0, 0, 1, "c.TMC8460_MEMADDR_SD_SC", "TMC8460_MEMADDR_SD_SC"], [0, 0, 1, "c.TMC8460_MEMADDR_SD_SL", "TMC8460_MEMADDR_SD_SL"], [0, 0, 1, "c.TMC8460_MEMADDR_SD_SR", "TMC8460_MEMADDR_SD_SR"], [0, 0, 1, "c.TMC8460_MEMADDR_SD_ST", "TMC8460_MEMADDR_SD_ST"], [0, 0, 1, "c.TMC8460_MEMADDR_SPI_CONF", "TMC8460_MEMADDR_SPI_CONF"], [0, 0, 1, "c.TMC8460_MEMADDR_SPI_LENGTH", "TMC8460_MEMADDR_SPI_LENGTH"], [0, 0, 1, "c.TMC8460_MEMADDR_SPI_RX_DATA", "TMC8460_MEMADDR_SPI_RX_DATA"], [0, 0, 1, "c.TMC8460_MEMADDR_SPI_STATUS", "TMC8460_MEMADDR_SPI_STATUS"], [0, 0, 1, "c.TMC8460_MEMADDR_SPI_TIME", "TMC8460_MEMADDR_SPI_TIME"], [0, 0, 1, "c.TMC8460_MEMADDR_SPI_TX_DATA", "TMC8460_MEMADDR_SPI_TX_DATA"], [0, 0, 1, "c.TMC8460_MEMADDR_WD_CFG", "TMC8460_MEMADDR_WD_CFG"], [0, 0, 1, "c.TMC8460_MEMADDR_WD_IN_MASK_POL", "TMC8460_MEMADDR_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8460_MEMADDR_WD_MAX", "TMC8460_MEMADDR_WD_MAX"], [0, 0, 1, "c.TMC8460_MEMADDR_WD_OE_POL", "TMC8460_MEMADDR_WD_OE_POL"], [0, 0, 1, "c.TMC8460_MEMADDR_WD_OUT_MASK_POL", "TMC8460_MEMADDR_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8460_MEMADDR_WD_TIME", "TMC8460_MEMADDR_WD_TIME"], [0, 0, 1, "c.TMC8460_MFCIO_IRQ_CFG", "TMC8460_MFCIO_IRQ_CFG"], [0, 0, 1, "c.TMC8460_MFCIO_IRQ_FLAGS", "TMC8460_MFCIO_IRQ_FLAGS"], [0, 0, 1, "c.TMC8460_PULSE_A", "TMC8460_PULSE_A"], [0, 0, 1, "c.TMC8460_PULSE_B", "TMC8460_PULSE_B"], [0, 0, 1, "c.TMC8460_PULSE_LENGTH", "TMC8460_PULSE_LENGTH"], [0, 0, 1, "c.TMC8460_PWM1", "TMC8460_PWM1"], [0, 0, 1, "c.TMC8460_PWM1_CNTRSHFT", "TMC8460_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8460_PWM2", "TMC8460_PWM2"], [0, 0, 1, "c.TMC8460_PWM2_CNTRSHFT", "TMC8460_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8460_PWM3", "TMC8460_PWM3"], [0, 0, 1, "c.TMC8460_PWM3_CNTRSHFT", "TMC8460_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8460_PWM_ALIGNMENT", "TMC8460_PWM_ALIGNMENT"], [0, 0, 1, "c.TMC8460_PWM_CHOPMODE", "TMC8460_PWM_CHOPMODE"], [0, 0, 1, "c.TMC8460_PWM_MAXCNT", "TMC8460_PWM_MAXCNT"], [0, 0, 1, "c.TMC8460_PWM_POLARITIES", "TMC8460_PWM_POLARITIES"], [0, 0, 1, "c.TMC8460_SDCFG_CONTINOUS", "TMC8460_SDCFG_CONTINOUS"], [0, 0, 1, "c.TMC8460_SDCFG_COUNT_CLEAR", "TMC8460_SDCFG_COUNT_CLEAR"], [0, 0, 1, "c.TMC8460_SDCFG_DIR_POL", "TMC8460_SDCFG_DIR_POL"], [0, 0, 1, "c.TMC8460_SDCFG_DISABLE", "TMC8460_SDCFG_DISABLE"], [0, 0, 1, "c.TMC8460_SDCFG_STEP_POL", "TMC8460_SDCFG_STEP_POL"], [0, 0, 1, "c.TMC8460_SDCFG_TOGGLE", "TMC8460_SDCFG_TOGGLE"], [0, 0, 1, "c.TMC8460_SD_CFG0", "TMC8460_SD_CFG0"], [0, 0, 1, "c.TMC8460_SD_DLY0", "TMC8460_SD_DLY0"], [0, 0, 1, "c.TMC8460_SD_SC0", "TMC8460_SD_SC0"], [0, 0, 1, "c.TMC8460_SD_SL0", "TMC8460_SD_SL0"], [0, 0, 1, "c.TMC8460_SD_SR0", "TMC8460_SD_SR0"], [0, 0, 1, "c.TMC8460_SD_ST0", "TMC8460_SD_ST0"], [0, 0, 1, "c.TMC8460_SPI_CONF", "TMC8460_SPI_CONF"], [0, 0, 1, "c.TMC8460_SPI_LENGTH", "TMC8460_SPI_LENGTH"], [0, 0, 1, "c.TMC8460_SPI_RX_DATA", "TMC8460_SPI_RX_DATA"], [0, 0, 1, "c.TMC8460_SPI_STATUS", "TMC8460_SPI_STATUS"], [0, 0, 1, "c.TMC8460_SPI_TIME", "TMC8460_SPI_TIME"], [0, 0, 1, "c.TMC8460_SPI_TX_DATA", "TMC8460_SPI_TX_DATA"], [0, 0, 1, "c.TMC8460_WD_CFG", "TMC8460_WD_CFG"], [0, 0, 1, "c.TMC8460_WD_IN_MASK_POL", "TMC8460_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8460_WD_MAX", "TMC8460_WD_MAX"], [0, 0, 1, "c.TMC8460_WD_OE_POL", "TMC8460_WD_OE_POL"], [0, 0, 1, "c.TMC8460_WD_OUT_MASK_POL", "TMC8460_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8460_WD_TIME", "TMC8460_WD_TIME"], [0, 0, 1, "c.TMC8461_AL_OVERRIDE", "TMC8461_AL_OVERRIDE"], [0, 0, 1, "c.TMC8461_CMD_ADDR_EXT", "TMC8461_CMD_ADDR_EXT"], [0, 0, 1, "c.TMC8461_CMD_READ", "TMC8461_CMD_READ"], [0, 0, 1, "c.TMC8461_CMD_READ_WAIT", "TMC8461_CMD_READ_WAIT"], [0, 0, 1, "c.TMC8461_CMD_WRITE", "TMC8461_CMD_WRITE"], [0, 0, 1, "c.TMC8461_DAC_VAL", "TMC8461_DAC_VAL"], [0, 0, 1, "c.TMC8461_DAC_VAL", "TMC8461_DAC_VAL"], [0, 0, 1, "c.TMC8461_EC_STATE_BOOTSTRAP", "TMC8461_EC_STATE_BOOTSTRAP"], [0, 0, 1, "c.TMC8461_EC_STATE_INIT", "TMC8461_EC_STATE_INIT"], [0, 0, 1, "c.TMC8461_EC_STATE_OPERATIONAL", "TMC8461_EC_STATE_OPERATIONAL"], [0, 0, 1, "c.TMC8461_EC_STATE_PREOP", "TMC8461_EC_STATE_PREOP"], [0, 0, 1, "c.TMC8461_EC_STATE_SAFEOP", "TMC8461_EC_STATE_SAFEOP"], [0, 0, 1, "c.TMC8461_ENC_CONST", "TMC8461_ENC_CONST"], [0, 0, 1, "c.TMC8461_ENC_LATCH", "TMC8461_ENC_LATCH"], [0, 0, 1, "c.TMC8461_ENC_MODE", "TMC8461_ENC_MODE"], [0, 0, 1, "c.TMC8461_ENC_STATUS", "TMC8461_ENC_STATUS"], [0, 0, 1, "c.TMC8461_ENC_X_R", "TMC8461_ENC_X_R"], [0, 0, 1, "c.TMC8461_ENC_X_W", "TMC8461_ENC_X_W"], [0, 0, 1, "c.TMC8461_ESC_AL_CODE", "TMC8461_ESC_AL_CODE"], [0, 0, 1, "c.TMC8461_ESC_AL_CONTROL", "TMC8461_ESC_AL_CONTROL"], [0, 0, 1, "c.TMC8461_ESC_AL_ERROR_MASK", "TMC8461_ESC_AL_ERROR_MASK"], [0, 0, 1, "c.TMC8461_ESC_AL_ERROR_SHIFT", "TMC8461_ESC_AL_ERROR_SHIFT"], [0, 0, 1, "c.TMC8461_ESC_AL_EVENT_MASK_HI", "TMC8461_ESC_AL_EVENT_MASK_HI"], [0, 0, 1, "c.TMC8461_ESC_AL_EVENT_MASK_LO", "TMC8461_ESC_AL_EVENT_MASK_LO"], [0, 0, 1, "c.TMC8461_ESC_AL_EVENT_REQUEST", "TMC8461_ESC_AL_EVENT_REQUEST"], [0, 0, 1, "c.TMC8461_ESC_AL_STATE_MASK", "TMC8461_ESC_AL_STATE_MASK"], [0, 0, 1, "c.TMC8461_ESC_AL_STATE_SHIFT", "TMC8461_ESC_AL_STATE_SHIFT"], [0, 0, 1, "c.TMC8461_ESC_AL_STATUS", "TMC8461_ESC_AL_STATUS"], [0, 0, 1, "c.TMC8461_ESC_CFG_HVIO_DIFF_EN", "TMC8461_ESC_CFG_HVIO_DIFF_EN"], [0, 0, 1, "c.TMC8461_ESC_CFG_HVIO_DIFF_EN", "TMC8461_ESC_CFG_HVIO_DIFF_EN"], [0, 0, 1, "c.TMC8461_ESC_CFG_HVIO_SLOPE", "TMC8461_ESC_CFG_HVIO_SLOPE"], [0, 0, 1, "c.TMC8461_ESC_CFG_HVIO_SLOPE", "TMC8461_ESC_CFG_HVIO_SLOPE"], [0, 0, 1, "c.TMC8461_ESC_CFG_HVIO_WEAK_H", "TMC8461_ESC_CFG_HVIO_WEAK_H"], [0, 0, 1, "c.TMC8461_ESC_CFG_HVIO_WEAK_H", "TMC8461_ESC_CFG_HVIO_WEAK_H"], [0, 0, 1, "c.TMC8461_ESC_CFG_HVIO_WEAK_L", "TMC8461_ESC_CFG_HVIO_WEAK_L"], [0, 0, 1, "c.TMC8461_ESC_CFG_HVIO_WEAK_L", "TMC8461_ESC_CFG_HVIO_WEAK_L"], [0, 0, 1, "c.TMC8461_ESC_CFG_MEM_BLOCK0", "TMC8461_ESC_CFG_MEM_BLOCK0"], [0, 0, 1, "c.TMC8461_ESC_CFG_MEM_BLOCK0", "TMC8461_ESC_CFG_MEM_BLOCK0"], [0, 0, 1, "c.TMC8461_ESC_CFG_MEM_BLOCK1", "TMC8461_ESC_CFG_MEM_BLOCK1"], [0, 0, 1, "c.TMC8461_ESC_CFG_MEM_BLOCK1", "TMC8461_ESC_CFG_MEM_BLOCK1"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_0", "TMC8461_ESC_CFG_MFCIO_0"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_0", "TMC8461_ESC_CFG_MFCIO_0"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_1", "TMC8461_ESC_CFG_MFCIO_1"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_1", "TMC8461_ESC_CFG_MFCIO_1"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_10", "TMC8461_ESC_CFG_MFCIO_10"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_10", "TMC8461_ESC_CFG_MFCIO_10"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_11", "TMC8461_ESC_CFG_MFCIO_11"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_11", "TMC8461_ESC_CFG_MFCIO_11"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_12", "TMC8461_ESC_CFG_MFCIO_12"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_12", "TMC8461_ESC_CFG_MFCIO_12"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_13", "TMC8461_ESC_CFG_MFCIO_13"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_13", "TMC8461_ESC_CFG_MFCIO_13"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_14", "TMC8461_ESC_CFG_MFCIO_14"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_14", "TMC8461_ESC_CFG_MFCIO_14"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_15", "TMC8461_ESC_CFG_MFCIO_15"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_15", "TMC8461_ESC_CFG_MFCIO_15"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_2", "TMC8461_ESC_CFG_MFCIO_2"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_2", "TMC8461_ESC_CFG_MFCIO_2"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_3", "TMC8461_ESC_CFG_MFCIO_3"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_3", "TMC8461_ESC_CFG_MFCIO_3"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_4", "TMC8461_ESC_CFG_MFCIO_4"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_4", "TMC8461_ESC_CFG_MFCIO_4"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_5", "TMC8461_ESC_CFG_MFCIO_5"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_5", "TMC8461_ESC_CFG_MFCIO_5"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_6", "TMC8461_ESC_CFG_MFCIO_6"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_6", "TMC8461_ESC_CFG_MFCIO_6"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_7", "TMC8461_ESC_CFG_MFCIO_7"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_7", "TMC8461_ESC_CFG_MFCIO_7"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_8", "TMC8461_ESC_CFG_MFCIO_8"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_8", "TMC8461_ESC_CFG_MFCIO_8"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_9", "TMC8461_ESC_CFG_MFCIO_9"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_9", "TMC8461_ESC_CFG_MFCIO_9"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_0", "TMC8461_ESC_CFG_MFCIO_HV_0"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_0", "TMC8461_ESC_CFG_MFCIO_HV_0"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_1", "TMC8461_ESC_CFG_MFCIO_HV_1"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_1", "TMC8461_ESC_CFG_MFCIO_HV_1"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_2", "TMC8461_ESC_CFG_MFCIO_HV_2"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_2", "TMC8461_ESC_CFG_MFCIO_HV_2"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_3", "TMC8461_ESC_CFG_MFCIO_HV_3"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_3", "TMC8461_ESC_CFG_MFCIO_HV_3"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_4", "TMC8461_ESC_CFG_MFCIO_HV_4"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_4", "TMC8461_ESC_CFG_MFCIO_HV_4"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_5", "TMC8461_ESC_CFG_MFCIO_HV_5"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_5", "TMC8461_ESC_CFG_MFCIO_HV_5"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_6", "TMC8461_ESC_CFG_MFCIO_HV_6"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_6", "TMC8461_ESC_CFG_MFCIO_HV_6"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_7", "TMC8461_ESC_CFG_MFCIO_HV_7"], [0, 0, 1, "c.TMC8461_ESC_CFG_MFCIO_HV_7", "TMC8461_ESC_CFG_MFCIO_HV_7"], [0, 0, 1, "c.TMC8461_ESC_CFG_SWREG_33", "TMC8461_ESC_CFG_SWREG_33"], [0, 0, 1, "c.TMC8461_ESC_CFG_SWREG_33", "TMC8461_ESC_CFG_SWREG_33"], [0, 0, 1, "c.TMC8461_ESC_CFG_SWREG_VOUT", "TMC8461_ESC_CFG_SWREG_VOUT"], [0, 0, 1, "c.TMC8461_ESC_CFG_SWREG_VOUT", "TMC8461_ESC_CFG_SWREG_VOUT"], [0, 0, 1, "c.TMC8461_ESC_DAC_VAL", "TMC8461_ESC_DAC_VAL"], [0, 0, 1, "c.TMC8461_ESC_DEVICEID_MASK", "TMC8461_ESC_DEVICEID_MASK"], [0, 0, 1, "c.TMC8461_ESC_DEVICEID_SHIFT", "TMC8461_ESC_DEVICEID_SHIFT"], [0, 0, 1, "c.TMC8461_ESC_EEP_ADDRESS", "TMC8461_ESC_EEP_ADDRESS"], [0, 0, 1, "c.TMC8461_ESC_EEP_BUSY_MASK", "TMC8461_ESC_EEP_BUSY_MASK"], [0, 0, 1, "c.TMC8461_ESC_EEP_BUSY_SHIFT", "TMC8461_ESC_EEP_BUSY_SHIFT"], [0, 0, 1, "c.TMC8461_ESC_EEP_CFG", "TMC8461_ESC_EEP_CFG"], [0, 0, 1, "c.TMC8461_ESC_EEP_CMD_IDLE", "TMC8461_ESC_EEP_CMD_IDLE"], [0, 0, 1, "c.TMC8461_ESC_EEP_CMD_MASK", "TMC8461_ESC_EEP_CMD_MASK"], [0, 0, 1, "c.TMC8461_ESC_EEP_CMD_READ", "TMC8461_ESC_EEP_CMD_READ"], [0, 0, 1, "c.TMC8461_ESC_EEP_CMD_RELOAD", "TMC8461_ESC_EEP_CMD_RELOAD"], [0, 0, 1, "c.TMC8461_ESC_EEP_CMD_SHIFT", "TMC8461_ESC_EEP_CMD_SHIFT"], [0, 0, 1, "c.TMC8461_ESC_EEP_CMD_WRITE", "TMC8461_ESC_EEP_CMD_WRITE"], [0, 0, 1, "c.TMC8461_ESC_EEP_DATA", "TMC8461_ESC_EEP_DATA"], [0, 0, 1, "c.TMC8461_ESC_EEP_PDI_ACCESS", "TMC8461_ESC_EEP_PDI_ACCESS"], [0, 0, 1, "c.TMC8461_ESC_EEP_PDI_MASK", "TMC8461_ESC_EEP_PDI_MASK"], [0, 0, 1, "c.TMC8461_ESC_EEP_PDI_SHIFT", "TMC8461_ESC_EEP_PDI_SHIFT"], [0, 0, 1, "c.TMC8461_ESC_EEP_STATUS", "TMC8461_ESC_EEP_STATUS"], [0, 0, 1, "c.TMC8461_ESC_ENC_CONST", "TMC8461_ESC_ENC_CONST"], [0, 0, 1, "c.TMC8461_ESC_ENC_CONST", "TMC8461_ESC_ENC_CONST"], [0, 0, 1, "c.TMC8461_ESC_ENC_LATCH", "TMC8461_ESC_ENC_LATCH"], [0, 0, 1, "c.TMC8461_ESC_ENC_LATCH", "TMC8461_ESC_ENC_LATCH"], [0, 0, 1, "c.TMC8461_ESC_ENC_MODE", "TMC8461_ESC_ENC_MODE"], [0, 0, 1, "c.TMC8461_ESC_ENC_MODE", "TMC8461_ESC_ENC_MODE"], [0, 0, 1, "c.TMC8461_ESC_ENC_STATUS", "TMC8461_ESC_ENC_STATUS"], [0, 0, 1, "c.TMC8461_ESC_ENC_STATUS", "TMC8461_ESC_ENC_STATUS"], [0, 0, 1, "c.TMC8461_ESC_ENC_X_R", "TMC8461_ESC_ENC_X_R"], [0, 0, 1, "c.TMC8461_ESC_ENC_X_R", "TMC8461_ESC_ENC_X_R"], [0, 0, 1, "c.TMC8461_ESC_ENC_X_W", "TMC8461_ESC_ENC_X_W"], [0, 0, 1, "c.TMC8461_ESC_ENC_X_W", "TMC8461_ESC_ENC_X_W"], [0, 0, 1, "c.TMC8461_ESC_GPI", "TMC8461_ESC_GPI"], [0, 0, 1, "c.TMC8461_ESC_GPIO_CONFIG", "TMC8461_ESC_GPIO_CONFIG"], [0, 0, 1, "c.TMC8461_ESC_GPO", "TMC8461_ESC_GPO"], [0, 0, 1, "c.TMC8461_ESC_HV_STATUS", "TMC8461_ESC_HV_STATUS"], [0, 0, 1, "c.TMC8461_ESC_IIC_ADDRESS", "TMC8461_ESC_IIC_ADDRESS"], [0, 0, 1, "c.TMC8461_ESC_IIC_ADDRESS", "TMC8461_ESC_IIC_ADDRESS"], [0, 0, 1, "c.TMC8461_ESC_IIC_CONTROL", "TMC8461_ESC_IIC_CONTROL"], [0, 0, 1, "c.TMC8461_ESC_IIC_CONTROL", "TMC8461_ESC_IIC_CONTROL"], [0, 0, 1, "c.TMC8461_ESC_IIC_DATA_R", "TMC8461_ESC_IIC_DATA_R"], [0, 0, 1, "c.TMC8461_ESC_IIC_DATA_R", "TMC8461_ESC_IIC_DATA_R"], [0, 0, 1, "c.TMC8461_ESC_IIC_DATA_W", "TMC8461_ESC_IIC_DATA_W"], [0, 0, 1, "c.TMC8461_ESC_IIC_DATA_W", "TMC8461_ESC_IIC_DATA_W"], [0, 0, 1, "c.TMC8461_ESC_IIC_STATUS", "TMC8461_ESC_IIC_STATUS"], [0, 0, 1, "c.TMC8461_ESC_IIC_STATUS", "TMC8461_ESC_IIC_STATUS"], [0, 0, 1, "c.TMC8461_ESC_IIC_TIMEBASE", "TMC8461_ESC_IIC_TIMEBASE"], [0, 0, 1, "c.TMC8461_ESC_IIC_TIMEBASE", "TMC8461_ESC_IIC_TIMEBASE"], [0, 0, 1, "c.TMC8461_ESC_MB_STATUS", "TMC8461_ESC_MB_STATUS"], [0, 0, 1, "c.TMC8461_ESC_MFCIO_IRQ_CFG", "TMC8461_ESC_MFCIO_IRQ_CFG"], [0, 0, 1, "c.TMC8461_ESC_MFCIO_IRQ_FLAGS", "TMC8461_ESC_MFCIO_IRQ_FLAGS"], [0, 0, 1, "c.TMC8461_ESC_PDI_ACCESS_MASK", "TMC8461_ESC_PDI_ACCESS_MASK"], [0, 0, 1, "c.TMC8461_ESC_PDI_ACCESS_SHIFT", "TMC8461_ESC_PDI_ACCESS_SHIFT"], [0, 0, 1, "c.TMC8461_ESC_PDI_CTRL", "TMC8461_ESC_PDI_CTRL"], [0, 0, 1, "c.TMC8461_ESC_PDI_MODE_MASK", "TMC8461_ESC_PDI_MODE_MASK"], [0, 0, 1, "c.TMC8461_ESC_PDI_MODE_SHIFT", "TMC8461_ESC_PDI_MODE_SHIFT"], [0, 0, 1, "c.TMC8461_ESC_PDO_STATUS", "TMC8461_ESC_PDO_STATUS"], [0, 0, 1, "c.TMC8461_ESC_PULSE_B_PULSE_A", "TMC8461_ESC_PULSE_B_PULSE_A"], [0, 0, 1, "c.TMC8461_ESC_PULSE_B_PULSE_A", "TMC8461_ESC_PULSE_B_PULSE_A"], [0, 0, 1, "c.TMC8461_ESC_PULSE_LENGTH", "TMC8461_ESC_PULSE_LENGTH"], [0, 0, 1, "c.TMC8461_ESC_PULSE_LENGTH", "TMC8461_ESC_PULSE_LENGTH"], [0, 0, 1, "c.TMC8461_ESC_PWM1", "TMC8461_ESC_PWM1"], [0, 0, 1, "c.TMC8461_ESC_PWM1", "TMC8461_ESC_PWM1"], [0, 0, 1, "c.TMC8461_ESC_PWM1_CNTRSHFT", "TMC8461_ESC_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8461_ESC_PWM1_CNTRSHFT", "TMC8461_ESC_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8461_ESC_PWM2", "TMC8461_ESC_PWM2"], [0, 0, 1, "c.TMC8461_ESC_PWM2", "TMC8461_ESC_PWM2"], [0, 0, 1, "c.TMC8461_ESC_PWM2_CNTRSHFT", "TMC8461_ESC_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8461_ESC_PWM2_CNTRSHFT", "TMC8461_ESC_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8461_ESC_PWM3", "TMC8461_ESC_PWM3"], [0, 0, 1, "c.TMC8461_ESC_PWM3", "TMC8461_ESC_PWM3"], [0, 0, 1, "c.TMC8461_ESC_PWM3_CNTRSHFT", "TMC8461_ESC_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8461_ESC_PWM3_CNTRSHFT", "TMC8461_ESC_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8461_ESC_PWM4", "TMC8461_ESC_PWM4"], [0, 0, 1, "c.TMC8461_ESC_PWM4", "TMC8461_ESC_PWM4"], [0, 0, 1, "c.TMC8461_ESC_PWM4_CNTRSHFT", "TMC8461_ESC_PWM4_CNTRSHFT"], [0, 0, 1, "c.TMC8461_ESC_PWM4_CNTRSHFT", "TMC8461_ESC_PWM4_CNTRSHFT"], [0, 0, 1, "c.TMC8461_ESC_PWM_CFG", "TMC8461_ESC_PWM_CFG"], [0, 0, 1, "c.TMC8461_ESC_PWM_CFG", "TMC8461_ESC_PWM_CFG"], [0, 0, 1, "c.TMC8461_ESC_RESET_ECAT", "TMC8461_ESC_RESET_ECAT"], [0, 0, 1, "c.TMC8461_ESC_RESET_PDI", "TMC8461_ESC_RESET_PDI"], [0, 0, 1, "c.TMC8461_ESC_SD_CFG", "TMC8461_ESC_SD_CFG"], [0, 0, 1, "c.TMC8461_ESC_SD_CFG", "TMC8461_ESC_SD_CFG"], [0, 0, 1, "c.TMC8461_ESC_SD_CMP0", "TMC8461_ESC_SD_CMP0"], [0, 0, 1, "c.TMC8461_ESC_SD_CMP0", "TMC8461_ESC_SD_CMP0"], [0, 0, 1, "c.TMC8461_ESC_SD_CMP1", "TMC8461_ESC_SD_CMP1"], [0, 0, 1, "c.TMC8461_ESC_SD_CMP1", "TMC8461_ESC_SD_CMP1"], [0, 0, 1, "c.TMC8461_ESC_SD_CMP2", "TMC8461_ESC_SD_CMP2"], [0, 0, 1, "c.TMC8461_ESC_SD_CMP2", "TMC8461_ESC_SD_CMP2"], [0, 0, 1, "c.TMC8461_ESC_SD_DLY", "TMC8461_ESC_SD_DLY"], [0, 0, 1, "c.TMC8461_ESC_SD_DLY", "TMC8461_ESC_SD_DLY"], [0, 0, 1, "c.TMC8461_ESC_SD_NEXTSR0", "TMC8461_ESC_SD_NEXTSR0"], [0, 0, 1, "c.TMC8461_ESC_SD_NEXTSR0", "TMC8461_ESC_SD_NEXTSR0"], [0, 0, 1, "c.TMC8461_ESC_SD_NEXTSR1", "TMC8461_ESC_SD_NEXTSR1"], [0, 0, 1, "c.TMC8461_ESC_SD_NEXTSR1", "TMC8461_ESC_SD_NEXTSR1"], [0, 0, 1, "c.TMC8461_ESC_SD_NEXTSR2", "TMC8461_ESC_SD_NEXTSR2"], [0, 0, 1, "c.TMC8461_ESC_SD_NEXTSR2", "TMC8461_ESC_SD_NEXTSR2"], [0, 0, 1, "c.TMC8461_ESC_SD_SC0", "TMC8461_ESC_SD_SC0"], [0, 0, 1, "c.TMC8461_ESC_SD_SC0", "TMC8461_ESC_SD_SC0"], [0, 0, 1, "c.TMC8461_ESC_SD_SC1", "TMC8461_ESC_SD_SC1"], [0, 0, 1, "c.TMC8461_ESC_SD_SC1", "TMC8461_ESC_SD_SC1"], [0, 0, 1, "c.TMC8461_ESC_SD_SC2", "TMC8461_ESC_SD_SC2"], [0, 0, 1, "c.TMC8461_ESC_SD_SC2", "TMC8461_ESC_SD_SC2"], [0, 0, 1, "c.TMC8461_ESC_SD_SL", "TMC8461_ESC_SD_SL"], [0, 0, 1, "c.TMC8461_ESC_SD_SL", "TMC8461_ESC_SD_SL"], [0, 0, 1, "c.TMC8461_ESC_SD_SR0", "TMC8461_ESC_SD_SR0"], [0, 0, 1, "c.TMC8461_ESC_SD_SR0", "TMC8461_ESC_SD_SR0"], [0, 0, 1, "c.TMC8461_ESC_SD_SR1", "TMC8461_ESC_SD_SR1"], [0, 0, 1, "c.TMC8461_ESC_SD_SR1", "TMC8461_ESC_SD_SR1"], [0, 0, 1, "c.TMC8461_ESC_SD_SR2", "TMC8461_ESC_SD_SR2"], [0, 0, 1, "c.TMC8461_ESC_SD_SR2", "TMC8461_ESC_SD_SR2"], [0, 0, 1, "c.TMC8461_ESC_SD_ST0", "TMC8461_ESC_SD_ST0"], [0, 0, 1, "c.TMC8461_ESC_SD_ST0", "TMC8461_ESC_SD_ST0"], [0, 0, 1, "c.TMC8461_ESC_SD_ST1", "TMC8461_ESC_SD_ST1"], [0, 0, 1, "c.TMC8461_ESC_SD_ST1", "TMC8461_ESC_SD_ST1"], [0, 0, 1, "c.TMC8461_ESC_SD_ST2", "TMC8461_ESC_SD_ST2"], [0, 0, 1, "c.TMC8461_ESC_SD_ST2", "TMC8461_ESC_SD_ST2"], [0, 0, 1, "c.TMC8461_ESC_SM0_CTRL_STATUS", "TMC8461_ESC_SM0_CTRL_STATUS"], [0, 0, 1, "c.TMC8461_ESC_SM0_LEN", "TMC8461_ESC_SM0_LEN"], [0, 0, 1, "c.TMC8461_ESC_SM0_START", "TMC8461_ESC_SM0_START"], [0, 0, 1, "c.TMC8461_ESC_SM1_LEN", "TMC8461_ESC_SM1_LEN"], [0, 0, 1, "c.TMC8461_ESC_SM1_START", "TMC8461_ESC_SM1_START"], [0, 0, 1, "c.TMC8461_ESC_SM2_CTRL_STATUS", "TMC8461_ESC_SM2_CTRL_STATUS"], [0, 0, 1, "c.TMC8461_ESC_SM2_LEN", "TMC8461_ESC_SM2_LEN"], [0, 0, 1, "c.TMC8461_ESC_SM2_START", "TMC8461_ESC_SM2_START"], [0, 0, 1, "c.TMC8461_ESC_SM3_LEN", "TMC8461_ESC_SM3_LEN"], [0, 0, 1, "c.TMC8461_ESC_SM3_START", "TMC8461_ESC_SM3_START"], [0, 0, 1, "c.TMC8461_ESC_SPI_CONF", "TMC8461_ESC_SPI_CONF"], [0, 0, 1, "c.TMC8461_ESC_SPI_CONF", "TMC8461_ESC_SPI_CONF"], [0, 0, 1, "c.TMC8461_ESC_SPI_LENGTH", "TMC8461_ESC_SPI_LENGTH"], [0, 0, 1, "c.TMC8461_ESC_SPI_LENGTH", "TMC8461_ESC_SPI_LENGTH"], [0, 0, 1, "c.TMC8461_ESC_SPI_RX_DATA", "TMC8461_ESC_SPI_RX_DATA"], [0, 0, 1, "c.TMC8461_ESC_SPI_RX_DATA", "TMC8461_ESC_SPI_RX_DATA"], [0, 0, 1, "c.TMC8461_ESC_SPI_STATUS", "TMC8461_ESC_SPI_STATUS"], [0, 0, 1, "c.TMC8461_ESC_SPI_STATUS", "TMC8461_ESC_SPI_STATUS"], [0, 0, 1, "c.TMC8461_ESC_SPI_TIME", "TMC8461_ESC_SPI_TIME"], [0, 0, 1, "c.TMC8461_ESC_SPI_TIME", "TMC8461_ESC_SPI_TIME"], [0, 0, 1, "c.TMC8461_ESC_SPI_TX_DATA", "TMC8461_ESC_SPI_TX_DATA"], [0, 0, 1, "c.TMC8461_ESC_SPI_TX_DATA", "TMC8461_ESC_SPI_TX_DATA"], [0, 0, 1, "c.TMC8461_ESC_SYNC_EVT_COUNTER", "TMC8461_ESC_SYNC_EVT_COUNTER"], [0, 0, 1, "c.TMC8461_ESC_WD_CFG", "TMC8461_ESC_WD_CFG"], [0, 0, 1, "c.TMC8461_ESC_WD_IN_MASK_POL", "TMC8461_ESC_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8461_ESC_WD_MAX", "TMC8461_ESC_WD_MAX"], [0, 0, 1, "c.TMC8461_ESC_WD_OE_POL", "TMC8461_ESC_WD_OE_POL"], [0, 0, 1, "c.TMC8461_ESC_WD_OUT_MASK_POL", "TMC8461_ESC_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8461_ESC_WD_TIME", "TMC8461_ESC_WD_TIME"], [0, 0, 1, "c.TMC8461_FIELD_READ", "TMC8461_FIELD_READ"], [0, 0, 1, "c.TMC8461_FIELD_WRITE", "TMC8461_FIELD_WRITE"], [0, 0, 1, "c.TMC8461_GPI", "TMC8461_GPI"], [0, 0, 1, "c.TMC8461_GPI", "TMC8461_GPI"], [0, 0, 1, "c.TMC8461_GPIO_CONFIG", "TMC8461_GPIO_CONFIG"], [0, 0, 1, "c.TMC8461_GPIO_CONFIG", "TMC8461_GPIO_CONFIG"], [0, 0, 1, "c.TMC8461_GPO", "TMC8461_GPO"], [0, 0, 1, "c.TMC8461_GPO", "TMC8461_GPO"], [0, 0, 1, "c.TMC8461_HVIO_CFG", "TMC8461_HVIO_CFG"], [0, 0, 1, "c.TMC8461_HV_STATUS", "TMC8461_HV_STATUS"], [0, 0, 1, "c.TMC8461_HV_STATUS", "TMC8461_HV_STATUS"], [0, 0, 1, "c.TMC8461_IIC_ADDRESS", "TMC8461_IIC_ADDRESS"], [0, 0, 1, "c.TMC8461_IIC_CONTROL", "TMC8461_IIC_CONTROL"], [0, 0, 1, "c.TMC8461_IIC_DATA_R", "TMC8461_IIC_DATA_R"], [0, 0, 1, "c.TMC8461_IIC_DATA_W", "TMC8461_IIC_DATA_W"], [0, 0, 1, "c.TMC8461_IIC_STATUS", "TMC8461_IIC_STATUS"], [0, 0, 1, "c.TMC8461_IIC_TIMEBASE", "TMC8461_IIC_TIMEBASE"], [0, 0, 1, "c.TMC8461_MAGIC_RESET", "TMC8461_MAGIC_RESET"], [0, 0, 1, "c.TMC8461_MAGIC_RESET_0", "TMC8461_MAGIC_RESET_0"], [0, 0, 1, "c.TMC8461_MAGIC_RESET_1", "TMC8461_MAGIC_RESET_1"], [0, 0, 1, "c.TMC8461_MAGIC_RESET_2", "TMC8461_MAGIC_RESET_2"], [0, 0, 1, "c.TMC8461_MFCFG_DAC0", "TMC8461_MFCFG_DAC0"], [0, 0, 1, "c.TMC8461_MFCFG_DAC0", "TMC8461_MFCFG_DAC0"], [0, 0, 1, "c.TMC8461_MFCFG_ENCA_N", "TMC8461_MFCFG_ENCA_N"], [0, 0, 1, "c.TMC8461_MFCFG_ENCA_N", "TMC8461_MFCFG_ENCA_N"], [0, 0, 1, "c.TMC8461_MFCFG_ENCA_P", "TMC8461_MFCFG_ENCA_P"], [0, 0, 1, "c.TMC8461_MFCFG_ENCA_P", "TMC8461_MFCFG_ENCA_P"], [0, 0, 1, "c.TMC8461_MFCFG_ENCB_N", "TMC8461_MFCFG_ENCB_N"], [0, 0, 1, "c.TMC8461_MFCFG_ENCB_N", "TMC8461_MFCFG_ENCB_N"], [0, 0, 1, "c.TMC8461_MFCFG_ENCB_P", "TMC8461_MFCFG_ENCB_P"], [0, 0, 1, "c.TMC8461_MFCFG_ENCB_P", "TMC8461_MFCFG_ENCB_P"], [0, 0, 1, "c.TMC8461_MFCFG_ENCN_N", "TMC8461_MFCFG_ENCN_N"], [0, 0, 1, "c.TMC8461_MFCFG_ENCN_N", "TMC8461_MFCFG_ENCN_N"], [0, 0, 1, "c.TMC8461_MFCFG_ENCN_P", "TMC8461_MFCFG_ENCN_P"], [0, 0, 1, "c.TMC8461_MFCFG_ENCN_P", "TMC8461_MFCFG_ENCN_P"], [0, 0, 1, "c.TMC8461_MFCFG_GPI0", "TMC8461_MFCFG_GPI0"], [0, 0, 1, "c.TMC8461_MFCFG_GPI0", "TMC8461_MFCFG_GPI0"], [0, 0, 1, "c.TMC8461_MFCFG_GPI1", "TMC8461_MFCFG_GPI1"], [0, 0, 1, "c.TMC8461_MFCFG_GPI1", "TMC8461_MFCFG_GPI1"], [0, 0, 1, "c.TMC8461_MFCFG_GPI10", "TMC8461_MFCFG_GPI10"], [0, 0, 1, "c.TMC8461_MFCFG_GPI10", "TMC8461_MFCFG_GPI10"], [0, 0, 1, "c.TMC8461_MFCFG_GPI11", "TMC8461_MFCFG_GPI11"], [0, 0, 1, "c.TMC8461_MFCFG_GPI11", "TMC8461_MFCFG_GPI11"], [0, 0, 1, "c.TMC8461_MFCFG_GPI12", "TMC8461_MFCFG_GPI12"], [0, 0, 1, "c.TMC8461_MFCFG_GPI12", "TMC8461_MFCFG_GPI12"], [0, 0, 1, "c.TMC8461_MFCFG_GPI13", "TMC8461_MFCFG_GPI13"], [0, 0, 1, "c.TMC8461_MFCFG_GPI13", "TMC8461_MFCFG_GPI13"], [0, 0, 1, "c.TMC8461_MFCFG_GPI14", "TMC8461_MFCFG_GPI14"], [0, 0, 1, "c.TMC8461_MFCFG_GPI14", "TMC8461_MFCFG_GPI14"], [0, 0, 1, "c.TMC8461_MFCFG_GPI15", "TMC8461_MFCFG_GPI15"], [0, 0, 1, "c.TMC8461_MFCFG_GPI15", "TMC8461_MFCFG_GPI15"], [0, 0, 1, "c.TMC8461_MFCFG_GPI2", "TMC8461_MFCFG_GPI2"], [0, 0, 1, "c.TMC8461_MFCFG_GPI2", "TMC8461_MFCFG_GPI2"], [0, 0, 1, "c.TMC8461_MFCFG_GPI3", "TMC8461_MFCFG_GPI3"], [0, 0, 1, "c.TMC8461_MFCFG_GPI3", "TMC8461_MFCFG_GPI3"], [0, 0, 1, "c.TMC8461_MFCFG_GPI4", "TMC8461_MFCFG_GPI4"], [0, 0, 1, "c.TMC8461_MFCFG_GPI4", "TMC8461_MFCFG_GPI4"], [0, 0, 1, "c.TMC8461_MFCFG_GPI5", "TMC8461_MFCFG_GPI5"], [0, 0, 1, "c.TMC8461_MFCFG_GPI5", "TMC8461_MFCFG_GPI5"], [0, 0, 1, "c.TMC8461_MFCFG_GPI6", "TMC8461_MFCFG_GPI6"], [0, 0, 1, "c.TMC8461_MFCFG_GPI6", "TMC8461_MFCFG_GPI6"], [0, 0, 1, "c.TMC8461_MFCFG_GPI7", "TMC8461_MFCFG_GPI7"], [0, 0, 1, "c.TMC8461_MFCFG_GPI7", "TMC8461_MFCFG_GPI7"], [0, 0, 1, "c.TMC8461_MFCFG_GPI8", "TMC8461_MFCFG_GPI8"], [0, 0, 1, "c.TMC8461_MFCFG_GPI8", "TMC8461_MFCFG_GPI8"], [0, 0, 1, "c.TMC8461_MFCFG_GPI9", "TMC8461_MFCFG_GPI9"], [0, 0, 1, "c.TMC8461_MFCFG_GPI9", "TMC8461_MFCFG_GPI9"], [0, 0, 1, "c.TMC8461_MFCFG_GPO0", "TMC8461_MFCFG_GPO0"], [0, 0, 1, "c.TMC8461_MFCFG_GPO0", "TMC8461_MFCFG_GPO0"], [0, 0, 1, "c.TMC8461_MFCFG_GPO1", "TMC8461_MFCFG_GPO1"], [0, 0, 1, "c.TMC8461_MFCFG_GPO1", "TMC8461_MFCFG_GPO1"], [0, 0, 1, "c.TMC8461_MFCFG_GPO10", "TMC8461_MFCFG_GPO10"], [0, 0, 1, "c.TMC8461_MFCFG_GPO10", "TMC8461_MFCFG_GPO10"], [0, 0, 1, "c.TMC8461_MFCFG_GPO11", "TMC8461_MFCFG_GPO11"], [0, 0, 1, "c.TMC8461_MFCFG_GPO11", "TMC8461_MFCFG_GPO11"], [0, 0, 1, "c.TMC8461_MFCFG_GPO12", "TMC8461_MFCFG_GPO12"], [0, 0, 1, "c.TMC8461_MFCFG_GPO12", "TMC8461_MFCFG_GPO12"], [0, 0, 1, "c.TMC8461_MFCFG_GPO13", "TMC8461_MFCFG_GPO13"], [0, 0, 1, "c.TMC8461_MFCFG_GPO13", "TMC8461_MFCFG_GPO13"], [0, 0, 1, "c.TMC8461_MFCFG_GPO14", "TMC8461_MFCFG_GPO14"], [0, 0, 1, "c.TMC8461_MFCFG_GPO14", "TMC8461_MFCFG_GPO14"], [0, 0, 1, "c.TMC8461_MFCFG_GPO15", "TMC8461_MFCFG_GPO15"], [0, 0, 1, "c.TMC8461_MFCFG_GPO15", "TMC8461_MFCFG_GPO15"], [0, 0, 1, "c.TMC8461_MFCFG_GPO2", "TMC8461_MFCFG_GPO2"], [0, 0, 1, "c.TMC8461_MFCFG_GPO2", "TMC8461_MFCFG_GPO2"], [0, 0, 1, "c.TMC8461_MFCFG_GPO3", "TMC8461_MFCFG_GPO3"], [0, 0, 1, "c.TMC8461_MFCFG_GPO3", "TMC8461_MFCFG_GPO3"], [0, 0, 1, "c.TMC8461_MFCFG_GPO4", "TMC8461_MFCFG_GPO4"], [0, 0, 1, "c.TMC8461_MFCFG_GPO4", "TMC8461_MFCFG_GPO4"], [0, 0, 1, "c.TMC8461_MFCFG_GPO5", "TMC8461_MFCFG_GPO5"], [0, 0, 1, "c.TMC8461_MFCFG_GPO5", "TMC8461_MFCFG_GPO5"], [0, 0, 1, "c.TMC8461_MFCFG_GPO6", "TMC8461_MFCFG_GPO6"], [0, 0, 1, "c.TMC8461_MFCFG_GPO6", "TMC8461_MFCFG_GPO6"], [0, 0, 1, "c.TMC8461_MFCFG_GPO7", "TMC8461_MFCFG_GPO7"], [0, 0, 1, "c.TMC8461_MFCFG_GPO7", "TMC8461_MFCFG_GPO7"], [0, 0, 1, "c.TMC8461_MFCFG_GPO8", "TMC8461_MFCFG_GPO8"], [0, 0, 1, "c.TMC8461_MFCFG_GPO8", "TMC8461_MFCFG_GPO8"], [0, 0, 1, "c.TMC8461_MFCFG_GPO9", "TMC8461_MFCFG_GPO9"], [0, 0, 1, "c.TMC8461_MFCFG_GPO9", "TMC8461_MFCFG_GPO9"], [0, 0, 1, "c.TMC8461_MFCFG_HIGH", "TMC8461_MFCFG_HIGH"], [0, 0, 1, "c.TMC8461_MFCFG_HIGH", "TMC8461_MFCFG_HIGH"], [0, 0, 1, "c.TMC8461_MFCFG_IIC_SCL", "TMC8461_MFCFG_IIC_SCL"], [0, 0, 1, "c.TMC8461_MFCFG_IIC_SCL", "TMC8461_MFCFG_IIC_SCL"], [0, 0, 1, "c.TMC8461_MFCFG_IIC_SDA", "TMC8461_MFCFG_IIC_SDA"], [0, 0, 1, "c.TMC8461_MFCFG_IIC_SDA", "TMC8461_MFCFG_IIC_SDA"], [0, 0, 1, "c.TMC8461_MFCFG_INPUT", "TMC8461_MFCFG_INPUT"], [0, 0, 1, "c.TMC8461_MFCFG_INPUT", "TMC8461_MFCFG_INPUT"], [0, 0, 1, "c.TMC8461_MFCFG_LOW", "TMC8461_MFCFG_LOW"], [0, 0, 1, "c.TMC8461_MFCFG_LOW", "TMC8461_MFCFG_LOW"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_HS0", "TMC8461_MFCFG_PWM_HS0"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_HS0", "TMC8461_MFCFG_PWM_HS0"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_HS1", "TMC8461_MFCFG_PWM_HS1"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_HS1", "TMC8461_MFCFG_PWM_HS1"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_HS2", "TMC8461_MFCFG_PWM_HS2"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_HS2", "TMC8461_MFCFG_PWM_HS2"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_HS3", "TMC8461_MFCFG_PWM_HS3"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_HS3", "TMC8461_MFCFG_PWM_HS3"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_LS0", "TMC8461_MFCFG_PWM_LS0"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_LS0", "TMC8461_MFCFG_PWM_LS0"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_LS1", "TMC8461_MFCFG_PWM_LS1"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_LS1", "TMC8461_MFCFG_PWM_LS1"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_LS2", "TMC8461_MFCFG_PWM_LS2"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_LS2", "TMC8461_MFCFG_PWM_LS2"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_LS3", "TMC8461_MFCFG_PWM_LS3"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_LS3", "TMC8461_MFCFG_PWM_LS3"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_A", "TMC8461_MFCFG_PWM_PULSE_A"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_A", "TMC8461_MFCFG_PWM_PULSE_A"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_AB", "TMC8461_MFCFG_PWM_PULSE_AB"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_AB", "TMC8461_MFCFG_PWM_PULSE_AB"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_B", "TMC8461_MFCFG_PWM_PULSE_B"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_B", "TMC8461_MFCFG_PWM_PULSE_B"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_CENTER", "TMC8461_MFCFG_PWM_PULSE_CENTER"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_CENTER", "TMC8461_MFCFG_PWM_PULSE_CENTER"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_ZERO", "TMC8461_MFCFG_PWM_PULSE_ZERO"], [0, 0, 1, "c.TMC8461_MFCFG_PWM_PULSE_ZERO", "TMC8461_MFCFG_PWM_PULSE_ZERO"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR0", "TMC8461_MFCFG_SD_DIR0"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR0", "TMC8461_MFCFG_SD_DIR0"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR0_N", "TMC8461_MFCFG_SD_DIR0_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR0_N", "TMC8461_MFCFG_SD_DIR0_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR1", "TMC8461_MFCFG_SD_DIR1"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR1", "TMC8461_MFCFG_SD_DIR1"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR1_N", "TMC8461_MFCFG_SD_DIR1_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR1_N", "TMC8461_MFCFG_SD_DIR1_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR2", "TMC8461_MFCFG_SD_DIR2"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR2", "TMC8461_MFCFG_SD_DIR2"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR2_N", "TMC8461_MFCFG_SD_DIR2_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_DIR2_N", "TMC8461_MFCFG_SD_DIR2_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP0", "TMC8461_MFCFG_SD_STEP0"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP0", "TMC8461_MFCFG_SD_STEP0"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP0_N", "TMC8461_MFCFG_SD_STEP0_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP0_N", "TMC8461_MFCFG_SD_STEP0_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP1", "TMC8461_MFCFG_SD_STEP1"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP1", "TMC8461_MFCFG_SD_STEP1"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP1_N", "TMC8461_MFCFG_SD_STEP1_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP1_N", "TMC8461_MFCFG_SD_STEP1_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP2", "TMC8461_MFCFG_SD_STEP2"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP2", "TMC8461_MFCFG_SD_STEP2"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP2_N", "TMC8461_MFCFG_SD_STEP2_N"], [0, 0, 1, "c.TMC8461_MFCFG_SD_STEP2_N", "TMC8461_MFCFG_SD_STEP2_N"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_CSN0", "TMC8461_MFCFG_SPI_CSN0"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_CSN0", "TMC8461_MFCFG_SPI_CSN0"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_CSN1", "TMC8461_MFCFG_SPI_CSN1"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_CSN1", "TMC8461_MFCFG_SPI_CSN1"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_CSN2", "TMC8461_MFCFG_SPI_CSN2"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_CSN2", "TMC8461_MFCFG_SPI_CSN2"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_CSN3", "TMC8461_MFCFG_SPI_CSN3"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_CSN3", "TMC8461_MFCFG_SPI_CSN3"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_MISO", "TMC8461_MFCFG_SPI_MISO"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_MISO", "TMC8461_MFCFG_SPI_MISO"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_MOSI", "TMC8461_MFCFG_SPI_MOSI"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_MOSI", "TMC8461_MFCFG_SPI_MOSI"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_SCK", "TMC8461_MFCFG_SPI_SCK"], [0, 0, 1, "c.TMC8461_MFCFG_SPI_SCK", "TMC8461_MFCFG_SPI_SCK"], [0, 0, 1, "c.TMC8461_MFCFG_TRI", "TMC8461_MFCFG_TRI"], [0, 0, 1, "c.TMC8461_MFCFG_TRI", "TMC8461_MFCFG_TRI"], [0, 0, 1, "c.TMC8461_MFCIO_IRQ_CFG", "TMC8461_MFCIO_IRQ_CFG"], [0, 0, 1, "c.TMC8461_MFCIO_IRQ_CFG", "TMC8461_MFCIO_IRQ_CFG"], [0, 0, 1, "c.TMC8461_MFCIO_IRQ_FLAGS", "TMC8461_MFCIO_IRQ_FLAGS"], [0, 0, 1, "c.TMC8461_MFCIO_IRQ_FLAGS", "TMC8461_MFCIO_IRQ_FLAGS"], [0, 0, 1, "c.TMC8461_MFC_AL_OVERRIDE", "TMC8461_MFC_AL_OVERRIDE"], [0, 0, 1, "c.TMC8461_MFC_ENC_CONST", "TMC8461_MFC_ENC_CONST"], [0, 0, 1, "c.TMC8461_MFC_ENC_LATCH", "TMC8461_MFC_ENC_LATCH"], [0, 0, 1, "c.TMC8461_MFC_ENC_MODE", "TMC8461_MFC_ENC_MODE"], [0, 0, 1, "c.TMC8461_MFC_ENC_STATUS", "TMC8461_MFC_ENC_STATUS"], [0, 0, 1, "c.TMC8461_MFC_ENC_X_R", "TMC8461_MFC_ENC_X_R"], [0, 0, 1, "c.TMC8461_MFC_ENC_X_W", "TMC8461_MFC_ENC_X_W"], [0, 0, 1, "c.TMC8461_MFC_HVIO_CFG", "TMC8461_MFC_HVIO_CFG"], [0, 0, 1, "c.TMC8461_MFC_IIC_ADDRESS", "TMC8461_MFC_IIC_ADDRESS"], [0, 0, 1, "c.TMC8461_MFC_IIC_CONTROL", "TMC8461_MFC_IIC_CONTROL"], [0, 0, 1, "c.TMC8461_MFC_IIC_DATA_R", "TMC8461_MFC_IIC_DATA_R"], [0, 0, 1, "c.TMC8461_MFC_IIC_DATA_W", "TMC8461_MFC_IIC_DATA_W"], [0, 0, 1, "c.TMC8461_MFC_IIC_STATUS", "TMC8461_MFC_IIC_STATUS"], [0, 0, 1, "c.TMC8461_MFC_IIC_TIMEBASE", "TMC8461_MFC_IIC_TIMEBASE"], [0, 0, 1, "c.TMC8461_MFC_PULSE_B_PULSE_A", "TMC8461_MFC_PULSE_B_PULSE_A"], [0, 0, 1, "c.TMC8461_MFC_PULSE_LENGTH", "TMC8461_MFC_PULSE_LENGTH"], [0, 0, 1, "c.TMC8461_MFC_PWM1", "TMC8461_MFC_PWM1"], [0, 0, 1, "c.TMC8461_MFC_PWM1_CNTRSHFT", "TMC8461_MFC_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8461_MFC_PWM2", "TMC8461_MFC_PWM2"], [0, 0, 1, "c.TMC8461_MFC_PWM2_CNTRSHFT", "TMC8461_MFC_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8461_MFC_PWM3", "TMC8461_MFC_PWM3"], [0, 0, 1, "c.TMC8461_MFC_PWM3_CNTRSHFT", "TMC8461_MFC_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8461_MFC_PWM4", "TMC8461_MFC_PWM4"], [0, 0, 1, "c.TMC8461_MFC_PWM4_CNTRSHFT", "TMC8461_MFC_PWM4_CNTRSHFT"], [0, 0, 1, "c.TMC8461_MFC_PWM_CFG", "TMC8461_MFC_PWM_CFG"], [0, 0, 1, "c.TMC8461_MFC_SD_CFG", "TMC8461_MFC_SD_CFG"], [0, 0, 1, "c.TMC8461_MFC_SD_CMP0", "TMC8461_MFC_SD_CMP0"], [0, 0, 1, "c.TMC8461_MFC_SD_CMP1", "TMC8461_MFC_SD_CMP1"], [0, 0, 1, "c.TMC8461_MFC_SD_CMP2", "TMC8461_MFC_SD_CMP2"], [0, 0, 1, "c.TMC8461_MFC_SD_DLY", "TMC8461_MFC_SD_DLY"], [0, 0, 1, "c.TMC8461_MFC_SD_NEXTSR0", "TMC8461_MFC_SD_NEXTSR0"], [0, 0, 1, "c.TMC8461_MFC_SD_NEXTSR1", "TMC8461_MFC_SD_NEXTSR1"], [0, 0, 1, "c.TMC8461_MFC_SD_NEXTSR2", "TMC8461_MFC_SD_NEXTSR2"], [0, 0, 1, "c.TMC8461_MFC_SD_SC0", "TMC8461_MFC_SD_SC0"], [0, 0, 1, "c.TMC8461_MFC_SD_SC1", "TMC8461_MFC_SD_SC1"], [0, 0, 1, "c.TMC8461_MFC_SD_SC2", "TMC8461_MFC_SD_SC2"], [0, 0, 1, "c.TMC8461_MFC_SD_SL", "TMC8461_MFC_SD_SL"], [0, 0, 1, "c.TMC8461_MFC_SD_SR0", "TMC8461_MFC_SD_SR0"], [0, 0, 1, "c.TMC8461_MFC_SD_SR1", "TMC8461_MFC_SD_SR1"], [0, 0, 1, "c.TMC8461_MFC_SD_SR2", "TMC8461_MFC_SD_SR2"], [0, 0, 1, "c.TMC8461_MFC_SD_ST0", "TMC8461_MFC_SD_ST0"], [0, 0, 1, "c.TMC8461_MFC_SD_ST1", "TMC8461_MFC_SD_ST1"], [0, 0, 1, "c.TMC8461_MFC_SD_ST2", "TMC8461_MFC_SD_ST2"], [0, 0, 1, "c.TMC8461_MFC_SPI_CONF", "TMC8461_MFC_SPI_CONF"], [0, 0, 1, "c.TMC8461_MFC_SPI_LENGTH", "TMC8461_MFC_SPI_LENGTH"], [0, 0, 1, "c.TMC8461_MFC_SPI_RX_DATA", "TMC8461_MFC_SPI_RX_DATA"], [0, 0, 1, "c.TMC8461_MFC_SPI_STATUS", "TMC8461_MFC_SPI_STATUS"], [0, 0, 1, "c.TMC8461_MFC_SPI_TIME", "TMC8461_MFC_SPI_TIME"], [0, 0, 1, "c.TMC8461_MFC_SPI_TX_DATA", "TMC8461_MFC_SPI_TX_DATA"], [0, 0, 1, "c.TMC8461_MFC_SWREG_CONF", "TMC8461_MFC_SWREG_CONF"], [0, 0, 1, "c.TMC8461_MFC_TEST_BIST", "TMC8461_MFC_TEST_BIST"], [0, 0, 1, "c.TMC8461_MFC_TEST_ON_CFG", "TMC8461_MFC_TEST_ON_CFG"], [0, 0, 1, "c.TMC8461_PDI_16BIT_ASYNC", "TMC8461_PDI_16BIT_ASYNC"], [0, 0, 1, "c.TMC8461_PDI_16BIT_SYNC", "TMC8461_PDI_16BIT_SYNC"], [0, 0, 1, "c.TMC8461_PDI_16DI_16DO", "TMC8461_PDI_16DI_16DO"], [0, 0, 1, "c.TMC8461_PDI_24DI_8DO", "TMC8461_PDI_24DI_8DO"], [0, 0, 1, "c.TMC8461_PDI_2DI_2DO", "TMC8461_PDI_2DI_2DO"], [0, 0, 1, "c.TMC8461_PDI_32DI", "TMC8461_PDI_32DI"], [0, 0, 1, "c.TMC8461_PDI_32DO", "TMC8461_PDI_32DO"], [0, 0, 1, "c.TMC8461_PDI_4DI", "TMC8461_PDI_4DI"], [0, 0, 1, "c.TMC8461_PDI_4DO", "TMC8461_PDI_4DO"], [0, 0, 1, "c.TMC8461_PDI_8BIT_ASYNC", "TMC8461_PDI_8BIT_ASYNC"], [0, 0, 1, "c.TMC8461_PDI_8BIT_SYNC", "TMC8461_PDI_8BIT_SYNC"], [0, 0, 1, "c.TMC8461_PDI_8DI_24DO", "TMC8461_PDI_8DI_24DO"], [0, 0, 1, "c.TMC8461_PDI_DIO", "TMC8461_PDI_DIO"], [0, 0, 1, "c.TMC8461_PDI_DISABLED", "TMC8461_PDI_DISABLED"], [0, 0, 1, "c.TMC8461_PDI_EC_BRIDGE", "TMC8461_PDI_EC_BRIDGE"], [0, 0, 1, "c.TMC8461_PDI_ON_CHIP_BUS", "TMC8461_PDI_ON_CHIP_BUS"], [0, 0, 1, "c.TMC8461_PDI_OSIO", "TMC8461_PDI_OSIO"], [0, 0, 1, "c.TMC8461_PDI_SPI_SLAVE", "TMC8461_PDI_SPI_SLAVE"], [0, 0, 1, "c.TMC8461_PULSE_B_PULSE_A", "TMC8461_PULSE_B_PULSE_A"], [0, 0, 1, "c.TMC8461_PULSE_LENGTH", "TMC8461_PULSE_LENGTH"], [0, 0, 1, "c.TMC8461_PWM1", "TMC8461_PWM1"], [0, 0, 1, "c.TMC8461_PWM1_CNTRSHFT", "TMC8461_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8461_PWM2", "TMC8461_PWM2"], [0, 0, 1, "c.TMC8461_PWM2_CNTRSHFT", "TMC8461_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8461_PWM3", "TMC8461_PWM3"], [0, 0, 1, "c.TMC8461_PWM3_CNTRSHFT", "TMC8461_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8461_PWM4", "TMC8461_PWM4"], [0, 0, 1, "c.TMC8461_PWM4_CNTRSHFT", "TMC8461_PWM4_CNTRSHFT"], [0, 0, 1, "c.TMC8461_PWM_CFG", "TMC8461_PWM_CFG"], [0, 0, 1, "c.TMC8461_SD_CFG", "TMC8461_SD_CFG"], [0, 0, 1, "c.TMC8461_SD_CMP0", "TMC8461_SD_CMP0"], [0, 0, 1, "c.TMC8461_SD_CMP1", "TMC8461_SD_CMP1"], [0, 0, 1, "c.TMC8461_SD_CMP2", "TMC8461_SD_CMP2"], [0, 0, 1, "c.TMC8461_SD_DLY", "TMC8461_SD_DLY"], [0, 0, 1, "c.TMC8461_SD_NEXTSR0", "TMC8461_SD_NEXTSR0"], [0, 0, 1, "c.TMC8461_SD_NEXTSR1", "TMC8461_SD_NEXTSR1"], [0, 0, 1, "c.TMC8461_SD_NEXTSR2", "TMC8461_SD_NEXTSR2"], [0, 0, 1, "c.TMC8461_SD_SC0", "TMC8461_SD_SC0"], [0, 0, 1, "c.TMC8461_SD_SC1", "TMC8461_SD_SC1"], [0, 0, 1, "c.TMC8461_SD_SC2", "TMC8461_SD_SC2"], [0, 0, 1, "c.TMC8461_SD_SL", "TMC8461_SD_SL"], [0, 0, 1, "c.TMC8461_SD_SR0", "TMC8461_SD_SR0"], [0, 0, 1, "c.TMC8461_SD_SR1", "TMC8461_SD_SR1"], [0, 0, 1, "c.TMC8461_SD_SR2", "TMC8461_SD_SR2"], [0, 0, 1, "c.TMC8461_SD_ST0", "TMC8461_SD_ST0"], [0, 0, 1, "c.TMC8461_SD_ST1", "TMC8461_SD_ST1"], [0, 0, 1, "c.TMC8461_SD_ST2", "TMC8461_SD_ST2"], [0, 0, 1, "c.TMC8461_SPI_CONF", "TMC8461_SPI_CONF"], [0, 0, 1, "c.TMC8461_SPI_LENGTH", "TMC8461_SPI_LENGTH"], [0, 0, 1, "c.TMC8461_SPI_RX_DATA", "TMC8461_SPI_RX_DATA"], [0, 0, 1, "c.TMC8461_SPI_STATUS", "TMC8461_SPI_STATUS"], [0, 0, 1, "c.TMC8461_SPI_TIME", "TMC8461_SPI_TIME"], [0, 0, 1, "c.TMC8461_SPI_TX_DATA", "TMC8461_SPI_TX_DATA"], [0, 0, 1, "c.TMC8461_SWREG_CONF", "TMC8461_SWREG_CONF"], [0, 0, 1, "c.TMC8461_SYNC_EVT_COUNTER", "TMC8461_SYNC_EVT_COUNTER"], [0, 0, 1, "c.TMC8461_SYNC_EVT_COUNTER", "TMC8461_SYNC_EVT_COUNTER"], [0, 0, 1, "c.TMC8461_TEST_BIST", "TMC8461_TEST_BIST"], [0, 0, 1, "c.TMC8461_TEST_ON_CFG", "TMC8461_TEST_ON_CFG"], [0, 0, 1, "c.TMC8461_WD_CFG", "TMC8461_WD_CFG"], [0, 0, 1, "c.TMC8461_WD_CFG", "TMC8461_WD_CFG"], [0, 0, 1, "c.TMC8461_WD_IN_MASK_POL", "TMC8461_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8461_WD_IN_MASK_POL", "TMC8461_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8461_WD_MAX", "TMC8461_WD_MAX"], [0, 0, 1, "c.TMC8461_WD_MAX", "TMC8461_WD_MAX"], [0, 0, 1, "c.TMC8461_WD_OE_POL", "TMC8461_WD_OE_POL"], [0, 0, 1, "c.TMC8461_WD_OE_POL", "TMC8461_WD_OE_POL"], [0, 0, 1, "c.TMC8461_WD_OUT_MASK_POL", "TMC8461_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8461_WD_OUT_MASK_POL", "TMC8461_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8461_WD_TIME", "TMC8461_WD_TIME"], [0, 0, 1, "c.TMC8461_WD_TIME", "TMC8461_WD_TIME"], [0, 0, 1, "c.TMC8462_AL_OVERRIDE", "TMC8462_AL_OVERRIDE"], [0, 0, 1, "c.TMC8462_CMD_ADDR_EXT", "TMC8462_CMD_ADDR_EXT"], [0, 0, 1, "c.TMC8462_CMD_READ", "TMC8462_CMD_READ"], [0, 0, 1, "c.TMC8462_CMD_READ_WAIT", "TMC8462_CMD_READ_WAIT"], [0, 0, 1, "c.TMC8462_CMD_WRITE", "TMC8462_CMD_WRITE"], [0, 0, 1, "c.TMC8462_DAC_VAL", "TMC8462_DAC_VAL"], [0, 0, 1, "c.TMC8462_DAC_VAL", "TMC8462_DAC_VAL"], [0, 0, 1, "c.TMC8462_EC_STATE_BOOTSTRAP", "TMC8462_EC_STATE_BOOTSTRAP"], [0, 0, 1, "c.TMC8462_EC_STATE_INIT", "TMC8462_EC_STATE_INIT"], [0, 0, 1, "c.TMC8462_EC_STATE_OPERATIONAL", "TMC8462_EC_STATE_OPERATIONAL"], [0, 0, 1, "c.TMC8462_EC_STATE_PREOP", "TMC8462_EC_STATE_PREOP"], [0, 0, 1, "c.TMC8462_EC_STATE_SAFEOP", "TMC8462_EC_STATE_SAFEOP"], [0, 0, 1, "c.TMC8462_ENC_CONST", "TMC8462_ENC_CONST"], [0, 0, 1, "c.TMC8462_ENC_LATCH", "TMC8462_ENC_LATCH"], [0, 0, 1, "c.TMC8462_ENC_MODE", "TMC8462_ENC_MODE"], [0, 0, 1, "c.TMC8462_ENC_STATUS", "TMC8462_ENC_STATUS"], [0, 0, 1, "c.TMC8462_ENC_X_R", "TMC8462_ENC_X_R"], [0, 0, 1, "c.TMC8462_ENC_X_W", "TMC8462_ENC_X_W"], [0, 0, 1, "c.TMC8462_ESC_AL_CODE", "TMC8462_ESC_AL_CODE"], [0, 0, 1, "c.TMC8462_ESC_AL_CONTROL", "TMC8462_ESC_AL_CONTROL"], [0, 0, 1, "c.TMC8462_ESC_AL_ERROR_MASK", "TMC8462_ESC_AL_ERROR_MASK"], [0, 0, 1, "c.TMC8462_ESC_AL_ERROR_SHIFT", "TMC8462_ESC_AL_ERROR_SHIFT"], [0, 0, 1, "c.TMC8462_ESC_AL_EVENT_MASK_HI", "TMC8462_ESC_AL_EVENT_MASK_HI"], [0, 0, 1, "c.TMC8462_ESC_AL_EVENT_MASK_LO", "TMC8462_ESC_AL_EVENT_MASK_LO"], [0, 0, 1, "c.TMC8462_ESC_AL_EVENT_REQUEST", "TMC8462_ESC_AL_EVENT_REQUEST"], [0, 0, 1, "c.TMC8462_ESC_AL_STATE_MASK", "TMC8462_ESC_AL_STATE_MASK"], [0, 0, 1, "c.TMC8462_ESC_AL_STATE_SHIFT", "TMC8462_ESC_AL_STATE_SHIFT"], [0, 0, 1, "c.TMC8462_ESC_AL_STATUS", "TMC8462_ESC_AL_STATUS"], [0, 0, 1, "c.TMC8462_ESC_CFG_HVIO_DIFF_EN", "TMC8462_ESC_CFG_HVIO_DIFF_EN"], [0, 0, 1, "c.TMC8462_ESC_CFG_HVIO_DIFF_EN", "TMC8462_ESC_CFG_HVIO_DIFF_EN"], [0, 0, 1, "c.TMC8462_ESC_CFG_HVIO_SLOPE", "TMC8462_ESC_CFG_HVIO_SLOPE"], [0, 0, 1, "c.TMC8462_ESC_CFG_HVIO_SLOPE", "TMC8462_ESC_CFG_HVIO_SLOPE"], [0, 0, 1, "c.TMC8462_ESC_CFG_HVIO_WEAK_H", "TMC8462_ESC_CFG_HVIO_WEAK_H"], [0, 0, 1, "c.TMC8462_ESC_CFG_HVIO_WEAK_H", "TMC8462_ESC_CFG_HVIO_WEAK_H"], [0, 0, 1, "c.TMC8462_ESC_CFG_HVIO_WEAK_L", "TMC8462_ESC_CFG_HVIO_WEAK_L"], [0, 0, 1, "c.TMC8462_ESC_CFG_HVIO_WEAK_L", "TMC8462_ESC_CFG_HVIO_WEAK_L"], [0, 0, 1, "c.TMC8462_ESC_CFG_MEM_BLOCK0", "TMC8462_ESC_CFG_MEM_BLOCK0"], [0, 0, 1, "c.TMC8462_ESC_CFG_MEM_BLOCK0", "TMC8462_ESC_CFG_MEM_BLOCK0"], [0, 0, 1, "c.TMC8462_ESC_CFG_MEM_BLOCK1", "TMC8462_ESC_CFG_MEM_BLOCK1"], [0, 0, 1, "c.TMC8462_ESC_CFG_MEM_BLOCK1", "TMC8462_ESC_CFG_MEM_BLOCK1"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_0", "TMC8462_ESC_CFG_MFCIO_0"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_0", "TMC8462_ESC_CFG_MFCIO_0"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_1", "TMC8462_ESC_CFG_MFCIO_1"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_1", "TMC8462_ESC_CFG_MFCIO_1"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_10", "TMC8462_ESC_CFG_MFCIO_10"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_10", "TMC8462_ESC_CFG_MFCIO_10"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_11", "TMC8462_ESC_CFG_MFCIO_11"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_11", "TMC8462_ESC_CFG_MFCIO_11"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_12", "TMC8462_ESC_CFG_MFCIO_12"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_12", "TMC8462_ESC_CFG_MFCIO_12"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_13", "TMC8462_ESC_CFG_MFCIO_13"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_13", "TMC8462_ESC_CFG_MFCIO_13"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_14", "TMC8462_ESC_CFG_MFCIO_14"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_14", "TMC8462_ESC_CFG_MFCIO_14"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_15", "TMC8462_ESC_CFG_MFCIO_15"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_15", "TMC8462_ESC_CFG_MFCIO_15"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_2", "TMC8462_ESC_CFG_MFCIO_2"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_2", "TMC8462_ESC_CFG_MFCIO_2"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_3", "TMC8462_ESC_CFG_MFCIO_3"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_3", "TMC8462_ESC_CFG_MFCIO_3"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_4", "TMC8462_ESC_CFG_MFCIO_4"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_4", "TMC8462_ESC_CFG_MFCIO_4"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_5", "TMC8462_ESC_CFG_MFCIO_5"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_5", "TMC8462_ESC_CFG_MFCIO_5"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_6", "TMC8462_ESC_CFG_MFCIO_6"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_6", "TMC8462_ESC_CFG_MFCIO_6"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_7", "TMC8462_ESC_CFG_MFCIO_7"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_7", "TMC8462_ESC_CFG_MFCIO_7"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_8", "TMC8462_ESC_CFG_MFCIO_8"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_8", "TMC8462_ESC_CFG_MFCIO_8"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_9", "TMC8462_ESC_CFG_MFCIO_9"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_9", "TMC8462_ESC_CFG_MFCIO_9"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_0", "TMC8462_ESC_CFG_MFCIO_HV_0"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_0", "TMC8462_ESC_CFG_MFCIO_HV_0"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_1", "TMC8462_ESC_CFG_MFCIO_HV_1"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_1", "TMC8462_ESC_CFG_MFCIO_HV_1"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_2", "TMC8462_ESC_CFG_MFCIO_HV_2"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_2", "TMC8462_ESC_CFG_MFCIO_HV_2"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_3", "TMC8462_ESC_CFG_MFCIO_HV_3"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_3", "TMC8462_ESC_CFG_MFCIO_HV_3"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_4", "TMC8462_ESC_CFG_MFCIO_HV_4"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_4", "TMC8462_ESC_CFG_MFCIO_HV_4"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_5", "TMC8462_ESC_CFG_MFCIO_HV_5"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_5", "TMC8462_ESC_CFG_MFCIO_HV_5"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_6", "TMC8462_ESC_CFG_MFCIO_HV_6"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_6", "TMC8462_ESC_CFG_MFCIO_HV_6"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_7", "TMC8462_ESC_CFG_MFCIO_HV_7"], [0, 0, 1, "c.TMC8462_ESC_CFG_MFCIO_HV_7", "TMC8462_ESC_CFG_MFCIO_HV_7"], [0, 0, 1, "c.TMC8462_ESC_CFG_SWREG_33", "TMC8462_ESC_CFG_SWREG_33"], [0, 0, 1, "c.TMC8462_ESC_CFG_SWREG_33", "TMC8462_ESC_CFG_SWREG_33"], [0, 0, 1, "c.TMC8462_ESC_CFG_SWREG_VOUT", "TMC8462_ESC_CFG_SWREG_VOUT"], [0, 0, 1, "c.TMC8462_ESC_CFG_SWREG_VOUT", "TMC8462_ESC_CFG_SWREG_VOUT"], [0, 0, 1, "c.TMC8462_ESC_DAC_VAL", "TMC8462_ESC_DAC_VAL"], [0, 0, 1, "c.TMC8462_ESC_DEVICEID_MASK", "TMC8462_ESC_DEVICEID_MASK"], [0, 0, 1, "c.TMC8462_ESC_DEVICEID_SHIFT", "TMC8462_ESC_DEVICEID_SHIFT"], [0, 0, 1, "c.TMC8462_ESC_EEP_ADDRESS", "TMC8462_ESC_EEP_ADDRESS"], [0, 0, 1, "c.TMC8462_ESC_EEP_BUSY_MASK", "TMC8462_ESC_EEP_BUSY_MASK"], [0, 0, 1, "c.TMC8462_ESC_EEP_BUSY_SHIFT", "TMC8462_ESC_EEP_BUSY_SHIFT"], [0, 0, 1, "c.TMC8462_ESC_EEP_CFG", "TMC8462_ESC_EEP_CFG"], [0, 0, 1, "c.TMC8462_ESC_EEP_CMD_IDLE", "TMC8462_ESC_EEP_CMD_IDLE"], [0, 0, 1, "c.TMC8462_ESC_EEP_CMD_MASK", "TMC8462_ESC_EEP_CMD_MASK"], [0, 0, 1, "c.TMC8462_ESC_EEP_CMD_READ", "TMC8462_ESC_EEP_CMD_READ"], [0, 0, 1, "c.TMC8462_ESC_EEP_CMD_RELOAD", "TMC8462_ESC_EEP_CMD_RELOAD"], [0, 0, 1, "c.TMC8462_ESC_EEP_CMD_SHIFT", "TMC8462_ESC_EEP_CMD_SHIFT"], [0, 0, 1, "c.TMC8462_ESC_EEP_CMD_WRITE", "TMC8462_ESC_EEP_CMD_WRITE"], [0, 0, 1, "c.TMC8462_ESC_EEP_DATA", "TMC8462_ESC_EEP_DATA"], [0, 0, 1, "c.TMC8462_ESC_EEP_PDI_ACCESS", "TMC8462_ESC_EEP_PDI_ACCESS"], [0, 0, 1, "c.TMC8462_ESC_EEP_PDI_MASK", "TMC8462_ESC_EEP_PDI_MASK"], [0, 0, 1, "c.TMC8462_ESC_EEP_PDI_SHIFT", "TMC8462_ESC_EEP_PDI_SHIFT"], [0, 0, 1, "c.TMC8462_ESC_EEP_STATUS", "TMC8462_ESC_EEP_STATUS"], [0, 0, 1, "c.TMC8462_ESC_ENC_CONST", "TMC8462_ESC_ENC_CONST"], [0, 0, 1, "c.TMC8462_ESC_ENC_CONST", "TMC8462_ESC_ENC_CONST"], [0, 0, 1, "c.TMC8462_ESC_ENC_LATCH", "TMC8462_ESC_ENC_LATCH"], [0, 0, 1, "c.TMC8462_ESC_ENC_LATCH", "TMC8462_ESC_ENC_LATCH"], [0, 0, 1, "c.TMC8462_ESC_ENC_MODE", "TMC8462_ESC_ENC_MODE"], [0, 0, 1, "c.TMC8462_ESC_ENC_MODE", "TMC8462_ESC_ENC_MODE"], [0, 0, 1, "c.TMC8462_ESC_ENC_STATUS", "TMC8462_ESC_ENC_STATUS"], [0, 0, 1, "c.TMC8462_ESC_ENC_STATUS", "TMC8462_ESC_ENC_STATUS"], [0, 0, 1, "c.TMC8462_ESC_ENC_X_R", "TMC8462_ESC_ENC_X_R"], [0, 0, 1, "c.TMC8462_ESC_ENC_X_R", "TMC8462_ESC_ENC_X_R"], [0, 0, 1, "c.TMC8462_ESC_ENC_X_W", "TMC8462_ESC_ENC_X_W"], [0, 0, 1, "c.TMC8462_ESC_ENC_X_W", "TMC8462_ESC_ENC_X_W"], [0, 0, 1, "c.TMC8462_ESC_GPI", "TMC8462_ESC_GPI"], [0, 0, 1, "c.TMC8462_ESC_GPIO_CONFIG", "TMC8462_ESC_GPIO_CONFIG"], [0, 0, 1, "c.TMC8462_ESC_GPO", "TMC8462_ESC_GPO"], [0, 0, 1, "c.TMC8462_ESC_HV_STATUS", "TMC8462_ESC_HV_STATUS"], [0, 0, 1, "c.TMC8462_ESC_IIC_ADDRESS", "TMC8462_ESC_IIC_ADDRESS"], [0, 0, 1, "c.TMC8462_ESC_IIC_ADDRESS", "TMC8462_ESC_IIC_ADDRESS"], [0, 0, 1, "c.TMC8462_ESC_IIC_CONTROL", "TMC8462_ESC_IIC_CONTROL"], [0, 0, 1, "c.TMC8462_ESC_IIC_CONTROL", "TMC8462_ESC_IIC_CONTROL"], [0, 0, 1, "c.TMC8462_ESC_IIC_DATA_R", "TMC8462_ESC_IIC_DATA_R"], [0, 0, 1, "c.TMC8462_ESC_IIC_DATA_R", "TMC8462_ESC_IIC_DATA_R"], [0, 0, 1, "c.TMC8462_ESC_IIC_DATA_W", "TMC8462_ESC_IIC_DATA_W"], [0, 0, 1, "c.TMC8462_ESC_IIC_DATA_W", "TMC8462_ESC_IIC_DATA_W"], [0, 0, 1, "c.TMC8462_ESC_IIC_STATUS", "TMC8462_ESC_IIC_STATUS"], [0, 0, 1, "c.TMC8462_ESC_IIC_STATUS", "TMC8462_ESC_IIC_STATUS"], [0, 0, 1, "c.TMC8462_ESC_IIC_TIMEBASE", "TMC8462_ESC_IIC_TIMEBASE"], [0, 0, 1, "c.TMC8462_ESC_IIC_TIMEBASE", "TMC8462_ESC_IIC_TIMEBASE"], [0, 0, 1, "c.TMC8462_ESC_MB_STATUS", "TMC8462_ESC_MB_STATUS"], [0, 0, 1, "c.TMC8462_ESC_MFCIO_IRQ_CFG", "TMC8462_ESC_MFCIO_IRQ_CFG"], [0, 0, 1, "c.TMC8462_ESC_MFCIO_IRQ_FLAGS", "TMC8462_ESC_MFCIO_IRQ_FLAGS"], [0, 0, 1, "c.TMC8462_ESC_PDI_ACCESS_MASK", "TMC8462_ESC_PDI_ACCESS_MASK"], [0, 0, 1, "c.TMC8462_ESC_PDI_ACCESS_SHIFT", "TMC8462_ESC_PDI_ACCESS_SHIFT"], [0, 0, 1, "c.TMC8462_ESC_PDI_CTRL", "TMC8462_ESC_PDI_CTRL"], [0, 0, 1, "c.TMC8462_ESC_PDI_MODE_MASK", "TMC8462_ESC_PDI_MODE_MASK"], [0, 0, 1, "c.TMC8462_ESC_PDI_MODE_SHIFT", "TMC8462_ESC_PDI_MODE_SHIFT"], [0, 0, 1, "c.TMC8462_ESC_PDO_STATUS", "TMC8462_ESC_PDO_STATUS"], [0, 0, 1, "c.TMC8462_ESC_PULSE_B_PULSE_A", "TMC8462_ESC_PULSE_B_PULSE_A"], [0, 0, 1, "c.TMC8462_ESC_PULSE_B_PULSE_A", "TMC8462_ESC_PULSE_B_PULSE_A"], [0, 0, 1, "c.TMC8462_ESC_PULSE_LENGTH", "TMC8462_ESC_PULSE_LENGTH"], [0, 0, 1, "c.TMC8462_ESC_PULSE_LENGTH", "TMC8462_ESC_PULSE_LENGTH"], [0, 0, 1, "c.TMC8462_ESC_PWM1", "TMC8462_ESC_PWM1"], [0, 0, 1, "c.TMC8462_ESC_PWM1", "TMC8462_ESC_PWM1"], [0, 0, 1, "c.TMC8462_ESC_PWM1_CNTRSHFT", "TMC8462_ESC_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8462_ESC_PWM1_CNTRSHFT", "TMC8462_ESC_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8462_ESC_PWM2", "TMC8462_ESC_PWM2"], [0, 0, 1, "c.TMC8462_ESC_PWM2", "TMC8462_ESC_PWM2"], [0, 0, 1, "c.TMC8462_ESC_PWM2_CNTRSHFT", "TMC8462_ESC_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8462_ESC_PWM2_CNTRSHFT", "TMC8462_ESC_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8462_ESC_PWM3", "TMC8462_ESC_PWM3"], [0, 0, 1, "c.TMC8462_ESC_PWM3", "TMC8462_ESC_PWM3"], [0, 0, 1, "c.TMC8462_ESC_PWM3_CNTRSHFT", "TMC8462_ESC_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8462_ESC_PWM3_CNTRSHFT", "TMC8462_ESC_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8462_ESC_PWM4", "TMC8462_ESC_PWM4"], [0, 0, 1, "c.TMC8462_ESC_PWM4", "TMC8462_ESC_PWM4"], [0, 0, 1, "c.TMC8462_ESC_PWM4_CNTRSHFT", "TMC8462_ESC_PWM4_CNTRSHFT"], [0, 0, 1, "c.TMC8462_ESC_PWM4_CNTRSHFT", "TMC8462_ESC_PWM4_CNTRSHFT"], [0, 0, 1, "c.TMC8462_ESC_PWM_CFG", "TMC8462_ESC_PWM_CFG"], [0, 0, 1, "c.TMC8462_ESC_PWM_CFG", "TMC8462_ESC_PWM_CFG"], [0, 0, 1, "c.TMC8462_ESC_RESET_ECAT", "TMC8462_ESC_RESET_ECAT"], [0, 0, 1, "c.TMC8462_ESC_RESET_PDI", "TMC8462_ESC_RESET_PDI"], [0, 0, 1, "c.TMC8462_ESC_SD_CFG", "TMC8462_ESC_SD_CFG"], [0, 0, 1, "c.TMC8462_ESC_SD_CFG", "TMC8462_ESC_SD_CFG"], [0, 0, 1, "c.TMC8462_ESC_SD_CMP0", "TMC8462_ESC_SD_CMP0"], [0, 0, 1, "c.TMC8462_ESC_SD_CMP0", "TMC8462_ESC_SD_CMP0"], [0, 0, 1, "c.TMC8462_ESC_SD_CMP1", "TMC8462_ESC_SD_CMP1"], [0, 0, 1, "c.TMC8462_ESC_SD_CMP1", "TMC8462_ESC_SD_CMP1"], [0, 0, 1, "c.TMC8462_ESC_SD_CMP2", "TMC8462_ESC_SD_CMP2"], [0, 0, 1, "c.TMC8462_ESC_SD_CMP2", "TMC8462_ESC_SD_CMP2"], [0, 0, 1, "c.TMC8462_ESC_SD_DLY", "TMC8462_ESC_SD_DLY"], [0, 0, 1, "c.TMC8462_ESC_SD_DLY", "TMC8462_ESC_SD_DLY"], [0, 0, 1, "c.TMC8462_ESC_SD_NEXTSR0", "TMC8462_ESC_SD_NEXTSR0"], [0, 0, 1, "c.TMC8462_ESC_SD_NEXTSR0", "TMC8462_ESC_SD_NEXTSR0"], [0, 0, 1, "c.TMC8462_ESC_SD_NEXTSR1", "TMC8462_ESC_SD_NEXTSR1"], [0, 0, 1, "c.TMC8462_ESC_SD_NEXTSR1", "TMC8462_ESC_SD_NEXTSR1"], [0, 0, 1, "c.TMC8462_ESC_SD_NEXTSR2", "TMC8462_ESC_SD_NEXTSR2"], [0, 0, 1, "c.TMC8462_ESC_SD_NEXTSR2", "TMC8462_ESC_SD_NEXTSR2"], [0, 0, 1, "c.TMC8462_ESC_SD_SC0", "TMC8462_ESC_SD_SC0"], [0, 0, 1, "c.TMC8462_ESC_SD_SC0", "TMC8462_ESC_SD_SC0"], [0, 0, 1, "c.TMC8462_ESC_SD_SC1", "TMC8462_ESC_SD_SC1"], [0, 0, 1, "c.TMC8462_ESC_SD_SC1", "TMC8462_ESC_SD_SC1"], [0, 0, 1, "c.TMC8462_ESC_SD_SC2", "TMC8462_ESC_SD_SC2"], [0, 0, 1, "c.TMC8462_ESC_SD_SC2", "TMC8462_ESC_SD_SC2"], [0, 0, 1, "c.TMC8462_ESC_SD_SL", "TMC8462_ESC_SD_SL"], [0, 0, 1, "c.TMC8462_ESC_SD_SL", "TMC8462_ESC_SD_SL"], [0, 0, 1, "c.TMC8462_ESC_SD_SR0", "TMC8462_ESC_SD_SR0"], [0, 0, 1, "c.TMC8462_ESC_SD_SR0", "TMC8462_ESC_SD_SR0"], [0, 0, 1, "c.TMC8462_ESC_SD_SR1", "TMC8462_ESC_SD_SR1"], [0, 0, 1, "c.TMC8462_ESC_SD_SR1", "TMC8462_ESC_SD_SR1"], [0, 0, 1, "c.TMC8462_ESC_SD_SR2", "TMC8462_ESC_SD_SR2"], [0, 0, 1, "c.TMC8462_ESC_SD_SR2", "TMC8462_ESC_SD_SR2"], [0, 0, 1, "c.TMC8462_ESC_SD_ST0", "TMC8462_ESC_SD_ST0"], [0, 0, 1, "c.TMC8462_ESC_SD_ST0", "TMC8462_ESC_SD_ST0"], [0, 0, 1, "c.TMC8462_ESC_SD_ST1", "TMC8462_ESC_SD_ST1"], [0, 0, 1, "c.TMC8462_ESC_SD_ST1", "TMC8462_ESC_SD_ST1"], [0, 0, 1, "c.TMC8462_ESC_SD_ST2", "TMC8462_ESC_SD_ST2"], [0, 0, 1, "c.TMC8462_ESC_SD_ST2", "TMC8462_ESC_SD_ST2"], [0, 0, 1, "c.TMC8462_ESC_SM0_CTRL_STATUS", "TMC8462_ESC_SM0_CTRL_STATUS"], [0, 0, 1, "c.TMC8462_ESC_SM0_LEN", "TMC8462_ESC_SM0_LEN"], [0, 0, 1, "c.TMC8462_ESC_SM0_START", "TMC8462_ESC_SM0_START"], [0, 0, 1, "c.TMC8462_ESC_SM1_LEN", "TMC8462_ESC_SM1_LEN"], [0, 0, 1, "c.TMC8462_ESC_SM1_START", "TMC8462_ESC_SM1_START"], [0, 0, 1, "c.TMC8462_ESC_SM2_CTRL_STATUS", "TMC8462_ESC_SM2_CTRL_STATUS"], [0, 0, 1, "c.TMC8462_ESC_SM2_LEN", "TMC8462_ESC_SM2_LEN"], [0, 0, 1, "c.TMC8462_ESC_SM2_START", "TMC8462_ESC_SM2_START"], [0, 0, 1, "c.TMC8462_ESC_SM3_LEN", "TMC8462_ESC_SM3_LEN"], [0, 0, 1, "c.TMC8462_ESC_SM3_START", "TMC8462_ESC_SM3_START"], [0, 0, 1, "c.TMC8462_ESC_SPI_CONF", "TMC8462_ESC_SPI_CONF"], [0, 0, 1, "c.TMC8462_ESC_SPI_CONF", "TMC8462_ESC_SPI_CONF"], [0, 0, 1, "c.TMC8462_ESC_SPI_LENGTH", "TMC8462_ESC_SPI_LENGTH"], [0, 0, 1, "c.TMC8462_ESC_SPI_LENGTH", "TMC8462_ESC_SPI_LENGTH"], [0, 0, 1, "c.TMC8462_ESC_SPI_RX_DATA", "TMC8462_ESC_SPI_RX_DATA"], [0, 0, 1, "c.TMC8462_ESC_SPI_RX_DATA", "TMC8462_ESC_SPI_RX_DATA"], [0, 0, 1, "c.TMC8462_ESC_SPI_STATUS", "TMC8462_ESC_SPI_STATUS"], [0, 0, 1, "c.TMC8462_ESC_SPI_STATUS", "TMC8462_ESC_SPI_STATUS"], [0, 0, 1, "c.TMC8462_ESC_SPI_TIME", "TMC8462_ESC_SPI_TIME"], [0, 0, 1, "c.TMC8462_ESC_SPI_TIME", "TMC8462_ESC_SPI_TIME"], [0, 0, 1, "c.TMC8462_ESC_SPI_TX_DATA", "TMC8462_ESC_SPI_TX_DATA"], [0, 0, 1, "c.TMC8462_ESC_SPI_TX_DATA", "TMC8462_ESC_SPI_TX_DATA"], [0, 0, 1, "c.TMC8462_ESC_SYNC_EVT_COUNTER", "TMC8462_ESC_SYNC_EVT_COUNTER"], [0, 0, 1, "c.TMC8462_ESC_WD_CFG", "TMC8462_ESC_WD_CFG"], [0, 0, 1, "c.TMC8462_ESC_WD_IN_MASK_POL", "TMC8462_ESC_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8462_ESC_WD_MAX", "TMC8462_ESC_WD_MAX"], [0, 0, 1, "c.TMC8462_ESC_WD_OE_POL", "TMC8462_ESC_WD_OE_POL"], [0, 0, 1, "c.TMC8462_ESC_WD_OUT_MASK_POL", "TMC8462_ESC_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8462_ESC_WD_TIME", "TMC8462_ESC_WD_TIME"], [0, 0, 1, "c.TMC8462_FIELD_READ", "TMC8462_FIELD_READ"], [0, 0, 1, "c.TMC8462_FIELD_WRITE", "TMC8462_FIELD_WRITE"], [0, 0, 1, "c.TMC8462_GPI", "TMC8462_GPI"], [0, 0, 1, "c.TMC8462_GPI", "TMC8462_GPI"], [0, 0, 1, "c.TMC8462_GPIO_CONFIG", "TMC8462_GPIO_CONFIG"], [0, 0, 1, "c.TMC8462_GPIO_CONFIG", "TMC8462_GPIO_CONFIG"], [0, 0, 1, "c.TMC8462_GPO", "TMC8462_GPO"], [0, 0, 1, "c.TMC8462_GPO", "TMC8462_GPO"], [0, 0, 1, "c.TMC8462_HVIO_CFG", "TMC8462_HVIO_CFG"], [0, 0, 1, "c.TMC8462_HV_STATUS", "TMC8462_HV_STATUS"], [0, 0, 1, "c.TMC8462_HV_STATUS", "TMC8462_HV_STATUS"], [0, 0, 1, "c.TMC8462_IIC_ADDRESS", "TMC8462_IIC_ADDRESS"], [0, 0, 1, "c.TMC8462_IIC_CONTROL", "TMC8462_IIC_CONTROL"], [0, 0, 1, "c.TMC8462_IIC_DATA_R", "TMC8462_IIC_DATA_R"], [0, 0, 1, "c.TMC8462_IIC_DATA_W", "TMC8462_IIC_DATA_W"], [0, 0, 1, "c.TMC8462_IIC_STATUS", "TMC8462_IIC_STATUS"], [0, 0, 1, "c.TMC8462_IIC_TIMEBASE", "TMC8462_IIC_TIMEBASE"], [0, 0, 1, "c.TMC8462_MAGIC_RESET", "TMC8462_MAGIC_RESET"], [0, 0, 1, "c.TMC8462_MAGIC_RESET_0", "TMC8462_MAGIC_RESET_0"], [0, 0, 1, "c.TMC8462_MAGIC_RESET_1", "TMC8462_MAGIC_RESET_1"], [0, 0, 1, "c.TMC8462_MAGIC_RESET_2", "TMC8462_MAGIC_RESET_2"], [0, 0, 1, "c.TMC8462_MFCFG_DAC0", "TMC8462_MFCFG_DAC0"], [0, 0, 1, "c.TMC8462_MFCFG_DAC0", "TMC8462_MFCFG_DAC0"], [0, 0, 1, "c.TMC8462_MFCFG_ENCA_N", "TMC8462_MFCFG_ENCA_N"], [0, 0, 1, "c.TMC8462_MFCFG_ENCA_N", "TMC8462_MFCFG_ENCA_N"], [0, 0, 1, "c.TMC8462_MFCFG_ENCA_P", "TMC8462_MFCFG_ENCA_P"], [0, 0, 1, "c.TMC8462_MFCFG_ENCA_P", "TMC8462_MFCFG_ENCA_P"], [0, 0, 1, "c.TMC8462_MFCFG_ENCB_N", "TMC8462_MFCFG_ENCB_N"], [0, 0, 1, "c.TMC8462_MFCFG_ENCB_N", "TMC8462_MFCFG_ENCB_N"], [0, 0, 1, "c.TMC8462_MFCFG_ENCB_P", "TMC8462_MFCFG_ENCB_P"], [0, 0, 1, "c.TMC8462_MFCFG_ENCB_P", "TMC8462_MFCFG_ENCB_P"], [0, 0, 1, "c.TMC8462_MFCFG_ENCN_N", "TMC8462_MFCFG_ENCN_N"], [0, 0, 1, "c.TMC8462_MFCFG_ENCN_N", "TMC8462_MFCFG_ENCN_N"], [0, 0, 1, "c.TMC8462_MFCFG_ENCN_P", "TMC8462_MFCFG_ENCN_P"], [0, 0, 1, "c.TMC8462_MFCFG_ENCN_P", "TMC8462_MFCFG_ENCN_P"], [0, 0, 1, "c.TMC8462_MFCFG_GPI0", "TMC8462_MFCFG_GPI0"], [0, 0, 1, "c.TMC8462_MFCFG_GPI0", "TMC8462_MFCFG_GPI0"], [0, 0, 1, "c.TMC8462_MFCFG_GPI1", "TMC8462_MFCFG_GPI1"], [0, 0, 1, "c.TMC8462_MFCFG_GPI1", "TMC8462_MFCFG_GPI1"], [0, 0, 1, "c.TMC8462_MFCFG_GPI10", "TMC8462_MFCFG_GPI10"], [0, 0, 1, "c.TMC8462_MFCFG_GPI10", "TMC8462_MFCFG_GPI10"], [0, 0, 1, "c.TMC8462_MFCFG_GPI11", "TMC8462_MFCFG_GPI11"], [0, 0, 1, "c.TMC8462_MFCFG_GPI11", "TMC8462_MFCFG_GPI11"], [0, 0, 1, "c.TMC8462_MFCFG_GPI12", "TMC8462_MFCFG_GPI12"], [0, 0, 1, "c.TMC8462_MFCFG_GPI12", "TMC8462_MFCFG_GPI12"], [0, 0, 1, "c.TMC8462_MFCFG_GPI13", "TMC8462_MFCFG_GPI13"], [0, 0, 1, "c.TMC8462_MFCFG_GPI13", "TMC8462_MFCFG_GPI13"], [0, 0, 1, "c.TMC8462_MFCFG_GPI14", "TMC8462_MFCFG_GPI14"], [0, 0, 1, "c.TMC8462_MFCFG_GPI14", "TMC8462_MFCFG_GPI14"], [0, 0, 1, "c.TMC8462_MFCFG_GPI15", "TMC8462_MFCFG_GPI15"], [0, 0, 1, "c.TMC8462_MFCFG_GPI15", "TMC8462_MFCFG_GPI15"], [0, 0, 1, "c.TMC8462_MFCFG_GPI2", "TMC8462_MFCFG_GPI2"], [0, 0, 1, "c.TMC8462_MFCFG_GPI2", "TMC8462_MFCFG_GPI2"], [0, 0, 1, "c.TMC8462_MFCFG_GPI3", "TMC8462_MFCFG_GPI3"], [0, 0, 1, "c.TMC8462_MFCFG_GPI3", "TMC8462_MFCFG_GPI3"], [0, 0, 1, "c.TMC8462_MFCFG_GPI4", "TMC8462_MFCFG_GPI4"], [0, 0, 1, "c.TMC8462_MFCFG_GPI4", "TMC8462_MFCFG_GPI4"], [0, 0, 1, "c.TMC8462_MFCFG_GPI5", "TMC8462_MFCFG_GPI5"], [0, 0, 1, "c.TMC8462_MFCFG_GPI5", "TMC8462_MFCFG_GPI5"], [0, 0, 1, "c.TMC8462_MFCFG_GPI6", "TMC8462_MFCFG_GPI6"], [0, 0, 1, "c.TMC8462_MFCFG_GPI6", "TMC8462_MFCFG_GPI6"], [0, 0, 1, "c.TMC8462_MFCFG_GPI7", "TMC8462_MFCFG_GPI7"], [0, 0, 1, "c.TMC8462_MFCFG_GPI7", "TMC8462_MFCFG_GPI7"], [0, 0, 1, "c.TMC8462_MFCFG_GPI8", "TMC8462_MFCFG_GPI8"], [0, 0, 1, "c.TMC8462_MFCFG_GPI8", "TMC8462_MFCFG_GPI8"], [0, 0, 1, "c.TMC8462_MFCFG_GPI9", "TMC8462_MFCFG_GPI9"], [0, 0, 1, "c.TMC8462_MFCFG_GPI9", "TMC8462_MFCFG_GPI9"], [0, 0, 1, "c.TMC8462_MFCFG_GPO0", "TMC8462_MFCFG_GPO0"], [0, 0, 1, "c.TMC8462_MFCFG_GPO0", "TMC8462_MFCFG_GPO0"], [0, 0, 1, "c.TMC8462_MFCFG_GPO1", "TMC8462_MFCFG_GPO1"], [0, 0, 1, "c.TMC8462_MFCFG_GPO1", "TMC8462_MFCFG_GPO1"], [0, 0, 1, "c.TMC8462_MFCFG_GPO10", "TMC8462_MFCFG_GPO10"], [0, 0, 1, "c.TMC8462_MFCFG_GPO10", "TMC8462_MFCFG_GPO10"], [0, 0, 1, "c.TMC8462_MFCFG_GPO11", "TMC8462_MFCFG_GPO11"], [0, 0, 1, "c.TMC8462_MFCFG_GPO11", "TMC8462_MFCFG_GPO11"], [0, 0, 1, "c.TMC8462_MFCFG_GPO12", "TMC8462_MFCFG_GPO12"], [0, 0, 1, "c.TMC8462_MFCFG_GPO12", "TMC8462_MFCFG_GPO12"], [0, 0, 1, "c.TMC8462_MFCFG_GPO13", "TMC8462_MFCFG_GPO13"], [0, 0, 1, "c.TMC8462_MFCFG_GPO13", "TMC8462_MFCFG_GPO13"], [0, 0, 1, "c.TMC8462_MFCFG_GPO14", "TMC8462_MFCFG_GPO14"], [0, 0, 1, "c.TMC8462_MFCFG_GPO14", "TMC8462_MFCFG_GPO14"], [0, 0, 1, "c.TMC8462_MFCFG_GPO15", "TMC8462_MFCFG_GPO15"], [0, 0, 1, "c.TMC8462_MFCFG_GPO15", "TMC8462_MFCFG_GPO15"], [0, 0, 1, "c.TMC8462_MFCFG_GPO2", "TMC8462_MFCFG_GPO2"], [0, 0, 1, "c.TMC8462_MFCFG_GPO2", "TMC8462_MFCFG_GPO2"], [0, 0, 1, "c.TMC8462_MFCFG_GPO3", "TMC8462_MFCFG_GPO3"], [0, 0, 1, "c.TMC8462_MFCFG_GPO3", "TMC8462_MFCFG_GPO3"], [0, 0, 1, "c.TMC8462_MFCFG_GPO4", "TMC8462_MFCFG_GPO4"], [0, 0, 1, "c.TMC8462_MFCFG_GPO4", "TMC8462_MFCFG_GPO4"], [0, 0, 1, "c.TMC8462_MFCFG_GPO5", "TMC8462_MFCFG_GPO5"], [0, 0, 1, "c.TMC8462_MFCFG_GPO5", "TMC8462_MFCFG_GPO5"], [0, 0, 1, "c.TMC8462_MFCFG_GPO6", "TMC8462_MFCFG_GPO6"], [0, 0, 1, "c.TMC8462_MFCFG_GPO6", "TMC8462_MFCFG_GPO6"], [0, 0, 1, "c.TMC8462_MFCFG_GPO7", "TMC8462_MFCFG_GPO7"], [0, 0, 1, "c.TMC8462_MFCFG_GPO7", "TMC8462_MFCFG_GPO7"], [0, 0, 1, "c.TMC8462_MFCFG_GPO8", "TMC8462_MFCFG_GPO8"], [0, 0, 1, "c.TMC8462_MFCFG_GPO8", "TMC8462_MFCFG_GPO8"], [0, 0, 1, "c.TMC8462_MFCFG_GPO9", "TMC8462_MFCFG_GPO9"], [0, 0, 1, "c.TMC8462_MFCFG_GPO9", "TMC8462_MFCFG_GPO9"], [0, 0, 1, "c.TMC8462_MFCFG_HIGH", "TMC8462_MFCFG_HIGH"], [0, 0, 1, "c.TMC8462_MFCFG_HIGH", "TMC8462_MFCFG_HIGH"], [0, 0, 1, "c.TMC8462_MFCFG_IIC_SCL", "TMC8462_MFCFG_IIC_SCL"], [0, 0, 1, "c.TMC8462_MFCFG_IIC_SCL", "TMC8462_MFCFG_IIC_SCL"], [0, 0, 1, "c.TMC8462_MFCFG_IIC_SDA", "TMC8462_MFCFG_IIC_SDA"], [0, 0, 1, "c.TMC8462_MFCFG_IIC_SDA", "TMC8462_MFCFG_IIC_SDA"], [0, 0, 1, "c.TMC8462_MFCFG_INPUT", "TMC8462_MFCFG_INPUT"], [0, 0, 1, "c.TMC8462_MFCFG_INPUT", "TMC8462_MFCFG_INPUT"], [0, 0, 1, "c.TMC8462_MFCFG_LOW", "TMC8462_MFCFG_LOW"], [0, 0, 1, "c.TMC8462_MFCFG_LOW", "TMC8462_MFCFG_LOW"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_HS0", "TMC8462_MFCFG_PWM_HS0"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_HS0", "TMC8462_MFCFG_PWM_HS0"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_HS1", "TMC8462_MFCFG_PWM_HS1"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_HS1", "TMC8462_MFCFG_PWM_HS1"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_HS2", "TMC8462_MFCFG_PWM_HS2"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_HS2", "TMC8462_MFCFG_PWM_HS2"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_HS3", "TMC8462_MFCFG_PWM_HS3"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_HS3", "TMC8462_MFCFG_PWM_HS3"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_LS0", "TMC8462_MFCFG_PWM_LS0"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_LS0", "TMC8462_MFCFG_PWM_LS0"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_LS1", "TMC8462_MFCFG_PWM_LS1"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_LS1", "TMC8462_MFCFG_PWM_LS1"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_LS2", "TMC8462_MFCFG_PWM_LS2"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_LS2", "TMC8462_MFCFG_PWM_LS2"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_LS3", "TMC8462_MFCFG_PWM_LS3"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_LS3", "TMC8462_MFCFG_PWM_LS3"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_A", "TMC8462_MFCFG_PWM_PULSE_A"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_A", "TMC8462_MFCFG_PWM_PULSE_A"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_AB", "TMC8462_MFCFG_PWM_PULSE_AB"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_AB", "TMC8462_MFCFG_PWM_PULSE_AB"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_B", "TMC8462_MFCFG_PWM_PULSE_B"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_B", "TMC8462_MFCFG_PWM_PULSE_B"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_CENTER", "TMC8462_MFCFG_PWM_PULSE_CENTER"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_CENTER", "TMC8462_MFCFG_PWM_PULSE_CENTER"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_ZERO", "TMC8462_MFCFG_PWM_PULSE_ZERO"], [0, 0, 1, "c.TMC8462_MFCFG_PWM_PULSE_ZERO", "TMC8462_MFCFG_PWM_PULSE_ZERO"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR0", "TMC8462_MFCFG_SD_DIR0"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR0", "TMC8462_MFCFG_SD_DIR0"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR0_N", "TMC8462_MFCFG_SD_DIR0_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR0_N", "TMC8462_MFCFG_SD_DIR0_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR1", "TMC8462_MFCFG_SD_DIR1"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR1", "TMC8462_MFCFG_SD_DIR1"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR1_N", "TMC8462_MFCFG_SD_DIR1_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR1_N", "TMC8462_MFCFG_SD_DIR1_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR2", "TMC8462_MFCFG_SD_DIR2"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR2", "TMC8462_MFCFG_SD_DIR2"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR2_N", "TMC8462_MFCFG_SD_DIR2_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_DIR2_N", "TMC8462_MFCFG_SD_DIR2_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP0", "TMC8462_MFCFG_SD_STEP0"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP0", "TMC8462_MFCFG_SD_STEP0"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP0_N", "TMC8462_MFCFG_SD_STEP0_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP0_N", "TMC8462_MFCFG_SD_STEP0_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP1", "TMC8462_MFCFG_SD_STEP1"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP1", "TMC8462_MFCFG_SD_STEP1"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP1_N", "TMC8462_MFCFG_SD_STEP1_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP1_N", "TMC8462_MFCFG_SD_STEP1_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP2", "TMC8462_MFCFG_SD_STEP2"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP2", "TMC8462_MFCFG_SD_STEP2"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP2_N", "TMC8462_MFCFG_SD_STEP2_N"], [0, 0, 1, "c.TMC8462_MFCFG_SD_STEP2_N", "TMC8462_MFCFG_SD_STEP2_N"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_CSN0", "TMC8462_MFCFG_SPI_CSN0"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_CSN0", "TMC8462_MFCFG_SPI_CSN0"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_CSN1", "TMC8462_MFCFG_SPI_CSN1"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_CSN1", "TMC8462_MFCFG_SPI_CSN1"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_CSN2", "TMC8462_MFCFG_SPI_CSN2"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_CSN2", "TMC8462_MFCFG_SPI_CSN2"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_CSN3", "TMC8462_MFCFG_SPI_CSN3"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_CSN3", "TMC8462_MFCFG_SPI_CSN3"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_MISO", "TMC8462_MFCFG_SPI_MISO"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_MISO", "TMC8462_MFCFG_SPI_MISO"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_MOSI", "TMC8462_MFCFG_SPI_MOSI"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_MOSI", "TMC8462_MFCFG_SPI_MOSI"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_SCK", "TMC8462_MFCFG_SPI_SCK"], [0, 0, 1, "c.TMC8462_MFCFG_SPI_SCK", "TMC8462_MFCFG_SPI_SCK"], [0, 0, 1, "c.TMC8462_MFCFG_TRI", "TMC8462_MFCFG_TRI"], [0, 0, 1, "c.TMC8462_MFCFG_TRI", "TMC8462_MFCFG_TRI"], [0, 0, 1, "c.TMC8462_MFCIO_IRQ_CFG", "TMC8462_MFCIO_IRQ_CFG"], [0, 0, 1, "c.TMC8462_MFCIO_IRQ_CFG", "TMC8462_MFCIO_IRQ_CFG"], [0, 0, 1, "c.TMC8462_MFCIO_IRQ_FLAGS", "TMC8462_MFCIO_IRQ_FLAGS"], [0, 0, 1, "c.TMC8462_MFCIO_IRQ_FLAGS", "TMC8462_MFCIO_IRQ_FLAGS"], [0, 0, 1, "c.TMC8462_MFC_AL_OVERRIDE", "TMC8462_MFC_AL_OVERRIDE"], [0, 0, 1, "c.TMC8462_MFC_ENC_CONST", "TMC8462_MFC_ENC_CONST"], [0, 0, 1, "c.TMC8462_MFC_ENC_LATCH", "TMC8462_MFC_ENC_LATCH"], [0, 0, 1, "c.TMC8462_MFC_ENC_MODE", "TMC8462_MFC_ENC_MODE"], [0, 0, 1, "c.TMC8462_MFC_ENC_STATUS", "TMC8462_MFC_ENC_STATUS"], [0, 0, 1, "c.TMC8462_MFC_ENC_X_R", "TMC8462_MFC_ENC_X_R"], [0, 0, 1, "c.TMC8462_MFC_ENC_X_W", "TMC8462_MFC_ENC_X_W"], [0, 0, 1, "c.TMC8462_MFC_HVIO_CFG", "TMC8462_MFC_HVIO_CFG"], [0, 0, 1, "c.TMC8462_MFC_IIC_ADDRESS", "TMC8462_MFC_IIC_ADDRESS"], [0, 0, 1, "c.TMC8462_MFC_IIC_CONTROL", "TMC8462_MFC_IIC_CONTROL"], [0, 0, 1, "c.TMC8462_MFC_IIC_DATA_R", "TMC8462_MFC_IIC_DATA_R"], [0, 0, 1, "c.TMC8462_MFC_IIC_DATA_W", "TMC8462_MFC_IIC_DATA_W"], [0, 0, 1, "c.TMC8462_MFC_IIC_STATUS", "TMC8462_MFC_IIC_STATUS"], [0, 0, 1, "c.TMC8462_MFC_IIC_TIMEBASE", "TMC8462_MFC_IIC_TIMEBASE"], [0, 0, 1, "c.TMC8462_MFC_PULSE_B_PULSE_A", "TMC8462_MFC_PULSE_B_PULSE_A"], [0, 0, 1, "c.TMC8462_MFC_PULSE_LENGTH", "TMC8462_MFC_PULSE_LENGTH"], [0, 0, 1, "c.TMC8462_MFC_PWM1", "TMC8462_MFC_PWM1"], [0, 0, 1, "c.TMC8462_MFC_PWM1_CNTRSHFT", "TMC8462_MFC_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8462_MFC_PWM2", "TMC8462_MFC_PWM2"], [0, 0, 1, "c.TMC8462_MFC_PWM2_CNTRSHFT", "TMC8462_MFC_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8462_MFC_PWM3", "TMC8462_MFC_PWM3"], [0, 0, 1, "c.TMC8462_MFC_PWM3_CNTRSHFT", "TMC8462_MFC_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8462_MFC_PWM4", "TMC8462_MFC_PWM4"], [0, 0, 1, "c.TMC8462_MFC_PWM4_CNTRSHFT", "TMC8462_MFC_PWM4_CNTRSHFT"], [0, 0, 1, "c.TMC8462_MFC_PWM_CFG", "TMC8462_MFC_PWM_CFG"], [0, 0, 1, "c.TMC8462_MFC_SD_CFG", "TMC8462_MFC_SD_CFG"], [0, 0, 1, "c.TMC8462_MFC_SD_CMP0", "TMC8462_MFC_SD_CMP0"], [0, 0, 1, "c.TMC8462_MFC_SD_CMP1", "TMC8462_MFC_SD_CMP1"], [0, 0, 1, "c.TMC8462_MFC_SD_CMP2", "TMC8462_MFC_SD_CMP2"], [0, 0, 1, "c.TMC8462_MFC_SD_DLY", "TMC8462_MFC_SD_DLY"], [0, 0, 1, "c.TMC8462_MFC_SD_NEXTSR0", "TMC8462_MFC_SD_NEXTSR0"], [0, 0, 1, "c.TMC8462_MFC_SD_NEXTSR1", "TMC8462_MFC_SD_NEXTSR1"], [0, 0, 1, "c.TMC8462_MFC_SD_NEXTSR2", "TMC8462_MFC_SD_NEXTSR2"], [0, 0, 1, "c.TMC8462_MFC_SD_SC0", "TMC8462_MFC_SD_SC0"], [0, 0, 1, "c.TMC8462_MFC_SD_SC1", "TMC8462_MFC_SD_SC1"], [0, 0, 1, "c.TMC8462_MFC_SD_SC2", "TMC8462_MFC_SD_SC2"], [0, 0, 1, "c.TMC8462_MFC_SD_SL", "TMC8462_MFC_SD_SL"], [0, 0, 1, "c.TMC8462_MFC_SD_SR0", "TMC8462_MFC_SD_SR0"], [0, 0, 1, "c.TMC8462_MFC_SD_SR1", "TMC8462_MFC_SD_SR1"], [0, 0, 1, "c.TMC8462_MFC_SD_SR2", "TMC8462_MFC_SD_SR2"], [0, 0, 1, "c.TMC8462_MFC_SD_ST0", "TMC8462_MFC_SD_ST0"], [0, 0, 1, "c.TMC8462_MFC_SD_ST1", "TMC8462_MFC_SD_ST1"], [0, 0, 1, "c.TMC8462_MFC_SD_ST2", "TMC8462_MFC_SD_ST2"], [0, 0, 1, "c.TMC8462_MFC_SPI_CONF", "TMC8462_MFC_SPI_CONF"], [0, 0, 1, "c.TMC8462_MFC_SPI_LENGTH", "TMC8462_MFC_SPI_LENGTH"], [0, 0, 1, "c.TMC8462_MFC_SPI_RX_DATA", "TMC8462_MFC_SPI_RX_DATA"], [0, 0, 1, "c.TMC8462_MFC_SPI_STATUS", "TMC8462_MFC_SPI_STATUS"], [0, 0, 1, "c.TMC8462_MFC_SPI_TIME", "TMC8462_MFC_SPI_TIME"], [0, 0, 1, "c.TMC8462_MFC_SPI_TX_DATA", "TMC8462_MFC_SPI_TX_DATA"], [0, 0, 1, "c.TMC8462_MFC_SWREG_CONF", "TMC8462_MFC_SWREG_CONF"], [0, 0, 1, "c.TMC8462_MFC_TEST_BIST", "TMC8462_MFC_TEST_BIST"], [0, 0, 1, "c.TMC8462_MFC_TEST_ON_CFG", "TMC8462_MFC_TEST_ON_CFG"], [0, 0, 1, "c.TMC8462_PDI_16BIT_ASYNC", "TMC8462_PDI_16BIT_ASYNC"], [0, 0, 1, "c.TMC8462_PDI_16BIT_SYNC", "TMC8462_PDI_16BIT_SYNC"], [0, 0, 1, "c.TMC8462_PDI_16DI_16DO", "TMC8462_PDI_16DI_16DO"], [0, 0, 1, "c.TMC8462_PDI_24DI_8DO", "TMC8462_PDI_24DI_8DO"], [0, 0, 1, "c.TMC8462_PDI_2DI_2DO", "TMC8462_PDI_2DI_2DO"], [0, 0, 1, "c.TMC8462_PDI_32DI", "TMC8462_PDI_32DI"], [0, 0, 1, "c.TMC8462_PDI_32DO", "TMC8462_PDI_32DO"], [0, 0, 1, "c.TMC8462_PDI_4DI", "TMC8462_PDI_4DI"], [0, 0, 1, "c.TMC8462_PDI_4DO", "TMC8462_PDI_4DO"], [0, 0, 1, "c.TMC8462_PDI_8BIT_ASYNC", "TMC8462_PDI_8BIT_ASYNC"], [0, 0, 1, "c.TMC8462_PDI_8BIT_SYNC", "TMC8462_PDI_8BIT_SYNC"], [0, 0, 1, "c.TMC8462_PDI_8DI_24DO", "TMC8462_PDI_8DI_24DO"], [0, 0, 1, "c.TMC8462_PDI_DIO", "TMC8462_PDI_DIO"], [0, 0, 1, "c.TMC8462_PDI_DISABLED", "TMC8462_PDI_DISABLED"], [0, 0, 1, "c.TMC8462_PDI_EC_BRIDGE", "TMC8462_PDI_EC_BRIDGE"], [0, 0, 1, "c.TMC8462_PDI_ON_CHIP_BUS", "TMC8462_PDI_ON_CHIP_BUS"], [0, 0, 1, "c.TMC8462_PDI_OSIO", "TMC8462_PDI_OSIO"], [0, 0, 1, "c.TMC8462_PDI_SPI_SLAVE", "TMC8462_PDI_SPI_SLAVE"], [0, 0, 1, "c.TMC8462_PULSE_B_PULSE_A", "TMC8462_PULSE_B_PULSE_A"], [0, 0, 1, "c.TMC8462_PULSE_LENGTH", "TMC8462_PULSE_LENGTH"], [0, 0, 1, "c.TMC8462_PWM1", "TMC8462_PWM1"], [0, 0, 1, "c.TMC8462_PWM1_CNTRSHFT", "TMC8462_PWM1_CNTRSHFT"], [0, 0, 1, "c.TMC8462_PWM2", "TMC8462_PWM2"], [0, 0, 1, "c.TMC8462_PWM2_CNTRSHFT", "TMC8462_PWM2_CNTRSHFT"], [0, 0, 1, "c.TMC8462_PWM3", "TMC8462_PWM3"], [0, 0, 1, "c.TMC8462_PWM3_CNTRSHFT", "TMC8462_PWM3_CNTRSHFT"], [0, 0, 1, "c.TMC8462_PWM4", "TMC8462_PWM4"], [0, 0, 1, "c.TMC8462_PWM4_CNTRSHFT", "TMC8462_PWM4_CNTRSHFT"], [0, 0, 1, "c.TMC8462_PWM_CFG", "TMC8462_PWM_CFG"], [0, 0, 1, "c.TMC8462_SD_CFG", "TMC8462_SD_CFG"], [0, 0, 1, "c.TMC8462_SD_CMP0", "TMC8462_SD_CMP0"], [0, 0, 1, "c.TMC8462_SD_CMP1", "TMC8462_SD_CMP1"], [0, 0, 1, "c.TMC8462_SD_CMP2", "TMC8462_SD_CMP2"], [0, 0, 1, "c.TMC8462_SD_DLY", "TMC8462_SD_DLY"], [0, 0, 1, "c.TMC8462_SD_NEXTSR0", "TMC8462_SD_NEXTSR0"], [0, 0, 1, "c.TMC8462_SD_NEXTSR1", "TMC8462_SD_NEXTSR1"], [0, 0, 1, "c.TMC8462_SD_NEXTSR2", "TMC8462_SD_NEXTSR2"], [0, 0, 1, "c.TMC8462_SD_SC0", "TMC8462_SD_SC0"], [0, 0, 1, "c.TMC8462_SD_SC1", "TMC8462_SD_SC1"], [0, 0, 1, "c.TMC8462_SD_SC2", "TMC8462_SD_SC2"], [0, 0, 1, "c.TMC8462_SD_SL", "TMC8462_SD_SL"], [0, 0, 1, "c.TMC8462_SD_SR0", "TMC8462_SD_SR0"], [0, 0, 1, "c.TMC8462_SD_SR1", "TMC8462_SD_SR1"], [0, 0, 1, "c.TMC8462_SD_SR2", "TMC8462_SD_SR2"], [0, 0, 1, "c.TMC8462_SD_ST0", "TMC8462_SD_ST0"], [0, 0, 1, "c.TMC8462_SD_ST1", "TMC8462_SD_ST1"], [0, 0, 1, "c.TMC8462_SD_ST2", "TMC8462_SD_ST2"], [0, 0, 1, "c.TMC8462_SPI_CONF", "TMC8462_SPI_CONF"], [0, 0, 1, "c.TMC8462_SPI_LENGTH", "TMC8462_SPI_LENGTH"], [0, 0, 1, "c.TMC8462_SPI_RX_DATA", "TMC8462_SPI_RX_DATA"], [0, 0, 1, "c.TMC8462_SPI_STATUS", "TMC8462_SPI_STATUS"], [0, 0, 1, "c.TMC8462_SPI_TIME", "TMC8462_SPI_TIME"], [0, 0, 1, "c.TMC8462_SPI_TX_DATA", "TMC8462_SPI_TX_DATA"], [0, 0, 1, "c.TMC8462_SWREG_CONF", "TMC8462_SWREG_CONF"], [0, 0, 1, "c.TMC8462_SYNC_EVT_COUNTER", "TMC8462_SYNC_EVT_COUNTER"], [0, 0, 1, "c.TMC8462_SYNC_EVT_COUNTER", "TMC8462_SYNC_EVT_COUNTER"], [0, 0, 1, "c.TMC8462_TEST_BIST", "TMC8462_TEST_BIST"], [0, 0, 1, "c.TMC8462_TEST_ON_CFG", "TMC8462_TEST_ON_CFG"], [0, 0, 1, "c.TMC8462_WD_CFG", "TMC8462_WD_CFG"], [0, 0, 1, "c.TMC8462_WD_CFG", "TMC8462_WD_CFG"], [0, 0, 1, "c.TMC8462_WD_IN_MASK_POL", "TMC8462_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8462_WD_IN_MASK_POL", "TMC8462_WD_IN_MASK_POL"], [0, 0, 1, "c.TMC8462_WD_MAX", "TMC8462_WD_MAX"], [0, 0, 1, "c.TMC8462_WD_MAX", "TMC8462_WD_MAX"], [0, 0, 1, "c.TMC8462_WD_OE_POL", "TMC8462_WD_OE_POL"], [0, 0, 1, "c.TMC8462_WD_OE_POL", "TMC8462_WD_OE_POL"], [0, 0, 1, "c.TMC8462_WD_OUT_MASK_POL", "TMC8462_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8462_WD_OUT_MASK_POL", "TMC8462_WD_OUT_MASK_POL"], [0, 0, 1, "c.TMC8462_WD_TIME", "TMC8462_WD_TIME"], [0, 0, 1, "c.TMC8462_WD_TIME", "TMC8462_WD_TIME"], [0, 0, 1, "c.TMC_ACCESS_DIRTY", "TMC_ACCESS_DIRTY"], [0, 0, 1, "c.TMC_ACCESS_FLAGS", "TMC_ACCESS_FLAGS"], [0, 0, 1, "c.TMC_ACCESS_HW_PRESET", "TMC_ACCESS_HW_PRESET"], [0, 0, 1, "c.TMC_ACCESS_NONE", "TMC_ACCESS_NONE"], [0, 0, 1, "c.TMC_ACCESS_READ", "TMC_ACCESS_READ"], [0, 0, 1, "c.TMC_ACCESS_RW", "TMC_ACCESS_RW"], [0, 0, 1, "c.TMC_ACCESS_RW_FLAGS", "TMC_ACCESS_RW_FLAGS"], [0, 0, 1, "c.TMC_ACCESS_RW_PRESET", "TMC_ACCESS_RW_PRESET"], [0, 0, 1, "c.TMC_ACCESS_RW_SEPARATE", "TMC_ACCESS_RW_SEPARATE"], [0, 0, 1, "c.TMC_ACCESS_RW_SPECIAL", "TMC_ACCESS_RW_SPECIAL"], [0, 0, 1, "c.TMC_ACCESS_R_FLAGS", "TMC_ACCESS_R_FLAGS"], [0, 0, 1, "c.TMC_ACCESS_WRITE", "TMC_ACCESS_WRITE"], [0, 0, 1, "c.TMC_ACCESS_W_PRESET", "TMC_ACCESS_W_PRESET"], [0, 0, 1, "c.TMC_ADDRESS", "TMC_ADDRESS"], [0, 0, 1, "c.TMC_ADDRESS_MASK", "TMC_ADDRESS_MASK"], [0, 0, 1, "c.TMC_DEFAULT_MOTOR", "TMC_DEFAULT_MOTOR"], [0, 0, 1, "c.TMC_IS_DIRTY", "TMC_IS_DIRTY"], [0, 0, 1, "c.TMC_IS_PRESET", "TMC_IS_PRESET"], [0, 0, 1, "c.TMC_IS_READABLE", "TMC_IS_READABLE"], [0, 0, 1, "c.TMC_IS_RESETTABLE", "TMC_IS_RESETTABLE"], [0, 0, 1, "c.TMC_IS_RESTORABLE", "TMC_IS_RESTORABLE"], [0, 0, 1, "c.TMC_IS_WRITABLE", "TMC_IS_WRITABLE"], [0, 0, 1, "c.TMC_RAMP_LINEAR_DEFAULT_HOMING_DISTANCE", "TMC_RAMP_LINEAR_DEFAULT_HOMING_DISTANCE"], [0, 0, 1, "c.TMC_RAMP_LINEAR_DEFAULT_PRECISION", "TMC_RAMP_LINEAR_DEFAULT_PRECISION"], [0, 0, 1, "c.TMC_RAMP_LINEAR_DEFAULT_STOP_VELOCITY", "TMC_RAMP_LINEAR_DEFAULT_STOP_VELOCITY"], [0, 0, 1, "c.TMC_REGISTER_COUNT", "TMC_REGISTER_COUNT"], [0, 0, 1, "c.TMC_TYPES_INTEGERS", "TMC_TYPES_INTEGERS"], [0, 0, 1, "c.TMC_TYPES_INTEGERS_SIGNED", "TMC_TYPES_INTEGERS_SIGNED"], [0, 0, 1, "c.TMC_TYPES_INTEGERS_UNSIGNED", "TMC_TYPES_INTEGERS_UNSIGNED"], [0, 0, 1, "c.TMC_TYPES_NULL", "TMC_TYPES_NULL"], [0, 0, 1, "c.TMC_WRITE_BIT", "TMC_WRITE_BIT"], [0, 0, 1, "c.TRUE", "TRUE"], [0, 0, 1, "c.UNUSED", "UNUSED"], [0, 0, 1, "c.WORD", "WORD"], [0, 0, 1, "c.WORD0_MASK", "WORD0_MASK"], [0, 0, 1, "c.WORD0_SHIFT", "WORD0_SHIFT"], [0, 0, 1, "c.WORD1_MASK", "WORD1_MASK"], [0, 0, 1, "c.WORD1_SHIFT", "WORD1_SHIFT"], [0, 0, 1, "c._16_32", "_16_32"], [0, 0, 1, "c._16_64", "_16_64"], [0, 0, 1, "c._32_64", "_32_64"], [0, 0, 1, "c._8_16", "_8_16"], [0, 0, 1, "c._8_32", "_8_32"], [0, 0, 1, "c._8_64", "_8_64"], [0, 0, 1, "c.____", "____"], [0, 0, 1, "c.s16_MAX", "s16_MAX"], [0, 0, 1, "c.s16_MIN", "s16_MIN"], [0, 0, 1, "c.s24_MAX", "s24_MAX"], [0, 0, 1, "c.s24_MIN", "s24_MIN"], [0, 0, 1, "c.s32_MAX", "s32_MAX"], [0, 0, 1, "c.s32_MIN", "s32_MIN"], [0, 0, 1, "c.s8_MAX", "s8_MAX"], [0, 0, 1, "c.s8_MIN", "s8_MIN"], [0, 0, 1, "c.u10_MAX", "u10_MAX"], [0, 0, 1, "c.u12_MAX", "u12_MAX"], [0, 0, 1, "c.u15_MAX", "u15_MAX"], [0, 0, 1, "c.u16_MAX", "u16_MAX"], [0, 0, 1, "c.u18_MAX", "u18_MAX"], [0, 0, 1, "c.u20_MAX", "u20_MAX"], [0, 0, 1, "c.u22_MAX", "u22_MAX"], [0, 0, 1, "c.u24_MAX", "u24_MAX"], [0, 0, 1, "c.u32_MAX", "u32_MAX"], [0, 0, 1, "c.u8_MAX", "u8_MAX"], [0, 1, 1, "_CPPv4N11ConfigState12CONFIG_READYE", "CONFIG_READY"], [0, 1, 1, "_CPPv4N11ConfigState12CONFIG_RESETE", "CONFIG_RESET"], [0, 1, 1, "_CPPv4N11ConfigState14CONFIG_RESTOREE", "CONFIG_RESTORE"], [0, 2, 1, "_CPPv49CRCTables", "CRCTables"], [0, 3, 1, "_CPPv410CRCTypeDef", "CRCTypeDef"], [0, 2, 1, "_CPPv4N10CRCTypeDef11isReflectedE", "CRCTypeDef::isReflected"], [0, 2, 1, "_CPPv4N10CRCTypeDef10polynomialE", "CRCTypeDef::polynomial"], [0, 2, 1, "_CPPv4N10CRCTypeDef5tableE", "CRCTypeDef::table"], [0, 2, 1, "_CPPv413ChopperConfig", "ChopperConfig"], [0, 2, 1, "_CPPv416ClosedLoopConfig", "ClosedLoopConfig"], [0, 4, 1, "_CPPv411ConfigState", "ConfigState"], [0, 1, 1, "_CPPv4N11ConfigState12CONFIG_READYE", "ConfigState::CONFIG_READY"], [0, 1, 1, "_CPPv4N11ConfigState12CONFIG_RESETE", "ConfigState::CONFIG_RESET"], [0, 1, 1, "_CPPv4N11ConfigState14CONFIG_RESTOREE", "ConfigState::CONFIG_RESTORE"], [0, 3, 1, "_CPPv420ConfigurationTypeDef", "ConfigurationTypeDef"], [0, 2, 1, "_CPPv4N20ConfigurationTypeDef8callbackE", "ConfigurationTypeDef::callback"], [0, 2, 1, "_CPPv4N20ConfigurationTypeDef7channelE", "ConfigurationTypeDef::channel"], [0, 2, 1, "_CPPv4N20ConfigurationTypeDef11configIndexE", "ConfigurationTypeDef::configIndex"], [0, 2, 1, "_CPPv4N20ConfigurationTypeDef5resetE", "ConfigurationTypeDef::reset"], [0, 2, 1, "_CPPv4N20ConfigurationTypeDef7restoreE", "ConfigurationTypeDef::restore"], [0, 2, 1, "_CPPv4N20ConfigurationTypeDef14shadowRegisterE", "ConfigurationTypeDef::shadowRegister"], [0, 2, 1, "_CPPv4N20ConfigurationTypeDef5stateE", "ConfigurationTypeDef::state"], [0, 2, 1, "_CPPv412DriverConfig", "DriverConfig"], [0, 5, 1, "_CPPv48HardStop8uint32_t", "HardStop"], [0, 5, 1, "_CPPv48HardStop8uint32_t", "HardStop"], [0, 5, 1, "_CPPv48HardStopv", "HardStop"], [0, 5, 1, "_CPPv48HardStopv", "HardStop"], [0, 5, 1, "_CPPv48HardStopv", "HardStop"], [0, 5, 1, "_CPPv48HardStopv", "HardStop"], [0, 6, 1, "_CPPv48HardStop8uint32_t", "HardStop::Motor"], [0, 6, 1, "_CPPv48HardStop8uint32_t", "HardStop::Motor"], [0, 5, 1, "_CPPv48Init4210v", "Init4210"], [0, 5, 1, "_CPPv48Init4210v", "Init4210"], [0, 5, 1, "_CPPv47Init424v", "Init424"], [0, 5, 1, "_CPPv47Init424v", "Init424"], [0, 5, 1, "_CPPv47Init429v", "Init429"], [0, 5, 1, "_CPPv47Init429v", "Init429"], [0, 5, 1, "_CPPv47Init457v", "Init457"], [0, 5, 1, "_CPPv47Init457v", "Init457"], [0, 5, 1, "_CPPv416Init457Wavetable8uint32_t7int32_t", "Init457Wavetable"], [0, 5, 1, "_CPPv416Init457Wavetable8uint32_t7int32_t", "Init457Wavetable"], [0, 6, 1, "_CPPv416Init457Wavetable8uint32_t7int32_t", "Init457Wavetable::Offset"], [0, 6, 1, "_CPPv416Init457Wavetable8uint32_t7int32_t", "Init457Wavetable::Offset"], [0, 6, 1, "_CPPv416Init457Wavetable8uint32_t7int32_t", "Init457Wavetable::Resolution"], [0, 6, 1, "_CPPv416Init457Wavetable8uint32_t7int32_t", "Init457Wavetable::Resolution"], [0, 2, 1, "_CPPv411IntSinTable", "IntSinTable"], [0, 3, 1, "_CPPv415MAX22216TypeDef", "MAX22216TypeDef"], [0, 2, 1, "_CPPv4N15MAX22216TypeDef7channelE", "MAX22216TypeDef::channel"], [0, 2, 1, "_CPPv4N15MAX22216TypeDef6crc_enE", "MAX22216TypeDef::crc_en"], [0, 2, 1, "_CPPv4N15MAX22216TypeDef12slaveAddressE", "MAX22216TypeDef::slaveAddress"], [0, 2, 1, "_CPPv411MotorConfig", "MotorConfig"], [0, 1, 1, "_CPPv4N17TReadBackDatagram10RB_CHOPPERE", "RB_CHOPPER"], [0, 1, 1, "_CPPv4N17TReadBackDatagram9RB_DRIVERE", "RB_DRIVER"], [0, 1, 1, "_CPPv4N17TReadBackDatagram15RB_SMART_ENERGYE", "RB_SMART_ENERGY"], [0, 1, 1, "_CPPv4N17TReadBackDatagram14RB_STALL_GUARDE", "RB_STALL_GUARD"], [0, 1, 1, "_CPPv4N17TReadBackDatagram11RB_STEP_DIRE", "RB_STEP_DIR"], [0, 5, 1, "_CPPv413Read4210Bytes7uint8_tP7uint8_t", "Read4210Bytes"], [0, 5, 1, "_CPPv413Read4210Bytes7uint8_tP7uint8_t", "Read4210Bytes"], [0, 6, 1, "_CPPv413Read4210Bytes7uint8_tP7uint8_t", "Read4210Bytes::Address"], [0, 6, 1, "_CPPv413Read4210Bytes7uint8_tP7uint8_t", "Read4210Bytes::Address"], [0, 6, 1, "_CPPv413Read4210Bytes7uint8_tP7uint8_t", "Read4210Bytes::Bytes"], [0, 6, 1, "_CPPv413Read4210Bytes7uint8_tP7uint8_t", "Read4210Bytes::Bytes"], [0, 5, 1, "_CPPv411Read4210Int7uint8_t", "Read4210Int"], [0, 5, 1, "_CPPv411Read4210Int7uint8_t", "Read4210Int"], [0, 6, 1, "_CPPv411Read4210Int7uint8_t", "Read4210Int::Address"], [0, 6, 1, "_CPPv411Read4210Int7uint8_t", "Read4210Int::Address"], [0, 5, 1, "_CPPv413Read4210Short7uint8_t", "Read4210Short"], [0, 5, 1, "_CPPv413Read4210Short7uint8_t", "Read4210Short"], [0, 6, 1, "_CPPv413Read4210Short7uint8_t", "Read4210Short::Address"], [0, 6, 1, "_CPPv413Read4210Short7uint8_t", "Read4210Short::Address"], [0, 5, 1, "_CPPv418Read4210SingleByte7uint8_t7uint8_t", "Read4210SingleByte"], [0, 5, 1, "_CPPv418Read4210SingleByte7uint8_t7uint8_t", "Read4210SingleByte"], [0, 6, 1, "_CPPv418Read4210SingleByte7uint8_t7uint8_t", "Read4210SingleByte::Address"], [0, 6, 1, "_CPPv418Read4210SingleByte7uint8_t7uint8_t", "Read4210SingleByte::Address"], [0, 6, 1, "_CPPv418Read4210SingleByte7uint8_t7uint8_t", "Read4210SingleByte::Index"], [0, 6, 1, "_CPPv418Read4210SingleByte7uint8_t7uint8_t", "Read4210SingleByte::Index"], [0, 5, 1, "_CPPv414Read4210Statusv", "Read4210Status"], [0, 5, 1, "_CPPv414Read4210Statusv", "Read4210Status"], [0, 5, 1, "_CPPv412Read429Bytes7uint8_tP7uint8_t", "Read429Bytes"], [0, 5, 1, "_CPPv412Read429Bytes7uint8_tP7uint8_t", "Read429Bytes"], [0, 6, 1, "_CPPv412Read429Bytes7uint8_tP7uint8_t", "Read429Bytes::Address"], [0, 6, 1, "_CPPv412Read429Bytes7uint8_tP7uint8_t", "Read429Bytes::Address"], [0, 6, 1, "_CPPv412Read429Bytes7uint8_tP7uint8_t", "Read429Bytes::Bytes"], [0, 6, 1, "_CPPv412Read429Bytes7uint8_tP7uint8_t", "Read429Bytes::Bytes"], [0, 5, 1, "_CPPv412Read429Int127uint8_t", "Read429Int12"], [0, 5, 1, "_CPPv412Read429Int127uint8_t", "Read429Int12"], [0, 6, 1, "_CPPv412Read429Int127uint8_t", "Read429Int12::Address"], [0, 6, 1, "_CPPv412Read429Int127uint8_t", "Read429Int12::Address"], [0, 5, 1, "_CPPv412Read429Int247uint8_t", "Read429Int24"], [0, 5, 1, "_CPPv412Read429Int247uint8_t", "Read429Int24"], [0, 6, 1, "_CPPv412Read429Int247uint8_t", "Read429Int24::Address"], [0, 6, 1, "_CPPv412Read429Int247uint8_t", "Read429Int24::Address"], [0, 5, 1, "_CPPv417Read429SingleByte7uint8_t7uint8_t", "Read429SingleByte"], [0, 5, 1, "_CPPv417Read429SingleByte7uint8_t7uint8_t", "Read429SingleByte"], [0, 6, 1, "_CPPv417Read429SingleByte7uint8_t7uint8_t", "Read429SingleByte::Address"], [0, 6, 1, "_CPPv417Read429SingleByte7uint8_t7uint8_t", "Read429SingleByte::Address"], [0, 6, 1, "_CPPv417Read429SingleByte7uint8_t7uint8_t", "Read429SingleByte::Index"], [0, 6, 1, "_CPPv417Read429SingleByte7uint8_t7uint8_t", "Read429SingleByte::Index"], [0, 5, 1, "_CPPv413Read429Statusv", "Read429Status"], [0, 5, 1, "_CPPv413Read429Statusv", "Read429Status"], [0, 5, 1, "_CPPv410Read457Int7uint8_t", "Read457Int"], [0, 5, 1, "_CPPv410Read457Int7uint8_t", "Read457Int"], [0, 6, 1, "_CPPv410Read457Int7uint8_t", "Read457Int::Address"], [0, 6, 1, "_CPPv410Read457Int7uint8_t", "Read457Int::Address"], [0, 5, 1, "_CPPv416Read457Wavetable8uint16_t", "Read457Wavetable"], [0, 5, 1, "_CPPv416Read457Wavetable8uint16_t", "Read457Wavetable"], [0, 6, 1, "_CPPv416Read457Wavetable8uint16_t", "Read457Wavetable::RAMAddress"], [0, 6, 1, "_CPPv416Read457Wavetable8uint16_t", "Read457Wavetable::RAMAddress"], [0, 2, 1, "_CPPv416ReadBackDatagram", "ReadBackDatagram"], [0, 5, 1, "_CPPv411ReadEncoder7uint8_t", "ReadEncoder"], [0, 5, 1, "_CPPv411ReadEncoder7uint8_t7uint8_t", "ReadEncoder"], [0, 6, 1, "_CPPv411ReadEncoder7uint8_t", "ReadEncoder::Index"], [0, 6, 1, "_CPPv411ReadEncoder7uint8_t7uint8_t", "ReadEncoder::Index"], [0, 6, 1, "_CPPv411ReadEncoder7uint8_t7uint8_t", "ReadEncoder::Which423"], [0, 5, 1, "_CPPv422ReadEncoderNullChannel7uint8_t", "ReadEncoderNullChannel"], [0, 5, 1, "_CPPv422ReadEncoderNullChannel7uint8_t7uint8_t", "ReadEncoderNullChannel"], [0, 6, 1, "_CPPv422ReadEncoderNullChannel7uint8_t", "ReadEncoderNullChannel::Index"], [0, 6, 1, "_CPPv422ReadEncoderNullChannel7uint8_t7uint8_t", "ReadEncoderNullChannel::Index"], [0, 6, 1, "_CPPv422ReadEncoderNullChannel7uint8_t7uint8_t", "ReadEncoderNullChannel::Which424"], [0, 5, 1, "_CPPv412ReadWrite262P8uint32_t8uint32_t", "ReadWrite262"], [0, 6, 1, "_CPPv412ReadWrite262P8uint32_t8uint32_t", "ReadWrite262::ReadInt"], [0, 6, 1, "_CPPv412ReadWrite262P8uint32_t8uint32_t", "ReadWrite262::WriteInt"], [0, 5, 1, "_CPPv413ReadWrite4210P7uint8_tP7uint8_t", "ReadWrite4210"], [0, 5, 1, "_CPPv413ReadWrite4210P7uint8_tP7uint8_t", "ReadWrite4210"], [0, 6, 1, "_CPPv413ReadWrite4210P7uint8_tP7uint8_t", "ReadWrite4210::Read"], [0, 6, 1, "_CPPv413ReadWrite4210P7uint8_tP7uint8_t", "ReadWrite4210::Read"], [0, 6, 1, "_CPPv413ReadWrite4210P7uint8_tP7uint8_t", "ReadWrite4210::Write"], [0, 6, 1, "_CPPv413ReadWrite4210P7uint8_tP7uint8_t", "ReadWrite4210::Write"], [0, 5, 1, "_CPPv412ReadWrite424P7uint8_tP7uint8_t", "ReadWrite424"], [0, 6, 1, "_CPPv412ReadWrite424P7uint8_tP7uint8_t", "ReadWrite424::Read"], [0, 6, 1, "_CPPv412ReadWrite424P7uint8_tP7uint8_t", "ReadWrite424::Write"], [0, 5, 1, "_CPPv412ReadWrite429P7uint8_tP7uint8_t", "ReadWrite429"], [0, 5, 1, "_CPPv412ReadWrite429P7uint8_tP7uint8_t", "ReadWrite429"], [0, 6, 1, "_CPPv412ReadWrite429P7uint8_tP7uint8_t", "ReadWrite429::Read"], [0, 6, 1, "_CPPv412ReadWrite429P7uint8_tP7uint8_t", "ReadWrite429::Read"], [0, 6, 1, "_CPPv412ReadWrite429P7uint8_tP7uint8_t", "ReadWrite429::Write"], [0, 6, 1, "_CPPv412ReadWrite429P7uint8_tP7uint8_t", "ReadWrite429::Write"], [0, 5, 1, "_CPPv412ReadWrite457P7uint8_tP7uint8_t", "ReadWrite457"], [0, 6, 1, "_CPPv412ReadWrite457P7uint8_tP7uint8_t", "ReadWrite457::Read"], [0, 6, 1, "_CPPv412ReadWrite457P7uint8_tP7uint8_t", "ReadWrite457::Write"], [0, 5, 1, "_CPPv412ReadWriteSPIPv7uint8_tb", "ReadWriteSPI"], [0, 6, 1, "_CPPv412ReadWriteSPIPv7uint8_tb", "ReadWriteSPI::data"], [0, 6, 1, "_CPPv412ReadWriteSPIPv7uint8_tb", "ReadWriteSPI::endTransaction"], [0, 6, 1, "_CPPv412ReadWriteSPIPv7uint8_tb", "ReadWriteSPI::p_SPI_DeviceHandle"], [0, 2, 1, "_CPPv414SPIChopperConf", "SPIChopperConf"], [0, 2, 1, "_CPPv413SPIDriverConf", "SPIDriverConf"], [0, 2, 1, "_CPPv410SPIReadInt", "SPIReadInt"], [0, 2, 1, "_CPPv49SPISGConf", "SPISGConf"], [0, 2, 1, "_CPPv412SPISmartConf", "SPISmartConf"], [0, 2, 1, "_CPPv414SPIStepDirConf", "SPIStepDirConf"], [0, 2, 1, "_CPPv411SPIWriteInt", "SPIWriteInt"], [0, 5, 1, "_CPPv415Set4210RampMode7uint8_t", "Set4210RampMode"], [0, 5, 1, "_CPPv415Set4210RampMode7uint8_t", "Set4210RampMode"], [0, 6, 1, "_CPPv415Set4210RampMode7uint8_t", "Set4210RampMode::RampMode"], [0, 6, 1, "_CPPv415Set4210RampMode7uint8_t", "Set4210RampMode::RampMode"], [0, 5, 1, "_CPPv417Set4210SwitchMode7uint8_t", "Set4210SwitchMode"], [0, 5, 1, "_CPPv417Set4210SwitchMode7uint8_t", "Set4210SwitchMode"], [0, 6, 1, "_CPPv417Set4210SwitchMode7uint8_t", "Set4210SwitchMode::SwitchMode"], [0, 6, 1, "_CPPv417Set4210SwitchMode7uint8_t", "Set4210SwitchMode::SwitchMode"], [0, 5, 1, "_CPPv414Set429RampMode7uint8_t7uint8_t", "Set429RampMode"], [0, 5, 1, "_CPPv414Set429RampMode7uint8_t7uint8_t", "Set429RampMode"], [0, 6, 1, "_CPPv414Set429RampMode7uint8_t7uint8_t", "Set429RampMode::Axis"], [0, 6, 1, "_CPPv414Set429RampMode7uint8_t7uint8_t", "Set429RampMode::Axis"], [0, 6, 1, "_CPPv414Set429RampMode7uint8_t7uint8_t", "Set429RampMode::RampMode"], [0, 6, 1, "_CPPv414Set429RampMode7uint8_t7uint8_t", "Set429RampMode::RampMode"], [0, 5, 1, "_CPPv416Set429SwitchMode7uint8_t7uint8_t", "Set429SwitchMode"], [0, 5, 1, "_CPPv416Set429SwitchMode7uint8_t7uint8_t", "Set429SwitchMode"], [0, 6, 1, "_CPPv416Set429SwitchMode7uint8_t7uint8_t", "Set429SwitchMode::Axis"], [0, 6, 1, "_CPPv416Set429SwitchMode7uint8_t7uint8_t", "Set429SwitchMode::Axis"], [0, 6, 1, "_CPPv416Set429SwitchMode7uint8_t7uint8_t", "Set429SwitchMode::SwitchMode"], [0, 6, 1, "_CPPv416Set429SwitchMode7uint8_t7uint8_t", "Set429SwitchMode::SwitchMode"], [0, 5, 1, "_CPPv414Set457RampMode8uint32_t", "Set457RampMode"], [0, 5, 1, "_CPPv414Set457RampMode8uint32_t", "Set457RampMode"], [0, 6, 1, "_CPPv414Set457RampMode8uint32_t", "Set457RampMode::RampMode"], [0, 6, 1, "_CPPv414Set457RampMode8uint32_t", "Set457RampMode::RampMode"], [0, 5, 1, "_CPPv47SetAMax7uint8_t8uint32_t", "SetAMax"], [0, 5, 1, "_CPPv47SetAMax7uint8_t8uint32_t", "SetAMax"], [0, 5, 1, "_CPPv47SetAMax8uint32_t", "SetAMax"], [0, 5, 1, "_CPPv47SetAMax8uint32_t", "SetAMax"], [0, 6, 1, "_CPPv47SetAMax7uint8_t8uint32_t", "SetAMax::AMax"], [0, 6, 1, "_CPPv47SetAMax7uint8_t8uint32_t", "SetAMax::AMax"], [0, 6, 1, "_CPPv47SetAMax8uint32_t", "SetAMax::AMax"], [0, 6, 1, "_CPPv47SetAMax8uint32_t", "SetAMax::AMax"], [0, 6, 1, "_CPPv47SetAMax7uint8_t8uint32_t", "SetAMax::Motor"], [0, 6, 1, "_CPPv47SetAMax7uint8_t8uint32_t", "SetAMax::Motor"], [0, 5, 1, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t", "SetEncoderPrescaler"], [0, 5, 1, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t", "SetEncoderPrescaler"], [0, 6, 1, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t", "SetEncoderPrescaler::Index"], [0, 6, 1, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t", "SetEncoderPrescaler::Index"], [0, 6, 1, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t", "SetEncoderPrescaler::Prescaler"], [0, 6, 1, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t", "SetEncoderPrescaler::Prescaler"], [0, 6, 1, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t", "SetEncoderPrescaler::SpecialFunctionBits"], [0, 6, 1, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t", "SetEncoderPrescaler::SpecialFunctionBits"], [0, 2, 1, "_CPPv418SmartEnergyControl", "SmartEnergyControl"], [0, 2, 1, "_CPPv416StallGuardConfig", "StallGuardConfig"], [0, 2, 1, "_CPPv413StepDirConfig", "StepDirConfig"], [0, 3, 1, "_CPPv414TChopperConfig", "TChopperConfig"], [0, 2, 1, "_CPPv4N14TChopperConfig9BlankTimeE", "TChopperConfig::BlankTime"], [0, 2, 1, "_CPPv4N14TChopperConfig11ChopperModeE", "TChopperConfig::ChopperMode"], [0, 2, 1, "_CPPv4N14TChopperConfig11DisableFlagE", "TChopperConfig::DisableFlag"], [0, 2, 1, "_CPPv4N14TChopperConfig15HysteresisDecayE", "TChopperConfig::HysteresisDecay"], [0, 2, 1, "_CPPv4N14TChopperConfig13HysteresisEndE", "TChopperConfig::HysteresisEnd"], [0, 2, 1, "_CPPv4N14TChopperConfig15HysteresisStartE", "TChopperConfig::HysteresisStart"], [0, 2, 1, "_CPPv4N14TChopperConfig10RandomTOffE", "TChopperConfig::RandomTOff"], [0, 2, 1, "_CPPv4N14TChopperConfig4TOffE", "TChopperConfig::TOff"], [0, 3, 1, "_CPPv417TClosedLoopConfig", "TClosedLoopConfig"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig4BetaE", "TClosedLoopConfig::Beta"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig14ClosedLoopModeE", "TClosedLoopConfig::ClosedLoopMode"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig23CorrectionVelocityDClipE", "TClosedLoopConfig::CorrectionVelocityDClip"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig22CorrectionVelocityDClkE", "TClosedLoopConfig::CorrectionVelocityDClk"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig19CorrectionVelocityIE", "TClosedLoopConfig::CorrectionVelocityI"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig23CorrectionVelocityIClipE", "TClosedLoopConfig::CorrectionVelocityIClip"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig19CorrectionVelocityPE", "TClosedLoopConfig::CorrectionVelocityP"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig20CurrentScalerMaximumE", "TClosedLoopConfig::CurrentScalerMaximum"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig20CurrentScalerMinimumE", "TClosedLoopConfig::CurrentScalerMinimum"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig20CurrentScalerStartUpE", "TClosedLoopConfig::CurrentScalerStartUp"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig14DownscaleDelayE", "TClosedLoopConfig::DownscaleDelay"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig14EncVMeanFilterE", "TClosedLoopConfig::EncVMeanFilter"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig11EncVMeanIntE", "TClosedLoopConfig::EncVMeanInt"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig12EncVMeanWaitE", "TClosedLoopConfig::EncVMeanWait"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig24EncoderCorrectionYOffsetE", "TClosedLoopConfig::EncoderCorrectionYOffset"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig5GammaE", "TClosedLoopConfig::Gamma"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig9GammaVAddE", "TClosedLoopConfig::GammaVAdd"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig9GammaVMinE", "TClosedLoopConfig::GammaVMin"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig6OffsetE", "TClosedLoopConfig::Offset"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig19PositionCorrectionPE", "TClosedLoopConfig::PositionCorrectionP"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig27PositionCorrectionToleranceE", "TClosedLoopConfig::PositionCorrectionTolerance"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig14PositionWindowE", "TClosedLoopConfig::PositionWindow"], [0, 2, 1, "_CPPv4N17TClosedLoopConfig12UpscaleDelayE", "TClosedLoopConfig::UpscaleDelay"], [0, 3, 1, "_CPPv413TDriverConfig", "TDriverConfig"], [0, 2, 1, "_CPPv4N13TDriverConfig17ProtectionDisableE", "TDriverConfig::ProtectionDisable"], [0, 2, 1, "_CPPv4N13TDriverConfig15ProtectionTimerE", "TDriverConfig::ProtectionTimer"], [0, 2, 1, "_CPPv4N13TDriverConfig14ReadBackSelectE", "TDriverConfig::ReadBackSelect"], [0, 2, 1, "_CPPv4N13TDriverConfig13SlopeHighSideE", "TDriverConfig::SlopeHighSide"], [0, 2, 1, "_CPPv4N13TDriverConfig12SlopeLowSideE", "TDriverConfig::SlopeLowSide"], [0, 2, 1, "_CPPv4N13TDriverConfig20StepDirectionDisableE", "TDriverConfig::StepDirectionDisable"], [0, 2, 1, "_CPPv4N13TDriverConfig11VSenseScaleE", "TDriverConfig::VSenseScale"], [0, 3, 1, "_CPPv414TMC2130TypeDef", "TMC2130TypeDef"], [0, 2, 1, "_CPPv4N14TMC2130TypeDef6configE", "TMC2130TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2130TypeDef14registerAccessE", "TMC2130TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2130TypeDef18registerResetStateE", "TMC2130TypeDef::registerResetState"], [0, 3, 1, "_CPPv414TMC2160TypeDef", "TMC2160TypeDef"], [0, 2, 1, "_CPPv4N14TMC2160TypeDef6configE", "TMC2160TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2160TypeDef14registerAccessE", "TMC2160TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2160TypeDef18registerResetStateE", "TMC2160TypeDef::registerResetState"], [0, 3, 1, "_CPPv414TMC2208TypeDef", "TMC2208TypeDef"], [0, 2, 1, "_CPPv4N14TMC2208TypeDef6configE", "TMC2208TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2208TypeDef14registerAccessE", "TMC2208TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2208TypeDef18registerResetStateE", "TMC2208TypeDef::registerResetState"], [0, 3, 1, "_CPPv414TMC2209TypeDef", "TMC2209TypeDef"], [0, 2, 1, "_CPPv4N14TMC2209TypeDef6configE", "TMC2209TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2209TypeDef14registerAccessE", "TMC2209TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2209TypeDef18registerResetStateE", "TMC2209TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC2209TypeDef12slaveAddressE", "TMC2209TypeDef::slaveAddress"], [0, 3, 1, "_CPPv414TMC2224TypeDef", "TMC2224TypeDef"], [0, 2, 1, "_CPPv4N14TMC2224TypeDef7oldTickE", "TMC2224TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC2224TypeDef4oldXE", "TMC2224TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC2224TypeDef14registerAccessE", "TMC2224TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2224TypeDef18registerResetStateE", "TMC2224TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC2224TypeDef5slaveE", "TMC2224TypeDef::slave"], [0, 2, 1, "_CPPv4N14TMC2224TypeDef12vMaxModifiedE", "TMC2224TypeDef::vMaxModified"], [0, 2, 1, "_CPPv4N14TMC2224TypeDef8velocityE", "TMC2224TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC2225TypeDef", "TMC2225TypeDef"], [0, 2, 1, "_CPPv4N14TMC2225TypeDef6configE", "TMC2225TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2225TypeDef14registerAccessE", "TMC2225TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2225TypeDef18registerResetStateE", "TMC2225TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC2225TypeDef13slave_addressE", "TMC2225TypeDef::slave_address"], [0, 3, 1, "_CPPv414TMC2226TypeDef", "TMC2226TypeDef"], [0, 2, 1, "_CPPv4N14TMC2226TypeDef6configE", "TMC2226TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2226TypeDef14registerAccessE", "TMC2226TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2226TypeDef18registerResetStateE", "TMC2226TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC2226TypeDef12slaveAddressE", "TMC2226TypeDef::slaveAddress"], [0, 3, 1, "_CPPv414TMC2240TypeDef", "TMC2240TypeDef"], [0, 2, 1, "_CPPv4N14TMC2240TypeDef6configE", "TMC2240TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2240TypeDef7oldTickE", "TMC2240TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC2240TypeDef4oldXE", "TMC2240TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC2240TypeDef14registerAccessE", "TMC2240TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2240TypeDef18registerResetStateE", "TMC2240TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC2240TypeDef12slaveAddressE", "TMC2240TypeDef::slaveAddress"], [0, 2, 1, "_CPPv4N14TMC2240TypeDef8velocityE", "TMC2240TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC2300TypeDef", "TMC2300TypeDef"], [0, 2, 1, "_CPPv4N14TMC2300TypeDef6configE", "TMC2300TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2300TypeDef14registerAccessE", "TMC2300TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2300TypeDef18registerResetStateE", "TMC2300TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC2300TypeDef12slaveAddressE", "TMC2300TypeDef::slaveAddress"], [0, 2, 1, "_CPPv4N14TMC2300TypeDef14standbyEnabledE", "TMC2300TypeDef::standbyEnabled"], [0, 3, 1, "_CPPv414TMC2590TypeDef", "TMC2590TypeDef"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef6configE", "TMC2590TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef20continuousModeEnableE", "TMC2590TypeDef::continuousModeEnable"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef19coolStepActiveValueE", "TMC2590TypeDef::coolStepActiveValue"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef21coolStepInactiveValueE", "TMC2590TypeDef::coolStepInactiveValue"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef17coolStepThresholdE", "TMC2590TypeDef::coolStepThreshold"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef19isStandStillCurrentE", "TMC2590TypeDef::isStandStillCurrent"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef14registerAccessE", "TMC2590TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef18registerResetStateE", "TMC2590TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef15runCurrentScaleE", "TMC2590TypeDef::runCurrentScale"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef22standStillCurrentScaleE", "TMC2590TypeDef::standStillCurrentScale"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef14standStillTickE", "TMC2590TypeDef::standStillTick"], [0, 2, 1, "_CPPv4N14TMC2590TypeDef17standStillTimeoutE", "TMC2590TypeDef::standStillTimeout"], [0, 3, 1, "_CPPv414TMC2660TypeDef", "TMC2660TypeDef"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef20continuousModeEnableE", "TMC2660TypeDef::continuousModeEnable"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef19coolStepActiveValueE", "TMC2660TypeDef::coolStepActiveValue"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef21coolStepInactiveValueE", "TMC2660TypeDef::coolStepInactiveValue"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef17coolStepThresholdE", "TMC2660TypeDef::coolStepThreshold"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef24isStandStillCurrentLimitE", "TMC2660TypeDef::isStandStillCurrentLimit"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef23isStandStillOverCurrentE", "TMC2660TypeDef::isStandStillOverCurrent"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef7oldTickE", "TMC2660TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef4oldXE", "TMC2660TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef14registerAccessE", "TMC2660TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef18registerResetStateE", "TMC2660TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef15runCurrentScaleE", "TMC2660TypeDef::runCurrentScale"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef22standStillCurrentScaleE", "TMC2660TypeDef::standStillCurrentScale"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef17standStillTimeoutE", "TMC2660TypeDef::standStillTimeout"], [0, 2, 1, "_CPPv4N14TMC2660TypeDef8velocityE", "TMC2660TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC4330TypeDef", "TMC4330TypeDef"], [0, 2, 1, "_CPPv4N14TMC4330TypeDef6configE", "TMC4330TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC4330TypeDef7oldTickE", "TMC4330TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC4330TypeDef4oldXE", "TMC4330TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC4330TypeDef14registerAccessE", "TMC4330TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC4330TypeDef18registerResetStateE", "TMC4330TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC4330TypeDef6statusE", "TMC4330TypeDef::status"], [0, 2, 1, "_CPPv4N14TMC4330TypeDef8velocityE", "TMC4330TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC4331TypeDef", "TMC4331TypeDef"], [0, 2, 1, "_CPPv4N14TMC4331TypeDef6configE", "TMC4331TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC4331TypeDef7oldTickE", "TMC4331TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC4331TypeDef4oldXE", "TMC4331TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC4331TypeDef14registerAccessE", "TMC4331TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC4331TypeDef18registerResetStateE", "TMC4331TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC4331TypeDef6statusE", "TMC4331TypeDef::status"], [0, 2, 1, "_CPPv4N14TMC4331TypeDef8velocityE", "TMC4331TypeDef::velocity"], [0, 3, 1, "_CPPv415TMC4361ATypeDef", "TMC4361ATypeDef"], [0, 2, 1, "_CPPv4N15TMC4361ATypeDef6configE", "TMC4361ATypeDef::config"], [0, 2, 1, "_CPPv4N15TMC4361ATypeDef5coverE", "TMC4361ATypeDef::cover"], [0, 2, 1, "_CPPv4N15TMC4361ATypeDef7oldTickE", "TMC4361ATypeDef::oldTick"], [0, 2, 1, "_CPPv4N15TMC4361ATypeDef4oldXE", "TMC4361ATypeDef::oldX"], [0, 2, 1, "_CPPv4N15TMC4361ATypeDef14registerAccessE", "TMC4361ATypeDef::registerAccess"], [0, 2, 1, "_CPPv4N15TMC4361ATypeDef18registerResetStateE", "TMC4361ATypeDef::registerResetState"], [0, 2, 1, "_CPPv4N15TMC4361ATypeDef6statusE", "TMC4361ATypeDef::status"], [0, 2, 1, "_CPPv4N15TMC4361ATypeDef8velocityE", "TMC4361ATypeDef::velocity"], [0, 2, 1, "_CPPv422TMC457RegisterReadable", "TMC457RegisterReadable"], [0, 2, 1, "_CPPv418TMC457SoftwareCopy", "TMC457SoftwareCopy"], [0, 3, 1, "_CPPv414TMC5031TypeDef", "TMC5031TypeDef"], [0, 2, 1, "_CPPv4N14TMC5031TypeDef7oldTickE", "TMC5031TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5031TypeDef4oldXE", "TMC5031TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC5031TypeDef14registerAccessE", "TMC5031TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5031TypeDef18registerResetStateE", "TMC5031TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5031TypeDef12vMaxModifiedE", "TMC5031TypeDef::vMaxModified"], [0, 2, 1, "_CPPv4N14TMC5031TypeDef8velocityE", "TMC5031TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC5041TypeDef", "TMC5041TypeDef"], [0, 2, 1, "_CPPv4N14TMC5041TypeDef6configE", "TMC5041TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC5041TypeDef7oldTickE", "TMC5041TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5041TypeDef4oldXE", "TMC5041TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC5041TypeDef14registerAccessE", "TMC5041TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5041TypeDef18registerResetStateE", "TMC5041TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5041TypeDef12vMaxModifiedE", "TMC5041TypeDef::vMaxModified"], [0, 2, 1, "_CPPv4N14TMC5041TypeDef8velocityE", "TMC5041TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC5062TypeDef", "TMC5062TypeDef"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef13chipFrequencyE", "TMC5062TypeDef::chipFrequency"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef6configE", "TMC5062TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef19measurementIntervalE", "TMC5062TypeDef::measurementInterval"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef6motorsE", "TMC5062TypeDef::motors"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef7oldTickE", "TMC5062TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef10oldXActualE", "TMC5062TypeDef::oldXActual"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef14registerAccessE", "TMC5062TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef18registerResetStateE", "TMC5062TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5062TypeDef8velocityE", "TMC5062TypeDef::velocity"], [0, 3, 1, "_CPPv422TMC5062_MicroStepTable", "TMC5062_MicroStepTable"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable5LUT_0E", "TMC5062_MicroStepTable::LUT_0"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable5LUT_1E", "TMC5062_MicroStepTable::LUT_1"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable5LUT_2E", "TMC5062_MicroStepTable::LUT_2"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable5LUT_3E", "TMC5062_MicroStepTable::LUT_3"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable5LUT_4E", "TMC5062_MicroStepTable::LUT_4"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable5LUT_5E", "TMC5062_MicroStepTable::LUT_5"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable5LUT_6E", "TMC5062_MicroStepTable::LUT_6"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable5LUT_7E", "TMC5062_MicroStepTable::LUT_7"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable9START_SINE", "TMC5062_MicroStepTable::START_SIN"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable11START_SIN90E", "TMC5062_MicroStepTable::START_SIN90"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable2W0E", "TMC5062_MicroStepTable::W0"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable2W1E", "TMC5062_MicroStepTable::W1"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable2W2E", "TMC5062_MicroStepTable::W2"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable2W3E", "TMC5062_MicroStepTable::W3"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable2X1E", "TMC5062_MicroStepTable::X1"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable2X2E", "TMC5062_MicroStepTable::X2"], [0, 2, 1, "_CPPv4N22TMC5062_MicroStepTable2X3E", "TMC5062_MicroStepTable::X3"], [0, 3, 1, "_CPPv414TMC5072TypeDef", "TMC5072TypeDef"], [0, 2, 1, "_CPPv4N14TMC5072TypeDef6configE", "TMC5072TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC5072TypeDef7oldTickE", "TMC5072TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5072TypeDef4oldXE", "TMC5072TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC5072TypeDef14registerAccessE", "TMC5072TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5072TypeDef18registerResetStateE", "TMC5072TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5072TypeDef8velocityE", "TMC5072TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC5130TypeDef", "TMC5130TypeDef"], [0, 2, 1, "_CPPv4N14TMC5130TypeDef6configE", "TMC5130TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC5130TypeDef7oldTickE", "TMC5130TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5130TypeDef4oldXE", "TMC5130TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC5130TypeDef14registerAccessE", "TMC5130TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5130TypeDef18registerResetStateE", "TMC5130TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5130TypeDef8velocityE", "TMC5130TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC5160TypeDef", "TMC5160TypeDef"], [0, 2, 1, "_CPPv4N14TMC5160TypeDef6configE", "TMC5160TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC5160TypeDef7oldTickE", "TMC5160TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5160TypeDef4oldXE", "TMC5160TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC5160TypeDef14registerAccessE", "TMC5160TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5160TypeDef18registerResetStateE", "TMC5160TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5160TypeDef8velocityE", "TMC5160TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC5240TypeDef", "TMC5240TypeDef"], [0, 2, 1, "_CPPv4N14TMC5240TypeDef6configE", "TMC5240TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC5240TypeDef7oldTickE", "TMC5240TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5240TypeDef4oldXE", "TMC5240TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC5240TypeDef14registerAccessE", "TMC5240TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5240TypeDef18registerResetStateE", "TMC5240TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5240TypeDef12slaveAddressE", "TMC5240TypeDef::slaveAddress"], [0, 2, 1, "_CPPv4N14TMC5240TypeDef8velocityE", "TMC5240TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC5271TypeDef", "TMC5271TypeDef"], [0, 2, 1, "_CPPv4N14TMC5271TypeDef6configE", "TMC5271TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC5271TypeDef7oldTickE", "TMC5271TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5271TypeDef4oldXE", "TMC5271TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC5271TypeDef14registerAccessE", "TMC5271TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5271TypeDef18registerResetStateE", "TMC5271TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5271TypeDef12slaveAddressE", "TMC5271TypeDef::slaveAddress"], [0, 2, 1, "_CPPv4N14TMC5271TypeDef8velocityE", "TMC5271TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC5272TypeDef", "TMC5272TypeDef"], [0, 2, 1, "_CPPv4N14TMC5272TypeDef6configE", "TMC5272TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC5272TypeDef7oldTickE", "TMC5272TypeDef::oldTick"], [0, 2, 1, "_CPPv4N14TMC5272TypeDef4oldXE", "TMC5272TypeDef::oldX"], [0, 2, 1, "_CPPv4N14TMC5272TypeDef14registerAccessE", "TMC5272TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC5272TypeDef18registerResetStateE", "TMC5272TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC5272TypeDef12slaveAddressE", "TMC5272TypeDef::slaveAddress"], [0, 2, 1, "_CPPv4N14TMC5272TypeDef8velocityE", "TMC5272TypeDef::velocity"], [0, 3, 1, "_CPPv414TMC7300TypeDef", "TMC7300TypeDef"], [0, 2, 1, "_CPPv4N14TMC7300TypeDef6configE", "TMC7300TypeDef::config"], [0, 2, 1, "_CPPv4N14TMC7300TypeDef14registerAccessE", "TMC7300TypeDef::registerAccess"], [0, 2, 1, "_CPPv4N14TMC7300TypeDef18registerResetStateE", "TMC7300TypeDef::registerResetState"], [0, 2, 1, "_CPPv4N14TMC7300TypeDef12slaveAddressE", "TMC7300TypeDef::slaveAddress"], [0, 2, 1, "_CPPv4N14TMC7300TypeDef14standbyEnabledE", "TMC7300TypeDef::standbyEnabled"], [0, 3, 1, "_CPPv414TMC8461TypeDef", "TMC8461TypeDef"], [0, 2, 1, "_CPPv4N14TMC8461TypeDef10config_escE", "TMC8461TypeDef::config_esc"], [0, 2, 1, "_CPPv4N14TMC8461TypeDef10config_mfcE", "TMC8461TypeDef::config_mfc"], [0, 3, 1, "_CPPv414TMC8462TypeDef", "TMC8462TypeDef"], [0, 2, 1, "_CPPv4N14TMC8462TypeDef10config_escE", "TMC8462TypeDef::config_esc"], [0, 2, 1, "_CPPv4N14TMC8462TypeDef10config_mfcE", "TMC8462TypeDef::config_mfc"], [0, 4, 1, "_CPPv48TMCError", "TMCError"], [0, 1, 1, "_CPPv4N8TMCError14TMC_ERROR_CHIPE", "TMCError::TMC_ERROR_CHIP"], [0, 1, 1, "_CPPv4N8TMCError18TMC_ERROR_FUNCTIONE", "TMCError::TMC_ERROR_FUNCTION"], [0, 1, 1, "_CPPv4N8TMCError17TMC_ERROR_GENERICE", "TMCError::TMC_ERROR_GENERIC"], [0, 1, 1, "_CPPv4N8TMCError15TMC_ERROR_MOTORE", "TMCError::TMC_ERROR_MOTOR"], [0, 1, 1, "_CPPv4N8TMCError14TMC_ERROR_NONEE", "TMCError::TMC_ERROR_NONE"], [0, 1, 1, "_CPPv4N8TMCError15TMC_ERROR_VALUEE", "TMCError::TMC_ERROR_VALUE"], [0, 3, 1, "_CPPv419TMCRegisterConstant", "TMCRegisterConstant"], [0, 2, 1, "_CPPv4N19TMCRegisterConstant7addressE", "TMCRegisterConstant::address"], [0, 2, 1, "_CPPv4N19TMCRegisterConstant5valueE", "TMCRegisterConstant::value"], [0, 1, 1, "_CPPv4N13TMC_Comm_Mode16TMC_COMM_DEFAULTE", "TMC_COMM_DEFAULT"], [0, 1, 1, "_CPPv4N13TMC_Comm_Mode12TMC_COMM_SPIE", "TMC_COMM_SPI"], [0, 1, 1, "_CPPv4N13TMC_Comm_Mode13TMC_COMM_UARTE", "TMC_COMM_UART"], [0, 4, 1, "_CPPv413TMC_Comm_Mode", "TMC_Comm_Mode"], [0, 1, 1, "_CPPv4N13TMC_Comm_Mode16TMC_COMM_DEFAULTE", "TMC_Comm_Mode::TMC_COMM_DEFAULT"], [0, 1, 1, "_CPPv4N13TMC_Comm_Mode12TMC_COMM_SPIE", "TMC_Comm_Mode::TMC_COMM_SPI"], [0, 1, 1, "_CPPv4N13TMC_Comm_Mode13TMC_COMM_UARTE", "TMC_Comm_Mode::TMC_COMM_UART"], [0, 1, 1, "_CPPv4N8TMCError14TMC_ERROR_CHIPE", "TMC_ERROR_CHIP"], [0, 1, 1, "_CPPv4N8TMCError18TMC_ERROR_FUNCTIONE", "TMC_ERROR_FUNCTION"], [0, 1, 1, "_CPPv4N8TMCError17TMC_ERROR_GENERICE", "TMC_ERROR_GENERIC"], [0, 1, 1, "_CPPv4N8TMCError15TMC_ERROR_MOTORE", "TMC_ERROR_MOTOR"], [0, 1, 1, "_CPPv4N8TMCError14TMC_ERROR_NONEE", "TMC_ERROR_NONE"], [0, 1, 1, "_CPPv4N8TMCError15TMC_ERROR_VALUEE", "TMC_ERROR_VALUE"], [0, 3, 1, "_CPPv414TMC_LinearRamp", "TMC_LinearRamp"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp12accelerationE", "TMC_LinearRamp::acceleration"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp17accelerationStepsE", "TMC_LinearRamp::accelerationSteps"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp19accumulatorPositionE", "TMC_LinearRamp::accumulatorPosition"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp19accumulatorVelocityE", "TMC_LinearRamp::accumulatorVelocity"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp12encoderStepsE", "TMC_LinearRamp::encoderSteps"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp14homingDistanceE", "TMC_LinearRamp::homingDistance"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp10lastdVRestE", "TMC_LinearRamp::lastdVRest"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp10lastdXRestE", "TMC_LinearRamp::lastdXRest"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp11maxVelocityE", "TMC_LinearRamp::maxVelocity"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp9precisionE", "TMC_LinearRamp::precision"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp11rampEnabledE", "TMC_LinearRamp::rampEnabled"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp11rampEnabledE", "TMC_LinearRamp::rampEnabled"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp8rampModeE", "TMC_LinearRamp::rampMode"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp12rampPositionE", "TMC_LinearRamp::rampPosition"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp12rampVelocityE", "TMC_LinearRamp::rampVelocity"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp5stateE", "TMC_LinearRamp::state"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp12stopVelocityE", "TMC_LinearRamp::stopVelocity"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp14targetPositionE", "TMC_LinearRamp::targetPosition"], [0, 2, 1, "_CPPv4N14TMC_LinearRamp14targetVelocityE", "TMC_LinearRamp::targetVelocity"], [0, 4, 1, "_CPPv419TMC_LinearRamp_Mode", "TMC_LinearRamp_Mode"], [0, 1, 1, "_CPPv4N19TMC_LinearRamp_Mode29TMC_RAMP_LINEAR_MODE_POSITIONE", "TMC_LinearRamp_Mode::TMC_RAMP_LINEAR_MODE_POSITION"], [0, 1, 1, "_CPPv4N19TMC_LinearRamp_Mode29TMC_RAMP_LINEAR_MODE_VELOCITYE", "TMC_LinearRamp_Mode::TMC_RAMP_LINEAR_MODE_VELOCITY"], [0, 4, 1, "_CPPv420TMC_LinearRamp_State", "TMC_LinearRamp_State"], [0, 1, 1, "_CPPv4N20TMC_LinearRamp_State29TMC_RAMP_LINEAR_STATE_BRAKINGE", "TMC_LinearRamp_State::TMC_RAMP_LINEAR_STATE_BRAKING"], [0, 1, 1, "_CPPv4N20TMC_LinearRamp_State29TMC_RAMP_LINEAR_STATE_DRIVINGE", "TMC_LinearRamp_State::TMC_RAMP_LINEAR_STATE_DRIVING"], [0, 1, 1, "_CPPv4N20TMC_LinearRamp_State26TMC_RAMP_LINEAR_STATE_IDLEE", "TMC_LinearRamp_State::TMC_RAMP_LINEAR_STATE_IDLE"], [0, 1, 1, "_CPPv4N19TMC_LinearRamp_Mode29TMC_RAMP_LINEAR_MODE_POSITIONE", "TMC_RAMP_LINEAR_MODE_POSITION"], [0, 1, 1, "_CPPv4N19TMC_LinearRamp_Mode29TMC_RAMP_LINEAR_MODE_VELOCITYE", "TMC_RAMP_LINEAR_MODE_VELOCITY"], [0, 1, 1, "_CPPv4N20TMC_LinearRamp_State29TMC_RAMP_LINEAR_STATE_BRAKINGE", "TMC_RAMP_LINEAR_STATE_BRAKING"], [0, 1, 1, "_CPPv4N20TMC_LinearRamp_State29TMC_RAMP_LINEAR_STATE_DRIVINGE", "TMC_RAMP_LINEAR_STATE_DRIVING"], [0, 1, 1, "_CPPv4N20TMC_LinearRamp_State26TMC_RAMP_LINEAR_STATE_IDLEE", "TMC_RAMP_LINEAR_STATE_IDLE"], [0, 1, 1, "_CPPv4N12TMC_RampType20TMC_RAMP_TYPE_LINEARE", "TMC_RAMP_TYPE_LINEAR"], [0, 4, 1, "_CPPv412TMC_RampType", "TMC_RampType"], [0, 1, 1, "_CPPv4N12TMC_RampType20TMC_RAMP_TYPE_LINEARE", "TMC_RampType::TMC_RAMP_TYPE_LINEAR"], [0, 3, 1, "_CPPv412TMotorConfig", "TMotorConfig"], [0, 2, 1, "_CPPv4N12TMotorConfig12BoostCurrentE", "TMotorConfig::BoostCurrent"], [0, 2, 1, "_CPPv4N12TMotorConfig4IRunE", "TMotorConfig::IRun"], [0, 2, 1, "_CPPv4N12TMotorConfig8IStandbyE", "TMotorConfig::IStandby"], [0, 2, 1, "_CPPv4N12TMotorConfig12SettingDelayE", "TMotorConfig::SettingDelay"], [0, 4, 1, "_CPPv417TReadBackDatagram", "TReadBackDatagram"], [0, 1, 1, "_CPPv4N17TReadBackDatagram10RB_CHOPPERE", "TReadBackDatagram::RB_CHOPPER"], [0, 1, 1, "_CPPv4N17TReadBackDatagram9RB_DRIVERE", "TReadBackDatagram::RB_DRIVER"], [0, 1, 1, "_CPPv4N17TReadBackDatagram15RB_SMART_ENERGYE", "TReadBackDatagram::RB_SMART_ENERGY"], [0, 1, 1, "_CPPv4N17TReadBackDatagram14RB_STALL_GUARDE", "TReadBackDatagram::RB_STALL_GUARD"], [0, 1, 1, "_CPPv4N17TReadBackDatagram11RB_STEP_DIRE", "TReadBackDatagram::RB_STEP_DIR"], [0, 3, 1, "_CPPv419TSmartEnergyControl", "TSmartEnergyControl"], [0, 2, 1, "_CPPv4N19TSmartEnergyControl13SmartDownStepE", "TSmartEnergyControl::SmartDownStep"], [0, 2, 1, "_CPPv4N19TSmartEnergyControl9SmartIMinE", "TSmartEnergyControl::SmartIMin"], [0, 2, 1, "_CPPv4N19TSmartEnergyControl18SmartStallLevelMaxE", "TSmartEnergyControl::SmartStallLevelMax"], [0, 2, 1, "_CPPv4N19TSmartEnergyControl18SmartStallLevelMinE", "TSmartEnergyControl::SmartStallLevelMin"], [0, 2, 1, "_CPPv4N19TSmartEnergyControl11SmartUpStepE", "TSmartEnergyControl::SmartUpStep"], [0, 3, 1, "_CPPv417TStallGuardConfig", "TStallGuardConfig"], [0, 2, 1, "_CPPv4N17TStallGuardConfig12CurrentScaleE", "TStallGuardConfig::CurrentScale"], [0, 2, 1, "_CPPv4N17TStallGuardConfig12FilterEnableE", "TStallGuardConfig::FilterEnable"], [0, 2, 1, "_CPPv4N17TStallGuardConfig19StallGuardThresholdE", "TStallGuardConfig::StallGuardThreshold"], [0, 3, 1, "_CPPv414TStepDirConfig", "TStepDirConfig"], [0, 2, 1, "_CPPv4N14TStepDirConfig5DEdgeE", "TStepDirConfig::DEdge"], [0, 2, 1, "_CPPv4N14TStepDirConfig6IntpolE", "TStepDirConfig::Intpol"], [0, 2, 1, "_CPPv4N14TStepDirConfig4MResE", "TStepDirConfig::MRes"], [0, 5, 1, "_CPPv414Write4210Bytes7uint8_tP7uint8_t", "Write4210Bytes"], [0, 5, 1, "_CPPv414Write4210Bytes7uint8_tP7uint8_t", "Write4210Bytes"], [0, 6, 1, "_CPPv414Write4210Bytes7uint8_tP7uint8_t", "Write4210Bytes::Address"], [0, 6, 1, "_CPPv414Write4210Bytes7uint8_tP7uint8_t", "Write4210Bytes::Address"], [0, 6, 1, "_CPPv414Write4210Bytes7uint8_tP7uint8_t", "Write4210Bytes::Bytes"], [0, 6, 1, "_CPPv414Write4210Bytes7uint8_tP7uint8_t", "Write4210Bytes::Bytes"], [0, 5, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram"], [0, 5, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram"], [0, 6, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram::Address"], [0, 6, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram::Address"], [0, 6, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram::HighByte"], [0, 6, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram::HighByte"], [0, 6, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram::LowByte"], [0, 6, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram::LowByte"], [0, 6, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram::MidByte"], [0, 6, 1, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write4210Datagram::MidByte"], [0, 5, 1, "_CPPv412Write4210Int7uint8_t7int32_t", "Write4210Int"], [0, 5, 1, "_CPPv412Write4210Int7uint8_t7int32_t", "Write4210Int"], [0, 6, 1, "_CPPv412Write4210Int7uint8_t7int32_t", "Write4210Int::Address"], [0, 6, 1, "_CPPv412Write4210Int7uint8_t7int32_t", "Write4210Int::Address"], [0, 6, 1, "_CPPv412Write4210Int7uint8_t7int32_t", "Write4210Int::Value"], [0, 6, 1, "_CPPv412Write4210Int7uint8_t7int32_t", "Write4210Int::Value"], [0, 5, 1, "_CPPv414Write4210Short7uint8_t7int32_t", "Write4210Short"], [0, 5, 1, "_CPPv414Write4210Short7uint8_t7int32_t", "Write4210Short"], [0, 6, 1, "_CPPv414Write4210Short7uint8_t7int32_t", "Write4210Short::Address"], [0, 6, 1, "_CPPv414Write4210Short7uint8_t7int32_t", "Write4210Short::Address"], [0, 6, 1, "_CPPv414Write4210Short7uint8_t7int32_t", "Write4210Short::Value"], [0, 6, 1, "_CPPv414Write4210Short7uint8_t7int32_t", "Write4210Short::Value"], [0, 5, 1, "_CPPv413Write4210Zero7uint8_t", "Write4210Zero"], [0, 5, 1, "_CPPv413Write4210Zero7uint8_t", "Write4210Zero"], [0, 6, 1, "_CPPv413Write4210Zero7uint8_t", "Write4210Zero::Address"], [0, 6, 1, "_CPPv413Write4210Zero7uint8_t", "Write4210Zero::Address"], [0, 5, 1, "_CPPv413Write424Bytes7uint8_t7uint8_t7uint8_t7uint8_t", "Write424Bytes"], [0, 6, 1, "_CPPv413Write424Bytes7uint8_t7uint8_t7uint8_t7uint8_t", "Write424Bytes::Address"], [0, 6, 1, "_CPPv413Write424Bytes7uint8_t7uint8_t7uint8_t7uint8_t", "Write424Bytes::HiByte"], [0, 6, 1, "_CPPv413Write424Bytes7uint8_t7uint8_t7uint8_t7uint8_t", "Write424Bytes::LoByte"], [0, 6, 1, "_CPPv413Write424Bytes7uint8_t7uint8_t7uint8_t7uint8_t", "Write424Bytes::MidByte"], [0, 5, 1, "_CPPv413Write429Bytes7uint8_tP7uint8_t", "Write429Bytes"], [0, 5, 1, "_CPPv413Write429Bytes7uint8_tP7uint8_t", "Write429Bytes"], [0, 6, 1, "_CPPv413Write429Bytes7uint8_tP7uint8_t", "Write429Bytes::Address"], [0, 6, 1, "_CPPv413Write429Bytes7uint8_tP7uint8_t", "Write429Bytes::Address"], [0, 6, 1, "_CPPv413Write429Bytes7uint8_tP7uint8_t", "Write429Bytes::Bytes"], [0, 6, 1, "_CPPv413Write429Bytes7uint8_tP7uint8_t", "Write429Bytes::Bytes"], [0, 5, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram"], [0, 5, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram"], [0, 6, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram::Address"], [0, 6, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram::Address"], [0, 6, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram::HighByte"], [0, 6, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram::HighByte"], [0, 6, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram::LowByte"], [0, 6, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram::LowByte"], [0, 6, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram::MidByte"], [0, 6, 1, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t", "Write429Datagram::MidByte"], [0, 5, 1, "_CPPv411Write429Int7uint8_t7int32_t", "Write429Int"], [0, 6, 1, "_CPPv411Write429Int7uint8_t7int32_t", "Write429Int::Address"], [0, 6, 1, "_CPPv411Write429Int7uint8_t7int32_t", "Write429Int::Value"], [0, 5, 1, "_CPPv413Write429Short7uint8_t7int32_t", "Write429Short"], [0, 6, 1, "_CPPv413Write429Short7uint8_t7int32_t", "Write429Short::Address"], [0, 6, 1, "_CPPv413Write429Short7uint8_t7int32_t", "Write429Short::Value"], [0, 5, 1, "_CPPv411Write429U167uint8_t8uint16_t", "Write429U16"], [0, 6, 1, "_CPPv411Write429U167uint8_t8uint16_t", "Write429U16::Address"], [0, 6, 1, "_CPPv411Write429U167uint8_t8uint16_t", "Write429U16::Value"], [0, 5, 1, "_CPPv411Write429U247uint8_t8uint32_t", "Write429U24"], [0, 6, 1, "_CPPv411Write429U247uint8_t8uint32_t", "Write429U24::Address"], [0, 6, 1, "_CPPv411Write429U247uint8_t8uint32_t", "Write429U24::Value"], [0, 5, 1, "_CPPv412Write429Zero7uint8_t", "Write429Zero"], [0, 5, 1, "_CPPv412Write429Zero7uint8_t", "Write429Zero"], [0, 6, 1, "_CPPv412Write429Zero7uint8_t", "Write429Zero::Address"], [0, 6, 1, "_CPPv412Write429Zero7uint8_t", "Write429Zero::Address"], [0, 5, 1, "_CPPv411Write457Int7uint8_t7int32_t", "Write457Int"], [0, 5, 1, "_CPPv411Write457Int7uint8_t7int32_t", "Write457Int"], [0, 6, 1, "_CPPv411Write457Int7uint8_t7int32_t", "Write457Int::Address"], [0, 6, 1, "_CPPv411Write457Int7uint8_t7int32_t", "Write457Int::Address"], [0, 6, 1, "_CPPv411Write457Int7uint8_t7int32_t", "Write457Int::Value"], [0, 6, 1, "_CPPv411Write457Int7uint8_t7int32_t", "Write457Int::Value"], [0, 5, 1, "_CPPv417Write457Wavetable8uint16_t8uint16_t", "Write457Wavetable"], [0, 5, 1, "_CPPv417Write457Wavetable8uint16_t8uint16_t", "Write457Wavetable"], [0, 6, 1, "_CPPv417Write457Wavetable8uint16_t8uint16_t", "Write457Wavetable::RAMAddress"], [0, 6, 1, "_CPPv417Write457Wavetable8uint16_t8uint16_t", "Write457Wavetable::RAMAddress"], [0, 6, 1, "_CPPv417Write457Wavetable8uint16_t8uint16_t", "Write457Wavetable::Value"], [0, 6, 1, "_CPPv417Write457Wavetable8uint16_t8uint16_t", "Write457Wavetable::Value"], [0, 5, 1, "_CPPv412Write457Zero7uint8_t", "Write457Zero"], [0, 5, 1, "_CPPv412Write457Zero7uint8_t", "Write457Zero"], [0, 6, 1, "_CPPv412Write457Zero7uint8_t", "Write457Zero::Address"], [0, 6, 1, "_CPPv412Write457Zero7uint8_t", "Write457Zero::Address"], [0, 5, 1, "_CPPv418WriteChopperConfigv", "WriteChopperConfig"], [0, 5, 1, "_CPPv417WriteDriverConfigv", "WriteDriverConfig"], [0, 5, 1, "_CPPv412WriteEncoder7uint8_t7int32_t", "WriteEncoder"], [0, 5, 1, "_CPPv412WriteEncoder7uint8_t7int32_t", "WriteEncoder"], [0, 6, 1, "_CPPv412WriteEncoder7uint8_t7int32_t", "WriteEncoder::Index"], [0, 6, 1, "_CPPv412WriteEncoder7uint8_t7int32_t", "WriteEncoder::Index"], [0, 6, 1, "_CPPv412WriteEncoder7uint8_t7int32_t", "WriteEncoder::Value"], [0, 6, 1, "_CPPv412WriteEncoder7uint8_t7int32_t", "WriteEncoder::Value"], [0, 5, 1, "_CPPv423WriteSmartEnergyControlv", "WriteSmartEnergyControl"], [0, 5, 1, "_CPPv421WriteStallGuardConfigv", "WriteStallGuardConfig"], [0, 5, 1, "_CPPv418WriteStepDirConfigv", "WriteStepDirConfig"], [0, 5, 1, "_CPPv413calculateTOFF8uint32_t8uint32_t", "calculateTOFF"], [0, 5, 1, "_CPPv413calculateTOFF8uint32_t8uint32_t", "calculateTOFF"], [0, 6, 1, "_CPPv413calculateTOFF8uint32_t8uint32_t", "calculateTOFF::chopFreq"], [0, 6, 1, "_CPPv413calculateTOFF8uint32_t8uint32_t", "calculateTOFF::chopFreq"], [0, 6, 1, "_CPPv413calculateTOFF8uint32_t8uint32_t", "calculateTOFF::clkFreq"], [0, 6, 1, "_CPPv413calculateTOFF8uint32_t8uint32_t", "calculateTOFF::clkFreq"], [0, 5, 1, "_CPPv413continousSyncP14TMC2590TypeDef", "continousSync"], [0, 5, 1, "_CPPv413continousSyncP20ConfigurationTypeDef", "continousSync"], [0, 6, 1, "_CPPv413continousSyncP20ConfigurationTypeDef", "continousSync::TMC2660_config"], [0, 6, 1, "_CPPv413continousSyncP14TMC2590TypeDef", "continousSync::tmc2590"], [0, 5, 1, "_CPPv412dcStepActiveP14TMC5062TypeDef7uint8_t", "dcStepActive"], [0, 5, 1, "_CPPv412dcStepActiveP14TMC5062TypeDef7uint8_t", "dcStepActive"], [0, 6, 1, "_CPPv412dcStepActiveP14TMC5062TypeDef7uint8_t", "dcStepActive::channel"], [0, 6, 1, "_CPPv412dcStepActiveP14TMC5062TypeDef7uint8_t", "dcStepActive::channel"], [0, 6, 1, "_CPPv412dcStepActiveP14TMC5062TypeDef7uint8_t", "dcStepActive::tmc5062"], [0, 6, 1, "_CPPv412dcStepActiveP14TMC5062TypeDef7uint8_t", "dcStepActive::tmc5062"], [0, 5, 1, "_CPPv419fillShadowRegistersP14TMC2300TypeDef", "fillShadowRegisters"], [0, 5, 1, "_CPPv419fillShadowRegistersP14TMC7300TypeDef", "fillShadowRegisters"], [0, 6, 1, "_CPPv419fillShadowRegistersP14TMC2300TypeDef", "fillShadowRegisters::tmc2300"], [0, 6, 1, "_CPPv419fillShadowRegistersP14TMC7300TypeDef", "fillShadowRegisters::tmc7300"], [0, 5, 1, "_CPPv415flipBitsInBytes8uint32_t", "flipBitsInBytes"], [0, 6, 1, "_CPPv415flipBitsInBytes8uint32_t", "flipBitsInBytes::value"], [0, 5, 1, "_CPPv48flipByte7uint8_t", "flipByte"], [0, 6, 1, "_CPPv48flipByte7uint8_t", "flipByte::value"], [0, 7, 1, "_CPPv49float32_t", "float32_t"], [0, 7, 1, "_CPPv49float64_t", "float64_t"], [0, 7, 1, "_CPPv45int16", "int16"], [0, 7, 1, "_CPPv45int32", "int32"], [0, 7, 1, "_CPPv44int8", "int8"], [0, 5, 1, "_CPPv412max22216_CRCP7uint8_t6size_t", "max22216_CRC"], [0, 5, 1, "_CPPv412max22216_CRCP7uint8_t6size_t", "max22216_CRC"], [0, 6, 1, "_CPPv412max22216_CRCP7uint8_t6size_t", "max22216_CRC::data"], [0, 6, 1, "_CPPv412max22216_CRCP7uint8_t6size_t", "max22216_CRC::data"], [0, 6, 1, "_CPPv412max22216_CRCP7uint8_t6size_t", "max22216_CRC::length"], [0, 6, 1, "_CPPv412max22216_CRCP7uint8_t6size_t", "max22216_CRC::length"], [0, 5, 1, "_CPPv431max22216_getS16CircleDifference7int16_t7int16_t", "max22216_getS16CircleDifference"], [0, 6, 1, "_CPPv431max22216_getS16CircleDifference7int16_t7int16_t", "max22216_getS16CircleDifference::newValue"], [0, 6, 1, "_CPPv431max22216_getS16CircleDifference7int16_t7int16_t", "max22216_getS16CircleDifference::oldValue"], [0, 5, 1, "_CPPv424max22216_getSlaveAddressPK15MAX22216TypeDef", "max22216_getSlaveAddress"], [0, 5, 1, "_CPPv424max22216_getSlaveAddressPK15MAX22216TypeDef", "max22216_getSlaveAddress"], [0, 6, 1, "_CPPv424max22216_getSlaveAddressPK15MAX22216TypeDef", "max22216_getSlaveAddress::max22216"], [0, 6, 1, "_CPPv424max22216_getSlaveAddressPK15MAX22216TypeDef", "max22216_getSlaveAddress::max22216"], [0, 5, 1, "_CPPv413max22216_initP15MAX22216TypeDef7uint8_t", "max22216_init"], [0, 5, 1, "_CPPv413max22216_initP15MAX22216TypeDef7uint8_t", "max22216_init"], [0, 6, 1, "_CPPv413max22216_initP15MAX22216TypeDef7uint8_t", "max22216_init::channel"], [0, 6, 1, "_CPPv413max22216_initP15MAX22216TypeDef7uint8_t", "max22216_init::channel"], [0, 6, 1, "_CPPv413max22216_initP15MAX22216TypeDef7uint8_t", "max22216_init::max22216"], [0, 6, 1, "_CPPv413max22216_initP15MAX22216TypeDef7uint8_t", "max22216_init::max22216"], [0, 5, 1, "_CPPv416max22216_readIntP15MAX22216TypeDef7uint8_t", "max22216_readInt"], [0, 5, 1, "_CPPv416max22216_readIntP15MAX22216TypeDef7uint8_t", "max22216_readInt"], [0, 6, 1, "_CPPv416max22216_readIntP15MAX22216TypeDef7uint8_t", "max22216_readInt::address"], [0, 6, 1, "_CPPv416max22216_readIntP15MAX22216TypeDef7uint8_t", "max22216_readInt::address"], [0, 6, 1, "_CPPv416max22216_readIntP15MAX22216TypeDef7uint8_t", "max22216_readInt::max22216"], [0, 6, 1, "_CPPv416max22216_readIntP15MAX22216TypeDef7uint8_t", "max22216_readInt::max22216"], [0, 5, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep"], [0, 5, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep"], [0, 6, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep::address"], [0, 6, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep::address"], [0, 6, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep::dep_address"], [0, 6, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep::dep_address"], [0, 6, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep::dep_value"], [0, 6, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep::dep_value"], [0, 6, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep::max22216"], [0, 6, 1, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t", "max22216_readIntDep::max22216"], [0, 5, 1, "_CPPv421max22216_readInt_UARTP15MAX22216TypeDef7uint8_t", "max22216_readInt_UART"], [0, 6, 1, "_CPPv421max22216_readInt_UARTP15MAX22216TypeDef7uint8_t", "max22216_readInt_UART::address"], [0, 6, 1, "_CPPv421max22216_readInt_UARTP15MAX22216TypeDef7uint8_t", "max22216_readInt_UART::max22216"], [0, 5, 1, "_CPPv423max22216_readWriteArray7uint8_tP7uint8_t6size_t", "max22216_readWriteArray"], [0, 6, 1, "_CPPv423max22216_readWriteArray7uint8_tP7uint8_t6size_t", "max22216_readWriteArray::channel"], [0, 6, 1, "_CPPv423max22216_readWriteArray7uint8_tP7uint8_t6size_t", "max22216_readWriteArray::data"], [0, 6, 1, "_CPPv423max22216_readWriteArray7uint8_tP7uint8_t6size_t", "max22216_readWriteArray::length"], [0, 5, 1, "_CPPv424max22216_setSlaveAddressP15MAX22216TypeDef7uint8_t", "max22216_setSlaveAddress"], [0, 5, 1, "_CPPv424max22216_setSlaveAddressP15MAX22216TypeDef7uint8_t", "max22216_setSlaveAddress"], [0, 6, 1, "_CPPv424max22216_setSlaveAddressP15MAX22216TypeDef7uint8_t", "max22216_setSlaveAddress::max22216"], [0, 6, 1, "_CPPv424max22216_setSlaveAddressP15MAX22216TypeDef7uint8_t", "max22216_setSlaveAddress::max22216"], [0, 6, 1, "_CPPv424max22216_setSlaveAddressP15MAX22216TypeDef7uint8_t", "max22216_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv424max22216_setSlaveAddressP15MAX22216TypeDef7uint8_t", "max22216_setSlaveAddress::slaveAddress"], [0, 5, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram"], [0, 5, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram"], [0, 6, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram::address"], [0, 6, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram::address"], [0, 6, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram::max22216"], [0, 6, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram::max22216"], [0, 6, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram::x1"], [0, 6, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram::x1"], [0, 6, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram::x2"], [0, 6, 1, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t", "max22216_writeDatagram::x2"], [0, 5, 1, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t", "max22216_writeInt"], [0, 5, 1, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t", "max22216_writeInt"], [0, 6, 1, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t", "max22216_writeInt::address"], [0, 6, 1, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t", "max22216_writeInt::address"], [0, 6, 1, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t", "max22216_writeInt::max22216"], [0, 6, 1, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t", "max22216_writeInt::max22216"], [0, 6, 1, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t", "max22216_writeInt::value"], [0, 6, 1, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t", "max22216_writeInt::value"], [0, 5, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep"], [0, 5, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::address"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::address"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::dep_address"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::dep_address"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::dep_value"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::dep_value"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::max22216"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::max22216"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::value"], [0, 6, 1, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t", "max22216_writeIntDep::value"], [0, 5, 1, "_CPPv422max22216_writeInt_UARTP15MAX22216TypeDef7uint8_t7int32_t", "max22216_writeInt_UART"], [0, 6, 1, "_CPPv422max22216_writeInt_UARTP15MAX22216TypeDef7uint8_t7int32_t", "max22216_writeInt_UART::address"], [0, 6, 1, "_CPPv422max22216_writeInt_UARTP15MAX22216TypeDef7uint8_t7int32_t", "max22216_writeInt_UART::max22216"], [0, 6, 1, "_CPPv422max22216_writeInt_UARTP15MAX22216TypeDef7uint8_t7int32_t", "max22216_writeInt_UART::value"], [0, 5, 1, "_CPPv415measureVelocityP14TMC5062TypeDef8uint32_t", "measureVelocity"], [0, 6, 1, "_CPPv415measureVelocityP14TMC5062TypeDef8uint32_t", "measureVelocity::tick"], [0, 6, 1, "_CPPv415measureVelocityP14TMC5062TypeDef8uint32_t", "measureVelocity::tmc5062"], [0, 5, 1, "_CPPv415my_test_fuctionii", "my_test_fuction"], [0, 6, 1, "_CPPv415my_test_fuctionii", "my_test_fuction::a"], [0, 6, 1, "_CPPv415my_test_fuctionii", "my_test_fuction::b"], [0, 5, 1, "_CPPv415readImmediatelyP14TMC2590TypeDef7uint8_t", "readImmediately"], [0, 6, 1, "_CPPv415readImmediatelyP14TMC2590TypeDef7uint8_t", "readImmediately::rdsel"], [0, 6, 1, "_CPPv415readImmediatelyP14TMC2590TypeDef7uint8_t", "readImmediately::tmc2590"], [0, 5, 1, "_CPPv49readWriteP14TMC2590TypeDef8uint32_t", "readWrite"], [0, 6, 1, "_CPPv49readWriteP14TMC2590TypeDef8uint32_t", "readWrite::tmc2590"], [0, 6, 1, "_CPPv49readWriteP14TMC2590TypeDef8uint32_t", "readWrite::value"], [0, 7, 1, "_CPPv43s16", "s16"], [0, 7, 1, "_CPPv43s32", "s32"], [0, 7, 1, "_CPPv42s8", "s8"], [0, 5, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor"], [0, 5, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::channel"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::channel"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::encoderResolution"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::encoderResolution"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::microSteps"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::microSteps"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::motorFullSteps"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::motorFullSteps"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::tmc5062"], [0, 6, 1, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t", "setEncoderFactor::tmc5062"], [0, 5, 1, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable", "setMicroStepTable"], [0, 5, 1, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable", "setMicroStepTable"], [0, 6, 1, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable", "setMicroStepTable::channel"], [0, 6, 1, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable", "setMicroStepTable::channel"], [0, 6, 1, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable", "setMicroStepTable::table"], [0, 6, 1, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable", "setMicroStepTable::table"], [0, 6, 1, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable", "setMicroStepTable::tmc5062"], [0, 6, 1, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable", "setMicroStepTable::tmc5062"], [0, 2, 1, "_CPPv49sqrttable", "sqrttable"], [0, 5, 1, "_CPPv427standStillCurrentLimitationP14TMC2590TypeDef8uint32_t", "standStillCurrentLimitation"], [0, 5, 1, "_CPPv427standStillCurrentLimitationP14TMC2660TypeDef", "standStillCurrentLimitation"], [0, 6, 1, "_CPPv427standStillCurrentLimitationP14TMC2660TypeDef", "standStillCurrentLimitation::TMC2660"], [0, 6, 1, "_CPPv427standStillCurrentLimitationP14TMC2590TypeDef8uint32_t", "standStillCurrentLimitation::tick"], [0, 6, 1, "_CPPv427standStillCurrentLimitationP14TMC2590TypeDef8uint32_t", "standStillCurrentLimitation::tmc2590"], [0, 2, 1, "_CPPv425tmc2130_RegisterConstants", "tmc2130_RegisterConstants"], [0, 7, 1, "_CPPv416tmc2130_callback", "tmc2130_callback"], [0, 2, 1, "_CPPv429tmc2130_defaultRegisterAccess", "tmc2130_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2130_defaultRegisterResetState", "tmc2130_defaultRegisterResetState"], [0, 5, 1, "_CPPv427tmc2130_fillShadowRegistersP14TMC2130TypeDef", "tmc2130_fillShadowRegisters"], [0, 5, 1, "_CPPv427tmc2130_fillShadowRegistersP14TMC2130TypeDef", "tmc2130_fillShadowRegisters"], [0, 6, 1, "_CPPv427tmc2130_fillShadowRegistersP14TMC2130TypeDef", "tmc2130_fillShadowRegisters::tmc2130"], [0, 6, 1, "_CPPv427tmc2130_fillShadowRegistersP14TMC2130TypeDef", "tmc2130_fillShadowRegisters::tmc2130"], [0, 5, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init"], [0, 5, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init"], [0, 6, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init::channel"], [0, 6, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init::channel"], [0, 6, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init::config"], [0, 6, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init::config"], [0, 6, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init::tmc2130"], [0, 6, 1, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2130_init::tmc2130"], [0, 5, 1, "_CPPv419tmc2130_periodicJobP14TMC2130TypeDef8uint32_t", "tmc2130_periodicJob"], [0, 5, 1, "_CPPv419tmc2130_periodicJobP14TMC2130TypeDef8uint32_t", "tmc2130_periodicJob"], [0, 6, 1, "_CPPv419tmc2130_periodicJobP14TMC2130TypeDef8uint32_t", "tmc2130_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2130_periodicJobP14TMC2130TypeDef8uint32_t", "tmc2130_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2130_periodicJobP14TMC2130TypeDef8uint32_t", "tmc2130_periodicJob::tmc2130"], [0, 6, 1, "_CPPv419tmc2130_periodicJobP14TMC2130TypeDef8uint32_t", "tmc2130_periodicJob::tmc2130"], [0, 5, 1, "_CPPv415tmc2130_readIntP14TMC2130TypeDef7uint8_t", "tmc2130_readInt"], [0, 5, 1, "_CPPv415tmc2130_readIntP14TMC2130TypeDef7uint8_t", "tmc2130_readInt"], [0, 6, 1, "_CPPv415tmc2130_readIntP14TMC2130TypeDef7uint8_t", "tmc2130_readInt::address"], [0, 6, 1, "_CPPv415tmc2130_readIntP14TMC2130TypeDef7uint8_t", "tmc2130_readInt::address"], [0, 6, 1, "_CPPv415tmc2130_readIntP14TMC2130TypeDef7uint8_t", "tmc2130_readInt::tmc2130"], [0, 6, 1, "_CPPv415tmc2130_readIntP14TMC2130TypeDef7uint8_t", "tmc2130_readInt::tmc2130"], [0, 5, 1, "_CPPv422tmc2130_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2130_readWriteArray"], [0, 6, 1, "_CPPv422tmc2130_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2130_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc2130_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2130_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc2130_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2130_readWriteArray::length"], [0, 5, 1, "_CPPv413tmc2130_resetP14TMC2130TypeDef", "tmc2130_reset"], [0, 5, 1, "_CPPv413tmc2130_resetP14TMC2130TypeDef", "tmc2130_reset"], [0, 6, 1, "_CPPv413tmc2130_resetP14TMC2130TypeDef", "tmc2130_reset::tmc2130"], [0, 6, 1, "_CPPv413tmc2130_resetP14TMC2130TypeDef", "tmc2130_reset::tmc2130"], [0, 5, 1, "_CPPv415tmc2130_restoreP14TMC2130TypeDef", "tmc2130_restore"], [0, 5, 1, "_CPPv415tmc2130_restoreP14TMC2130TypeDef", "tmc2130_restore"], [0, 6, 1, "_CPPv415tmc2130_restoreP14TMC2130TypeDef", "tmc2130_restore::tmc2130"], [0, 6, 1, "_CPPv415tmc2130_restoreP14TMC2130TypeDef", "tmc2130_restore::tmc2130"], [0, 5, 1, "_CPPv419tmc2130_setCallbackP14TMC2130TypeDef16tmc2130_callback", "tmc2130_setCallback"], [0, 5, 1, "_CPPv419tmc2130_setCallbackP14TMC2130TypeDef16tmc2130_callback", "tmc2130_setCallback"], [0, 6, 1, "_CPPv419tmc2130_setCallbackP14TMC2130TypeDef16tmc2130_callback", "tmc2130_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2130_setCallbackP14TMC2130TypeDef16tmc2130_callback", "tmc2130_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2130_setCallbackP14TMC2130TypeDef16tmc2130_callback", "tmc2130_setCallback::tmc2130"], [0, 6, 1, "_CPPv419tmc2130_setCallbackP14TMC2130TypeDef16tmc2130_callback", "tmc2130_setCallback::tmc2130"], [0, 5, 1, "_CPPv429tmc2130_setRegisterResetStateP14TMC2130TypeDefPK7int32_t", "tmc2130_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc2130_setRegisterResetStateP14TMC2130TypeDefPK7int32_t", "tmc2130_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc2130_setRegisterResetStateP14TMC2130TypeDefPK7int32_t", "tmc2130_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2130_setRegisterResetStateP14TMC2130TypeDefPK7int32_t", "tmc2130_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2130_setRegisterResetStateP14TMC2130TypeDefPK7int32_t", "tmc2130_setRegisterResetState::tmc2130"], [0, 6, 1, "_CPPv429tmc2130_setRegisterResetStateP14TMC2130TypeDefPK7int32_t", "tmc2130_setRegisterResetState::tmc2130"], [0, 5, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram"], [0, 5, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::tmc2130"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::tmc2130"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::x4"], [0, 6, 1, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2130_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t", "tmc2130_writeInt"], [0, 5, 1, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t", "tmc2130_writeInt"], [0, 6, 1, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t", "tmc2130_writeInt::address"], [0, 6, 1, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t", "tmc2130_writeInt::address"], [0, 6, 1, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t", "tmc2130_writeInt::tmc2130"], [0, 6, 1, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t", "tmc2130_writeInt::tmc2130"], [0, 6, 1, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t", "tmc2130_writeInt::value"], [0, 6, 1, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t", "tmc2130_writeInt::value"], [0, 2, 1, "_CPPv425tmc2160_RegisterConstants", "tmc2160_RegisterConstants"], [0, 7, 1, "_CPPv416tmc2160_callback", "tmc2160_callback"], [0, 2, 1, "_CPPv429tmc2160_defaultRegisterAccess", "tmc2160_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2160_defaultRegisterResetState", "tmc2160_defaultRegisterResetState"], [0, 5, 1, "_CPPv427tmc2160_fillShadowRegistersP14TMC2160TypeDef", "tmc2160_fillShadowRegisters"], [0, 5, 1, "_CPPv427tmc2160_fillShadowRegistersP14TMC2160TypeDef", "tmc2160_fillShadowRegisters"], [0, 6, 1, "_CPPv427tmc2160_fillShadowRegistersP14TMC2160TypeDef", "tmc2160_fillShadowRegisters::tmc2160"], [0, 6, 1, "_CPPv427tmc2160_fillShadowRegistersP14TMC2160TypeDef", "tmc2160_fillShadowRegisters::tmc2160"], [0, 5, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init"], [0, 5, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init"], [0, 6, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init::channel"], [0, 6, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init::channel"], [0, 6, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init::config"], [0, 6, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init::config"], [0, 6, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init::tmc2160"], [0, 6, 1, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2160_init::tmc2160"], [0, 5, 1, "_CPPv419tmc2160_periodicJobP14TMC2160TypeDef8uint32_t", "tmc2160_periodicJob"], [0, 5, 1, "_CPPv419tmc2160_periodicJobP14TMC2160TypeDef8uint32_t", "tmc2160_periodicJob"], [0, 6, 1, "_CPPv419tmc2160_periodicJobP14TMC2160TypeDef8uint32_t", "tmc2160_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2160_periodicJobP14TMC2160TypeDef8uint32_t", "tmc2160_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2160_periodicJobP14TMC2160TypeDef8uint32_t", "tmc2160_periodicJob::tmc2160"], [0, 6, 1, "_CPPv419tmc2160_periodicJobP14TMC2160TypeDef8uint32_t", "tmc2160_periodicJob::tmc2160"], [0, 5, 1, "_CPPv415tmc2160_readIntP14TMC2160TypeDef7uint8_t", "tmc2160_readInt"], [0, 5, 1, "_CPPv415tmc2160_readIntP14TMC2160TypeDef7uint8_t", "tmc2160_readInt"], [0, 6, 1, "_CPPv415tmc2160_readIntP14TMC2160TypeDef7uint8_t", "tmc2160_readInt::address"], [0, 6, 1, "_CPPv415tmc2160_readIntP14TMC2160TypeDef7uint8_t", "tmc2160_readInt::address"], [0, 6, 1, "_CPPv415tmc2160_readIntP14TMC2160TypeDef7uint8_t", "tmc2160_readInt::tmc2160"], [0, 6, 1, "_CPPv415tmc2160_readIntP14TMC2160TypeDef7uint8_t", "tmc2160_readInt::tmc2160"], [0, 5, 1, "_CPPv422tmc2160_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2160_readWriteArray"], [0, 6, 1, "_CPPv422tmc2160_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2160_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc2160_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2160_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc2160_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2160_readWriteArray::length"], [0, 5, 1, "_CPPv413tmc2160_resetP14TMC2160TypeDef", "tmc2160_reset"], [0, 5, 1, "_CPPv413tmc2160_resetP14TMC2160TypeDef", "tmc2160_reset"], [0, 6, 1, "_CPPv413tmc2160_resetP14TMC2160TypeDef", "tmc2160_reset::tmc2160"], [0, 6, 1, "_CPPv413tmc2160_resetP14TMC2160TypeDef", "tmc2160_reset::tmc2160"], [0, 5, 1, "_CPPv415tmc2160_restoreP14TMC2160TypeDef", "tmc2160_restore"], [0, 5, 1, "_CPPv415tmc2160_restoreP14TMC2160TypeDef", "tmc2160_restore"], [0, 6, 1, "_CPPv415tmc2160_restoreP14TMC2160TypeDef", "tmc2160_restore::tmc2160"], [0, 6, 1, "_CPPv415tmc2160_restoreP14TMC2160TypeDef", "tmc2160_restore::tmc2160"], [0, 5, 1, "_CPPv419tmc2160_setCallbackP14TMC2160TypeDef16tmc2160_callback", "tmc2160_setCallback"], [0, 5, 1, "_CPPv419tmc2160_setCallbackP14TMC2160TypeDef16tmc2160_callback", "tmc2160_setCallback"], [0, 6, 1, "_CPPv419tmc2160_setCallbackP14TMC2160TypeDef16tmc2160_callback", "tmc2160_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2160_setCallbackP14TMC2160TypeDef16tmc2160_callback", "tmc2160_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2160_setCallbackP14TMC2160TypeDef16tmc2160_callback", "tmc2160_setCallback::tmc2160"], [0, 6, 1, "_CPPv419tmc2160_setCallbackP14TMC2160TypeDef16tmc2160_callback", "tmc2160_setCallback::tmc2160"], [0, 5, 1, "_CPPv429tmc2160_setRegisterResetStateP14TMC2160TypeDefPK7int32_t", "tmc2160_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc2160_setRegisterResetStateP14TMC2160TypeDefPK7int32_t", "tmc2160_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc2160_setRegisterResetStateP14TMC2160TypeDefPK7int32_t", "tmc2160_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2160_setRegisterResetStateP14TMC2160TypeDefPK7int32_t", "tmc2160_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2160_setRegisterResetStateP14TMC2160TypeDefPK7int32_t", "tmc2160_setRegisterResetState::tmc2160"], [0, 6, 1, "_CPPv429tmc2160_setRegisterResetStateP14TMC2160TypeDefPK7int32_t", "tmc2160_setRegisterResetState::tmc2160"], [0, 5, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram"], [0, 5, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::tmc2160"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::tmc2160"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::x4"], [0, 6, 1, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc2160_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t", "tmc2160_writeInt"], [0, 5, 1, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t", "tmc2160_writeInt"], [0, 6, 1, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t", "tmc2160_writeInt::address"], [0, 6, 1, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t", "tmc2160_writeInt::address"], [0, 6, 1, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t", "tmc2160_writeInt::tmc2160"], [0, 6, 1, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t", "tmc2160_writeInt::tmc2160"], [0, 6, 1, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t", "tmc2160_writeInt::value"], [0, 6, 1, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t", "tmc2160_writeInt::value"], [0, 5, 1, "_CPPv412tmc2208_CRC8P7uint8_t6size_t", "tmc2208_CRC8"], [0, 6, 1, "_CPPv412tmc2208_CRC8P7uint8_t6size_t", "tmc2208_CRC8::data"], [0, 6, 1, "_CPPv412tmc2208_CRC8P7uint8_t6size_t", "tmc2208_CRC8::length"], [0, 7, 1, "_CPPv416tmc2208_callback", "tmc2208_callback"], [0, 2, 1, "_CPPv429tmc2208_defaultRegisterAccess", "tmc2208_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2208_defaultRegisterResetState", "tmc2208_defaultRegisterResetState"], [0, 5, 1, "_CPPv417tmc2208_get_slaveP14TMC2208TypeDef", "tmc2208_get_slave"], [0, 5, 1, "_CPPv417tmc2208_get_slaveP14TMC2208TypeDef", "tmc2208_get_slave"], [0, 6, 1, "_CPPv417tmc2208_get_slaveP14TMC2208TypeDef", "tmc2208_get_slave::tmc2208"], [0, 6, 1, "_CPPv417tmc2208_get_slaveP14TMC2208TypeDef", "tmc2208_get_slave::tmc2208"], [0, 5, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init"], [0, 5, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init"], [0, 6, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init::channel"], [0, 6, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init::channel"], [0, 6, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init::tmc2208"], [0, 6, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init::tmc2208"], [0, 6, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init::tmc2208_config"], [0, 6, 1, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2208_init::tmc2208_config"], [0, 5, 1, "_CPPv419tmc2208_periodicJobP14TMC2208TypeDef8uint32_t", "tmc2208_periodicJob"], [0, 5, 1, "_CPPv419tmc2208_periodicJobP14TMC2208TypeDef8uint32_t", "tmc2208_periodicJob"], [0, 6, 1, "_CPPv419tmc2208_periodicJobP14TMC2208TypeDef8uint32_t", "tmc2208_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2208_periodicJobP14TMC2208TypeDef8uint32_t", "tmc2208_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2208_periodicJobP14TMC2208TypeDef8uint32_t", "tmc2208_periodicJob::tmc2208"], [0, 6, 1, "_CPPv419tmc2208_periodicJobP14TMC2208TypeDef8uint32_t", "tmc2208_periodicJob::tmc2208"], [0, 5, 1, "_CPPv415tmc2208_readIntP14TMC2208TypeDef7uint8_t", "tmc2208_readInt"], [0, 5, 1, "_CPPv415tmc2208_readIntP14TMC2208TypeDef7uint8_t", "tmc2208_readInt"], [0, 6, 1, "_CPPv415tmc2208_readIntP14TMC2208TypeDef7uint8_t", "tmc2208_readInt::address"], [0, 6, 1, "_CPPv415tmc2208_readIntP14TMC2208TypeDef7uint8_t", "tmc2208_readInt::address"], [0, 6, 1, "_CPPv415tmc2208_readIntP14TMC2208TypeDef7uint8_t", "tmc2208_readInt::tmc2208"], [0, 6, 1, "_CPPv415tmc2208_readIntP14TMC2208TypeDef7uint8_t", "tmc2208_readInt::tmc2208"], [0, 5, 1, "_CPPv422tmc2208_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2208_readWriteArray"], [0, 6, 1, "_CPPv422tmc2208_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2208_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc2208_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2208_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc2208_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2208_readWriteArray::readLength"], [0, 6, 1, "_CPPv422tmc2208_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2208_readWriteArray::writeLength"], [0, 5, 1, "_CPPv413tmc2208_resetP14TMC2208TypeDef", "tmc2208_reset"], [0, 5, 1, "_CPPv413tmc2208_resetP14TMC2208TypeDef", "tmc2208_reset"], [0, 6, 1, "_CPPv413tmc2208_resetP14TMC2208TypeDef", "tmc2208_reset::tmc2208"], [0, 6, 1, "_CPPv413tmc2208_resetP14TMC2208TypeDef", "tmc2208_reset::tmc2208"], [0, 5, 1, "_CPPv415tmc2208_restoreP14TMC2208TypeDef", "tmc2208_restore"], [0, 5, 1, "_CPPv415tmc2208_restoreP14TMC2208TypeDef", "tmc2208_restore"], [0, 6, 1, "_CPPv415tmc2208_restoreP14TMC2208TypeDef", "tmc2208_restore::tmc2208"], [0, 6, 1, "_CPPv415tmc2208_restoreP14TMC2208TypeDef", "tmc2208_restore::tmc2208"], [0, 5, 1, "_CPPv419tmc2208_setCallbackP14TMC2208TypeDef16tmc2208_callback", "tmc2208_setCallback"], [0, 5, 1, "_CPPv419tmc2208_setCallbackP14TMC2208TypeDef16tmc2208_callback", "tmc2208_setCallback"], [0, 6, 1, "_CPPv419tmc2208_setCallbackP14TMC2208TypeDef16tmc2208_callback", "tmc2208_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2208_setCallbackP14TMC2208TypeDef16tmc2208_callback", "tmc2208_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2208_setCallbackP14TMC2208TypeDef16tmc2208_callback", "tmc2208_setCallback::tmc2208"], [0, 6, 1, "_CPPv419tmc2208_setCallbackP14TMC2208TypeDef16tmc2208_callback", "tmc2208_setCallback::tmc2208"], [0, 5, 1, "_CPPv429tmc2208_setRegisterResetStateP14TMC2208TypeDefPK7int32_t", "tmc2208_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc2208_setRegisterResetStateP14TMC2208TypeDefPK7int32_t", "tmc2208_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc2208_setRegisterResetStateP14TMC2208TypeDefPK7int32_t", "tmc2208_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2208_setRegisterResetStateP14TMC2208TypeDefPK7int32_t", "tmc2208_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2208_setRegisterResetStateP14TMC2208TypeDefPK7int32_t", "tmc2208_setRegisterResetState::tmc2208"], [0, 6, 1, "_CPPv429tmc2208_setRegisterResetStateP14TMC2208TypeDefPK7int32_t", "tmc2208_setRegisterResetState::tmc2208"], [0, 5, 1, "_CPPv417tmc2208_set_slaveP14TMC2208TypeDef7uint8_t", "tmc2208_set_slave"], [0, 6, 1, "_CPPv417tmc2208_set_slaveP14TMC2208TypeDef7uint8_t", "tmc2208_set_slave::slave"], [0, 6, 1, "_CPPv417tmc2208_set_slaveP14TMC2208TypeDef7uint8_t", "tmc2208_set_slave::tmc2208"], [0, 5, 1, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t", "tmc2208_writeInt"], [0, 5, 1, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t", "tmc2208_writeInt"], [0, 6, 1, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t", "tmc2208_writeInt::address"], [0, 6, 1, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t", "tmc2208_writeInt::address"], [0, 6, 1, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t", "tmc2208_writeInt::tmc2208"], [0, 6, 1, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t", "tmc2208_writeInt::tmc2208"], [0, 6, 1, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t", "tmc2208_writeInt::value"], [0, 6, 1, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t", "tmc2208_writeInt::value"], [0, 5, 1, "_CPPv412tmc2209_CRC8P7uint8_t6size_t", "tmc2209_CRC8"], [0, 6, 1, "_CPPv412tmc2209_CRC8P7uint8_t6size_t", "tmc2209_CRC8::data"], [0, 6, 1, "_CPPv412tmc2209_CRC8P7uint8_t6size_t", "tmc2209_CRC8::length"], [0, 7, 1, "_CPPv416tmc2209_callback", "tmc2209_callback"], [0, 2, 1, "_CPPv429tmc2209_defaultRegisterAccess", "tmc2209_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2209_defaultRegisterResetState", "tmc2209_defaultRegisterResetState"], [0, 5, 1, "_CPPv417tmc2209_get_slaveP14TMC2209TypeDef", "tmc2209_get_slave"], [0, 5, 1, "_CPPv417tmc2209_get_slaveP14TMC2209TypeDef", "tmc2209_get_slave"], [0, 6, 1, "_CPPv417tmc2209_get_slaveP14TMC2209TypeDef", "tmc2209_get_slave::tmc2209"], [0, 6, 1, "_CPPv417tmc2209_get_slaveP14TMC2209TypeDef", "tmc2209_get_slave::tmc2209"], [0, 5, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init"], [0, 5, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::channel"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::channel"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::slaveAddress"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::slaveAddress"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::tmc2209"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::tmc2209"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::tmc2209_config"], [0, 6, 1, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2209_init::tmc2209_config"], [0, 5, 1, "_CPPv419tmc2209_periodicJobP14TMC2209TypeDef8uint32_t", "tmc2209_periodicJob"], [0, 5, 1, "_CPPv419tmc2209_periodicJobP14TMC2209TypeDef8uint32_t", "tmc2209_periodicJob"], [0, 6, 1, "_CPPv419tmc2209_periodicJobP14TMC2209TypeDef8uint32_t", "tmc2209_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2209_periodicJobP14TMC2209TypeDef8uint32_t", "tmc2209_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2209_periodicJobP14TMC2209TypeDef8uint32_t", "tmc2209_periodicJob::tmc2209"], [0, 6, 1, "_CPPv419tmc2209_periodicJobP14TMC2209TypeDef8uint32_t", "tmc2209_periodicJob::tmc2209"], [0, 5, 1, "_CPPv415tmc2209_readIntP14TMC2209TypeDef7uint8_t", "tmc2209_readInt"], [0, 5, 1, "_CPPv415tmc2209_readIntP14TMC2209TypeDef7uint8_t", "tmc2209_readInt"], [0, 6, 1, "_CPPv415tmc2209_readIntP14TMC2209TypeDef7uint8_t", "tmc2209_readInt::address"], [0, 6, 1, "_CPPv415tmc2209_readIntP14TMC2209TypeDef7uint8_t", "tmc2209_readInt::address"], [0, 6, 1, "_CPPv415tmc2209_readIntP14TMC2209TypeDef7uint8_t", "tmc2209_readInt::tmc2209"], [0, 6, 1, "_CPPv415tmc2209_readIntP14TMC2209TypeDef7uint8_t", "tmc2209_readInt::tmc2209"], [0, 5, 1, "_CPPv422tmc2209_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2209_readWriteArray"], [0, 6, 1, "_CPPv422tmc2209_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2209_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc2209_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2209_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc2209_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2209_readWriteArray::readLength"], [0, 6, 1, "_CPPv422tmc2209_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2209_readWriteArray::writeLength"], [0, 5, 1, "_CPPv413tmc2209_resetP14TMC2209TypeDef", "tmc2209_reset"], [0, 5, 1, "_CPPv413tmc2209_resetP14TMC2209TypeDef", "tmc2209_reset"], [0, 6, 1, "_CPPv413tmc2209_resetP14TMC2209TypeDef", "tmc2209_reset::tmc2209"], [0, 6, 1, "_CPPv413tmc2209_resetP14TMC2209TypeDef", "tmc2209_reset::tmc2209"], [0, 5, 1, "_CPPv415tmc2209_restoreP14TMC2209TypeDef", "tmc2209_restore"], [0, 5, 1, "_CPPv415tmc2209_restoreP14TMC2209TypeDef", "tmc2209_restore"], [0, 6, 1, "_CPPv415tmc2209_restoreP14TMC2209TypeDef", "tmc2209_restore::tmc2209"], [0, 6, 1, "_CPPv415tmc2209_restoreP14TMC2209TypeDef", "tmc2209_restore::tmc2209"], [0, 5, 1, "_CPPv419tmc2209_setCallbackP14TMC2209TypeDef16tmc2209_callback", "tmc2209_setCallback"], [0, 5, 1, "_CPPv419tmc2209_setCallbackP14TMC2209TypeDef16tmc2209_callback", "tmc2209_setCallback"], [0, 6, 1, "_CPPv419tmc2209_setCallbackP14TMC2209TypeDef16tmc2209_callback", "tmc2209_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2209_setCallbackP14TMC2209TypeDef16tmc2209_callback", "tmc2209_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2209_setCallbackP14TMC2209TypeDef16tmc2209_callback", "tmc2209_setCallback::tmc2209"], [0, 6, 1, "_CPPv419tmc2209_setCallbackP14TMC2209TypeDef16tmc2209_callback", "tmc2209_setCallback::tmc2209"], [0, 5, 1, "_CPPv429tmc2209_setRegisterResetStateP14TMC2209TypeDefPK7int32_t", "tmc2209_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc2209_setRegisterResetStateP14TMC2209TypeDefPK7int32_t", "tmc2209_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc2209_setRegisterResetStateP14TMC2209TypeDefPK7int32_t", "tmc2209_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2209_setRegisterResetStateP14TMC2209TypeDefPK7int32_t", "tmc2209_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2209_setRegisterResetStateP14TMC2209TypeDefPK7int32_t", "tmc2209_setRegisterResetState::tmc2209"], [0, 6, 1, "_CPPv429tmc2209_setRegisterResetStateP14TMC2209TypeDefPK7int32_t", "tmc2209_setRegisterResetState::tmc2209"], [0, 5, 1, "_CPPv417tmc2209_set_slaveP14TMC2209TypeDef7uint8_t", "tmc2209_set_slave"], [0, 5, 1, "_CPPv417tmc2209_set_slaveP14TMC2209TypeDef7uint8_t", "tmc2209_set_slave"], [0, 6, 1, "_CPPv417tmc2209_set_slaveP14TMC2209TypeDef7uint8_t", "tmc2209_set_slave::slaveAddress"], [0, 6, 1, "_CPPv417tmc2209_set_slaveP14TMC2209TypeDef7uint8_t", "tmc2209_set_slave::slaveAddress"], [0, 6, 1, "_CPPv417tmc2209_set_slaveP14TMC2209TypeDef7uint8_t", "tmc2209_set_slave::tmc2209"], [0, 6, 1, "_CPPv417tmc2209_set_slaveP14TMC2209TypeDef7uint8_t", "tmc2209_set_slave::tmc2209"], [0, 5, 1, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t", "tmc2209_writeInt"], [0, 5, 1, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t", "tmc2209_writeInt"], [0, 6, 1, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t", "tmc2209_writeInt::address"], [0, 6, 1, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t", "tmc2209_writeInt::address"], [0, 6, 1, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t", "tmc2209_writeInt::tmc2209"], [0, 6, 1, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t", "tmc2209_writeInt::tmc2209"], [0, 6, 1, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t", "tmc2209_writeInt::value"], [0, 6, 1, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t", "tmc2209_writeInt::value"], [0, 2, 1, "_CPPv429tmc2224_defaultRegisterAccess", "tmc2224_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2224_defaultRegisterResetState", "tmc2224_defaultRegisterResetState"], [0, 5, 1, "_CPPv417tmc2224_get_slaveP14TMC2224TypeDef", "tmc2224_get_slave"], [0, 5, 1, "_CPPv417tmc2224_get_slaveP14TMC2224TypeDef", "tmc2224_get_slave"], [0, 6, 1, "_CPPv417tmc2224_get_slaveP14TMC2224TypeDef", "tmc2224_get_slave::tmc2224"], [0, 6, 1, "_CPPv417tmc2224_get_slaveP14TMC2224TypeDef", "tmc2224_get_slave::tmc2224"], [0, 5, 1, "_CPPv418tmc2224_initConfigP14TMC2224TypeDef", "tmc2224_initConfig"], [0, 5, 1, "_CPPv418tmc2224_initConfigP14TMC2224TypeDef", "tmc2224_initConfig"], [0, 6, 1, "_CPPv418tmc2224_initConfigP14TMC2224TypeDef", "tmc2224_initConfig::TMC2224"], [0, 6, 1, "_CPPv418tmc2224_initConfigP14TMC2224TypeDef", "tmc2224_initConfig::tmc2224"], [0, 5, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob"], [0, 5, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob"], [0, 6, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob::TMC2224"], [0, 6, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob::TMC2224_config"], [0, 6, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob::TMC2224_config"], [0, 6, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob::motor"], [0, 6, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob::motor"], [0, 6, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_periodicJob::tmc2224"], [0, 5, 1, "_CPPv420tmc2224_readRegister7uint8_t7uint8_tP7int32_t", "tmc2224_readRegister"], [0, 6, 1, "_CPPv420tmc2224_readRegister7uint8_t7uint8_tP7int32_t", "tmc2224_readRegister::address"], [0, 6, 1, "_CPPv420tmc2224_readRegister7uint8_t7uint8_tP7int32_t", "tmc2224_readRegister::motor"], [0, 6, 1, "_CPPv420tmc2224_readRegister7uint8_t7uint8_tP7int32_t", "tmc2224_readRegister::value"], [0, 5, 1, "_CPPv413tmc2224_resetP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_reset"], [0, 5, 1, "_CPPv413tmc2224_resetP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_reset"], [0, 6, 1, "_CPPv413tmc2224_resetP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_reset::TMC2224_config"], [0, 6, 1, "_CPPv413tmc2224_resetP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_reset::TMC2224_config"], [0, 6, 1, "_CPPv413tmc2224_resetP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_reset::tmc2224"], [0, 6, 1, "_CPPv413tmc2224_resetP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_reset::tmc2224"], [0, 5, 1, "_CPPv415tmc2224_restoreP20ConfigurationTypeDef", "tmc2224_restore"], [0, 5, 1, "_CPPv415tmc2224_restoreP20ConfigurationTypeDef", "tmc2224_restore"], [0, 6, 1, "_CPPv415tmc2224_restoreP20ConfigurationTypeDef", "tmc2224_restore::TMC2224_config"], [0, 6, 1, "_CPPv415tmc2224_restoreP20ConfigurationTypeDef", "tmc2224_restore::TMC2224_config"], [0, 5, 1, "_CPPv417tmc2224_set_slaveP14TMC2224TypeDef7uint8_t", "tmc2224_set_slave"], [0, 5, 1, "_CPPv417tmc2224_set_slaveP14TMC2224TypeDef7uint8_t", "tmc2224_set_slave"], [0, 6, 1, "_CPPv417tmc2224_set_slaveP14TMC2224TypeDef7uint8_t", "tmc2224_set_slave::slave"], [0, 6, 1, "_CPPv417tmc2224_set_slaveP14TMC2224TypeDef7uint8_t", "tmc2224_set_slave::slave"], [0, 6, 1, "_CPPv417tmc2224_set_slaveP14TMC2224TypeDef7uint8_t", "tmc2224_set_slave::tmc2224"], [0, 6, 1, "_CPPv417tmc2224_set_slaveP14TMC2224TypeDef7uint8_t", "tmc2224_set_slave::tmc2224"], [0, 5, 1, "_CPPv426tmc2224_writeConfigurationP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_writeConfiguration"], [0, 6, 1, "_CPPv426tmc2224_writeConfigurationP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_writeConfiguration::TMC2224_config"], [0, 6, 1, "_CPPv426tmc2224_writeConfigurationP14TMC2224TypeDefP20ConfigurationTypeDef", "tmc2224_writeConfiguration::tmc2224"], [0, 5, 1, "_CPPv421tmc2224_writeRegister7uint8_t7uint8_t7int32_t", "tmc2224_writeRegister"], [0, 6, 1, "_CPPv421tmc2224_writeRegister7uint8_t7uint8_t7int32_t", "tmc2224_writeRegister::address"], [0, 6, 1, "_CPPv421tmc2224_writeRegister7uint8_t7uint8_t7int32_t", "tmc2224_writeRegister::motor"], [0, 6, 1, "_CPPv421tmc2224_writeRegister7uint8_t7uint8_t7int32_t", "tmc2224_writeRegister::value"], [0, 5, 1, "_CPPv412tmc2225_CRC8P7uint8_t6size_t", "tmc2225_CRC8"], [0, 6, 1, "_CPPv412tmc2225_CRC8P7uint8_t6size_t", "tmc2225_CRC8::data"], [0, 6, 1, "_CPPv412tmc2225_CRC8P7uint8_t6size_t", "tmc2225_CRC8::length"], [0, 7, 1, "_CPPv416tmc2225_callback", "tmc2225_callback"], [0, 2, 1, "_CPPv429tmc2225_defaultRegisterAccess", "tmc2225_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2225_defaultRegisterResetState", "tmc2225_defaultRegisterResetState"], [0, 5, 1, "_CPPv417tmc2225_get_slaveP14TMC2225TypeDef", "tmc2225_get_slave"], [0, 5, 1, "_CPPv417tmc2225_get_slaveP14TMC2225TypeDef", "tmc2225_get_slave"], [0, 6, 1, "_CPPv417tmc2225_get_slaveP14TMC2225TypeDef", "tmc2225_get_slave::tmc2225"], [0, 6, 1, "_CPPv417tmc2225_get_slaveP14TMC2225TypeDef", "tmc2225_get_slave::tmc2225"], [0, 5, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init"], [0, 5, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init"], [0, 6, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init::channel"], [0, 6, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init::channel"], [0, 6, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init::tmc2225"], [0, 6, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init::tmc2225"], [0, 6, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init::tmc2225_config"], [0, 6, 1, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2225_init::tmc2225_config"], [0, 5, 1, "_CPPv419tmc2225_periodicJobP14TMC2225TypeDef8uint32_t", "tmc2225_periodicJob"], [0, 5, 1, "_CPPv419tmc2225_periodicJobP14TMC2225TypeDef8uint32_t", "tmc2225_periodicJob"], [0, 6, 1, "_CPPv419tmc2225_periodicJobP14TMC2225TypeDef8uint32_t", "tmc2225_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2225_periodicJobP14TMC2225TypeDef8uint32_t", "tmc2225_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2225_periodicJobP14TMC2225TypeDef8uint32_t", "tmc2225_periodicJob::tmc2225"], [0, 6, 1, "_CPPv419tmc2225_periodicJobP14TMC2225TypeDef8uint32_t", "tmc2225_periodicJob::tmc2225"], [0, 5, 1, "_CPPv415tmc2225_readIntP14TMC2225TypeDef7uint8_t", "tmc2225_readInt"], [0, 5, 1, "_CPPv415tmc2225_readIntP14TMC2225TypeDef7uint8_t", "tmc2225_readInt"], [0, 6, 1, "_CPPv415tmc2225_readIntP14TMC2225TypeDef7uint8_t", "tmc2225_readInt::address"], [0, 6, 1, "_CPPv415tmc2225_readIntP14TMC2225TypeDef7uint8_t", "tmc2225_readInt::address"], [0, 6, 1, "_CPPv415tmc2225_readIntP14TMC2225TypeDef7uint8_t", "tmc2225_readInt::tmc2225"], [0, 6, 1, "_CPPv415tmc2225_readIntP14TMC2225TypeDef7uint8_t", "tmc2225_readInt::tmc2225"], [0, 5, 1, "_CPPv422tmc2225_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2225_readWriteArray"], [0, 6, 1, "_CPPv422tmc2225_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2225_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc2225_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2225_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc2225_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2225_readWriteArray::readLength"], [0, 6, 1, "_CPPv422tmc2225_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2225_readWriteArray::writeLength"], [0, 5, 1, "_CPPv413tmc2225_resetP14TMC2225TypeDef", "tmc2225_reset"], [0, 5, 1, "_CPPv413tmc2225_resetP14TMC2225TypeDef", "tmc2225_reset"], [0, 6, 1, "_CPPv413tmc2225_resetP14TMC2225TypeDef", "tmc2225_reset::tmc2225"], [0, 6, 1, "_CPPv413tmc2225_resetP14TMC2225TypeDef", "tmc2225_reset::tmc2225"], [0, 5, 1, "_CPPv415tmc2225_restoreP14TMC2225TypeDef", "tmc2225_restore"], [0, 5, 1, "_CPPv415tmc2225_restoreP14TMC2225TypeDef", "tmc2225_restore"], [0, 6, 1, "_CPPv415tmc2225_restoreP14TMC2225TypeDef", "tmc2225_restore::tmc2225"], [0, 6, 1, "_CPPv415tmc2225_restoreP14TMC2225TypeDef", "tmc2225_restore::tmc2225"], [0, 5, 1, "_CPPv419tmc2225_setCallbackP14TMC2225TypeDef16tmc2225_callback", "tmc2225_setCallback"], [0, 5, 1, "_CPPv419tmc2225_setCallbackP14TMC2225TypeDef16tmc2225_callback", "tmc2225_setCallback"], [0, 6, 1, "_CPPv419tmc2225_setCallbackP14TMC2225TypeDef16tmc2225_callback", "tmc2225_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2225_setCallbackP14TMC2225TypeDef16tmc2225_callback", "tmc2225_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2225_setCallbackP14TMC2225TypeDef16tmc2225_callback", "tmc2225_setCallback::tmc2225"], [0, 6, 1, "_CPPv419tmc2225_setCallbackP14TMC2225TypeDef16tmc2225_callback", "tmc2225_setCallback::tmc2225"], [0, 5, 1, "_CPPv429tmc2225_setRegisterResetStateP14TMC2225TypeDefPK7int32_t", "tmc2225_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc2225_setRegisterResetStateP14TMC2225TypeDefPK7int32_t", "tmc2225_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc2225_setRegisterResetStateP14TMC2225TypeDefPK7int32_t", "tmc2225_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2225_setRegisterResetStateP14TMC2225TypeDefPK7int32_t", "tmc2225_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2225_setRegisterResetStateP14TMC2225TypeDefPK7int32_t", "tmc2225_setRegisterResetState::tmc2225"], [0, 6, 1, "_CPPv429tmc2225_setRegisterResetStateP14TMC2225TypeDefPK7int32_t", "tmc2225_setRegisterResetState::tmc2225"], [0, 5, 1, "_CPPv417tmc2225_set_slaveP14TMC2225TypeDef7uint8_t", "tmc2225_set_slave"], [0, 5, 1, "_CPPv417tmc2225_set_slaveP14TMC2225TypeDef7uint8_t", "tmc2225_set_slave"], [0, 6, 1, "_CPPv417tmc2225_set_slaveP14TMC2225TypeDef7uint8_t", "tmc2225_set_slave::slave"], [0, 6, 1, "_CPPv417tmc2225_set_slaveP14TMC2225TypeDef7uint8_t", "tmc2225_set_slave::slave"], [0, 6, 1, "_CPPv417tmc2225_set_slaveP14TMC2225TypeDef7uint8_t", "tmc2225_set_slave::tmc2225"], [0, 6, 1, "_CPPv417tmc2225_set_slaveP14TMC2225TypeDef7uint8_t", "tmc2225_set_slave::tmc2225"], [0, 5, 1, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t", "tmc2225_writeInt"], [0, 5, 1, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t", "tmc2225_writeInt"], [0, 6, 1, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t", "tmc2225_writeInt::address"], [0, 6, 1, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t", "tmc2225_writeInt::address"], [0, 6, 1, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t", "tmc2225_writeInt::tmc2225"], [0, 6, 1, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t", "tmc2225_writeInt::tmc2225"], [0, 6, 1, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t", "tmc2225_writeInt::value"], [0, 6, 1, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t", "tmc2225_writeInt::value"], [0, 5, 1, "_CPPv412tmc2226_CRC8P7uint8_t6size_t", "tmc2226_CRC8"], [0, 6, 1, "_CPPv412tmc2226_CRC8P7uint8_t6size_t", "tmc2226_CRC8::data"], [0, 6, 1, "_CPPv412tmc2226_CRC8P7uint8_t6size_t", "tmc2226_CRC8::length"], [0, 2, 1, "_CPPv425tmc2226_RegisterConstants", "tmc2226_RegisterConstants"], [0, 7, 1, "_CPPv416tmc2226_callback", "tmc2226_callback"], [0, 2, 1, "_CPPv429tmc2226_defaultRegisterAccess", "tmc2226_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2226_defaultRegisterResetState", "tmc2226_defaultRegisterResetState"], [0, 5, 1, "_CPPv423tmc2226_getSlaveAddressP14TMC2226TypeDef", "tmc2226_getSlaveAddress"], [0, 5, 1, "_CPPv423tmc2226_getSlaveAddressP14TMC2226TypeDef", "tmc2226_getSlaveAddress"], [0, 6, 1, "_CPPv423tmc2226_getSlaveAddressP14TMC2226TypeDef", "tmc2226_getSlaveAddress::tmc2226"], [0, 6, 1, "_CPPv423tmc2226_getSlaveAddressP14TMC2226TypeDef", "tmc2226_getSlaveAddress::tmc2226"], [0, 5, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init"], [0, 5, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::channel"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::channel"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::slaveAddress"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::slaveAddress"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::tmc2226"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::tmc2226"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::tmc2226_config"], [0, 6, 1, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2226_init::tmc2226_config"], [0, 5, 1, "_CPPv419tmc2226_periodicJobP14TMC2226TypeDef8uint32_t", "tmc2226_periodicJob"], [0, 5, 1, "_CPPv419tmc2226_periodicJobP14TMC2226TypeDef8uint32_t", "tmc2226_periodicJob"], [0, 6, 1, "_CPPv419tmc2226_periodicJobP14TMC2226TypeDef8uint32_t", "tmc2226_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2226_periodicJobP14TMC2226TypeDef8uint32_t", "tmc2226_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2226_periodicJobP14TMC2226TypeDef8uint32_t", "tmc2226_periodicJob::tmc2226"], [0, 6, 1, "_CPPv419tmc2226_periodicJobP14TMC2226TypeDef8uint32_t", "tmc2226_periodicJob::tmc2226"], [0, 5, 1, "_CPPv415tmc2226_readIntP14TMC2226TypeDef7uint8_t", "tmc2226_readInt"], [0, 5, 1, "_CPPv415tmc2226_readIntP14TMC2226TypeDef7uint8_t", "tmc2226_readInt"], [0, 6, 1, "_CPPv415tmc2226_readIntP14TMC2226TypeDef7uint8_t", "tmc2226_readInt::address"], [0, 6, 1, "_CPPv415tmc2226_readIntP14TMC2226TypeDef7uint8_t", "tmc2226_readInt::address"], [0, 6, 1, "_CPPv415tmc2226_readIntP14TMC2226TypeDef7uint8_t", "tmc2226_readInt::tmc2226"], [0, 6, 1, "_CPPv415tmc2226_readIntP14TMC2226TypeDef7uint8_t", "tmc2226_readInt::tmc2226"], [0, 5, 1, "_CPPv422tmc2226_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2226_readWriteArray"], [0, 6, 1, "_CPPv422tmc2226_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2226_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc2226_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2226_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc2226_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2226_readWriteArray::readLength"], [0, 6, 1, "_CPPv422tmc2226_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2226_readWriteArray::writeLength"], [0, 5, 1, "_CPPv413tmc2226_resetP14TMC2226TypeDef", "tmc2226_reset"], [0, 5, 1, "_CPPv413tmc2226_resetP14TMC2226TypeDef", "tmc2226_reset"], [0, 6, 1, "_CPPv413tmc2226_resetP14TMC2226TypeDef", "tmc2226_reset::tmc2226"], [0, 6, 1, "_CPPv413tmc2226_resetP14TMC2226TypeDef", "tmc2226_reset::tmc2226"], [0, 5, 1, "_CPPv415tmc2226_restoreP14TMC2226TypeDef", "tmc2226_restore"], [0, 5, 1, "_CPPv415tmc2226_restoreP14TMC2226TypeDef", "tmc2226_restore"], [0, 6, 1, "_CPPv415tmc2226_restoreP14TMC2226TypeDef", "tmc2226_restore::tmc2226"], [0, 6, 1, "_CPPv415tmc2226_restoreP14TMC2226TypeDef", "tmc2226_restore::tmc2226"], [0, 5, 1, "_CPPv419tmc2226_setCallbackP14TMC2226TypeDef16tmc2226_callback", "tmc2226_setCallback"], [0, 5, 1, "_CPPv419tmc2226_setCallbackP14TMC2226TypeDef16tmc2226_callback", "tmc2226_setCallback"], [0, 6, 1, "_CPPv419tmc2226_setCallbackP14TMC2226TypeDef16tmc2226_callback", "tmc2226_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2226_setCallbackP14TMC2226TypeDef16tmc2226_callback", "tmc2226_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2226_setCallbackP14TMC2226TypeDef16tmc2226_callback", "tmc2226_setCallback::tmc2226"], [0, 6, 1, "_CPPv419tmc2226_setCallbackP14TMC2226TypeDef16tmc2226_callback", "tmc2226_setCallback::tmc2226"], [0, 5, 1, "_CPPv429tmc2226_setRegisterResetStateP14TMC2226TypeDefPK7int32_t", "tmc2226_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc2226_setRegisterResetStateP14TMC2226TypeDefPK7int32_t", "tmc2226_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc2226_setRegisterResetStateP14TMC2226TypeDefPK7int32_t", "tmc2226_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2226_setRegisterResetStateP14TMC2226TypeDefPK7int32_t", "tmc2226_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2226_setRegisterResetStateP14TMC2226TypeDefPK7int32_t", "tmc2226_setRegisterResetState::tmc2226"], [0, 6, 1, "_CPPv429tmc2226_setRegisterResetStateP14TMC2226TypeDefPK7int32_t", "tmc2226_setRegisterResetState::tmc2226"], [0, 5, 1, "_CPPv423tmc2226_setSlaveAddressP14TMC2226TypeDef7uint8_t", "tmc2226_setSlaveAddress"], [0, 5, 1, "_CPPv423tmc2226_setSlaveAddressP14TMC2226TypeDef7uint8_t", "tmc2226_setSlaveAddress"], [0, 6, 1, "_CPPv423tmc2226_setSlaveAddressP14TMC2226TypeDef7uint8_t", "tmc2226_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc2226_setSlaveAddressP14TMC2226TypeDef7uint8_t", "tmc2226_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc2226_setSlaveAddressP14TMC2226TypeDef7uint8_t", "tmc2226_setSlaveAddress::tmc2226"], [0, 6, 1, "_CPPv423tmc2226_setSlaveAddressP14TMC2226TypeDef7uint8_t", "tmc2226_setSlaveAddress::tmc2226"], [0, 5, 1, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t", "tmc2226_writeInt"], [0, 5, 1, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t", "tmc2226_writeInt"], [0, 6, 1, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t", "tmc2226_writeInt::address"], [0, 6, 1, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t", "tmc2226_writeInt::address"], [0, 6, 1, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t", "tmc2226_writeInt::tmc2226"], [0, 6, 1, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t", "tmc2226_writeInt::tmc2226"], [0, 6, 1, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t", "tmc2226_writeInt::value"], [0, 6, 1, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t", "tmc2226_writeInt::value"], [0, 2, 1, "_CPPv425tmc2240_RegisterConstants", "tmc2240_RegisterConstants"], [0, 7, 1, "_CPPv416tmc2240_callback", "tmc2240_callback"], [0, 5, 1, "_CPPv424tmc2240_consistencyCheckP14TMC2240TypeDef", "tmc2240_consistencyCheck"], [0, 6, 1, "_CPPv424tmc2240_consistencyCheckP14TMC2240TypeDef", "tmc2240_consistencyCheck::tmc2240"], [0, 2, 1, "_CPPv429tmc2240_defaultRegisterAccess", "tmc2240_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2240_defaultRegisterResetState", "tmc2240_defaultRegisterResetState"], [0, 5, 1, "_CPPv423tmc2240_getSlaveAddressP14TMC2240TypeDef", "tmc2240_getSlaveAddress"], [0, 5, 1, "_CPPv423tmc2240_getSlaveAddressP14TMC2240TypeDef", "tmc2240_getSlaveAddress"], [0, 6, 1, "_CPPv423tmc2240_getSlaveAddressP14TMC2240TypeDef", "tmc2240_getSlaveAddress::tmc2240"], [0, 6, 1, "_CPPv423tmc2240_getSlaveAddressP14TMC2240TypeDef", "tmc2240_getSlaveAddress::tmc2240"], [0, 5, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init"], [0, 5, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init"], [0, 6, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init::channel"], [0, 6, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init::channel"], [0, 6, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init::config"], [0, 6, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init::config"], [0, 6, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init::tmc2240"], [0, 6, 1, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2240_init::tmc2240"], [0, 5, 1, "_CPPv419tmc2240_periodicJobP14TMC2240TypeDef8uint32_t", "tmc2240_periodicJob"], [0, 5, 1, "_CPPv419tmc2240_periodicJobP14TMC2240TypeDef8uint32_t", "tmc2240_periodicJob"], [0, 6, 1, "_CPPv419tmc2240_periodicJobP14TMC2240TypeDef8uint32_t", "tmc2240_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2240_periodicJobP14TMC2240TypeDef8uint32_t", "tmc2240_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2240_periodicJobP14TMC2240TypeDef8uint32_t", "tmc2240_periodicJob::tmc2240"], [0, 6, 1, "_CPPv419tmc2240_periodicJobP14TMC2240TypeDef8uint32_t", "tmc2240_periodicJob::tmc2240"], [0, 5, 1, "_CPPv413tmc2240_resetP14TMC2240TypeDef", "tmc2240_reset"], [0, 5, 1, "_CPPv413tmc2240_resetP14TMC2240TypeDef", "tmc2240_reset"], [0, 6, 1, "_CPPv413tmc2240_resetP14TMC2240TypeDef", "tmc2240_reset::tmc2240"], [0, 6, 1, "_CPPv413tmc2240_resetP14TMC2240TypeDef", "tmc2240_reset::tmc2240"], [0, 5, 1, "_CPPv415tmc2240_restoreP14TMC2240TypeDef", "tmc2240_restore"], [0, 5, 1, "_CPPv415tmc2240_restoreP14TMC2240TypeDef", "tmc2240_restore"], [0, 6, 1, "_CPPv415tmc2240_restoreP14TMC2240TypeDef", "tmc2240_restore::tmc2240"], [0, 6, 1, "_CPPv415tmc2240_restoreP14TMC2240TypeDef", "tmc2240_restore::tmc2240"], [0, 5, 1, "_CPPv419tmc2240_setCallbackP14TMC2240TypeDef16tmc2240_callback", "tmc2240_setCallback"], [0, 5, 1, "_CPPv419tmc2240_setCallbackP14TMC2240TypeDef16tmc2240_callback", "tmc2240_setCallback"], [0, 6, 1, "_CPPv419tmc2240_setCallbackP14TMC2240TypeDef16tmc2240_callback", "tmc2240_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2240_setCallbackP14TMC2240TypeDef16tmc2240_callback", "tmc2240_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2240_setCallbackP14TMC2240TypeDef16tmc2240_callback", "tmc2240_setCallback::tmc2240"], [0, 6, 1, "_CPPv419tmc2240_setCallbackP14TMC2240TypeDef16tmc2240_callback", "tmc2240_setCallback::tmc2240"], [0, 5, 1, "_CPPv429tmc2240_setRegisterResetStateP14TMC2240TypeDefPK7int32_t", "tmc2240_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc2240_setRegisterResetStateP14TMC2240TypeDefPK7int32_t", "tmc2240_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc2240_setRegisterResetStateP14TMC2240TypeDefPK7int32_t", "tmc2240_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2240_setRegisterResetStateP14TMC2240TypeDefPK7int32_t", "tmc2240_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2240_setRegisterResetStateP14TMC2240TypeDefPK7int32_t", "tmc2240_setRegisterResetState::tmc2240"], [0, 6, 1, "_CPPv429tmc2240_setRegisterResetStateP14TMC2240TypeDefPK7int32_t", "tmc2240_setRegisterResetState::tmc2240"], [0, 5, 1, "_CPPv423tmc2240_setSlaveAddressP14TMC2240TypeDef7uint8_t", "tmc2240_setSlaveAddress"], [0, 5, 1, "_CPPv423tmc2240_setSlaveAddressP14TMC2240TypeDef7uint8_t", "tmc2240_setSlaveAddress"], [0, 6, 1, "_CPPv423tmc2240_setSlaveAddressP14TMC2240TypeDef7uint8_t", "tmc2240_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc2240_setSlaveAddressP14TMC2240TypeDef7uint8_t", "tmc2240_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc2240_setSlaveAddressP14TMC2240TypeDef7uint8_t", "tmc2240_setSlaveAddress::tmc2240"], [0, 6, 1, "_CPPv423tmc2240_setSlaveAddressP14TMC2240TypeDef7uint8_t", "tmc2240_setSlaveAddress::tmc2240"], [0, 5, 1, "_CPPv416tmc2240_writeIntP14TMC2240TypeDef7uint8_t7int32_t", "tmc2240_writeInt"], [0, 6, 1, "_CPPv416tmc2240_writeIntP14TMC2240TypeDef7uint8_t7int32_t", "tmc2240_writeInt::address"], [0, 6, 1, "_CPPv416tmc2240_writeIntP14TMC2240TypeDef7uint8_t7int32_t", "tmc2240_writeInt::tmc2240"], [0, 6, 1, "_CPPv416tmc2240_writeIntP14TMC2240TypeDef7uint8_t7int32_t", "tmc2240_writeInt::value"], [0, 5, 1, "_CPPv412tmc2300_CRC8P7uint8_t6size_t", "tmc2300_CRC8"], [0, 6, 1, "_CPPv412tmc2300_CRC8P7uint8_t6size_t", "tmc2300_CRC8::data"], [0, 6, 1, "_CPPv412tmc2300_CRC8P7uint8_t6size_t", "tmc2300_CRC8::length"], [0, 2, 1, "_CPPv425tmc2300_RegisterConstants", "tmc2300_RegisterConstants"], [0, 7, 1, "_CPPv416tmc2300_callback", "tmc2300_callback"], [0, 2, 1, "_CPPv429tmc2300_defaultRegisterAccess", "tmc2300_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2300_defaultRegisterResetState", "tmc2300_defaultRegisterResetState"], [0, 5, 1, "_CPPv423tmc2300_getSlaveAddressP14TMC2300TypeDef", "tmc2300_getSlaveAddress"], [0, 5, 1, "_CPPv423tmc2300_getSlaveAddressP14TMC2300TypeDef", "tmc2300_getSlaveAddress"], [0, 6, 1, "_CPPv423tmc2300_getSlaveAddressP14TMC2300TypeDef", "tmc2300_getSlaveAddress::tmc2300"], [0, 6, 1, "_CPPv423tmc2300_getSlaveAddressP14TMC2300TypeDef", "tmc2300_getSlaveAddress::tmc2300"], [0, 5, 1, "_CPPv418tmc2300_getStandbyP14TMC2300TypeDef", "tmc2300_getStandby"], [0, 5, 1, "_CPPv418tmc2300_getStandbyP14TMC2300TypeDef", "tmc2300_getStandby"], [0, 6, 1, "_CPPv418tmc2300_getStandbyP14TMC2300TypeDef", "tmc2300_getStandby::tmc2300"], [0, 6, 1, "_CPPv418tmc2300_getStandbyP14TMC2300TypeDef", "tmc2300_getStandby::tmc2300"], [0, 5, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init"], [0, 5, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init"], [0, 6, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init::channel"], [0, 6, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init::channel"], [0, 6, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init::tmc2300"], [0, 6, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init::tmc2300"], [0, 6, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init::tmc2300_config"], [0, 6, 1, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2300_init::tmc2300_config"], [0, 5, 1, "_CPPv419tmc2300_periodicJobP14TMC2300TypeDef8uint32_t", "tmc2300_periodicJob"], [0, 5, 1, "_CPPv419tmc2300_periodicJobP14TMC2300TypeDef8uint32_t", "tmc2300_periodicJob"], [0, 6, 1, "_CPPv419tmc2300_periodicJobP14TMC2300TypeDef8uint32_t", "tmc2300_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2300_periodicJobP14TMC2300TypeDef8uint32_t", "tmc2300_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2300_periodicJobP14TMC2300TypeDef8uint32_t", "tmc2300_periodicJob::tmc2300"], [0, 6, 1, "_CPPv419tmc2300_periodicJobP14TMC2300TypeDef8uint32_t", "tmc2300_periodicJob::tmc2300"], [0, 5, 1, "_CPPv415tmc2300_readIntP14TMC2300TypeDef7uint8_t", "tmc2300_readInt"], [0, 5, 1, "_CPPv415tmc2300_readIntP14TMC2300TypeDef7uint8_t", "tmc2300_readInt"], [0, 6, 1, "_CPPv415tmc2300_readIntP14TMC2300TypeDef7uint8_t", "tmc2300_readInt::address"], [0, 6, 1, "_CPPv415tmc2300_readIntP14TMC2300TypeDef7uint8_t", "tmc2300_readInt::address"], [0, 6, 1, "_CPPv415tmc2300_readIntP14TMC2300TypeDef7uint8_t", "tmc2300_readInt::tmc2300"], [0, 6, 1, "_CPPv415tmc2300_readIntP14TMC2300TypeDef7uint8_t", "tmc2300_readInt::tmc2300"], [0, 5, 1, "_CPPv422tmc2300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2300_readWriteArray"], [0, 6, 1, "_CPPv422tmc2300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2300_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc2300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2300_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc2300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2300_readWriteArray::readLength"], [0, 6, 1, "_CPPv422tmc2300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc2300_readWriteArray::writeLength"], [0, 5, 1, "_CPPv413tmc2300_resetP14TMC2300TypeDef", "tmc2300_reset"], [0, 5, 1, "_CPPv413tmc2300_resetP14TMC2300TypeDef", "tmc2300_reset"], [0, 6, 1, "_CPPv413tmc2300_resetP14TMC2300TypeDef", "tmc2300_reset::tmc2300"], [0, 6, 1, "_CPPv413tmc2300_resetP14TMC2300TypeDef", "tmc2300_reset::tmc2300"], [0, 5, 1, "_CPPv415tmc2300_restoreP14TMC2300TypeDef", "tmc2300_restore"], [0, 5, 1, "_CPPv415tmc2300_restoreP14TMC2300TypeDef", "tmc2300_restore"], [0, 6, 1, "_CPPv415tmc2300_restoreP14TMC2300TypeDef", "tmc2300_restore::tmc2300"], [0, 6, 1, "_CPPv415tmc2300_restoreP14TMC2300TypeDef", "tmc2300_restore::tmc2300"], [0, 5, 1, "_CPPv419tmc2300_setCallbackP14TMC2300TypeDef16tmc2300_callback", "tmc2300_setCallback"], [0, 5, 1, "_CPPv419tmc2300_setCallbackP14TMC2300TypeDef16tmc2300_callback", "tmc2300_setCallback"], [0, 6, 1, "_CPPv419tmc2300_setCallbackP14TMC2300TypeDef16tmc2300_callback", "tmc2300_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2300_setCallbackP14TMC2300TypeDef16tmc2300_callback", "tmc2300_setCallback::callback"], [0, 6, 1, "_CPPv419tmc2300_setCallbackP14TMC2300TypeDef16tmc2300_callback", "tmc2300_setCallback::tmc2300"], [0, 6, 1, "_CPPv419tmc2300_setCallbackP14TMC2300TypeDef16tmc2300_callback", "tmc2300_setCallback::tmc2300"], [0, 5, 1, "_CPPv429tmc2300_setRegisterResetStateP14TMC2300TypeDefPK7int32_t", "tmc2300_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc2300_setRegisterResetStateP14TMC2300TypeDefPK7int32_t", "tmc2300_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc2300_setRegisterResetStateP14TMC2300TypeDefPK7int32_t", "tmc2300_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2300_setRegisterResetStateP14TMC2300TypeDefPK7int32_t", "tmc2300_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc2300_setRegisterResetStateP14TMC2300TypeDefPK7int32_t", "tmc2300_setRegisterResetState::tmc2300"], [0, 6, 1, "_CPPv429tmc2300_setRegisterResetStateP14TMC2300TypeDefPK7int32_t", "tmc2300_setRegisterResetState::tmc2300"], [0, 5, 1, "_CPPv423tmc2300_setSlaveAddressP14TMC2300TypeDef7uint8_t", "tmc2300_setSlaveAddress"], [0, 5, 1, "_CPPv423tmc2300_setSlaveAddressP14TMC2300TypeDef7uint8_t", "tmc2300_setSlaveAddress"], [0, 6, 1, "_CPPv423tmc2300_setSlaveAddressP14TMC2300TypeDef7uint8_t", "tmc2300_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc2300_setSlaveAddressP14TMC2300TypeDef7uint8_t", "tmc2300_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc2300_setSlaveAddressP14TMC2300TypeDef7uint8_t", "tmc2300_setSlaveAddress::tmc2300"], [0, 6, 1, "_CPPv423tmc2300_setSlaveAddressP14TMC2300TypeDef7uint8_t", "tmc2300_setSlaveAddress::tmc2300"], [0, 5, 1, "_CPPv418tmc2300_setStandbyP14TMC2300TypeDef7uint8_t", "tmc2300_setStandby"], [0, 5, 1, "_CPPv418tmc2300_setStandbyP14TMC2300TypeDef7uint8_t", "tmc2300_setStandby"], [0, 6, 1, "_CPPv418tmc2300_setStandbyP14TMC2300TypeDef7uint8_t", "tmc2300_setStandby::standbyState"], [0, 6, 1, "_CPPv418tmc2300_setStandbyP14TMC2300TypeDef7uint8_t", "tmc2300_setStandby::standbyState"], [0, 6, 1, "_CPPv418tmc2300_setStandbyP14TMC2300TypeDef7uint8_t", "tmc2300_setStandby::tmc2300"], [0, 6, 1, "_CPPv418tmc2300_setStandbyP14TMC2300TypeDef7uint8_t", "tmc2300_setStandby::tmc2300"], [0, 5, 1, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t", "tmc2300_writeInt"], [0, 5, 1, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t", "tmc2300_writeInt"], [0, 6, 1, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t", "tmc2300_writeInt::address"], [0, 6, 1, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t", "tmc2300_writeInt::address"], [0, 6, 1, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t", "tmc2300_writeInt::tmc2300"], [0, 6, 1, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t", "tmc2300_writeInt::tmc2300"], [0, 6, 1, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t", "tmc2300_writeInt::value"], [0, 6, 1, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t", "tmc2300_writeInt::value"], [0, 2, 1, "_CPPv429tmc2590_defaultRegisterAccess", "tmc2590_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2590_defaultRegisterResetState", "tmc2590_defaultRegisterResetState"], [0, 5, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init"], [0, 5, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init"], [0, 6, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init::channel"], [0, 6, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init::channel"], [0, 6, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init::registerResetState"], [0, 6, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init::tmc2590"], [0, 6, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init::tmc2590"], [0, 6, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init::tmc2590_config"], [0, 6, 1, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc2590_init::tmc2590_config"], [0, 5, 1, "_CPPv419tmc2590_periodicJobP14TMC2590TypeDef8uint32_t", "tmc2590_periodicJob"], [0, 5, 1, "_CPPv419tmc2590_periodicJobP14TMC2590TypeDef8uint32_t", "tmc2590_periodicJob"], [0, 6, 1, "_CPPv419tmc2590_periodicJobP14TMC2590TypeDef8uint32_t", "tmc2590_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2590_periodicJobP14TMC2590TypeDef8uint32_t", "tmc2590_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2590_periodicJobP14TMC2590TypeDef8uint32_t", "tmc2590_periodicJob::tmc2590"], [0, 6, 1, "_CPPv419tmc2590_periodicJobP14TMC2590TypeDef8uint32_t", "tmc2590_periodicJob::tmc2590"], [0, 5, 1, "_CPPv415tmc2590_readIntP14TMC2590TypeDef7uint8_t", "tmc2590_readInt"], [0, 5, 1, "_CPPv415tmc2590_readIntP14TMC2590TypeDef7uint8_t", "tmc2590_readInt"], [0, 6, 1, "_CPPv415tmc2590_readIntP14TMC2590TypeDef7uint8_t", "tmc2590_readInt::address"], [0, 6, 1, "_CPPv415tmc2590_readIntP14TMC2590TypeDef7uint8_t", "tmc2590_readInt::address"], [0, 6, 1, "_CPPv415tmc2590_readIntP14TMC2590TypeDef7uint8_t", "tmc2590_readInt::tmc2590"], [0, 6, 1, "_CPPv415tmc2590_readIntP14TMC2590TypeDef7uint8_t", "tmc2590_readInt::tmc2590"], [0, 5, 1, "_CPPv422tmc2590_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2590_readWriteArray"], [0, 6, 1, "_CPPv422tmc2590_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2590_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc2590_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2590_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc2590_readWriteArray7uint8_tP7uint8_t6size_t", "tmc2590_readWriteArray::length"], [0, 5, 1, "_CPPv413tmc2590_resetP14TMC2590TypeDef", "tmc2590_reset"], [0, 5, 1, "_CPPv413tmc2590_resetP14TMC2590TypeDef", "tmc2590_reset"], [0, 6, 1, "_CPPv413tmc2590_resetP14TMC2590TypeDef", "tmc2590_reset::tmc2590"], [0, 6, 1, "_CPPv413tmc2590_resetP14TMC2590TypeDef", "tmc2590_reset::tmc2590"], [0, 5, 1, "_CPPv415tmc2590_restoreP14TMC2590TypeDef", "tmc2590_restore"], [0, 5, 1, "_CPPv415tmc2590_restoreP14TMC2590TypeDef", "tmc2590_restore"], [0, 6, 1, "_CPPv415tmc2590_restoreP14TMC2590TypeDef", "tmc2590_restore::tmc2590"], [0, 6, 1, "_CPPv415tmc2590_restoreP14TMC2590TypeDef", "tmc2590_restore::tmc2590"], [0, 5, 1, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t", "tmc2590_writeInt"], [0, 5, 1, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t", "tmc2590_writeInt"], [0, 6, 1, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t", "tmc2590_writeInt::address"], [0, 6, 1, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t", "tmc2590_writeInt::address"], [0, 6, 1, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t", "tmc2590_writeInt::tmc2590"], [0, 6, 1, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t", "tmc2590_writeInt::tmc2590"], [0, 6, 1, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t", "tmc2590_writeInt::value"], [0, 6, 1, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t", "tmc2590_writeInt::value"], [0, 5, 1, "_CPPv414tmc262_disablev", "tmc262_disable"], [0, 5, 1, "_CPPv414tmc262_disablev", "tmc262_disable"], [0, 5, 1, "_CPPv413tmc262_enablev", "tmc262_enable"], [0, 5, 1, "_CPPv413tmc262_enablev", "tmc262_enable"], [0, 5, 1, "_CPPv426tmc262_getChopperBlankTimev", "tmc262_getChopperBlankTime"], [0, 5, 1, "_CPPv426tmc262_getChopperBlankTimev", "tmc262_getChopperBlankTime"], [0, 5, 1, "_CPPv432tmc262_getChopperHysteresisDecayv", "tmc262_getChopperHysteresisDecay"], [0, 5, 1, "_CPPv432tmc262_getChopperHysteresisDecayv", "tmc262_getChopperHysteresisDecay"], [0, 5, 1, "_CPPv430tmc262_getChopperHysteresisEndv", "tmc262_getChopperHysteresisEnd"], [0, 5, 1, "_CPPv430tmc262_getChopperHysteresisEndv", "tmc262_getChopperHysteresisEnd"], [0, 5, 1, "_CPPv432tmc262_getChopperHysteresisStartv", "tmc262_getChopperHysteresisStart"], [0, 5, 1, "_CPPv432tmc262_getChopperHysteresisStartv", "tmc262_getChopperHysteresisStart"], [0, 5, 1, "_CPPv421tmc262_getChopperModev", "tmc262_getChopperMode"], [0, 5, 1, "_CPPv421tmc262_getChopperModev", "tmc262_getChopperMode"], [0, 5, 1, "_CPPv427tmc262_getChopperRandomTOffv", "tmc262_getChopperRandomTOff"], [0, 5, 1, "_CPPv427tmc262_getChopperRandomTOffv", "tmc262_getChopperRandomTOff"], [0, 5, 1, "_CPPv421tmc262_getChopperTOffv", "tmc262_getChopperTOff"], [0, 5, 1, "_CPPv421tmc262_getChopperTOffv", "tmc262_getChopperTOff"], [0, 5, 1, "_CPPv433tmc262_getDriverDisableProtectionv", "tmc262_getDriverDisableProtection"], [0, 5, 1, "_CPPv433tmc262_getDriverDisableProtectionv", "tmc262_getDriverDisableProtection"], [0, 5, 1, "_CPPv431tmc262_getDriverProtectionTimerv", "tmc262_getDriverProtectionTimer"], [0, 5, 1, "_CPPv431tmc262_getDriverProtectionTimerv", "tmc262_getDriverProtectionTimer"], [0, 5, 1, "_CPPv426tmc262_getDriverReadSelectv", "tmc262_getDriverReadSelect"], [0, 5, 1, "_CPPv426tmc262_getDriverReadSelectv", "tmc262_getDriverReadSelect"], [0, 5, 1, "_CPPv429tmc262_getDriverSlopeHighSidev", "tmc262_getDriverSlopeHighSide"], [0, 5, 1, "_CPPv429tmc262_getDriverSlopeHighSidev", "tmc262_getDriverSlopeHighSide"], [0, 5, 1, "_CPPv428tmc262_getDriverSlopeLowSidev", "tmc262_getDriverSlopeLowSide"], [0, 5, 1, "_CPPv428tmc262_getDriverSlopeLowSidev", "tmc262_getDriverSlopeLowSide"], [0, 5, 1, "_CPPv432tmc262_getDriverStepDirectionOffv", "tmc262_getDriverStepDirectionOff"], [0, 5, 1, "_CPPv432tmc262_getDriverStepDirectionOffv", "tmc262_getDriverStepDirectionOff"], [0, 5, 1, "_CPPv427tmc262_getDriverVSenseScalev", "tmc262_getDriverVSenseScale"], [0, 5, 1, "_CPPv427tmc262_getDriverVSenseScalev", "tmc262_getDriverVSenseScale"], [0, 5, 1, "_CPPv417tmc262_getSPIData7uint8_tP7int32_t", "tmc262_getSPIData"], [0, 5, 1, "_CPPv417tmc262_getSPIData7uint8_tP7int32_t", "tmc262_getSPIData"], [0, 6, 1, "_CPPv417tmc262_getSPIData7uint8_tP7int32_t", "tmc262_getSPIData::Data"], [0, 6, 1, "_CPPv417tmc262_getSPIData7uint8_tP7int32_t", "tmc262_getSPIData::Data"], [0, 6, 1, "_CPPv417tmc262_getSPIData7uint8_tP7int32_t", "tmc262_getSPIData::Index"], [0, 6, 1, "_CPPv417tmc262_getSPIData7uint8_tP7int32_t", "tmc262_getSPIData::Index"], [0, 5, 1, "_CPPv429tmc262_getSmartEnergyDownStepv", "tmc262_getSmartEnergyDownStep"], [0, 5, 1, "_CPPv429tmc262_getSmartEnergyDownStepv", "tmc262_getSmartEnergyDownStep"], [0, 5, 1, "_CPPv425tmc262_getSmartEnergyIMinv", "tmc262_getSmartEnergyIMin"], [0, 5, 1, "_CPPv425tmc262_getSmartEnergyIMinv", "tmc262_getSmartEnergyIMin"], [0, 5, 1, "_CPPv434tmc262_getSmartEnergyStallLevelMaxv", "tmc262_getSmartEnergyStallLevelMax"], [0, 5, 1, "_CPPv434tmc262_getSmartEnergyStallLevelMaxv", "tmc262_getSmartEnergyStallLevelMax"], [0, 5, 1, "_CPPv434tmc262_getSmartEnergyStallLevelMinv", "tmc262_getSmartEnergyStallLevelMin"], [0, 5, 1, "_CPPv434tmc262_getSmartEnergyStallLevelMinv", "tmc262_getSmartEnergyStallLevelMin"], [0, 5, 1, "_CPPv427tmc262_getSmartEnergyUpStepv", "tmc262_getSmartEnergyUpStep"], [0, 5, 1, "_CPPv427tmc262_getSmartEnergyUpStepv", "tmc262_getSmartEnergyUpStep"], [0, 5, 1, "_CPPv432tmc262_getStallGuardCurrentScalev", "tmc262_getStallGuardCurrentScale"], [0, 5, 1, "_CPPv432tmc262_getStallGuardCurrentScalev", "tmc262_getStallGuardCurrentScale"], [0, 5, 1, "_CPPv426tmc262_getStallGuardFilterv", "tmc262_getStallGuardFilter"], [0, 5, 1, "_CPPv426tmc262_getStallGuardFilterv", "tmc262_getStallGuardFilter"], [0, 5, 1, "_CPPv429tmc262_getStallGuardThresholdv", "tmc262_getStallGuardThreshold"], [0, 5, 1, "_CPPv429tmc262_getStallGuardThresholdv", "tmc262_getStallGuardThreshold"], [0, 5, 1, "_CPPv427tmc262_getStepDirDoubleEdgev", "tmc262_getStepDirDoubleEdge"], [0, 5, 1, "_CPPv427tmc262_getStepDirDoubleEdgev", "tmc262_getStepDirDoubleEdge"], [0, 5, 1, "_CPPv430tmc262_getStepDirInterpolationv", "tmc262_getStepDirInterpolation"], [0, 5, 1, "_CPPv430tmc262_getStepDirInterpolationv", "tmc262_getStepDirInterpolation"], [0, 5, 1, "_CPPv425tmc262_getStepDirMStepResv", "tmc262_getStepDirMStepRes"], [0, 5, 1, "_CPPv425tmc262_getStepDirMStepResv", "tmc262_getStepDirMStepRes"], [0, 5, 1, "_CPPv423tmc262_initMotorDriversv", "tmc262_initMotorDrivers"], [0, 5, 1, "_CPPv423tmc262_initMotorDriversv", "tmc262_initMotorDrivers"], [0, 5, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState"], [0, 5, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::Flags"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::Flags"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::MStep"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::MStep"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::Phases"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::Phases"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::SmartEnergy"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::SmartEnergy"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::StallGuard"], [0, 6, 1, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t", "tmc262_readState::StallGuard"], [0, 5, 1, "_CPPv426tmc262_setChopperBlankTime7uint8_t", "tmc262_setChopperBlankTime"], [0, 5, 1, "_CPPv426tmc262_setChopperBlankTime7uint8_t", "tmc262_setChopperBlankTime"], [0, 6, 1, "_CPPv426tmc262_setChopperBlankTime7uint8_t", "tmc262_setChopperBlankTime::BlankTime"], [0, 6, 1, "_CPPv426tmc262_setChopperBlankTime7uint8_t", "tmc262_setChopperBlankTime::BlankTime"], [0, 5, 1, "_CPPv432tmc262_setChopperHysteresisDecay7uint8_t", "tmc262_setChopperHysteresisDecay"], [0, 5, 1, "_CPPv432tmc262_setChopperHysteresisDecay7uint8_t", "tmc262_setChopperHysteresisDecay"], [0, 6, 1, "_CPPv432tmc262_setChopperHysteresisDecay7uint8_t", "tmc262_setChopperHysteresisDecay::HysteresisDecay"], [0, 6, 1, "_CPPv432tmc262_setChopperHysteresisDecay7uint8_t", "tmc262_setChopperHysteresisDecay::HysteresisDecay"], [0, 5, 1, "_CPPv430tmc262_setChopperHysteresisEnd7uint8_t", "tmc262_setChopperHysteresisEnd"], [0, 5, 1, "_CPPv430tmc262_setChopperHysteresisEnd7uint8_t", "tmc262_setChopperHysteresisEnd"], [0, 6, 1, "_CPPv430tmc262_setChopperHysteresisEnd7uint8_t", "tmc262_setChopperHysteresisEnd::HysteresisEnd"], [0, 6, 1, "_CPPv430tmc262_setChopperHysteresisEnd7uint8_t", "tmc262_setChopperHysteresisEnd::HysteresisEnd"], [0, 5, 1, "_CPPv432tmc262_setChopperHysteresisStart7uint8_t", "tmc262_setChopperHysteresisStart"], [0, 5, 1, "_CPPv432tmc262_setChopperHysteresisStart7uint8_t", "tmc262_setChopperHysteresisStart"], [0, 6, 1, "_CPPv432tmc262_setChopperHysteresisStart7uint8_t", "tmc262_setChopperHysteresisStart::HysteresisStart"], [0, 6, 1, "_CPPv432tmc262_setChopperHysteresisStart7uint8_t", "tmc262_setChopperHysteresisStart::HysteresisStart"], [0, 5, 1, "_CPPv421tmc262_setChopperMode7uint8_t", "tmc262_setChopperMode"], [0, 5, 1, "_CPPv421tmc262_setChopperMode7uint8_t", "tmc262_setChopperMode"], [0, 6, 1, "_CPPv421tmc262_setChopperMode7uint8_t", "tmc262_setChopperMode::Mode"], [0, 6, 1, "_CPPv421tmc262_setChopperMode7uint8_t", "tmc262_setChopperMode::Mode"], [0, 5, 1, "_CPPv427tmc262_setChopperRandomTOff7uint8_t", "tmc262_setChopperRandomTOff"], [0, 5, 1, "_CPPv427tmc262_setChopperRandomTOff7uint8_t", "tmc262_setChopperRandomTOff"], [0, 6, 1, "_CPPv427tmc262_setChopperRandomTOff7uint8_t", "tmc262_setChopperRandomTOff::RandomTOff"], [0, 6, 1, "_CPPv427tmc262_setChopperRandomTOff7uint8_t", "tmc262_setChopperRandomTOff::RandomTOff"], [0, 5, 1, "_CPPv421tmc262_setChopperTOff7uint8_t", "tmc262_setChopperTOff"], [0, 5, 1, "_CPPv421tmc262_setChopperTOff7uint8_t", "tmc262_setChopperTOff"], [0, 6, 1, "_CPPv421tmc262_setChopperTOff7uint8_t", "tmc262_setChopperTOff::TOff"], [0, 6, 1, "_CPPv421tmc262_setChopperTOff7uint8_t", "tmc262_setChopperTOff::TOff"], [0, 5, 1, "_CPPv433tmc262_setDriverDisableProtection7uint8_t", "tmc262_setDriverDisableProtection"], [0, 5, 1, "_CPPv433tmc262_setDriverDisableProtection7uint8_t", "tmc262_setDriverDisableProtection"], [0, 6, 1, "_CPPv433tmc262_setDriverDisableProtection7uint8_t", "tmc262_setDriverDisableProtection::DisableProtection"], [0, 6, 1, "_CPPv433tmc262_setDriverDisableProtection7uint8_t", "tmc262_setDriverDisableProtection::DisableProtection"], [0, 5, 1, "_CPPv431tmc262_setDriverProtectionTimer7uint8_t", "tmc262_setDriverProtectionTimer"], [0, 5, 1, "_CPPv431tmc262_setDriverProtectionTimer7uint8_t", "tmc262_setDriverProtectionTimer"], [0, 6, 1, "_CPPv431tmc262_setDriverProtectionTimer7uint8_t", "tmc262_setDriverProtectionTimer::ProtectionTimer"], [0, 6, 1, "_CPPv431tmc262_setDriverProtectionTimer7uint8_t", "tmc262_setDriverProtectionTimer::ProtectionTimer"], [0, 5, 1, "_CPPv426tmc262_setDriverReadSelect7uint8_t", "tmc262_setDriverReadSelect"], [0, 5, 1, "_CPPv426tmc262_setDriverReadSelect7uint8_t", "tmc262_setDriverReadSelect"], [0, 6, 1, "_CPPv426tmc262_setDriverReadSelect7uint8_t", "tmc262_setDriverReadSelect::ReadSelect"], [0, 6, 1, "_CPPv426tmc262_setDriverReadSelect7uint8_t", "tmc262_setDriverReadSelect::ReadSelect"], [0, 5, 1, "_CPPv429tmc262_setDriverSlopeHighSide7uint8_t", "tmc262_setDriverSlopeHighSide"], [0, 5, 1, "_CPPv429tmc262_setDriverSlopeHighSide7uint8_t", "tmc262_setDriverSlopeHighSide"], [0, 6, 1, "_CPPv429tmc262_setDriverSlopeHighSide7uint8_t", "tmc262_setDriverSlopeHighSide::SlopeHighSide"], [0, 6, 1, "_CPPv429tmc262_setDriverSlopeHighSide7uint8_t", "tmc262_setDriverSlopeHighSide::SlopeHighSide"], [0, 5, 1, "_CPPv428tmc262_setDriverSlopeLowSide7uint8_t", "tmc262_setDriverSlopeLowSide"], [0, 5, 1, "_CPPv428tmc262_setDriverSlopeLowSide7uint8_t", "tmc262_setDriverSlopeLowSide"], [0, 6, 1, "_CPPv428tmc262_setDriverSlopeLowSide7uint8_t", "tmc262_setDriverSlopeLowSide::SlopeLowSide"], [0, 6, 1, "_CPPv428tmc262_setDriverSlopeLowSide7uint8_t", "tmc262_setDriverSlopeLowSide::SlopeLowSide"], [0, 5, 1, "_CPPv432tmc262_setDriverStepDirectionOff7uint8_t", "tmc262_setDriverStepDirectionOff"], [0, 5, 1, "_CPPv432tmc262_setDriverStepDirectionOff7uint8_t", "tmc262_setDriverStepDirectionOff"], [0, 6, 1, "_CPPv432tmc262_setDriverStepDirectionOff7uint8_t", "tmc262_setDriverStepDirectionOff::SDOff"], [0, 6, 1, "_CPPv432tmc262_setDriverStepDirectionOff7uint8_t", "tmc262_setDriverStepDirectionOff::SDOff"], [0, 5, 1, "_CPPv427tmc262_setDriverVSenseScale7uint8_t", "tmc262_setDriverVSenseScale"], [0, 5, 1, "_CPPv427tmc262_setDriverVSenseScale7uint8_t", "tmc262_setDriverVSenseScale"], [0, 6, 1, "_CPPv427tmc262_setDriverVSenseScale7uint8_t", "tmc262_setDriverVSenseScale::Scale"], [0, 6, 1, "_CPPv427tmc262_setDriverVSenseScale7uint8_t", "tmc262_setDriverVSenseScale::Scale"], [0, 5, 1, "_CPPv429tmc262_setSmartEnergyDownStep7uint8_t", "tmc262_setSmartEnergyDownStep"], [0, 5, 1, "_CPPv429tmc262_setSmartEnergyDownStep7uint8_t", "tmc262_setSmartEnergyDownStep"], [0, 6, 1, "_CPPv429tmc262_setSmartEnergyDownStep7uint8_t", "tmc262_setSmartEnergyDownStep::SmartDownStep"], [0, 6, 1, "_CPPv429tmc262_setSmartEnergyDownStep7uint8_t", "tmc262_setSmartEnergyDownStep::SmartDownStep"], [0, 5, 1, "_CPPv425tmc262_setSmartEnergyIMin7uint8_t", "tmc262_setSmartEnergyIMin"], [0, 5, 1, "_CPPv425tmc262_setSmartEnergyIMin7uint8_t", "tmc262_setSmartEnergyIMin"], [0, 6, 1, "_CPPv425tmc262_setSmartEnergyIMin7uint8_t", "tmc262_setSmartEnergyIMin::SmartIMin"], [0, 6, 1, "_CPPv425tmc262_setSmartEnergyIMin7uint8_t", "tmc262_setSmartEnergyIMin::SmartIMin"], [0, 5, 1, "_CPPv434tmc262_setSmartEnergyStallLevelMax7uint8_t", "tmc262_setSmartEnergyStallLevelMax"], [0, 5, 1, "_CPPv434tmc262_setSmartEnergyStallLevelMax7uint8_t", "tmc262_setSmartEnergyStallLevelMax"], [0, 6, 1, "_CPPv434tmc262_setSmartEnergyStallLevelMax7uint8_t", "tmc262_setSmartEnergyStallLevelMax::StallLevelMax"], [0, 6, 1, "_CPPv434tmc262_setSmartEnergyStallLevelMax7uint8_t", "tmc262_setSmartEnergyStallLevelMax::StallLevelMax"], [0, 5, 1, "_CPPv434tmc262_setSmartEnergyStallLevelMin7uint8_t", "tmc262_setSmartEnergyStallLevelMin"], [0, 5, 1, "_CPPv434tmc262_setSmartEnergyStallLevelMin7uint8_t", "tmc262_setSmartEnergyStallLevelMin"], [0, 6, 1, "_CPPv434tmc262_setSmartEnergyStallLevelMin7uint8_t", "tmc262_setSmartEnergyStallLevelMin::StallLevelMin"], [0, 6, 1, "_CPPv434tmc262_setSmartEnergyStallLevelMin7uint8_t", "tmc262_setSmartEnergyStallLevelMin::StallLevelMin"], [0, 5, 1, "_CPPv427tmc262_setSmartEnergyUpStep7uint8_t", "tmc262_setSmartEnergyUpStep"], [0, 5, 1, "_CPPv427tmc262_setSmartEnergyUpStep7uint8_t", "tmc262_setSmartEnergyUpStep"], [0, 6, 1, "_CPPv427tmc262_setSmartEnergyUpStep7uint8_t", "tmc262_setSmartEnergyUpStep::SmartUpStep"], [0, 6, 1, "_CPPv427tmc262_setSmartEnergyUpStep7uint8_t", "tmc262_setSmartEnergyUpStep::SmartUpStep"], [0, 5, 1, "_CPPv432tmc262_setStallGuardCurrentScale7uint8_t", "tmc262_setStallGuardCurrentScale"], [0, 5, 1, "_CPPv432tmc262_setStallGuardCurrentScale7uint8_t", "tmc262_setStallGuardCurrentScale"], [0, 6, 1, "_CPPv432tmc262_setStallGuardCurrentScale7uint8_t", "tmc262_setStallGuardCurrentScale::CurrentScale"], [0, 6, 1, "_CPPv432tmc262_setStallGuardCurrentScale7uint8_t", "tmc262_setStallGuardCurrentScale::CurrentScale"], [0, 5, 1, "_CPPv426tmc262_setStallGuardFilter7uint8_t", "tmc262_setStallGuardFilter"], [0, 5, 1, "_CPPv426tmc262_setStallGuardFilter7uint8_t", "tmc262_setStallGuardFilter"], [0, 6, 1, "_CPPv426tmc262_setStallGuardFilter7uint8_t", "tmc262_setStallGuardFilter::Enable"], [0, 6, 1, "_CPPv426tmc262_setStallGuardFilter7uint8_t", "tmc262_setStallGuardFilter::Enable"], [0, 5, 1, "_CPPv429tmc262_setStallGuardThreshold6int8_t", "tmc262_setStallGuardThreshold"], [0, 5, 1, "_CPPv429tmc262_setStallGuardThresholda", "tmc262_setStallGuardThreshold"], [0, 6, 1, "_CPPv429tmc262_setStallGuardThreshold6int8_t", "tmc262_setStallGuardThreshold::Threshold"], [0, 6, 1, "_CPPv429tmc262_setStallGuardThresholda", "tmc262_setStallGuardThreshold::Threshold"], [0, 5, 1, "_CPPv427tmc262_setStepDirDoubleEdge7uint8_t", "tmc262_setStepDirDoubleEdge"], [0, 5, 1, "_CPPv427tmc262_setStepDirDoubleEdge7uint8_t", "tmc262_setStepDirDoubleEdge"], [0, 6, 1, "_CPPv427tmc262_setStepDirDoubleEdge7uint8_t", "tmc262_setStepDirDoubleEdge::DoubleEdge"], [0, 6, 1, "_CPPv427tmc262_setStepDirDoubleEdge7uint8_t", "tmc262_setStepDirDoubleEdge::DoubleEdge"], [0, 5, 1, "_CPPv430tmc262_setStepDirInterpolation7uint8_t", "tmc262_setStepDirInterpolation"], [0, 5, 1, "_CPPv430tmc262_setStepDirInterpolation7uint8_t", "tmc262_setStepDirInterpolation"], [0, 6, 1, "_CPPv430tmc262_setStepDirInterpolation7uint8_t", "tmc262_setStepDirInterpolation::Interpolation"], [0, 6, 1, "_CPPv430tmc262_setStepDirInterpolation7uint8_t", "tmc262_setStepDirInterpolation::Interpolation"], [0, 5, 1, "_CPPv425tmc262_setStepDirMStepRes7uint8_t", "tmc262_setStepDirMStepRes"], [0, 5, 1, "_CPPv425tmc262_setStepDirMStepRes7uint8_t", "tmc262_setStepDirMStepRes"], [0, 6, 1, "_CPPv425tmc262_setStepDirMStepRes7uint8_t", "tmc262_setStepDirMStepRes::MicrostepResolution"], [0, 6, 1, "_CPPv425tmc262_setStepDirMStepRes7uint8_t", "tmc262_setStepDirMStepRes::MicrostepResolution"], [0, 2, 1, "_CPPv429tmc2660_defaultRegisterAccess", "tmc2660_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc2660_defaultRegisterResetState", "tmc2660_defaultRegisterResetState"], [0, 5, 1, "_CPPv418tmc2660_initConfigP14TMC2660TypeDef", "tmc2660_initConfig"], [0, 5, 1, "_CPPv418tmc2660_initConfigP14TMC2660TypeDef", "tmc2660_initConfig"], [0, 6, 1, "_CPPv418tmc2660_initConfigP14TMC2660TypeDef", "tmc2660_initConfig::TMC2660"], [0, 6, 1, "_CPPv418tmc2660_initConfigP14TMC2660TypeDef", "tmc2660_initConfig::tmc2660"], [0, 5, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob"], [0, 5, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob"], [0, 6, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob::TMC2660"], [0, 6, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob::TMC2660_config"], [0, 6, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob::TMC2660_config"], [0, 6, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob::motor"], [0, 6, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob::motor"], [0, 6, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_periodicJob::tmc2660"], [0, 5, 1, "_CPPv415tmc2660_readInt7uint8_t7uint8_t", "tmc2660_readInt"], [0, 6, 1, "_CPPv415tmc2660_readInt7uint8_t7uint8_t", "tmc2660_readInt::address"], [0, 6, 1, "_CPPv415tmc2660_readInt7uint8_t7uint8_t", "tmc2660_readInt::motor"], [0, 5, 1, "_CPPv417tmc2660_readWrite7uint8_t8uint32_t", "tmc2660_readWrite"], [0, 6, 1, "_CPPv417tmc2660_readWrite7uint8_t8uint32_t", "tmc2660_readWrite::motor"], [0, 6, 1, "_CPPv417tmc2660_readWrite7uint8_t8uint32_t", "tmc2660_readWrite::value"], [0, 5, 1, "_CPPv413tmc2660_resetP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_reset"], [0, 5, 1, "_CPPv413tmc2660_resetP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_reset"], [0, 6, 1, "_CPPv413tmc2660_resetP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_reset::TMC2660"], [0, 6, 1, "_CPPv413tmc2660_resetP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_reset::TMC2660"], [0, 6, 1, "_CPPv413tmc2660_resetP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_reset::TMC2660_config"], [0, 6, 1, "_CPPv413tmc2660_resetP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_reset::TMC2660_config"], [0, 5, 1, "_CPPv415tmc2660_restoreP20ConfigurationTypeDef", "tmc2660_restore"], [0, 5, 1, "_CPPv415tmc2660_restoreP20ConfigurationTypeDef", "tmc2660_restore"], [0, 6, 1, "_CPPv415tmc2660_restoreP20ConfigurationTypeDef", "tmc2660_restore::TMC2660_config"], [0, 6, 1, "_CPPv415tmc2660_restoreP20ConfigurationTypeDef", "tmc2660_restore::TMC2660_config"], [0, 5, 1, "_CPPv426tmc2660_writeConfigurationP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_writeConfiguration"], [0, 6, 1, "_CPPv426tmc2660_writeConfigurationP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_writeConfiguration::TMC2660_config"], [0, 6, 1, "_CPPv426tmc2660_writeConfigurationP14TMC2660TypeDefP20ConfigurationTypeDef", "tmc2660_writeConfiguration::tmc2660"], [0, 5, 1, "_CPPv416tmc2660_writeInt7uint8_t7uint8_t7int32_t", "tmc2660_writeInt"], [0, 6, 1, "_CPPv416tmc2660_writeInt7uint8_t7uint8_t7int32_t", "tmc2660_writeInt::address"], [0, 6, 1, "_CPPv416tmc2660_writeInt7uint8_t7uint8_t7int32_t", "tmc2660_writeInt::motor"], [0, 6, 1, "_CPPv416tmc2660_writeInt7uint8_t7uint8_t7int32_t", "tmc2660_writeInt::value"], [0, 5, 1, "_CPPv427tmc4330_calibrateClosedLoopP14TMC4330TypeDef7uint8_t", "tmc4330_calibrateClosedLoop"], [0, 5, 1, "_CPPv427tmc4330_calibrateClosedLoopP14TMC4330TypeDef7uint8_t", "tmc4330_calibrateClosedLoop"], [0, 6, 1, "_CPPv427tmc4330_calibrateClosedLoopP14TMC4330TypeDef7uint8_t", "tmc4330_calibrateClosedLoop::tmc4330"], [0, 6, 1, "_CPPv427tmc4330_calibrateClosedLoopP14TMC4330TypeDef7uint8_t", "tmc4330_calibrateClosedLoop::tmc4330"], [0, 6, 1, "_CPPv427tmc4330_calibrateClosedLoopP14TMC4330TypeDef7uint8_t", "tmc4330_calibrateClosedLoop::worker0master1"], [0, 6, 1, "_CPPv427tmc4330_calibrateClosedLoopP14TMC4330TypeDef7uint8_t", "tmc4330_calibrateClosedLoop::worker0master1"], [0, 7, 1, "_CPPv416tmc4330_callback", "tmc4330_callback"], [0, 2, 1, "_CPPv429tmc4330_defaultRegisterAccess", "tmc4330_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc4330_defaultRegisterResetState", "tmc4330_defaultRegisterResetState"], [0, 5, 1, "_CPPv431tmc4330_discardVelocityDecimals7int32_t", "tmc4330_discardVelocityDecimals"], [0, 5, 1, "_CPPv431tmc4330_discardVelocityDecimals7int32_t", "tmc4330_discardVelocityDecimals"], [0, 6, 1, "_CPPv431tmc4330_discardVelocityDecimals7int32_t", "tmc4330_discardVelocityDecimals::value"], [0, 6, 1, "_CPPv431tmc4330_discardVelocityDecimals7int32_t", "tmc4330_discardVelocityDecimals::value"], [0, 5, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init"], [0, 5, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init"], [0, 6, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init::channel"], [0, 6, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init::channel"], [0, 6, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init::config"], [0, 6, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init::config"], [0, 6, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init::registerResetState"], [0, 6, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init::registerResetState"], [0, 6, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init::tmc4330"], [0, 6, 1, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4330_init::tmc4330"], [0, 5, 1, "_CPPv412tmc4330_leftP14TMC4330TypeDef7int32_t", "tmc4330_left"], [0, 5, 1, "_CPPv412tmc4330_leftP14TMC4330TypeDef7int32_t", "tmc4330_left"], [0, 6, 1, "_CPPv412tmc4330_leftP14TMC4330TypeDef7int32_t", "tmc4330_left::tmc4330"], [0, 6, 1, "_CPPv412tmc4330_leftP14TMC4330TypeDef7int32_t", "tmc4330_left::tmc4330"], [0, 6, 1, "_CPPv412tmc4330_leftP14TMC4330TypeDef7int32_t", "tmc4330_left::velocity"], [0, 6, 1, "_CPPv412tmc4330_leftP14TMC4330TypeDef7int32_t", "tmc4330_left::velocity"], [0, 5, 1, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t", "tmc4330_moveBy"], [0, 5, 1, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t", "tmc4330_moveBy"], [0, 6, 1, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t", "tmc4330_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t", "tmc4330_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t", "tmc4330_moveBy::tmc4330"], [0, 6, 1, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t", "tmc4330_moveBy::tmc4330"], [0, 6, 1, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t", "tmc4330_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t", "tmc4330_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t", "tmc4330_moveTo"], [0, 5, 1, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t", "tmc4330_moveTo"], [0, 6, 1, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t", "tmc4330_moveTo::position"], [0, 6, 1, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t", "tmc4330_moveTo::position"], [0, 6, 1, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t", "tmc4330_moveTo::tmc4330"], [0, 6, 1, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t", "tmc4330_moveTo::tmc4330"], [0, 6, 1, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t", "tmc4330_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t", "tmc4330_moveTo::velocityMax"], [0, 5, 1, "_CPPv426tmc4330_moveToNextFullstepP14TMC4330TypeDef", "tmc4330_moveToNextFullstep"], [0, 6, 1, "_CPPv426tmc4330_moveToNextFullstepP14TMC4330TypeDef", "tmc4330_moveToNextFullstep::tmc4330"], [0, 5, 1, "_CPPv419tmc4330_periodicJobP14TMC4330TypeDef8uint32_t", "tmc4330_periodicJob"], [0, 5, 1, "_CPPv419tmc4330_periodicJobP14TMC4330TypeDef8uint32_t", "tmc4330_periodicJob"], [0, 6, 1, "_CPPv419tmc4330_periodicJobP14TMC4330TypeDef8uint32_t", "tmc4330_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc4330_periodicJobP14TMC4330TypeDef8uint32_t", "tmc4330_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc4330_periodicJobP14TMC4330TypeDef8uint32_t", "tmc4330_periodicJob::tmc4330"], [0, 6, 1, "_CPPv419tmc4330_periodicJobP14TMC4330TypeDef8uint32_t", "tmc4330_periodicJob::tmc4330"], [0, 5, 1, "_CPPv415tmc4330_readIntP14TMC4330TypeDef7uint8_t", "tmc4330_readInt"], [0, 5, 1, "_CPPv415tmc4330_readIntP14TMC4330TypeDef7uint8_t", "tmc4330_readInt"], [0, 6, 1, "_CPPv415tmc4330_readIntP14TMC4330TypeDef7uint8_t", "tmc4330_readInt::address"], [0, 6, 1, "_CPPv415tmc4330_readIntP14TMC4330TypeDef7uint8_t", "tmc4330_readInt::address"], [0, 6, 1, "_CPPv415tmc4330_readIntP14TMC4330TypeDef7uint8_t", "tmc4330_readInt::tmc4330"], [0, 6, 1, "_CPPv415tmc4330_readIntP14TMC4330TypeDef7uint8_t", "tmc4330_readInt::tmc4330"], [0, 5, 1, "_CPPv422tmc4330_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4330_readWriteArray"], [0, 6, 1, "_CPPv422tmc4330_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4330_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc4330_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4330_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc4330_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4330_readWriteArray::length"], [0, 5, 1, "_CPPv422tmc4330_readWriteCoverP14TMC4330TypeDefP7uint8_t6size_t", "tmc4330_readWriteCover"], [0, 6, 1, "_CPPv422tmc4330_readWriteCoverP14TMC4330TypeDefP7uint8_t6size_t", "tmc4330_readWriteCover::data"], [0, 6, 1, "_CPPv422tmc4330_readWriteCoverP14TMC4330TypeDefP7uint8_t6size_t", "tmc4330_readWriteCover::length"], [0, 6, 1, "_CPPv422tmc4330_readWriteCoverP14TMC4330TypeDefP7uint8_t6size_t", "tmc4330_readWriteCover::tmc4330"], [0, 5, 1, "_CPPv413tmc4330_resetP14TMC4330TypeDef", "tmc4330_reset"], [0, 5, 1, "_CPPv413tmc4330_resetP14TMC4330TypeDef", "tmc4330_reset"], [0, 6, 1, "_CPPv413tmc4330_resetP14TMC4330TypeDef", "tmc4330_reset::tmc4330"], [0, 6, 1, "_CPPv413tmc4330_resetP14TMC4330TypeDef", "tmc4330_reset::tmc4330"], [0, 5, 1, "_CPPv415tmc4330_restoreP14TMC4330TypeDef", "tmc4330_restore"], [0, 5, 1, "_CPPv415tmc4330_restoreP14TMC4330TypeDef", "tmc4330_restore"], [0, 6, 1, "_CPPv415tmc4330_restoreP14TMC4330TypeDef", "tmc4330_restore::tmc4330"], [0, 6, 1, "_CPPv415tmc4330_restoreP14TMC4330TypeDef", "tmc4330_restore::tmc4330"], [0, 5, 1, "_CPPv413tmc4330_rightP14TMC4330TypeDef7int32_t", "tmc4330_right"], [0, 5, 1, "_CPPv413tmc4330_rightP14TMC4330TypeDef7int32_t", "tmc4330_right"], [0, 6, 1, "_CPPv413tmc4330_rightP14TMC4330TypeDef7int32_t", "tmc4330_right::tmc4330"], [0, 6, 1, "_CPPv413tmc4330_rightP14TMC4330TypeDef7int32_t", "tmc4330_right::tmc4330"], [0, 6, 1, "_CPPv413tmc4330_rightP14TMC4330TypeDef7int32_t", "tmc4330_right::velocity"], [0, 6, 1, "_CPPv413tmc4330_rightP14TMC4330TypeDef7int32_t", "tmc4330_right::velocity"], [0, 5, 1, "_CPPv414tmc4330_rotateP14TMC4330TypeDef7int32_t", "tmc4330_rotate"], [0, 5, 1, "_CPPv414tmc4330_rotateP14TMC4330TypeDef7int32_t", "tmc4330_rotate"], [0, 6, 1, "_CPPv414tmc4330_rotateP14TMC4330TypeDef7int32_t", "tmc4330_rotate::tmc4330"], [0, 6, 1, "_CPPv414tmc4330_rotateP14TMC4330TypeDef7int32_t", "tmc4330_rotate::tmc4330"], [0, 6, 1, "_CPPv414tmc4330_rotateP14TMC4330TypeDef7int32_t", "tmc4330_rotate::velocity"], [0, 6, 1, "_CPPv414tmc4330_rotateP14TMC4330TypeDef7int32_t", "tmc4330_rotate::velocity"], [0, 5, 1, "_CPPv419tmc4330_setCallbackP14TMC4330TypeDef16tmc4330_callback", "tmc4330_setCallback"], [0, 5, 1, "_CPPv419tmc4330_setCallbackP14TMC4330TypeDef16tmc4330_callback", "tmc4330_setCallback"], [0, 6, 1, "_CPPv419tmc4330_setCallbackP14TMC4330TypeDef16tmc4330_callback", "tmc4330_setCallback::callback"], [0, 6, 1, "_CPPv419tmc4330_setCallbackP14TMC4330TypeDef16tmc4330_callback", "tmc4330_setCallback::callback"], [0, 6, 1, "_CPPv419tmc4330_setCallbackP14TMC4330TypeDef16tmc4330_callback", "tmc4330_setCallback::tmc4330"], [0, 6, 1, "_CPPv419tmc4330_setCallbackP14TMC4330TypeDef16tmc4330_callback", "tmc4330_setCallback::tmc4330"], [0, 5, 1, "_CPPv429tmc4330_setRegisterResetStateP14TMC4330TypeDefPK7int32_t", "tmc4330_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc4330_setRegisterResetStateP14TMC4330TypeDefPK7int32_t", "tmc4330_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc4330_setRegisterResetStateP14TMC4330TypeDefPK7int32_t", "tmc4330_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc4330_setRegisterResetStateP14TMC4330TypeDefPK7int32_t", "tmc4330_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc4330_setRegisterResetStateP14TMC4330TypeDefPK7int32_t", "tmc4330_setRegisterResetState::tmc4330"], [0, 6, 1, "_CPPv429tmc4330_setRegisterResetStateP14TMC4330TypeDefPK7int32_t", "tmc4330_setRegisterResetState::tmc4330"], [0, 5, 1, "_CPPv412tmc4330_stopP14TMC4330TypeDef", "tmc4330_stop"], [0, 5, 1, "_CPPv412tmc4330_stopP14TMC4330TypeDef", "tmc4330_stop"], [0, 6, 1, "_CPPv412tmc4330_stopP14TMC4330TypeDef", "tmc4330_stop::tmc4330"], [0, 6, 1, "_CPPv412tmc4330_stopP14TMC4330TypeDef", "tmc4330_stop::tmc4330"], [0, 5, 1, "_CPPv426tmc4330_writeConfigurationP14TMC4330TypeDef", "tmc4330_writeConfiguration"], [0, 6, 1, "_CPPv426tmc4330_writeConfigurationP14TMC4330TypeDef", "tmc4330_writeConfiguration::tmc4330"], [0, 5, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram"], [0, 5, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::tmc4330"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::tmc4330"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::x4"], [0, 6, 1, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4330_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t", "tmc4330_writeInt"], [0, 5, 1, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t", "tmc4330_writeInt"], [0, 6, 1, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t", "tmc4330_writeInt::address"], [0, 6, 1, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t", "tmc4330_writeInt::address"], [0, 6, 1, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t", "tmc4330_writeInt::tmc4330"], [0, 6, 1, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t", "tmc4330_writeInt::tmc4330"], [0, 6, 1, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t", "tmc4330_writeInt::value"], [0, 6, 1, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t", "tmc4330_writeInt::value"], [0, 5, 1, "_CPPv427tmc4331_calibrateClosedLoopP14TMC4331TypeDef7uint8_t", "tmc4331_calibrateClosedLoop"], [0, 6, 1, "_CPPv427tmc4331_calibrateClosedLoopP14TMC4331TypeDef7uint8_t", "tmc4331_calibrateClosedLoop::tmc4331"], [0, 6, 1, "_CPPv427tmc4331_calibrateClosedLoopP14TMC4331TypeDef7uint8_t", "tmc4331_calibrateClosedLoop::worker0master1"], [0, 7, 1, "_CPPv416tmc4331_callback", "tmc4331_callback"], [0, 2, 1, "_CPPv429tmc4331_defaultRegisterAccess", "tmc4331_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc4331_defaultRegisterResetState", "tmc4331_defaultRegisterResetState"], [0, 5, 1, "_CPPv431tmc4331_discardVelocityDecimals7int32_t", "tmc4331_discardVelocityDecimals"], [0, 5, 1, "_CPPv431tmc4331_discardVelocityDecimals7int32_t", "tmc4331_discardVelocityDecimals"], [0, 6, 1, "_CPPv431tmc4331_discardVelocityDecimals7int32_t", "tmc4331_discardVelocityDecimals::value"], [0, 6, 1, "_CPPv431tmc4331_discardVelocityDecimals7int32_t", "tmc4331_discardVelocityDecimals::value"], [0, 5, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init"], [0, 5, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init"], [0, 6, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init::channel"], [0, 6, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init::channel"], [0, 6, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init::config"], [0, 6, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init::config"], [0, 6, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init::registerResetState"], [0, 6, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init::registerResetState"], [0, 6, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init::tmc4331"], [0, 6, 1, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4331_init::tmc4331"], [0, 5, 1, "_CPPv412tmc4331_leftP14TMC4331TypeDef7int32_t", "tmc4331_left"], [0, 5, 1, "_CPPv412tmc4331_leftP14TMC4331TypeDef7int32_t", "tmc4331_left"], [0, 6, 1, "_CPPv412tmc4331_leftP14TMC4331TypeDef7int32_t", "tmc4331_left::tmc4331"], [0, 6, 1, "_CPPv412tmc4331_leftP14TMC4331TypeDef7int32_t", "tmc4331_left::tmc4331"], [0, 6, 1, "_CPPv412tmc4331_leftP14TMC4331TypeDef7int32_t", "tmc4331_left::velocity"], [0, 6, 1, "_CPPv412tmc4331_leftP14TMC4331TypeDef7int32_t", "tmc4331_left::velocity"], [0, 5, 1, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t", "tmc4331_moveBy"], [0, 5, 1, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t", "tmc4331_moveBy"], [0, 6, 1, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t", "tmc4331_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t", "tmc4331_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t", "tmc4331_moveBy::tmc4331"], [0, 6, 1, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t", "tmc4331_moveBy::tmc4331"], [0, 6, 1, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t", "tmc4331_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t", "tmc4331_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t", "tmc4331_moveTo"], [0, 5, 1, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t", "tmc4331_moveTo"], [0, 6, 1, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t", "tmc4331_moveTo::position"], [0, 6, 1, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t", "tmc4331_moveTo::position"], [0, 6, 1, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t", "tmc4331_moveTo::tmc4331"], [0, 6, 1, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t", "tmc4331_moveTo::tmc4331"], [0, 6, 1, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t", "tmc4331_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t", "tmc4331_moveTo::velocityMax"], [0, 5, 1, "_CPPv419tmc4331_periodicJobP14TMC4331TypeDef8uint32_t", "tmc4331_periodicJob"], [0, 5, 1, "_CPPv419tmc4331_periodicJobP14TMC4331TypeDef8uint32_t", "tmc4331_periodicJob"], [0, 6, 1, "_CPPv419tmc4331_periodicJobP14TMC4331TypeDef8uint32_t", "tmc4331_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc4331_periodicJobP14TMC4331TypeDef8uint32_t", "tmc4331_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc4331_periodicJobP14TMC4331TypeDef8uint32_t", "tmc4331_periodicJob::tmc4331"], [0, 6, 1, "_CPPv419tmc4331_periodicJobP14TMC4331TypeDef8uint32_t", "tmc4331_periodicJob::tmc4331"], [0, 5, 1, "_CPPv415tmc4331_readIntP14TMC4331TypeDef7uint8_t", "tmc4331_readInt"], [0, 5, 1, "_CPPv415tmc4331_readIntP14TMC4331TypeDef7uint8_t", "tmc4331_readInt"], [0, 6, 1, "_CPPv415tmc4331_readIntP14TMC4331TypeDef7uint8_t", "tmc4331_readInt::address"], [0, 6, 1, "_CPPv415tmc4331_readIntP14TMC4331TypeDef7uint8_t", "tmc4331_readInt::address"], [0, 6, 1, "_CPPv415tmc4331_readIntP14TMC4331TypeDef7uint8_t", "tmc4331_readInt::tmc4331"], [0, 6, 1, "_CPPv415tmc4331_readIntP14TMC4331TypeDef7uint8_t", "tmc4331_readInt::tmc4331"], [0, 5, 1, "_CPPv422tmc4331_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4331_readWriteArray"], [0, 6, 1, "_CPPv422tmc4331_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4331_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc4331_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4331_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc4331_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4331_readWriteArray::length"], [0, 5, 1, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t", "tmc4331_readWriteCover"], [0, 5, 1, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t", "tmc4331_readWriteCover"], [0, 6, 1, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t", "tmc4331_readWriteCover::data"], [0, 6, 1, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t", "tmc4331_readWriteCover::data"], [0, 6, 1, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t", "tmc4331_readWriteCover::length"], [0, 6, 1, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t", "tmc4331_readWriteCover::length"], [0, 6, 1, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t", "tmc4331_readWriteCover::tmc4331"], [0, 6, 1, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t", "tmc4331_readWriteCover::tmc4331"], [0, 5, 1, "_CPPv413tmc4331_resetP14TMC4331TypeDef", "tmc4331_reset"], [0, 5, 1, "_CPPv413tmc4331_resetP14TMC4331TypeDef", "tmc4331_reset"], [0, 6, 1, "_CPPv413tmc4331_resetP14TMC4331TypeDef", "tmc4331_reset::tmc4331"], [0, 6, 1, "_CPPv413tmc4331_resetP14TMC4331TypeDef", "tmc4331_reset::tmc4331"], [0, 5, 1, "_CPPv415tmc4331_restoreP14TMC4331TypeDef", "tmc4331_restore"], [0, 5, 1, "_CPPv415tmc4331_restoreP14TMC4331TypeDef", "tmc4331_restore"], [0, 6, 1, "_CPPv415tmc4331_restoreP14TMC4331TypeDef", "tmc4331_restore::tmc4331"], [0, 6, 1, "_CPPv415tmc4331_restoreP14TMC4331TypeDef", "tmc4331_restore::tmc4331"], [0, 5, 1, "_CPPv413tmc4331_rightP14TMC4331TypeDef7int32_t", "tmc4331_right"], [0, 5, 1, "_CPPv413tmc4331_rightP14TMC4331TypeDef7int32_t", "tmc4331_right"], [0, 6, 1, "_CPPv413tmc4331_rightP14TMC4331TypeDef7int32_t", "tmc4331_right::tmc4331"], [0, 6, 1, "_CPPv413tmc4331_rightP14TMC4331TypeDef7int32_t", "tmc4331_right::tmc4331"], [0, 6, 1, "_CPPv413tmc4331_rightP14TMC4331TypeDef7int32_t", "tmc4331_right::velocity"], [0, 6, 1, "_CPPv413tmc4331_rightP14TMC4331TypeDef7int32_t", "tmc4331_right::velocity"], [0, 5, 1, "_CPPv414tmc4331_rotateP14TMC4331TypeDef7int32_t", "tmc4331_rotate"], [0, 5, 1, "_CPPv414tmc4331_rotateP14TMC4331TypeDef7int32_t", "tmc4331_rotate"], [0, 6, 1, "_CPPv414tmc4331_rotateP14TMC4331TypeDef7int32_t", "tmc4331_rotate::tmc4331"], [0, 6, 1, "_CPPv414tmc4331_rotateP14TMC4331TypeDef7int32_t", "tmc4331_rotate::tmc4331"], [0, 6, 1, "_CPPv414tmc4331_rotateP14TMC4331TypeDef7int32_t", "tmc4331_rotate::velocity"], [0, 6, 1, "_CPPv414tmc4331_rotateP14TMC4331TypeDef7int32_t", "tmc4331_rotate::velocity"], [0, 5, 1, "_CPPv419tmc4331_setCallbackP14TMC4331TypeDef16tmc4331_callback", "tmc4331_setCallback"], [0, 5, 1, "_CPPv419tmc4331_setCallbackP14TMC4331TypeDef16tmc4331_callback", "tmc4331_setCallback"], [0, 6, 1, "_CPPv419tmc4331_setCallbackP14TMC4331TypeDef16tmc4331_callback", "tmc4331_setCallback::callback"], [0, 6, 1, "_CPPv419tmc4331_setCallbackP14TMC4331TypeDef16tmc4331_callback", "tmc4331_setCallback::callback"], [0, 6, 1, "_CPPv419tmc4331_setCallbackP14TMC4331TypeDef16tmc4331_callback", "tmc4331_setCallback::tmc4331"], [0, 6, 1, "_CPPv419tmc4331_setCallbackP14TMC4331TypeDef16tmc4331_callback", "tmc4331_setCallback::tmc4331"], [0, 5, 1, "_CPPv429tmc4331_setRegisterResetStateP14TMC4331TypeDefPK7int32_t", "tmc4331_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc4331_setRegisterResetStateP14TMC4331TypeDefPK7int32_t", "tmc4331_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc4331_setRegisterResetStateP14TMC4331TypeDefPK7int32_t", "tmc4331_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc4331_setRegisterResetStateP14TMC4331TypeDefPK7int32_t", "tmc4331_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc4331_setRegisterResetStateP14TMC4331TypeDefPK7int32_t", "tmc4331_setRegisterResetState::tmc4331"], [0, 6, 1, "_CPPv429tmc4331_setRegisterResetStateP14TMC4331TypeDefPK7int32_t", "tmc4331_setRegisterResetState::tmc4331"], [0, 5, 1, "_CPPv412tmc4331_stopP14TMC4331TypeDef", "tmc4331_stop"], [0, 5, 1, "_CPPv412tmc4331_stopP14TMC4331TypeDef", "tmc4331_stop"], [0, 6, 1, "_CPPv412tmc4331_stopP14TMC4331TypeDef", "tmc4331_stop::tmc4331"], [0, 6, 1, "_CPPv412tmc4331_stopP14TMC4331TypeDef", "tmc4331_stop::tmc4331"], [0, 5, 1, "_CPPv426tmc4331_writeConfigurationP14TMC4331TypeDef", "tmc4331_writeConfiguration"], [0, 6, 1, "_CPPv426tmc4331_writeConfigurationP14TMC4331TypeDef", "tmc4331_writeConfiguration::tmc4331"], [0, 5, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram"], [0, 5, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::tmc4331"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::tmc4331"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::x4"], [0, 6, 1, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4331_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t", "tmc4331_writeInt"], [0, 5, 1, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t", "tmc4331_writeInt"], [0, 6, 1, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t", "tmc4331_writeInt::address"], [0, 6, 1, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t", "tmc4331_writeInt::address"], [0, 6, 1, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t", "tmc4331_writeInt::tmc4331"], [0, 6, 1, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t", "tmc4331_writeInt::tmc4331"], [0, 6, 1, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t", "tmc4331_writeInt::value"], [0, 6, 1, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t", "tmc4331_writeInt::value"], [0, 2, 1, "_CPPv426tmc4361A_RegisterConstants", "tmc4361A_RegisterConstants"], [0, 5, 1, "_CPPv428tmc4361A_calibrateClosedLoopP15TMC4361ATypeDef7uint8_t", "tmc4361A_calibrateClosedLoop"], [0, 5, 1, "_CPPv428tmc4361A_calibrateClosedLoopP15TMC4361ATypeDef7uint8_t", "tmc4361A_calibrateClosedLoop"], [0, 6, 1, "_CPPv428tmc4361A_calibrateClosedLoopP15TMC4361ATypeDef7uint8_t", "tmc4361A_calibrateClosedLoop::tmc4361A"], [0, 6, 1, "_CPPv428tmc4361A_calibrateClosedLoopP15TMC4361ATypeDef7uint8_t", "tmc4361A_calibrateClosedLoop::tmc4361A"], [0, 6, 1, "_CPPv428tmc4361A_calibrateClosedLoopP15TMC4361ATypeDef7uint8_t", "tmc4361A_calibrateClosedLoop::worker0master1"], [0, 6, 1, "_CPPv428tmc4361A_calibrateClosedLoopP15TMC4361ATypeDef7uint8_t", "tmc4361A_calibrateClosedLoop::worker0master1"], [0, 7, 1, "_CPPv417tmc4361A_callback", "tmc4361A_callback"], [0, 2, 1, "_CPPv430tmc4361A_defaultRegisterAccess", "tmc4361A_defaultRegisterAccess"], [0, 2, 1, "_CPPv434tmc4361A_defaultRegisterResetState", "tmc4361A_defaultRegisterResetState"], [0, 5, 1, "_CPPv432tmc4361A_discardVelocityDecimals7int32_t", "tmc4361A_discardVelocityDecimals"], [0, 5, 1, "_CPPv432tmc4361A_discardVelocityDecimals7int32_t", "tmc4361A_discardVelocityDecimals"], [0, 6, 1, "_CPPv432tmc4361A_discardVelocityDecimals7int32_t", "tmc4361A_discardVelocityDecimals::value"], [0, 6, 1, "_CPPv432tmc4361A_discardVelocityDecimals7int32_t", "tmc4361A_discardVelocityDecimals::value"], [0, 5, 1, "_CPPv428tmc4361A_fillShadowRegistersP15TMC4361ATypeDef", "tmc4361A_fillShadowRegisters"], [0, 5, 1, "_CPPv428tmc4361A_fillShadowRegistersP15TMC4361ATypeDef", "tmc4361A_fillShadowRegisters"], [0, 6, 1, "_CPPv428tmc4361A_fillShadowRegistersP15TMC4361ATypeDef", "tmc4361A_fillShadowRegisters::tmc4361A"], [0, 6, 1, "_CPPv428tmc4361A_fillShadowRegistersP15TMC4361ATypeDef", "tmc4361A_fillShadowRegisters::tmc4361A"], [0, 5, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init"], [0, 5, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init"], [0, 6, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init::channel"], [0, 6, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init::channel"], [0, 6, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init::config"], [0, 6, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init::config"], [0, 6, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init::registerResetState"], [0, 6, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init::registerResetState"], [0, 6, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init::tmc4361A"], [0, 6, 1, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc4361A_init::tmc4361A"], [0, 5, 1, "_CPPv413tmc4361A_leftP15TMC4361ATypeDef7int32_t", "tmc4361A_left"], [0, 5, 1, "_CPPv413tmc4361A_leftP15TMC4361ATypeDef7int32_t", "tmc4361A_left"], [0, 6, 1, "_CPPv413tmc4361A_leftP15TMC4361ATypeDef7int32_t", "tmc4361A_left::tmc4361A"], [0, 6, 1, "_CPPv413tmc4361A_leftP15TMC4361ATypeDef7int32_t", "tmc4361A_left::tmc4361A"], [0, 6, 1, "_CPPv413tmc4361A_leftP15TMC4361ATypeDef7int32_t", "tmc4361A_left::velocity"], [0, 6, 1, "_CPPv413tmc4361A_leftP15TMC4361ATypeDef7int32_t", "tmc4361A_left::velocity"], [0, 5, 1, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t", "tmc4361A_moveBy"], [0, 5, 1, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t", "tmc4361A_moveBy"], [0, 6, 1, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t", "tmc4361A_moveBy::ticks"], [0, 6, 1, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t", "tmc4361A_moveBy::ticks"], [0, 6, 1, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t", "tmc4361A_moveBy::tmc4361A"], [0, 6, 1, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t", "tmc4361A_moveBy::tmc4361A"], [0, 6, 1, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t", "tmc4361A_moveBy::velocityMax"], [0, 6, 1, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t", "tmc4361A_moveBy::velocityMax"], [0, 5, 1, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t", "tmc4361A_moveTo"], [0, 5, 1, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t", "tmc4361A_moveTo"], [0, 6, 1, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t", "tmc4361A_moveTo::position"], [0, 6, 1, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t", "tmc4361A_moveTo::position"], [0, 6, 1, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t", "tmc4361A_moveTo::tmc4361A"], [0, 6, 1, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t", "tmc4361A_moveTo::tmc4361A"], [0, 6, 1, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t", "tmc4361A_moveTo::velocityMax"], [0, 6, 1, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t", "tmc4361A_moveTo::velocityMax"], [0, 5, 1, "_CPPv427tmc4361A_moveToNextFullstepP15TMC4361ATypeDef", "tmc4361A_moveToNextFullstep"], [0, 6, 1, "_CPPv427tmc4361A_moveToNextFullstepP15TMC4361ATypeDef", "tmc4361A_moveToNextFullstep::tmc4361A"], [0, 5, 1, "_CPPv420tmc4361A_periodicJobP15TMC4361ATypeDef8uint32_t", "tmc4361A_periodicJob"], [0, 5, 1, "_CPPv420tmc4361A_periodicJobP15TMC4361ATypeDef8uint32_t", "tmc4361A_periodicJob"], [0, 6, 1, "_CPPv420tmc4361A_periodicJobP15TMC4361ATypeDef8uint32_t", "tmc4361A_periodicJob::tick"], [0, 6, 1, "_CPPv420tmc4361A_periodicJobP15TMC4361ATypeDef8uint32_t", "tmc4361A_periodicJob::tick"], [0, 6, 1, "_CPPv420tmc4361A_periodicJobP15TMC4361ATypeDef8uint32_t", "tmc4361A_periodicJob::tmc4361A"], [0, 6, 1, "_CPPv420tmc4361A_periodicJobP15TMC4361ATypeDef8uint32_t", "tmc4361A_periodicJob::tmc4361A"], [0, 5, 1, "_CPPv416tmc4361A_readIntP15TMC4361ATypeDef7uint8_t", "tmc4361A_readInt"], [0, 5, 1, "_CPPv416tmc4361A_readIntP15TMC4361ATypeDef7uint8_t", "tmc4361A_readInt"], [0, 6, 1, "_CPPv416tmc4361A_readIntP15TMC4361ATypeDef7uint8_t", "tmc4361A_readInt::address"], [0, 6, 1, "_CPPv416tmc4361A_readIntP15TMC4361ATypeDef7uint8_t", "tmc4361A_readInt::address"], [0, 6, 1, "_CPPv416tmc4361A_readIntP15TMC4361ATypeDef7uint8_t", "tmc4361A_readInt::tmc4361A"], [0, 6, 1, "_CPPv416tmc4361A_readIntP15TMC4361ATypeDef7uint8_t", "tmc4361A_readInt::tmc4361A"], [0, 5, 1, "_CPPv423tmc4361A_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4361A_readWriteArray"], [0, 6, 1, "_CPPv423tmc4361A_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4361A_readWriteArray::channel"], [0, 6, 1, "_CPPv423tmc4361A_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4361A_readWriteArray::data"], [0, 6, 1, "_CPPv423tmc4361A_readWriteArray7uint8_tP7uint8_t6size_t", "tmc4361A_readWriteArray::length"], [0, 5, 1, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t", "tmc4361A_readWriteCover"], [0, 5, 1, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t", "tmc4361A_readWriteCover"], [0, 6, 1, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t", "tmc4361A_readWriteCover::data"], [0, 6, 1, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t", "tmc4361A_readWriteCover::data"], [0, 6, 1, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t", "tmc4361A_readWriteCover::length"], [0, 6, 1, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t", "tmc4361A_readWriteCover::length"], [0, 6, 1, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t", "tmc4361A_readWriteCover::tmc4361A"], [0, 6, 1, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t", "tmc4361A_readWriteCover::tmc4361A"], [0, 5, 1, "_CPPv414tmc4361A_resetP15TMC4361ATypeDef", "tmc4361A_reset"], [0, 5, 1, "_CPPv414tmc4361A_resetP15TMC4361ATypeDef", "tmc4361A_reset"], [0, 6, 1, "_CPPv414tmc4361A_resetP15TMC4361ATypeDef", "tmc4361A_reset::tmc4361A"], [0, 6, 1, "_CPPv414tmc4361A_resetP15TMC4361ATypeDef", "tmc4361A_reset::tmc4361A"], [0, 5, 1, "_CPPv416tmc4361A_restoreP15TMC4361ATypeDef", "tmc4361A_restore"], [0, 5, 1, "_CPPv416tmc4361A_restoreP15TMC4361ATypeDef", "tmc4361A_restore"], [0, 6, 1, "_CPPv416tmc4361A_restoreP15TMC4361ATypeDef", "tmc4361A_restore::tmc4361A"], [0, 6, 1, "_CPPv416tmc4361A_restoreP15TMC4361ATypeDef", "tmc4361A_restore::tmc4361A"], [0, 5, 1, "_CPPv414tmc4361A_rightP15TMC4361ATypeDef7int32_t", "tmc4361A_right"], [0, 5, 1, "_CPPv414tmc4361A_rightP15TMC4361ATypeDef7int32_t", "tmc4361A_right"], [0, 6, 1, "_CPPv414tmc4361A_rightP15TMC4361ATypeDef7int32_t", "tmc4361A_right::tmc4361A"], [0, 6, 1, "_CPPv414tmc4361A_rightP15TMC4361ATypeDef7int32_t", "tmc4361A_right::tmc4361A"], [0, 6, 1, "_CPPv414tmc4361A_rightP15TMC4361ATypeDef7int32_t", "tmc4361A_right::velocity"], [0, 6, 1, "_CPPv414tmc4361A_rightP15TMC4361ATypeDef7int32_t", "tmc4361A_right::velocity"], [0, 5, 1, "_CPPv415tmc4361A_rotateP15TMC4361ATypeDef7int32_t", "tmc4361A_rotate"], [0, 5, 1, "_CPPv415tmc4361A_rotateP15TMC4361ATypeDef7int32_t", "tmc4361A_rotate"], [0, 6, 1, "_CPPv415tmc4361A_rotateP15TMC4361ATypeDef7int32_t", "tmc4361A_rotate::tmc4361A"], [0, 6, 1, "_CPPv415tmc4361A_rotateP15TMC4361ATypeDef7int32_t", "tmc4361A_rotate::tmc4361A"], [0, 6, 1, "_CPPv415tmc4361A_rotateP15TMC4361ATypeDef7int32_t", "tmc4361A_rotate::velocity"], [0, 6, 1, "_CPPv415tmc4361A_rotateP15TMC4361ATypeDef7int32_t", "tmc4361A_rotate::velocity"], [0, 5, 1, "_CPPv420tmc4361A_setCallbackP15TMC4361ATypeDef17tmc4361A_callback", "tmc4361A_setCallback"], [0, 5, 1, "_CPPv420tmc4361A_setCallbackP15TMC4361ATypeDef17tmc4361A_callback", "tmc4361A_setCallback"], [0, 6, 1, "_CPPv420tmc4361A_setCallbackP15TMC4361ATypeDef17tmc4361A_callback", "tmc4361A_setCallback::callback"], [0, 6, 1, "_CPPv420tmc4361A_setCallbackP15TMC4361ATypeDef17tmc4361A_callback", "tmc4361A_setCallback::callback"], [0, 6, 1, "_CPPv420tmc4361A_setCallbackP15TMC4361ATypeDef17tmc4361A_callback", "tmc4361A_setCallback::tmc4361A"], [0, 6, 1, "_CPPv420tmc4361A_setCallbackP15TMC4361ATypeDef17tmc4361A_callback", "tmc4361A_setCallback::tmc4361A"], [0, 5, 1, "_CPPv430tmc4361A_setRegisterResetStateP15TMC4361ATypeDefPK7int32_t", "tmc4361A_setRegisterResetState"], [0, 5, 1, "_CPPv430tmc4361A_setRegisterResetStateP15TMC4361ATypeDefPK7int32_t", "tmc4361A_setRegisterResetState"], [0, 6, 1, "_CPPv430tmc4361A_setRegisterResetStateP15TMC4361ATypeDefPK7int32_t", "tmc4361A_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv430tmc4361A_setRegisterResetStateP15TMC4361ATypeDefPK7int32_t", "tmc4361A_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv430tmc4361A_setRegisterResetStateP15TMC4361ATypeDefPK7int32_t", "tmc4361A_setRegisterResetState::tmc4361A"], [0, 6, 1, "_CPPv430tmc4361A_setRegisterResetStateP15TMC4361ATypeDefPK7int32_t", "tmc4361A_setRegisterResetState::tmc4361A"], [0, 5, 1, "_CPPv413tmc4361A_stopP15TMC4361ATypeDef", "tmc4361A_stop"], [0, 5, 1, "_CPPv413tmc4361A_stopP15TMC4361ATypeDef", "tmc4361A_stop"], [0, 6, 1, "_CPPv413tmc4361A_stopP15TMC4361ATypeDef", "tmc4361A_stop::tmc4361A"], [0, 6, 1, "_CPPv413tmc4361A_stopP15TMC4361ATypeDef", "tmc4361A_stop::tmc4361A"], [0, 5, 1, "_CPPv427tmc4361A_writeConfigurationP15TMC4361ATypeDef", "tmc4361A_writeConfiguration"], [0, 6, 1, "_CPPv427tmc4361A_writeConfigurationP15TMC4361ATypeDef", "tmc4361A_writeConfiguration::tmc4361A"], [0, 5, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram"], [0, 5, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::address"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::address"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::tmc4361A"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::tmc4361A"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::x1"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::x1"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::x2"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::x2"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::x3"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::x3"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::x4"], [0, 6, 1, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc4361A_writeDatagram::x4"], [0, 5, 1, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t", "tmc4361A_writeInt"], [0, 5, 1, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t", "tmc4361A_writeInt"], [0, 6, 1, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t", "tmc4361A_writeInt::address"], [0, 6, 1, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t", "tmc4361A_writeInt::address"], [0, 6, 1, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t", "tmc4361A_writeInt::tmc4361A"], [0, 6, 1, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t", "tmc4361A_writeInt::tmc4361A"], [0, 6, 1, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t", "tmc4361A_writeInt::value"], [0, 6, 1, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t", "tmc4361A_writeInt::value"], [0, 2, 1, "_CPPv420tmc43xx_VMaxModified", "tmc43xx_VMaxModified"], [0, 5, 1, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t", "tmc43xx_clearBits"], [0, 5, 1, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t", "tmc43xx_clearBits"], [0, 6, 1, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t", "tmc43xx_clearBits::Address"], [0, 6, 1, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t", "tmc43xx_clearBits::Address"], [0, 6, 1, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t", "tmc43xx_clearBits::Axis"], [0, 6, 1, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t", "tmc43xx_clearBits::Axis"], [0, 6, 1, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t", "tmc43xx_clearBits::BitMask"], [0, 6, 1, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t", "tmc43xx_clearBits::BitMask"], [0, 5, 1, "_CPPv420tmc43xx_getHomeInput7uint8_t", "tmc43xx_getHomeInput"], [0, 5, 1, "_CPPv420tmc43xx_getHomeInput7uint8_t", "tmc43xx_getHomeInput"], [0, 6, 1, "_CPPv420tmc43xx_getHomeInput7uint8_t", "tmc43xx_getHomeInput::Motor"], [0, 6, 1, "_CPPv420tmc43xx_getHomeInput7uint8_t", "tmc43xx_getHomeInput::Motor"], [0, 5, 1, "_CPPv416tmc43xx_hardStop7uint8_t", "tmc43xx_hardStop"], [0, 5, 1, "_CPPv416tmc43xx_hardStop7uint8_t", "tmc43xx_hardStop"], [0, 6, 1, "_CPPv416tmc43xx_hardStop7uint8_t", "tmc43xx_hardStop::Axis"], [0, 6, 1, "_CPPv416tmc43xx_hardStop7uint8_t", "tmc43xx_hardStop::Axis"], [0, 5, 1, "_CPPv412tmc43xx_init7uint8_t", "tmc43xx_init"], [0, 5, 1, "_CPPv412tmc43xx_init7uint8_t", "tmc43xx_init"], [0, 6, 1, "_CPPv412tmc43xx_init7uint8_t", "tmc43xx_init::numberOfMotors"], [0, 6, 1, "_CPPv412tmc43xx_init7uint8_t", "tmc43xx_init::numberOfMotors"], [0, 5, 1, "_CPPv426tmc43xx_moveToNextFullstep7uint8_t", "tmc43xx_moveToNextFullstep"], [0, 5, 1, "_CPPv426tmc43xx_moveToNextFullstep7uint8_t", "tmc43xx_moveToNextFullstep"], [0, 6, 1, "_CPPv426tmc43xx_moveToNextFullstep7uint8_t", "tmc43xx_moveToNextFullstep::Axis"], [0, 6, 1, "_CPPv426tmc43xx_moveToNextFullstep7uint8_t", "tmc43xx_moveToNextFullstep::Axis"], [0, 5, 1, "_CPPv418tmc43xx_peekEvents7uint8_t", "tmc43xx_peekEvents"], [0, 5, 1, "_CPPv418tmc43xx_peekEvents7uint8_t", "tmc43xx_peekEvents"], [0, 6, 1, "_CPPv418tmc43xx_peekEvents7uint8_t", "tmc43xx_peekEvents::Axis"], [0, 6, 1, "_CPPv418tmc43xx_peekEvents7uint8_t", "tmc43xx_peekEvents::Axis"], [0, 5, 1, "_CPPv426tmc43xx_readAndClearEvents7uint8_t8uint32_t", "tmc43xx_readAndClearEvents"], [0, 5, 1, "_CPPv426tmc43xx_readAndClearEvents7uint8_t8uint32_t", "tmc43xx_readAndClearEvents"], [0, 6, 1, "_CPPv426tmc43xx_readAndClearEvents7uint8_t8uint32_t", "tmc43xx_readAndClearEvents::Axis"], [0, 6, 1, "_CPPv426tmc43xx_readAndClearEvents7uint8_t8uint32_t", "tmc43xx_readAndClearEvents::Axis"], [0, 6, 1, "_CPPv426tmc43xx_readAndClearEvents7uint8_t8uint32_t", "tmc43xx_readAndClearEvents::EventMask"], [0, 6, 1, "_CPPv426tmc43xx_readAndClearEvents7uint8_t8uint32_t", "tmc43xx_readAndClearEvents::EventMask"], [0, 5, 1, "_CPPv415tmc43xx_readInt7uint8_t7uint8_t", "tmc43xx_readInt"], [0, 5, 1, "_CPPv415tmc43xx_readInt7uint8_t7uint8_t", "tmc43xx_readInt"], [0, 6, 1, "_CPPv415tmc43xx_readInt7uint8_t7uint8_t", "tmc43xx_readInt::Address"], [0, 6, 1, "_CPPv415tmc43xx_readInt7uint8_t7uint8_t", "tmc43xx_readInt::Address"], [0, 6, 1, "_CPPv415tmc43xx_readInt7uint8_t7uint8_t", "tmc43xx_readInt::Axis"], [0, 6, 1, "_CPPv415tmc43xx_readInt7uint8_t7uint8_t", "tmc43xx_readInt::Axis"], [0, 5, 1, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t", "tmc43xx_setBits"], [0, 5, 1, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t", "tmc43xx_setBits"], [0, 6, 1, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t", "tmc43xx_setBits::Address"], [0, 6, 1, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t", "tmc43xx_setBits::Address"], [0, 6, 1, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t", "tmc43xx_setBits::Axis"], [0, 6, 1, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t", "tmc43xx_setBits::Axis"], [0, 6, 1, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t", "tmc43xx_setBits::BitMask"], [0, 6, 1, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t", "tmc43xx_setBits::BitMask"], [0, 5, 1, "_CPPv419tmc43xx_spi_readInt7uint8_t7uint8_t", "tmc43xx_spi_readInt"], [0, 6, 1, "_CPPv419tmc43xx_spi_readInt7uint8_t7uint8_t", "tmc43xx_spi_readInt::address"], [0, 6, 1, "_CPPv419tmc43xx_spi_readInt7uint8_t7uint8_t", "tmc43xx_spi_readInt::axis"], [0, 5, 1, "_CPPv420tmc43xx_spi_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_spi_writeInt"], [0, 6, 1, "_CPPv420tmc43xx_spi_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_spi_writeInt::address"], [0, 6, 1, "_CPPv420tmc43xx_spi_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_spi_writeInt::axis"], [0, 6, 1, "_CPPv420tmc43xx_spi_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_spi_writeInt::value"], [0, 5, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits"], [0, 5, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Address"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Address"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Axis"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Axis"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Size"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Size"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Start"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Start"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Value"], [0, 6, 1, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t", "tmc43xx_writeBits::Value"], [0, 5, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes"], [0, 5, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::Address"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::Address"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::Axis"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::Axis"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::x1"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::x1"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::x2"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::x2"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::x3"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::x3"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::x4"], [0, 6, 1, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc43xx_writeBytes::x4"], [0, 5, 1, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_writeInt"], [0, 5, 1, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_writeInt"], [0, 6, 1, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_writeInt::Address"], [0, 6, 1, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_writeInt::Address"], [0, 6, 1, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_writeInt::Axis"], [0, 6, 1, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_writeInt::Axis"], [0, 6, 1, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_writeInt::Value"], [0, 6, 1, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t", "tmc43xx_writeInt::Value"], [0, 5, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::actualInitWaitTime"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::actualSystick"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::hall_actual_coarse_offset"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::hall_phi_e_new"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::hall_phi_e_old"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::initMode"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::initState"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::initWaitTime"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::last_PHI_E_EXT"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::last_Phi_E_Selection"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::last_UQ_UD_EXT"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::motor"], [0, 6, 1, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_checkEncderInitialization::startVoltage"], [0, 5, 1, "_CPPv418tmc4671_disablePWM7uint8_t", "tmc4671_disablePWM"], [0, 5, 1, "_CPPv418tmc4671_disablePWM7uint8_t", "tmc4671_disablePWM"], [0, 6, 1, "_CPPv418tmc4671_disablePWM7uint8_t", "tmc4671_disablePWM::motor"], [0, 6, 1, "_CPPv418tmc4671_disablePWM7uint8_t", "tmc4671_disablePWM::motor"], [0, 5, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0::actualInitWaitTime"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0::initState"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0::initWaitTime"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0::last_PHI_E_EXT"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0::last_Phi_E_Selection"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0::last_UQ_UD_EXT"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0::motor"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_doEncoderInitializationMode0::startVoltage"], [0, 5, 1, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t", "tmc4671_doEncoderInitializationMode2"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t", "tmc4671_doEncoderInitializationMode2::actualInitWaitTime"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t", "tmc4671_doEncoderInitializationMode2::hall_actual_coarse_offset"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t", "tmc4671_doEncoderInitializationMode2::hall_phi_e_new"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t", "tmc4671_doEncoderInitializationMode2::hall_phi_e_old"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t", "tmc4671_doEncoderInitializationMode2::initState"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t", "tmc4671_doEncoderInitializationMode2::last_Phi_E_Selection"], [0, 6, 1, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t", "tmc4671_doEncoderInitializationMode2::motor"], [0, 5, 1, "_CPPv424tmc4671_getActualFlux_mA7uint8_t8uint16_t", "tmc4671_getActualFlux_mA"], [0, 5, 1, "_CPPv424tmc4671_getActualFlux_mA7uint8_t8uint16_t", "tmc4671_getActualFlux_mA"], [0, 6, 1, "_CPPv424tmc4671_getActualFlux_mA7uint8_t8uint16_t", "tmc4671_getActualFlux_mA::motor"], [0, 6, 1, "_CPPv424tmc4671_getActualFlux_mA7uint8_t8uint16_t", "tmc4671_getActualFlux_mA::motor"], [0, 6, 1, "_CPPv424tmc4671_getActualFlux_mA7uint8_t8uint16_t", "tmc4671_getActualFlux_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv424tmc4671_getActualFlux_mA7uint8_t8uint16_t", "tmc4671_getActualFlux_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv425tmc4671_getActualFlux_raw7uint8_t", "tmc4671_getActualFlux_raw"], [0, 5, 1, "_CPPv425tmc4671_getActualFlux_raw7uint8_t", "tmc4671_getActualFlux_raw"], [0, 6, 1, "_CPPv425tmc4671_getActualFlux_raw7uint8_t", "tmc4671_getActualFlux_raw::motor"], [0, 6, 1, "_CPPv425tmc4671_getActualFlux_raw7uint8_t", "tmc4671_getActualFlux_raw::motor"], [0, 5, 1, "_CPPv425tmc4671_getActualPosition7uint8_t", "tmc4671_getActualPosition"], [0, 5, 1, "_CPPv425tmc4671_getActualPosition7uint8_t", "tmc4671_getActualPosition"], [0, 6, 1, "_CPPv425tmc4671_getActualPosition7uint8_t", "tmc4671_getActualPosition::motor"], [0, 6, 1, "_CPPv425tmc4671_getActualPosition7uint8_t", "tmc4671_getActualPosition::motor"], [0, 5, 1, "_CPPv429tmc4671_getActualRampPosition7uint8_t", "tmc4671_getActualRampPosition"], [0, 5, 1, "_CPPv429tmc4671_getActualRampPosition7uint8_t", "tmc4671_getActualRampPosition"], [0, 6, 1, "_CPPv429tmc4671_getActualRampPosition7uint8_t", "tmc4671_getActualRampPosition::motor"], [0, 6, 1, "_CPPv429tmc4671_getActualRampPosition7uint8_t", "tmc4671_getActualRampPosition::motor"], [0, 5, 1, "_CPPv430tmc4671_getActualRampTorque_mA7uint8_t8uint16_t", "tmc4671_getActualRampTorque_mA"], [0, 5, 1, "_CPPv430tmc4671_getActualRampTorque_mA7uint8_t8uint16_t", "tmc4671_getActualRampTorque_mA"], [0, 6, 1, "_CPPv430tmc4671_getActualRampTorque_mA7uint8_t8uint16_t", "tmc4671_getActualRampTorque_mA::motor"], [0, 6, 1, "_CPPv430tmc4671_getActualRampTorque_mA7uint8_t8uint16_t", "tmc4671_getActualRampTorque_mA::motor"], [0, 6, 1, "_CPPv430tmc4671_getActualRampTorque_mA7uint8_t8uint16_t", "tmc4671_getActualRampTorque_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv430tmc4671_getActualRampTorque_mA7uint8_t8uint16_t", "tmc4671_getActualRampTorque_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv431tmc4671_getActualRampTorque_raw7uint8_t", "tmc4671_getActualRampTorque_raw"], [0, 5, 1, "_CPPv431tmc4671_getActualRampTorque_raw7uint8_t", "tmc4671_getActualRampTorque_raw"], [0, 6, 1, "_CPPv431tmc4671_getActualRampTorque_raw7uint8_t", "tmc4671_getActualRampTorque_raw::motor"], [0, 6, 1, "_CPPv431tmc4671_getActualRampTorque_raw7uint8_t", "tmc4671_getActualRampTorque_raw::motor"], [0, 5, 1, "_CPPv429tmc4671_getActualRampVelocity7uint8_t", "tmc4671_getActualRampVelocity"], [0, 5, 1, "_CPPv429tmc4671_getActualRampVelocity7uint8_t", "tmc4671_getActualRampVelocity"], [0, 6, 1, "_CPPv429tmc4671_getActualRampVelocity7uint8_t", "tmc4671_getActualRampVelocity::motor"], [0, 6, 1, "_CPPv429tmc4671_getActualRampVelocity7uint8_t", "tmc4671_getActualRampVelocity::motor"], [0, 5, 1, "_CPPv433tmc4671_getActualTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getActualTorqueFluxSum_mA"], [0, 5, 1, "_CPPv433tmc4671_getActualTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getActualTorqueFluxSum_mA"], [0, 6, 1, "_CPPv433tmc4671_getActualTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getActualTorqueFluxSum_mA::motor"], [0, 6, 1, "_CPPv433tmc4671_getActualTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getActualTorqueFluxSum_mA::motor"], [0, 6, 1, "_CPPv433tmc4671_getActualTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getActualTorqueFluxSum_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv433tmc4671_getActualTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getActualTorqueFluxSum_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv426tmc4671_getActualTorque_mA7uint8_t8uint16_t", "tmc4671_getActualTorque_mA"], [0, 5, 1, "_CPPv426tmc4671_getActualTorque_mA7uint8_t8uint16_t", "tmc4671_getActualTorque_mA"], [0, 6, 1, "_CPPv426tmc4671_getActualTorque_mA7uint8_t8uint16_t", "tmc4671_getActualTorque_mA::motor"], [0, 6, 1, "_CPPv426tmc4671_getActualTorque_mA7uint8_t8uint16_t", "tmc4671_getActualTorque_mA::motor"], [0, 6, 1, "_CPPv426tmc4671_getActualTorque_mA7uint8_t8uint16_t", "tmc4671_getActualTorque_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv426tmc4671_getActualTorque_mA7uint8_t8uint16_t", "tmc4671_getActualTorque_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv427tmc4671_getActualTorque_raw7uint8_t", "tmc4671_getActualTorque_raw"], [0, 5, 1, "_CPPv427tmc4671_getActualTorque_raw7uint8_t", "tmc4671_getActualTorque_raw"], [0, 6, 1, "_CPPv427tmc4671_getActualTorque_raw7uint8_t", "tmc4671_getActualTorque_raw::motor"], [0, 6, 1, "_CPPv427tmc4671_getActualTorque_raw7uint8_t", "tmc4671_getActualTorque_raw::motor"], [0, 5, 1, "_CPPv425tmc4671_getActualVelocity7uint8_t", "tmc4671_getActualVelocity"], [0, 5, 1, "_CPPv425tmc4671_getActualVelocity7uint8_t", "tmc4671_getActualVelocity"], [0, 6, 1, "_CPPv425tmc4671_getActualVelocity7uint8_t", "tmc4671_getActualVelocity::motor"], [0, 6, 1, "_CPPv425tmc4671_getActualVelocity7uint8_t", "tmc4671_getActualVelocity::motor"], [0, 5, 1, "_CPPv422tmc4671_getAdcI0Offset7uint8_t", "tmc4671_getAdcI0Offset"], [0, 5, 1, "_CPPv422tmc4671_getAdcI0Offset7uint8_t", "tmc4671_getAdcI0Offset"], [0, 6, 1, "_CPPv422tmc4671_getAdcI0Offset7uint8_t", "tmc4671_getAdcI0Offset::motor"], [0, 6, 1, "_CPPv422tmc4671_getAdcI0Offset7uint8_t", "tmc4671_getAdcI0Offset::motor"], [0, 5, 1, "_CPPv422tmc4671_getAdcI1Offset7uint8_t", "tmc4671_getAdcI1Offset"], [0, 5, 1, "_CPPv422tmc4671_getAdcI1Offset7uint8_t", "tmc4671_getAdcI1Offset"], [0, 6, 1, "_CPPv422tmc4671_getAdcI1Offset7uint8_t", "tmc4671_getAdcI1Offset::motor"], [0, 6, 1, "_CPPv422tmc4671_getAdcI1Offset7uint8_t", "tmc4671_getAdcI1Offset::motor"], [0, 5, 1, "_CPPv420tmc4671_getMotorType7uint8_t", "tmc4671_getMotorType"], [0, 5, 1, "_CPPv420tmc4671_getMotorType7uint8_t", "tmc4671_getMotorType"], [0, 6, 1, "_CPPv420tmc4671_getMotorType7uint8_t", "tmc4671_getMotorType::motor"], [0, 6, 1, "_CPPv420tmc4671_getMotorType7uint8_t", "tmc4671_getMotorType::motor"], [0, 5, 1, "_CPPv420tmc4671_getPolePairs7uint8_t", "tmc4671_getPolePairs"], [0, 5, 1, "_CPPv420tmc4671_getPolePairs7uint8_t", "tmc4671_getPolePairs"], [0, 6, 1, "_CPPv420tmc4671_getPolePairs7uint8_t", "tmc4671_getPolePairs::motor"], [0, 6, 1, "_CPPv420tmc4671_getPolePairs7uint8_t", "tmc4671_getPolePairs::motor"], [0, 5, 1, "_CPPv430tmc4671_getS16CircleDifference7int16_t7int16_t", "tmc4671_getS16CircleDifference"], [0, 6, 1, "_CPPv430tmc4671_getS16CircleDifference7int16_t7int16_t", "tmc4671_getS16CircleDifference::newValue"], [0, 6, 1, "_CPPv430tmc4671_getS16CircleDifference7int16_t7int16_t", "tmc4671_getS16CircleDifference::oldValue"], [0, 5, 1, "_CPPv424tmc4671_getTargetFlux_mA7uint8_t8uint16_t", "tmc4671_getTargetFlux_mA"], [0, 5, 1, "_CPPv424tmc4671_getTargetFlux_mA7uint8_t8uint16_t", "tmc4671_getTargetFlux_mA"], [0, 6, 1, "_CPPv424tmc4671_getTargetFlux_mA7uint8_t8uint16_t", "tmc4671_getTargetFlux_mA::motor"], [0, 6, 1, "_CPPv424tmc4671_getTargetFlux_mA7uint8_t8uint16_t", "tmc4671_getTargetFlux_mA::motor"], [0, 6, 1, "_CPPv424tmc4671_getTargetFlux_mA7uint8_t8uint16_t", "tmc4671_getTargetFlux_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv424tmc4671_getTargetFlux_mA7uint8_t8uint16_t", "tmc4671_getTargetFlux_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv425tmc4671_getTargetFlux_raw7uint8_t", "tmc4671_getTargetFlux_raw"], [0, 5, 1, "_CPPv425tmc4671_getTargetFlux_raw7uint8_t", "tmc4671_getTargetFlux_raw"], [0, 6, 1, "_CPPv425tmc4671_getTargetFlux_raw7uint8_t", "tmc4671_getTargetFlux_raw::motor"], [0, 6, 1, "_CPPv425tmc4671_getTargetFlux_raw7uint8_t", "tmc4671_getTargetFlux_raw::motor"], [0, 5, 1, "_CPPv425tmc4671_getTargetPosition7uint8_t", "tmc4671_getTargetPosition"], [0, 5, 1, "_CPPv425tmc4671_getTargetPosition7uint8_t", "tmc4671_getTargetPosition"], [0, 6, 1, "_CPPv425tmc4671_getTargetPosition7uint8_t", "tmc4671_getTargetPosition::motor"], [0, 6, 1, "_CPPv425tmc4671_getTargetPosition7uint8_t", "tmc4671_getTargetPosition::motor"], [0, 5, 1, "_CPPv433tmc4671_getTargetTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getTargetTorqueFluxSum_mA"], [0, 5, 1, "_CPPv433tmc4671_getTargetTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getTargetTorqueFluxSum_mA"], [0, 6, 1, "_CPPv433tmc4671_getTargetTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getTargetTorqueFluxSum_mA::motor"], [0, 6, 1, "_CPPv433tmc4671_getTargetTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getTargetTorqueFluxSum_mA::motor"], [0, 6, 1, "_CPPv433tmc4671_getTargetTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getTargetTorqueFluxSum_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv433tmc4671_getTargetTorqueFluxSum_mA7uint8_t8uint16_t", "tmc4671_getTargetTorqueFluxSum_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv426tmc4671_getTargetTorque_mA7uint8_t8uint16_t", "tmc4671_getTargetTorque_mA"], [0, 5, 1, "_CPPv426tmc4671_getTargetTorque_mA7uint8_t8uint16_t", "tmc4671_getTargetTorque_mA"], [0, 6, 1, "_CPPv426tmc4671_getTargetTorque_mA7uint8_t8uint16_t", "tmc4671_getTargetTorque_mA::motor"], [0, 6, 1, "_CPPv426tmc4671_getTargetTorque_mA7uint8_t8uint16_t", "tmc4671_getTargetTorque_mA::motor"], [0, 6, 1, "_CPPv426tmc4671_getTargetTorque_mA7uint8_t8uint16_t", "tmc4671_getTargetTorque_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv426tmc4671_getTargetTorque_mA7uint8_t8uint16_t", "tmc4671_getTargetTorque_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv427tmc4671_getTargetTorque_raw7uint8_t", "tmc4671_getTargetTorque_raw"], [0, 5, 1, "_CPPv427tmc4671_getTargetTorque_raw7uint8_t", "tmc4671_getTargetTorque_raw"], [0, 6, 1, "_CPPv427tmc4671_getTargetTorque_raw7uint8_t", "tmc4671_getTargetTorque_raw::motor"], [0, 6, 1, "_CPPv427tmc4671_getTargetTorque_raw7uint8_t", "tmc4671_getTargetTorque_raw::motor"], [0, 5, 1, "_CPPv425tmc4671_getTargetVelocity7uint8_t", "tmc4671_getTargetVelocity"], [0, 5, 1, "_CPPv425tmc4671_getTargetVelocity7uint8_t", "tmc4671_getTargetVelocity"], [0, 6, 1, "_CPPv425tmc4671_getTargetVelocity7uint8_t", "tmc4671_getTargetVelocity::motor"], [0, 6, 1, "_CPPv425tmc4671_getTargetVelocity7uint8_t", "tmc4671_getTargetVelocity::motor"], [0, 5, 1, "_CPPv429tmc4671_getTorqueFluxLimit_mA7uint8_t8uint16_t", "tmc4671_getTorqueFluxLimit_mA"], [0, 5, 1, "_CPPv429tmc4671_getTorqueFluxLimit_mA7uint8_t8uint16_t", "tmc4671_getTorqueFluxLimit_mA"], [0, 6, 1, "_CPPv429tmc4671_getTorqueFluxLimit_mA7uint8_t8uint16_t", "tmc4671_getTorqueFluxLimit_mA::motor"], [0, 6, 1, "_CPPv429tmc4671_getTorqueFluxLimit_mA7uint8_t8uint16_t", "tmc4671_getTorqueFluxLimit_mA::motor"], [0, 6, 1, "_CPPv429tmc4671_getTorqueFluxLimit_mA7uint8_t8uint16_t", "tmc4671_getTorqueFluxLimit_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv429tmc4671_getTorqueFluxLimit_mA7uint8_t8uint16_t", "tmc4671_getTorqueFluxLimit_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob"], [0, 5, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::actualInitWaitTime"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::actualInitWaitTime"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::actualSystick"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::actualSystick"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::hall_actual_coarse_offset"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::hall_actual_coarse_offset"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::hall_phi_e_new"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::hall_phi_e_new"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::hall_phi_e_old"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::hall_phi_e_old"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::initMode"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::initMode"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::initState"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::initState"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::initWaitTime"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::initWaitTime"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::last_PHI_E_EXT"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::last_PHI_E_EXT"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::last_Phi_E_Selection"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::last_Phi_E_Selection"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::last_UQ_UD_EXT"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::last_UQ_UD_EXT"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::motor"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::motor"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::startVoltage"], [0, 6, 1, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t", "tmc4671_periodicJob::startVoltage"], [0, 5, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency"], [0, 5, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::dependsReg"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::dependsReg"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::dependsValue"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::dependsValue"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::mask"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::mask"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::motor"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::motor"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::reg"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::reg"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::shift"], [0, 6, 1, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t", "tmc4671_readFieldWithDependency::shift"], [0, 5, 1, "_CPPv415tmc4671_readInt7uint8_t7uint8_t", "tmc4671_readInt"], [0, 5, 1, "_CPPv415tmc4671_readInt7uint8_t7uint8_t", "tmc4671_readInt"], [0, 6, 1, "_CPPv415tmc4671_readInt7uint8_t7uint8_t", "tmc4671_readInt::address"], [0, 6, 1, "_CPPv415tmc4671_readInt7uint8_t7uint8_t", "tmc4671_readInt::address"], [0, 6, 1, "_CPPv415tmc4671_readInt7uint8_t7uint8_t", "tmc4671_readInt::motor"], [0, 6, 1, "_CPPv415tmc4671_readInt7uint8_t7uint8_t", "tmc4671_readInt::motor"], [0, 5, 1, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t", "tmc4671_readRegister16BitValue"], [0, 5, 1, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t", "tmc4671_readRegister16BitValue"], [0, 6, 1, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t", "tmc4671_readRegister16BitValue::address"], [0, 6, 1, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t", "tmc4671_readRegister16BitValue::address"], [0, 6, 1, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t", "tmc4671_readRegister16BitValue::channel"], [0, 6, 1, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t", "tmc4671_readRegister16BitValue::channel"], [0, 6, 1, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t", "tmc4671_readRegister16BitValue::motor"], [0, 6, 1, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t", "tmc4671_readRegister16BitValue::motor"], [0, 5, 1, "_CPPv421tmc4671_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc4671_readwriteByte"], [0, 6, 1, "_CPPv421tmc4671_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc4671_readwriteByte::data"], [0, 6, 1, "_CPPv421tmc4671_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc4671_readwriteByte::lastTransfer"], [0, 6, 1, "_CPPv421tmc4671_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc4671_readwriteByte::motor"], [0, 5, 1, "_CPPv432tmc4671_setAbsolutTargetPosition7uint8_t7int32_t", "tmc4671_setAbsolutTargetPosition"], [0, 5, 1, "_CPPv432tmc4671_setAbsolutTargetPosition7uint8_t7int32_t", "tmc4671_setAbsolutTargetPosition"], [0, 6, 1, "_CPPv432tmc4671_setAbsolutTargetPosition7uint8_t7int32_t", "tmc4671_setAbsolutTargetPosition::motor"], [0, 6, 1, "_CPPv432tmc4671_setAbsolutTargetPosition7uint8_t7int32_t", "tmc4671_setAbsolutTargetPosition::motor"], [0, 6, 1, "_CPPv432tmc4671_setAbsolutTargetPosition7uint8_t7int32_t", "tmc4671_setAbsolutTargetPosition::targetPosition"], [0, 6, 1, "_CPPv432tmc4671_setAbsolutTargetPosition7uint8_t7int32_t", "tmc4671_setAbsolutTargetPosition::targetPosition"], [0, 5, 1, "_CPPv425tmc4671_setActualPosition7uint8_t7int32_t", "tmc4671_setActualPosition"], [0, 5, 1, "_CPPv425tmc4671_setActualPosition7uint8_t7int32_t", "tmc4671_setActualPosition"], [0, 6, 1, "_CPPv425tmc4671_setActualPosition7uint8_t7int32_t", "tmc4671_setActualPosition::actualPosition"], [0, 6, 1, "_CPPv425tmc4671_setActualPosition7uint8_t7int32_t", "tmc4671_setActualPosition::actualPosition"], [0, 6, 1, "_CPPv425tmc4671_setActualPosition7uint8_t7int32_t", "tmc4671_setActualPosition::motor"], [0, 6, 1, "_CPPv425tmc4671_setActualPosition7uint8_t7int32_t", "tmc4671_setActualPosition::motor"], [0, 5, 1, "_CPPv422tmc4671_setAdcI0Offset7uint8_t8uint16_t", "tmc4671_setAdcI0Offset"], [0, 5, 1, "_CPPv422tmc4671_setAdcI0Offset7uint8_t8uint16_t", "tmc4671_setAdcI0Offset"], [0, 6, 1, "_CPPv422tmc4671_setAdcI0Offset7uint8_t8uint16_t", "tmc4671_setAdcI0Offset::motor"], [0, 6, 1, "_CPPv422tmc4671_setAdcI0Offset7uint8_t8uint16_t", "tmc4671_setAdcI0Offset::motor"], [0, 6, 1, "_CPPv422tmc4671_setAdcI0Offset7uint8_t8uint16_t", "tmc4671_setAdcI0Offset::offset"], [0, 6, 1, "_CPPv422tmc4671_setAdcI0Offset7uint8_t8uint16_t", "tmc4671_setAdcI0Offset::offset"], [0, 5, 1, "_CPPv422tmc4671_setAdcI1Offset7uint8_t8uint16_t", "tmc4671_setAdcI1Offset"], [0, 5, 1, "_CPPv422tmc4671_setAdcI1Offset7uint8_t8uint16_t", "tmc4671_setAdcI1Offset"], [0, 6, 1, "_CPPv422tmc4671_setAdcI1Offset7uint8_t8uint16_t", "tmc4671_setAdcI1Offset::motor"], [0, 6, 1, "_CPPv422tmc4671_setAdcI1Offset7uint8_t8uint16_t", "tmc4671_setAdcI1Offset::motor"], [0, 6, 1, "_CPPv422tmc4671_setAdcI1Offset7uint8_t8uint16_t", "tmc4671_setAdcI1Offset::offset"], [0, 6, 1, "_CPPv422tmc4671_setAdcI1Offset7uint8_t8uint16_t", "tmc4671_setAdcI1Offset::offset"], [0, 5, 1, "_CPPv420tmc4671_setMotorType7uint8_t7uint8_t", "tmc4671_setMotorType"], [0, 5, 1, "_CPPv420tmc4671_setMotorType7uint8_t7uint8_t", "tmc4671_setMotorType"], [0, 6, 1, "_CPPv420tmc4671_setMotorType7uint8_t7uint8_t", "tmc4671_setMotorType::motor"], [0, 6, 1, "_CPPv420tmc4671_setMotorType7uint8_t7uint8_t", "tmc4671_setMotorType::motor"], [0, 6, 1, "_CPPv420tmc4671_setMotorType7uint8_t7uint8_t", "tmc4671_setMotorType::motorType"], [0, 6, 1, "_CPPv420tmc4671_setMotorType7uint8_t7uint8_t", "tmc4671_setMotorType::motorType"], [0, 5, 1, "_CPPv420tmc4671_setPolePairs7uint8_t7uint8_t", "tmc4671_setPolePairs"], [0, 5, 1, "_CPPv420tmc4671_setPolePairs7uint8_t7uint8_t", "tmc4671_setPolePairs"], [0, 6, 1, "_CPPv420tmc4671_setPolePairs7uint8_t7uint8_t", "tmc4671_setPolePairs::motor"], [0, 6, 1, "_CPPv420tmc4671_setPolePairs7uint8_t7uint8_t", "tmc4671_setPolePairs::motor"], [0, 6, 1, "_CPPv420tmc4671_setPolePairs7uint8_t7uint8_t", "tmc4671_setPolePairs::polePairs"], [0, 6, 1, "_CPPv420tmc4671_setPolePairs7uint8_t7uint8_t", "tmc4671_setPolePairs::polePairs"], [0, 5, 1, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t", "tmc4671_setPositionPI"], [0, 5, 1, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t", "tmc4671_setPositionPI"], [0, 6, 1, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t", "tmc4671_setPositionPI::iParameter"], [0, 6, 1, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t", "tmc4671_setPositionPI::iParameter"], [0, 6, 1, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t", "tmc4671_setPositionPI::motor"], [0, 6, 1, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t", "tmc4671_setPositionPI::motor"], [0, 6, 1, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t", "tmc4671_setPositionPI::pParameter"], [0, 6, 1, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t", "tmc4671_setPositionPI::pParameter"], [0, 5, 1, "_CPPv433tmc4671_setRelativeTargetPosition7uint8_t7int32_t", "tmc4671_setRelativeTargetPosition"], [0, 5, 1, "_CPPv433tmc4671_setRelativeTargetPosition7uint8_t7int32_t", "tmc4671_setRelativeTargetPosition"], [0, 6, 1, "_CPPv433tmc4671_setRelativeTargetPosition7uint8_t7int32_t", "tmc4671_setRelativeTargetPosition::motor"], [0, 6, 1, "_CPPv433tmc4671_setRelativeTargetPosition7uint8_t7int32_t", "tmc4671_setRelativeTargetPosition::motor"], [0, 6, 1, "_CPPv433tmc4671_setRelativeTargetPosition7uint8_t7int32_t", "tmc4671_setRelativeTargetPosition::relativePosition"], [0, 6, 1, "_CPPv433tmc4671_setRelativeTargetPosition7uint8_t7int32_t", "tmc4671_setRelativeTargetPosition::relativePosition"], [0, 5, 1, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetFlux_mA"], [0, 5, 1, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetFlux_mA"], [0, 6, 1, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetFlux_mA::motor"], [0, 6, 1, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetFlux_mA::motor"], [0, 6, 1, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetFlux_mA::targetFlux"], [0, 6, 1, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetFlux_mA::targetFlux"], [0, 6, 1, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetFlux_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetFlux_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv425tmc4671_setTargetFlux_raw7uint8_t7int32_t", "tmc4671_setTargetFlux_raw"], [0, 5, 1, "_CPPv425tmc4671_setTargetFlux_raw7uint8_t7int32_t", "tmc4671_setTargetFlux_raw"], [0, 6, 1, "_CPPv425tmc4671_setTargetFlux_raw7uint8_t7int32_t", "tmc4671_setTargetFlux_raw::motor"], [0, 6, 1, "_CPPv425tmc4671_setTargetFlux_raw7uint8_t7int32_t", "tmc4671_setTargetFlux_raw::motor"], [0, 6, 1, "_CPPv425tmc4671_setTargetFlux_raw7uint8_t7int32_t", "tmc4671_setTargetFlux_raw::targetFlux"], [0, 6, 1, "_CPPv425tmc4671_setTargetFlux_raw7uint8_t7int32_t", "tmc4671_setTargetFlux_raw::targetFlux"], [0, 5, 1, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetTorque_mA"], [0, 5, 1, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetTorque_mA"], [0, 6, 1, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetTorque_mA::motor"], [0, 6, 1, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetTorque_mA::motor"], [0, 6, 1, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetTorque_mA::targetTorque"], [0, 6, 1, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetTorque_mA::targetTorque"], [0, 6, 1, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetTorque_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTargetTorque_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv427tmc4671_setTargetTorque_raw7uint8_t7int32_t", "tmc4671_setTargetTorque_raw"], [0, 5, 1, "_CPPv427tmc4671_setTargetTorque_raw7uint8_t7int32_t", "tmc4671_setTargetTorque_raw"], [0, 6, 1, "_CPPv427tmc4671_setTargetTorque_raw7uint8_t7int32_t", "tmc4671_setTargetTorque_raw::motor"], [0, 6, 1, "_CPPv427tmc4671_setTargetTorque_raw7uint8_t7int32_t", "tmc4671_setTargetTorque_raw::motor"], [0, 6, 1, "_CPPv427tmc4671_setTargetTorque_raw7uint8_t7int32_t", "tmc4671_setTargetTorque_raw::targetTorque"], [0, 6, 1, "_CPPv427tmc4671_setTargetTorque_raw7uint8_t7int32_t", "tmc4671_setTargetTorque_raw::targetTorque"], [0, 5, 1, "_CPPv425tmc4671_setTargetVelocity7uint8_t7int32_t", "tmc4671_setTargetVelocity"], [0, 5, 1, "_CPPv425tmc4671_setTargetVelocity7uint8_t7int32_t", "tmc4671_setTargetVelocity"], [0, 6, 1, "_CPPv425tmc4671_setTargetVelocity7uint8_t7int32_t", "tmc4671_setTargetVelocity::motor"], [0, 6, 1, "_CPPv425tmc4671_setTargetVelocity7uint8_t7int32_t", "tmc4671_setTargetVelocity::motor"], [0, 6, 1, "_CPPv425tmc4671_setTargetVelocity7uint8_t7int32_t", "tmc4671_setTargetVelocity::targetVelocity"], [0, 6, 1, "_CPPv425tmc4671_setTargetVelocity7uint8_t7int32_t", "tmc4671_setTargetVelocity::targetVelocity"], [0, 5, 1, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTorqueFluxLimit_mA"], [0, 5, 1, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTorqueFluxLimit_mA"], [0, 6, 1, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTorqueFluxLimit_mA::max"], [0, 6, 1, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTorqueFluxLimit_mA::max"], [0, 6, 1, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTorqueFluxLimit_mA::motor"], [0, 6, 1, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTorqueFluxLimit_mA::motor"], [0, 6, 1, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTorqueFluxLimit_mA::torqueMeasurementFactor"], [0, 6, 1, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t", "tmc4671_setTorqueFluxLimit_mA::torqueMeasurementFactor"], [0, 5, 1, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t", "tmc4671_setTorqueFluxPI"], [0, 5, 1, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t", "tmc4671_setTorqueFluxPI"], [0, 6, 1, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t", "tmc4671_setTorqueFluxPI::iParameter"], [0, 6, 1, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t", "tmc4671_setTorqueFluxPI::iParameter"], [0, 6, 1, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t", "tmc4671_setTorqueFluxPI::motor"], [0, 6, 1, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t", "tmc4671_setTorqueFluxPI::motor"], [0, 6, 1, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t", "tmc4671_setTorqueFluxPI::pParameter"], [0, 6, 1, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t", "tmc4671_setTorqueFluxPI::pParameter"], [0, 5, 1, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t", "tmc4671_setVelocityPI"], [0, 5, 1, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t", "tmc4671_setVelocityPI"], [0, 6, 1, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t", "tmc4671_setVelocityPI::iParameter"], [0, 6, 1, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t", "tmc4671_setVelocityPI::iParameter"], [0, 6, 1, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t", "tmc4671_setVelocityPI::motor"], [0, 6, 1, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t", "tmc4671_setVelocityPI::motor"], [0, 6, 1, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t", "tmc4671_setVelocityPI::pParameter"], [0, 6, 1, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t", "tmc4671_setVelocityPI::pParameter"], [0, 5, 1, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t", "tmc4671_startEncoderInitialization"], [0, 5, 1, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t", "tmc4671_startEncoderInitialization"], [0, 6, 1, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t", "tmc4671_startEncoderInitialization::initMode"], [0, 6, 1, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t", "tmc4671_startEncoderInitialization::initMode"], [0, 6, 1, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t", "tmc4671_startEncoderInitialization::initState"], [0, 6, 1, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t", "tmc4671_startEncoderInitialization::initState"], [0, 6, 1, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t", "tmc4671_startEncoderInitialization::mode"], [0, 6, 1, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t", "tmc4671_startEncoderInitialization::mode"], [0, 5, 1, "_CPPv426tmc4671_switchToMotionMode7uint8_t7uint8_t", "tmc4671_switchToMotionMode"], [0, 5, 1, "_CPPv426tmc4671_switchToMotionMode7uint8_t7uint8_t", "tmc4671_switchToMotionMode"], [0, 6, 1, "_CPPv426tmc4671_switchToMotionMode7uint8_t7uint8_t", "tmc4671_switchToMotionMode::mode"], [0, 6, 1, "_CPPv426tmc4671_switchToMotionMode7uint8_t7uint8_t", "tmc4671_switchToMotionMode::mode"], [0, 6, 1, "_CPPv426tmc4671_switchToMotionMode7uint8_t7uint8_t", "tmc4671_switchToMotionMode::motor"], [0, 6, 1, "_CPPv426tmc4671_switchToMotionMode7uint8_t7uint8_t", "tmc4671_switchToMotionMode::motor"], [0, 5, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize"], [0, 5, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::actualPhiESelection"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::actualPhiESelection"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::desiredPhiESelection"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::desiredPhiESelection"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::initMode"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::initMode"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::initState"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::initState"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::motor"], [0, 6, 1, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t", "tmc4671_updatePhiSelectionAndInitialize::motor"], [0, 5, 1, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t", "tmc4671_writeInt"], [0, 5, 1, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t", "tmc4671_writeInt"], [0, 6, 1, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t", "tmc4671_writeInt::address"], [0, 6, 1, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t", "tmc4671_writeInt::address"], [0, 6, 1, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t", "tmc4671_writeInt::motor"], [0, 6, 1, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t", "tmc4671_writeInt::motor"], [0, 6, 1, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t", "tmc4671_writeInt::value"], [0, 6, 1, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t", "tmc4671_writeInt::value"], [0, 5, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue"], [0, 5, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue"], [0, 6, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue::address"], [0, 6, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue::address"], [0, 6, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue::channel"], [0, 6, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue::channel"], [0, 6, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue::motor"], [0, 6, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue::motor"], [0, 6, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue::value"], [0, 6, 1, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t", "tmc4671_writeRegister16BitValue::value"], [0, 2, 1, "_CPPv429tmc5031_defaultRegisterAccess", "tmc5031_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc5031_defaultRegisterResetState", "tmc5031_defaultRegisterResetState"], [0, 5, 1, "_CPPv418tmc5031_initConfigP14TMC5031TypeDef", "tmc5031_initConfig"], [0, 5, 1, "_CPPv418tmc5031_initConfigP14TMC5031TypeDef", "tmc5031_initConfig"], [0, 6, 1, "_CPPv418tmc5031_initConfigP14TMC5031TypeDef", "tmc5031_initConfig::TMC5031"], [0, 6, 1, "_CPPv418tmc5031_initConfigP14TMC5031TypeDef", "tmc5031_initConfig::tmc5031"], [0, 5, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob"], [0, 5, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob"], [0, 6, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob::TMC5031"], [0, 6, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob::TMC5031_config"], [0, 6, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob::TMC5031_config"], [0, 6, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob::motor"], [0, 6, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob::motor"], [0, 6, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_periodicJob::tmc5031"], [0, 5, 1, "_CPPv415tmc5031_readInt7uint8_t7uint8_t", "tmc5031_readInt"], [0, 6, 1, "_CPPv415tmc5031_readInt7uint8_t7uint8_t", "tmc5031_readInt::address"], [0, 6, 1, "_CPPv415tmc5031_readInt7uint8_t7uint8_t", "tmc5031_readInt::motor"], [0, 5, 1, "_CPPv413tmc5031_resetP20ConfigurationTypeDef", "tmc5031_reset"], [0, 5, 1, "_CPPv413tmc5031_resetP20ConfigurationTypeDef", "tmc5031_reset"], [0, 6, 1, "_CPPv413tmc5031_resetP20ConfigurationTypeDef", "tmc5031_reset::TMC5031_config"], [0, 6, 1, "_CPPv413tmc5031_resetP20ConfigurationTypeDef", "tmc5031_reset::TMC5031_config"], [0, 5, 1, "_CPPv415tmc5031_restoreP20ConfigurationTypeDef", "tmc5031_restore"], [0, 5, 1, "_CPPv415tmc5031_restoreP20ConfigurationTypeDef", "tmc5031_restore"], [0, 6, 1, "_CPPv415tmc5031_restoreP20ConfigurationTypeDef", "tmc5031_restore::TMC5031_config"], [0, 6, 1, "_CPPv415tmc5031_restoreP20ConfigurationTypeDef", "tmc5031_restore::TMC5031_config"], [0, 5, 1, "_CPPv426tmc5031_writeConfigurationP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_writeConfiguration"], [0, 6, 1, "_CPPv426tmc5031_writeConfigurationP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_writeConfiguration::TMC5031_config"], [0, 6, 1, "_CPPv426tmc5031_writeConfigurationP14TMC5031TypeDefP20ConfigurationTypeDef", "tmc5031_writeConfiguration::tmc5031"], [0, 5, 1, "_CPPv421tmc5031_writeDatagram7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5031_writeDatagram"], [0, 6, 1, "_CPPv421tmc5031_writeDatagram7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5031_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5031_writeDatagram7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5031_writeDatagram::motor"], [0, 6, 1, "_CPPv421tmc5031_writeDatagram7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5031_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5031_writeDatagram7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5031_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5031_writeDatagram7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5031_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5031_writeDatagram7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5031_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc5031_writeInt7uint8_t7uint8_ti", "tmc5031_writeInt"], [0, 6, 1, "_CPPv416tmc5031_writeInt7uint8_t7uint8_ti", "tmc5031_writeInt::address"], [0, 6, 1, "_CPPv416tmc5031_writeInt7uint8_t7uint8_ti", "tmc5031_writeInt::motor"], [0, 6, 1, "_CPPv416tmc5031_writeInt7uint8_t7uint8_ti", "tmc5031_writeInt::value"], [0, 2, 1, "_CPPv429tmc5041_defaultRegisterAccess", "tmc5041_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc5041_defaultRegisterResetState", "tmc5041_defaultRegisterResetState"], [0, 5, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init"], [0, 5, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init"], [0, 6, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init::channel"], [0, 6, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init::channel"], [0, 6, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init::config"], [0, 6, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init::config"], [0, 6, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init::tmc5041"], [0, 6, 1, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5041_init::tmc5041"], [0, 5, 1, "_CPPv419tmc5041_periodicJobP14TMC5041TypeDef8uint32_t", "tmc5041_periodicJob"], [0, 5, 1, "_CPPv419tmc5041_periodicJobP14TMC5041TypeDef8uint32_t", "tmc5041_periodicJob"], [0, 6, 1, "_CPPv419tmc5041_periodicJobP14TMC5041TypeDef8uint32_t", "tmc5041_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5041_periodicJobP14TMC5041TypeDef8uint32_t", "tmc5041_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5041_periodicJobP14TMC5041TypeDef8uint32_t", "tmc5041_periodicJob::tmc5041"], [0, 6, 1, "_CPPv419tmc5041_periodicJobP14TMC5041TypeDef8uint32_t", "tmc5041_periodicJob::tmc5041"], [0, 5, 1, "_CPPv415tmc5041_readIntP14TMC5041TypeDef7uint8_t", "tmc5041_readInt"], [0, 5, 1, "_CPPv415tmc5041_readIntP14TMC5041TypeDef7uint8_t", "tmc5041_readInt"], [0, 6, 1, "_CPPv415tmc5041_readIntP14TMC5041TypeDef7uint8_t", "tmc5041_readInt::address"], [0, 6, 1, "_CPPv415tmc5041_readIntP14TMC5041TypeDef7uint8_t", "tmc5041_readInt::address"], [0, 6, 1, "_CPPv415tmc5041_readIntP14TMC5041TypeDef7uint8_t", "tmc5041_readInt::tmc5041"], [0, 6, 1, "_CPPv415tmc5041_readIntP14TMC5041TypeDef7uint8_t", "tmc5041_readInt::tmc5041"], [0, 5, 1, "_CPPv422tmc5041_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5041_readWriteArray"], [0, 6, 1, "_CPPv422tmc5041_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5041_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc5041_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5041_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc5041_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5041_readWriteArray::length"], [0, 5, 1, "_CPPv413tmc5041_resetP14TMC5041TypeDef", "tmc5041_reset"], [0, 5, 1, "_CPPv413tmc5041_resetP14TMC5041TypeDef", "tmc5041_reset"], [0, 6, 1, "_CPPv413tmc5041_resetP14TMC5041TypeDef", "tmc5041_reset::tmc5041"], [0, 6, 1, "_CPPv413tmc5041_resetP14TMC5041TypeDef", "tmc5041_reset::tmc5041"], [0, 5, 1, "_CPPv415tmc5041_restoreP14TMC5041TypeDef", "tmc5041_restore"], [0, 5, 1, "_CPPv415tmc5041_restoreP14TMC5041TypeDef", "tmc5041_restore"], [0, 6, 1, "_CPPv415tmc5041_restoreP14TMC5041TypeDef", "tmc5041_restore::tmc5041"], [0, 6, 1, "_CPPv415tmc5041_restoreP14TMC5041TypeDef", "tmc5041_restore::tmc5041"], [0, 5, 1, "_CPPv426tmc5041_writeConfigurationP14TMC5041TypeDef", "tmc5041_writeConfiguration"], [0, 6, 1, "_CPPv426tmc5041_writeConfigurationP14TMC5041TypeDef", "tmc5041_writeConfiguration::tmc5041"], [0, 5, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram"], [0, 5, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::tmc5041"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::tmc5041"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::x4"], [0, 6, 1, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5041_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t", "tmc5041_writeInt"], [0, 5, 1, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t", "tmc5041_writeInt"], [0, 6, 1, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t", "tmc5041_writeInt::address"], [0, 6, 1, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t", "tmc5041_writeInt::address"], [0, 6, 1, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t", "tmc5041_writeInt::tmc5041"], [0, 6, 1, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t", "tmc5041_writeInt::tmc5041"], [0, 6, 1, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t", "tmc5041_writeInt::value"], [0, 6, 1, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t", "tmc5041_writeInt::value"], [0, 2, 1, "_CPPv425tmc5062_RegisterConstants", "tmc5062_RegisterConstants"], [0, 7, 1, "_CPPv416tmc5062_callback", "tmc5062_callback"], [0, 2, 1, "_CPPv429tmc5062_defaultRegisterAccess", "tmc5062_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc5062_defaultRegisterResetState", "tmc5062_defaultRegisterResetState"], [0, 5, 1, "_CPPv427tmc5062_fillShadowRegistersP14TMC5062TypeDef", "tmc5062_fillShadowRegisters"], [0, 5, 1, "_CPPv427tmc5062_fillShadowRegistersP14TMC5062TypeDef", "tmc5062_fillShadowRegisters"], [0, 6, 1, "_CPPv427tmc5062_fillShadowRegistersP14TMC5062TypeDef", "tmc5062_fillShadowRegisters::tmc5062"], [0, 6, 1, "_CPPv427tmc5062_fillShadowRegistersP14TMC5062TypeDef", "tmc5062_fillShadowRegisters::tmc5062"], [0, 5, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init"], [0, 5, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::chipFrequency"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::chipFrequency"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::motorIndex0"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::motorIndex0"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::motorIndex1"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::motorIndex1"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::tmc5062"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::tmc5062"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::tmc5062_config"], [0, 6, 1, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t", "tmc5062_init::tmc5062_config"], [0, 5, 1, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_left"], [0, 5, 1, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_left"], [0, 6, 1, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_left::motor"], [0, 6, 1, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_left::motor"], [0, 6, 1, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_left::tmc5062"], [0, 6, 1, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_left::tmc5062"], [0, 6, 1, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_left::velocity"], [0, 6, 1, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_left::velocity"], [0, 5, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy"], [0, 5, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy"], [0, 6, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy::motor"], [0, 6, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy::motor"], [0, 6, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy::tmc5062"], [0, 6, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy::tmc5062"], [0, 6, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t", "tmc5062_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo"], [0, 5, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo"], [0, 6, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo::motor"], [0, 6, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo::motor"], [0, 6, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo::position"], [0, 6, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo::position"], [0, 6, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo::tmc5062"], [0, 6, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo::tmc5062"], [0, 6, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t", "tmc5062_moveTo::velocityMax"], [0, 5, 1, "_CPPv419tmc5062_periodicJobP14TMC5062TypeDef8uint32_t", "tmc5062_periodicJob"], [0, 5, 1, "_CPPv419tmc5062_periodicJobP14TMC5062TypeDef8uint32_t", "tmc5062_periodicJob"], [0, 6, 1, "_CPPv419tmc5062_periodicJobP14TMC5062TypeDef8uint32_t", "tmc5062_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5062_periodicJobP14TMC5062TypeDef8uint32_t", "tmc5062_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5062_periodicJobP14TMC5062TypeDef8uint32_t", "tmc5062_periodicJob::tmc5062"], [0, 6, 1, "_CPPv419tmc5062_periodicJobP14TMC5062TypeDef8uint32_t", "tmc5062_periodicJob::tmc5072"], [0, 5, 1, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t", "tmc5062_readInt"], [0, 5, 1, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t", "tmc5062_readInt"], [0, 6, 1, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t", "tmc5062_readInt::address"], [0, 6, 1, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t", "tmc5062_readInt::address"], [0, 6, 1, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t", "tmc5062_readInt::channel"], [0, 6, 1, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t", "tmc5062_readInt::channel"], [0, 6, 1, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t", "tmc5062_readInt::tmc5062"], [0, 6, 1, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t", "tmc5062_readInt::tmc5062"], [0, 5, 1, "_CPPv417tmc5062_readWrite7uint8_t7uint8_t7uint8_t", "tmc5062_readWrite"], [0, 6, 1, "_CPPv417tmc5062_readWrite7uint8_t7uint8_t7uint8_t", "tmc5062_readWrite::data"], [0, 6, 1, "_CPPv417tmc5062_readWrite7uint8_t7uint8_t7uint8_t", "tmc5062_readWrite::lastTransfer"], [0, 6, 1, "_CPPv417tmc5062_readWrite7uint8_t7uint8_t7uint8_t", "tmc5062_readWrite::motor"], [0, 5, 1, "_CPPv413tmc5062_resetP14TMC5062TypeDef", "tmc5062_reset"], [0, 5, 1, "_CPPv413tmc5062_resetP14TMC5062TypeDef", "tmc5062_reset"], [0, 6, 1, "_CPPv413tmc5062_resetP14TMC5062TypeDef", "tmc5062_reset::tmc5062"], [0, 6, 1, "_CPPv413tmc5062_resetP14TMC5062TypeDef", "tmc5062_reset::tmc5062"], [0, 5, 1, "_CPPv415tmc5062_restoreP14TMC5062TypeDef", "tmc5062_restore"], [0, 5, 1, "_CPPv415tmc5062_restoreP14TMC5062TypeDef", "tmc5062_restore"], [0, 6, 1, "_CPPv415tmc5062_restoreP14TMC5062TypeDef", "tmc5062_restore::tmc5062"], [0, 6, 1, "_CPPv415tmc5062_restoreP14TMC5062TypeDef", "tmc5062_restore::tmc5062"], [0, 5, 1, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_right"], [0, 5, 1, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_right"], [0, 6, 1, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_right::motor"], [0, 6, 1, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_right::motor"], [0, 6, 1, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_right::tmc5062"], [0, 6, 1, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_right::tmc5062"], [0, 6, 1, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_right::velocity"], [0, 6, 1, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_right::velocity"], [0, 5, 1, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_rotate"], [0, 5, 1, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_rotate"], [0, 6, 1, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_rotate::motor"], [0, 6, 1, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_rotate::motor"], [0, 6, 1, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_rotate::tmc5062"], [0, 6, 1, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_rotate::tmc5062"], [0, 6, 1, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_rotate::velocity"], [0, 6, 1, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t", "tmc5062_rotate::velocity"], [0, 5, 1, "_CPPv419tmc5062_setCallbackP14TMC5062TypeDef16tmc5062_callback", "tmc5062_setCallback"], [0, 5, 1, "_CPPv419tmc5062_setCallbackP14TMC5062TypeDef16tmc5062_callback", "tmc5062_setCallback"], [0, 6, 1, "_CPPv419tmc5062_setCallbackP14TMC5062TypeDef16tmc5062_callback", "tmc5062_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5062_setCallbackP14TMC5062TypeDef16tmc5062_callback", "tmc5062_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5062_setCallbackP14TMC5062TypeDef16tmc5062_callback", "tmc5062_setCallback::tmc5062"], [0, 6, 1, "_CPPv419tmc5062_setCallbackP14TMC5062TypeDef16tmc5062_callback", "tmc5062_setCallback::tmc5062"], [0, 5, 1, "_CPPv429tmc5062_setRegisterResetStateP14TMC5062TypeDefPK7int32_t", "tmc5062_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc5062_setRegisterResetStateP14TMC5062TypeDefPK7int32_t", "tmc5062_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc5062_setRegisterResetStateP14TMC5062TypeDefPK7int32_t", "tmc5062_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5062_setRegisterResetStateP14TMC5062TypeDefPK7int32_t", "tmc5062_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5062_setRegisterResetStateP14TMC5062TypeDefPK7int32_t", "tmc5062_setRegisterResetState::tmc5062"], [0, 6, 1, "_CPPv429tmc5062_setRegisterResetStateP14TMC5062TypeDefPK7int32_t", "tmc5062_setRegisterResetState::tmc5062"], [0, 5, 1, "_CPPv412tmc5062_stopP14TMC5062TypeDef7uint8_t", "tmc5062_stop"], [0, 5, 1, "_CPPv412tmc5062_stopP14TMC5062TypeDef7uint8_t", "tmc5062_stop"], [0, 6, 1, "_CPPv412tmc5062_stopP14TMC5062TypeDef7uint8_t", "tmc5062_stop::motor"], [0, 6, 1, "_CPPv412tmc5062_stopP14TMC5062TypeDef7uint8_t", "tmc5062_stop::motor"], [0, 6, 1, "_CPPv412tmc5062_stopP14TMC5062TypeDef7uint8_t", "tmc5062_stop::tmc5062"], [0, 6, 1, "_CPPv412tmc5062_stopP14TMC5062TypeDef7uint8_t", "tmc5062_stop::tmc5062"], [0, 5, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt"], [0, 5, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt"], [0, 6, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt::address"], [0, 6, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt::address"], [0, 6, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt::channel"], [0, 6, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt::channel"], [0, 6, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt::tmc5062"], [0, 6, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt::tmc5062"], [0, 6, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt::value"], [0, 6, 1, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t", "tmc5062_writeInt::value"], [0, 2, 1, "_CPPv425tmc5072_RegisterConstants", "tmc5072_RegisterConstants"], [0, 7, 1, "_CPPv416tmc5072_callback", "tmc5072_callback"], [0, 2, 1, "_CPPv429tmc5072_defaultRegisterAccess", "tmc5072_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc5072_defaultRegisterResetState", "tmc5072_defaultRegisterResetState"], [0, 5, 1, "_CPPv427tmc5072_fillShadowRegistersP14TMC5072TypeDef", "tmc5072_fillShadowRegisters"], [0, 5, 1, "_CPPv427tmc5072_fillShadowRegistersP14TMC5072TypeDef", "tmc5072_fillShadowRegisters"], [0, 6, 1, "_CPPv427tmc5072_fillShadowRegistersP14TMC5072TypeDef", "tmc5072_fillShadowRegisters::tmc5072"], [0, 6, 1, "_CPPv427tmc5072_fillShadowRegistersP14TMC5072TypeDef", "tmc5072_fillShadowRegisters::tmc5072"], [0, 5, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init"], [0, 5, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init"], [0, 6, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init::channel"], [0, 6, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init::channel"], [0, 6, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init::tmc5072"], [0, 6, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init::tmc5072"], [0, 6, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init::tmc5072_config"], [0, 6, 1, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5072_init::tmc5072_config"], [0, 5, 1, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_left"], [0, 5, 1, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_left"], [0, 6, 1, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_left::motor"], [0, 6, 1, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_left::motor"], [0, 6, 1, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_left::tmc5072"], [0, 6, 1, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_left::tmc5072"], [0, 6, 1, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_left::velocity"], [0, 6, 1, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_left::velocity"], [0, 5, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy"], [0, 5, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy"], [0, 6, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy::motor"], [0, 6, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy::motor"], [0, 6, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy::tmc5072"], [0, 6, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy::tmc5072"], [0, 6, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t", "tmc5072_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo"], [0, 5, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo"], [0, 6, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo::motor"], [0, 6, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo::motor"], [0, 6, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo::position"], [0, 6, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo::position"], [0, 6, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo::tmc5072"], [0, 6, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo::tmc5072"], [0, 6, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t", "tmc5072_moveTo::velocityMax"], [0, 5, 1, "_CPPv419tmc5072_periodicJobP14TMC5072TypeDef8uint32_t", "tmc5072_periodicJob"], [0, 5, 1, "_CPPv419tmc5072_periodicJobP14TMC5072TypeDef8uint32_t", "tmc5072_periodicJob"], [0, 6, 1, "_CPPv419tmc5072_periodicJobP14TMC5072TypeDef8uint32_t", "tmc5072_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5072_periodicJobP14TMC5072TypeDef8uint32_t", "tmc5072_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5072_periodicJobP14TMC5072TypeDef8uint32_t", "tmc5072_periodicJob::tmc5072"], [0, 6, 1, "_CPPv419tmc5072_periodicJobP14TMC5072TypeDef8uint32_t", "tmc5072_periodicJob::tmc5072"], [0, 5, 1, "_CPPv415tmc5072_readIntP14TMC5072TypeDef7uint8_t", "tmc5072_readInt"], [0, 5, 1, "_CPPv415tmc5072_readIntP14TMC5072TypeDef7uint8_t", "tmc5072_readInt"], [0, 6, 1, "_CPPv415tmc5072_readIntP14TMC5072TypeDef7uint8_t", "tmc5072_readInt::address"], [0, 6, 1, "_CPPv415tmc5072_readIntP14TMC5072TypeDef7uint8_t", "tmc5072_readInt::address"], [0, 6, 1, "_CPPv415tmc5072_readIntP14TMC5072TypeDef7uint8_t", "tmc5072_readInt::tmc5072"], [0, 6, 1, "_CPPv415tmc5072_readIntP14TMC5072TypeDef7uint8_t", "tmc5072_readInt::tmc5072"], [0, 5, 1, "_CPPv422tmc5072_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5072_readWriteArray"], [0, 6, 1, "_CPPv422tmc5072_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5072_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc5072_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5072_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc5072_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5072_readWriteArray::length"], [0, 5, 1, "_CPPv413tmc5072_resetP14TMC5072TypeDef", "tmc5072_reset"], [0, 5, 1, "_CPPv413tmc5072_resetP14TMC5072TypeDef", "tmc5072_reset"], [0, 6, 1, "_CPPv413tmc5072_resetP14TMC5072TypeDef", "tmc5072_reset::tmc5072"], [0, 6, 1, "_CPPv413tmc5072_resetP14TMC5072TypeDef", "tmc5072_reset::tmc5072"], [0, 5, 1, "_CPPv415tmc5072_restoreP14TMC5072TypeDef", "tmc5072_restore"], [0, 5, 1, "_CPPv415tmc5072_restoreP14TMC5072TypeDef", "tmc5072_restore"], [0, 6, 1, "_CPPv415tmc5072_restoreP14TMC5072TypeDef", "tmc5072_restore::tmc5072"], [0, 6, 1, "_CPPv415tmc5072_restoreP14TMC5072TypeDef", "tmc5072_restore::tmc5072"], [0, 5, 1, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_right"], [0, 5, 1, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_right"], [0, 6, 1, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_right::motor"], [0, 6, 1, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_right::motor"], [0, 6, 1, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_right::tmc5072"], [0, 6, 1, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_right::tmc5072"], [0, 6, 1, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_right::velocity"], [0, 6, 1, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_right::velocity"], [0, 5, 1, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_rotate"], [0, 5, 1, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_rotate"], [0, 6, 1, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_rotate::motor"], [0, 6, 1, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_rotate::motor"], [0, 6, 1, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_rotate::tmc5072"], [0, 6, 1, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_rotate::tmc5072"], [0, 6, 1, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_rotate::velocity"], [0, 6, 1, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_rotate::velocity"], [0, 5, 1, "_CPPv419tmc5072_setCallbackP14TMC5072TypeDef16tmc5072_callback", "tmc5072_setCallback"], [0, 5, 1, "_CPPv419tmc5072_setCallbackP14TMC5072TypeDef16tmc5072_callback", "tmc5072_setCallback"], [0, 6, 1, "_CPPv419tmc5072_setCallbackP14TMC5072TypeDef16tmc5072_callback", "tmc5072_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5072_setCallbackP14TMC5072TypeDef16tmc5072_callback", "tmc5072_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5072_setCallbackP14TMC5072TypeDef16tmc5072_callback", "tmc5072_setCallback::tmc5072"], [0, 6, 1, "_CPPv419tmc5072_setCallbackP14TMC5072TypeDef16tmc5072_callback", "tmc5072_setCallback::tmc5072"], [0, 5, 1, "_CPPv429tmc5072_setRegisterResetStateP14TMC5072TypeDefPK7int32_t", "tmc5072_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc5072_setRegisterResetStateP14TMC5072TypeDefPK7int32_t", "tmc5072_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc5072_setRegisterResetStateP14TMC5072TypeDefPK7int32_t", "tmc5072_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5072_setRegisterResetStateP14TMC5072TypeDefPK7int32_t", "tmc5072_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5072_setRegisterResetStateP14TMC5072TypeDefPK7int32_t", "tmc5072_setRegisterResetState::tmc5072"], [0, 6, 1, "_CPPv429tmc5072_setRegisterResetStateP14TMC5072TypeDefPK7int32_t", "tmc5072_setRegisterResetState::tmc5072"], [0, 5, 1, "_CPPv412tmc5072_stopP14TMC5072TypeDef7uint8_t", "tmc5072_stop"], [0, 5, 1, "_CPPv412tmc5072_stopP14TMC5072TypeDef7uint8_t", "tmc5072_stop"], [0, 6, 1, "_CPPv412tmc5072_stopP14TMC5072TypeDef7uint8_t", "tmc5072_stop::motor"], [0, 6, 1, "_CPPv412tmc5072_stopP14TMC5072TypeDef7uint8_t", "tmc5072_stop::motor"], [0, 6, 1, "_CPPv412tmc5072_stopP14TMC5072TypeDef7uint8_t", "tmc5072_stop::tmc5072"], [0, 6, 1, "_CPPv412tmc5072_stopP14TMC5072TypeDef7uint8_t", "tmc5072_stop::tmc5072"], [0, 5, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram"], [0, 5, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::tmc5072"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::tmc5072"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::x4"], [0, 6, 1, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5072_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_writeInt"], [0, 5, 1, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_writeInt"], [0, 6, 1, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_writeInt::address"], [0, 6, 1, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_writeInt::address"], [0, 6, 1, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_writeInt::tmc5072"], [0, 6, 1, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_writeInt::tmc5072"], [0, 6, 1, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_writeInt::value"], [0, 6, 1, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t", "tmc5072_writeInt::value"], [0, 2, 1, "_CPPv425tmc5130_RegisterConstants", "tmc5130_RegisterConstants"], [0, 7, 1, "_CPPv416tmc5130_callback", "tmc5130_callback"], [0, 2, 1, "_CPPv429tmc5130_defaultRegisterAccess", "tmc5130_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc5130_defaultRegisterResetState", "tmc5130_defaultRegisterResetState"], [0, 5, 1, "_CPPv427tmc5130_fillShadowRegistersP14TMC5130TypeDef", "tmc5130_fillShadowRegisters"], [0, 5, 1, "_CPPv427tmc5130_fillShadowRegistersP14TMC5130TypeDef", "tmc5130_fillShadowRegisters"], [0, 6, 1, "_CPPv427tmc5130_fillShadowRegistersP14TMC5130TypeDef", "tmc5130_fillShadowRegisters::tmc5130"], [0, 6, 1, "_CPPv427tmc5130_fillShadowRegistersP14TMC5130TypeDef", "tmc5130_fillShadowRegisters::tmc5130"], [0, 5, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init"], [0, 5, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init"], [0, 6, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init::channel"], [0, 6, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init::channel"], [0, 6, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init::config"], [0, 6, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init::config"], [0, 6, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init::tmc5130"], [0, 6, 1, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5130_init::tmc5130"], [0, 5, 1, "_CPPv412tmc5130_leftP14TMC5130TypeDef8uint32_t", "tmc5130_left"], [0, 5, 1, "_CPPv412tmc5130_leftP14TMC5130TypeDef8uint32_t", "tmc5130_left"], [0, 6, 1, "_CPPv412tmc5130_leftP14TMC5130TypeDef8uint32_t", "tmc5130_left::tmc5130"], [0, 6, 1, "_CPPv412tmc5130_leftP14TMC5130TypeDef8uint32_t", "tmc5130_left::tmc5130"], [0, 6, 1, "_CPPv412tmc5130_leftP14TMC5130TypeDef8uint32_t", "tmc5130_left::velocity"], [0, 6, 1, "_CPPv412tmc5130_leftP14TMC5130TypeDef8uint32_t", "tmc5130_left::velocity"], [0, 5, 1, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t", "tmc5130_moveBy"], [0, 5, 1, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t", "tmc5130_moveBy"], [0, 6, 1, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t", "tmc5130_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t", "tmc5130_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t", "tmc5130_moveBy::tmc5130"], [0, 6, 1, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t", "tmc5130_moveBy::tmc5130"], [0, 6, 1, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t", "tmc5130_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t", "tmc5130_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t", "tmc5130_moveTo"], [0, 5, 1, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t", "tmc5130_moveTo"], [0, 6, 1, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t", "tmc5130_moveTo::position"], [0, 6, 1, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t", "tmc5130_moveTo::position"], [0, 6, 1, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t", "tmc5130_moveTo::tmc5130"], [0, 6, 1, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t", "tmc5130_moveTo::tmc5130"], [0, 6, 1, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t", "tmc5130_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t", "tmc5130_moveTo::velocityMax"], [0, 5, 1, "_CPPv419tmc5130_periodicJobP14TMC5130TypeDef8uint32_t", "tmc5130_periodicJob"], [0, 5, 1, "_CPPv419tmc5130_periodicJobP14TMC5130TypeDef8uint32_t", "tmc5130_periodicJob"], [0, 6, 1, "_CPPv419tmc5130_periodicJobP14TMC5130TypeDef8uint32_t", "tmc5130_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5130_periodicJobP14TMC5130TypeDef8uint32_t", "tmc5130_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5130_periodicJobP14TMC5130TypeDef8uint32_t", "tmc5130_periodicJob::tmc5130"], [0, 6, 1, "_CPPv419tmc5130_periodicJobP14TMC5130TypeDef8uint32_t", "tmc5130_periodicJob::tmc5130"], [0, 5, 1, "_CPPv415tmc5130_readIntP14TMC5130TypeDef7uint8_t", "tmc5130_readInt"], [0, 5, 1, "_CPPv415tmc5130_readIntP14TMC5130TypeDef7uint8_t", "tmc5130_readInt"], [0, 6, 1, "_CPPv415tmc5130_readIntP14TMC5130TypeDef7uint8_t", "tmc5130_readInt::address"], [0, 6, 1, "_CPPv415tmc5130_readIntP14TMC5130TypeDef7uint8_t", "tmc5130_readInt::address"], [0, 6, 1, "_CPPv415tmc5130_readIntP14TMC5130TypeDef7uint8_t", "tmc5130_readInt::tmc5130"], [0, 6, 1, "_CPPv415tmc5130_readIntP14TMC5130TypeDef7uint8_t", "tmc5130_readInt::tmc5130"], [0, 5, 1, "_CPPv422tmc5130_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5130_readWriteArray"], [0, 6, 1, "_CPPv422tmc5130_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5130_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc5130_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5130_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc5130_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5130_readWriteArray::length"], [0, 5, 1, "_CPPv413tmc5130_resetP14TMC5130TypeDef", "tmc5130_reset"], [0, 5, 1, "_CPPv413tmc5130_resetP14TMC5130TypeDef", "tmc5130_reset"], [0, 6, 1, "_CPPv413tmc5130_resetP14TMC5130TypeDef", "tmc5130_reset::tmc5130"], [0, 6, 1, "_CPPv413tmc5130_resetP14TMC5130TypeDef", "tmc5130_reset::tmc5130"], [0, 5, 1, "_CPPv415tmc5130_restoreP14TMC5130TypeDef", "tmc5130_restore"], [0, 5, 1, "_CPPv415tmc5130_restoreP14TMC5130TypeDef", "tmc5130_restore"], [0, 6, 1, "_CPPv415tmc5130_restoreP14TMC5130TypeDef", "tmc5130_restore::tmc5130"], [0, 6, 1, "_CPPv415tmc5130_restoreP14TMC5130TypeDef", "tmc5130_restore::tmc5130"], [0, 5, 1, "_CPPv413tmc5130_rightP14TMC5130TypeDef8uint32_t", "tmc5130_right"], [0, 5, 1, "_CPPv413tmc5130_rightP14TMC5130TypeDef8uint32_t", "tmc5130_right"], [0, 6, 1, "_CPPv413tmc5130_rightP14TMC5130TypeDef8uint32_t", "tmc5130_right::tmc5130"], [0, 6, 1, "_CPPv413tmc5130_rightP14TMC5130TypeDef8uint32_t", "tmc5130_right::tmc5130"], [0, 6, 1, "_CPPv413tmc5130_rightP14TMC5130TypeDef8uint32_t", "tmc5130_right::velocity"], [0, 6, 1, "_CPPv413tmc5130_rightP14TMC5130TypeDef8uint32_t", "tmc5130_right::velocity"], [0, 5, 1, "_CPPv414tmc5130_rotateP14TMC5130TypeDef7int32_t", "tmc5130_rotate"], [0, 5, 1, "_CPPv414tmc5130_rotateP14TMC5130TypeDef7int32_t", "tmc5130_rotate"], [0, 6, 1, "_CPPv414tmc5130_rotateP14TMC5130TypeDef7int32_t", "tmc5130_rotate::tmc5130"], [0, 6, 1, "_CPPv414tmc5130_rotateP14TMC5130TypeDef7int32_t", "tmc5130_rotate::tmc5130"], [0, 6, 1, "_CPPv414tmc5130_rotateP14TMC5130TypeDef7int32_t", "tmc5130_rotate::velocity"], [0, 6, 1, "_CPPv414tmc5130_rotateP14TMC5130TypeDef7int32_t", "tmc5130_rotate::velocity"], [0, 5, 1, "_CPPv419tmc5130_setCallbackP14TMC5130TypeDef16tmc5130_callback", "tmc5130_setCallback"], [0, 5, 1, "_CPPv419tmc5130_setCallbackP14TMC5130TypeDef16tmc5130_callback", "tmc5130_setCallback"], [0, 6, 1, "_CPPv419tmc5130_setCallbackP14TMC5130TypeDef16tmc5130_callback", "tmc5130_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5130_setCallbackP14TMC5130TypeDef16tmc5130_callback", "tmc5130_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5130_setCallbackP14TMC5130TypeDef16tmc5130_callback", "tmc5130_setCallback::tmc5130"], [0, 6, 1, "_CPPv419tmc5130_setCallbackP14TMC5130TypeDef16tmc5130_callback", "tmc5130_setCallback::tmc5130"], [0, 5, 1, "_CPPv429tmc5130_setRegisterResetStateP14TMC5130TypeDefPK7int32_t", "tmc5130_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc5130_setRegisterResetStateP14TMC5130TypeDefPK7int32_t", "tmc5130_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc5130_setRegisterResetStateP14TMC5130TypeDefPK7int32_t", "tmc5130_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5130_setRegisterResetStateP14TMC5130TypeDefPK7int32_t", "tmc5130_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5130_setRegisterResetStateP14TMC5130TypeDefPK7int32_t", "tmc5130_setRegisterResetState::tmc5130"], [0, 6, 1, "_CPPv429tmc5130_setRegisterResetStateP14TMC5130TypeDefPK7int32_t", "tmc5130_setRegisterResetState::tmc5130"], [0, 5, 1, "_CPPv421tmc5130_spi_readWrite7uint8_t7uint8_t", "tmc5130_spi_readWrite"], [0, 6, 1, "_CPPv421tmc5130_spi_readWrite7uint8_t7uint8_t", "tmc5130_spi_readWrite::data"], [0, 6, 1, "_CPPv421tmc5130_spi_readWrite7uint8_t7uint8_t", "tmc5130_spi_readWrite::lastTransfer"], [0, 5, 1, "_CPPv412tmc5130_stopP14TMC5130TypeDef", "tmc5130_stop"], [0, 5, 1, "_CPPv412tmc5130_stopP14TMC5130TypeDef", "tmc5130_stop"], [0, 6, 1, "_CPPv412tmc5130_stopP14TMC5130TypeDef", "tmc5130_stop::tmc5130"], [0, 6, 1, "_CPPv412tmc5130_stopP14TMC5130TypeDef", "tmc5130_stop::tmc5130"], [0, 5, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram"], [0, 5, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::tmc5130"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::tmc5130"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::x4"], [0, 6, 1, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5130_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t", "tmc5130_writeInt"], [0, 5, 1, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t", "tmc5130_writeInt"], [0, 6, 1, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t", "tmc5130_writeInt::address"], [0, 6, 1, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t", "tmc5130_writeInt::address"], [0, 6, 1, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t", "tmc5130_writeInt::tmc5130"], [0, 6, 1, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t", "tmc5130_writeInt::tmc5130"], [0, 6, 1, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t", "tmc5130_writeInt::value"], [0, 6, 1, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t", "tmc5130_writeInt::value"], [0, 2, 1, "_CPPv425tmc5160_RegisterConstants", "tmc5160_RegisterConstants"], [0, 7, 1, "_CPPv416tmc5160_callback", "tmc5160_callback"], [0, 5, 1, "_CPPv424tmc5160_consistencyCheckP14TMC5160TypeDef", "tmc5160_consistencyCheck"], [0, 5, 1, "_CPPv424tmc5160_consistencyCheckP14TMC5160TypeDef", "tmc5160_consistencyCheck"], [0, 6, 1, "_CPPv424tmc5160_consistencyCheckP14TMC5160TypeDef", "tmc5160_consistencyCheck::tmc5160"], [0, 6, 1, "_CPPv424tmc5160_consistencyCheckP14TMC5160TypeDef", "tmc5160_consistencyCheck::tmc5160"], [0, 2, 1, "_CPPv429tmc5160_defaultRegisterAccess", "tmc5160_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc5160_defaultRegisterResetState", "tmc5160_defaultRegisterResetState"], [0, 5, 1, "_CPPv427tmc5160_fillShadowRegistersP14TMC5160TypeDef", "tmc5160_fillShadowRegisters"], [0, 5, 1, "_CPPv427tmc5160_fillShadowRegistersP14TMC5160TypeDef", "tmc5160_fillShadowRegisters"], [0, 6, 1, "_CPPv427tmc5160_fillShadowRegistersP14TMC5160TypeDef", "tmc5160_fillShadowRegisters::tmc5160"], [0, 6, 1, "_CPPv427tmc5160_fillShadowRegistersP14TMC5160TypeDef", "tmc5160_fillShadowRegisters::tmc5160"], [0, 5, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init"], [0, 5, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init"], [0, 6, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init::channel"], [0, 6, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init::channel"], [0, 6, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init::config"], [0, 6, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init::config"], [0, 6, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init::tmc5160"], [0, 6, 1, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5160_init::tmc5160"], [0, 5, 1, "_CPPv412tmc5160_leftP14TMC5160TypeDef8uint32_t", "tmc5160_left"], [0, 5, 1, "_CPPv412tmc5160_leftP14TMC5160TypeDef8uint32_t", "tmc5160_left"], [0, 6, 1, "_CPPv412tmc5160_leftP14TMC5160TypeDef8uint32_t", "tmc5160_left::tmc5160"], [0, 6, 1, "_CPPv412tmc5160_leftP14TMC5160TypeDef8uint32_t", "tmc5160_left::tmc5160"], [0, 6, 1, "_CPPv412tmc5160_leftP14TMC5160TypeDef8uint32_t", "tmc5160_left::velocity"], [0, 6, 1, "_CPPv412tmc5160_leftP14TMC5160TypeDef8uint32_t", "tmc5160_left::velocity"], [0, 5, 1, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t", "tmc5160_moveBy"], [0, 5, 1, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t", "tmc5160_moveBy"], [0, 6, 1, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t", "tmc5160_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t", "tmc5160_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t", "tmc5160_moveBy::tmc5160"], [0, 6, 1, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t", "tmc5160_moveBy::tmc5160"], [0, 6, 1, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t", "tmc5160_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t", "tmc5160_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t", "tmc5160_moveTo"], [0, 5, 1, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t", "tmc5160_moveTo"], [0, 6, 1, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t", "tmc5160_moveTo::position"], [0, 6, 1, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t", "tmc5160_moveTo::position"], [0, 6, 1, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t", "tmc5160_moveTo::tmc5160"], [0, 6, 1, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t", "tmc5160_moveTo::tmc5160"], [0, 6, 1, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t", "tmc5160_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t", "tmc5160_moveTo::velocityMax"], [0, 5, 1, "_CPPv419tmc5160_periodicJobP14TMC5160TypeDef8uint32_t", "tmc5160_periodicJob"], [0, 5, 1, "_CPPv419tmc5160_periodicJobP14TMC5160TypeDef8uint32_t", "tmc5160_periodicJob"], [0, 6, 1, "_CPPv419tmc5160_periodicJobP14TMC5160TypeDef8uint32_t", "tmc5160_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5160_periodicJobP14TMC5160TypeDef8uint32_t", "tmc5160_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5160_periodicJobP14TMC5160TypeDef8uint32_t", "tmc5160_periodicJob::tmc5160"], [0, 6, 1, "_CPPv419tmc5160_periodicJobP14TMC5160TypeDef8uint32_t", "tmc5160_periodicJob::tmc5160"], [0, 5, 1, "_CPPv415tmc5160_readIntP14TMC5160TypeDef7uint8_t", "tmc5160_readInt"], [0, 5, 1, "_CPPv415tmc5160_readIntP14TMC5160TypeDef7uint8_t", "tmc5160_readInt"], [0, 6, 1, "_CPPv415tmc5160_readIntP14TMC5160TypeDef7uint8_t", "tmc5160_readInt::address"], [0, 6, 1, "_CPPv415tmc5160_readIntP14TMC5160TypeDef7uint8_t", "tmc5160_readInt::address"], [0, 6, 1, "_CPPv415tmc5160_readIntP14TMC5160TypeDef7uint8_t", "tmc5160_readInt::tmc5160"], [0, 6, 1, "_CPPv415tmc5160_readIntP14TMC5160TypeDef7uint8_t", "tmc5160_readInt::tmc5160"], [0, 5, 1, "_CPPv422tmc5160_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5160_readWriteArray"], [0, 6, 1, "_CPPv422tmc5160_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5160_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc5160_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5160_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc5160_readWriteArray7uint8_tP7uint8_t6size_t", "tmc5160_readWriteArray::length"], [0, 5, 1, "_CPPv413tmc5160_resetP14TMC5160TypeDef", "tmc5160_reset"], [0, 5, 1, "_CPPv413tmc5160_resetP14TMC5160TypeDef", "tmc5160_reset"], [0, 6, 1, "_CPPv413tmc5160_resetP14TMC5160TypeDef", "tmc5160_reset::tmc5160"], [0, 6, 1, "_CPPv413tmc5160_resetP14TMC5160TypeDef", "tmc5160_reset::tmc5160"], [0, 5, 1, "_CPPv415tmc5160_restoreP14TMC5160TypeDef", "tmc5160_restore"], [0, 5, 1, "_CPPv415tmc5160_restoreP14TMC5160TypeDef", "tmc5160_restore"], [0, 6, 1, "_CPPv415tmc5160_restoreP14TMC5160TypeDef", "tmc5160_restore::tmc5160"], [0, 6, 1, "_CPPv415tmc5160_restoreP14TMC5160TypeDef", "tmc5160_restore::tmc5160"], [0, 5, 1, "_CPPv413tmc5160_rightP14TMC5160TypeDef8uint32_t", "tmc5160_right"], [0, 5, 1, "_CPPv413tmc5160_rightP14TMC5160TypeDef8uint32_t", "tmc5160_right"], [0, 6, 1, "_CPPv413tmc5160_rightP14TMC5160TypeDef8uint32_t", "tmc5160_right::tmc5160"], [0, 6, 1, "_CPPv413tmc5160_rightP14TMC5160TypeDef8uint32_t", "tmc5160_right::tmc5160"], [0, 6, 1, "_CPPv413tmc5160_rightP14TMC5160TypeDef8uint32_t", "tmc5160_right::velocity"], [0, 6, 1, "_CPPv413tmc5160_rightP14TMC5160TypeDef8uint32_t", "tmc5160_right::velocity"], [0, 5, 1, "_CPPv414tmc5160_rotateP14TMC5160TypeDef7int32_t", "tmc5160_rotate"], [0, 5, 1, "_CPPv414tmc5160_rotateP14TMC5160TypeDef7int32_t", "tmc5160_rotate"], [0, 6, 1, "_CPPv414tmc5160_rotateP14TMC5160TypeDef7int32_t", "tmc5160_rotate::tmc5160"], [0, 6, 1, "_CPPv414tmc5160_rotateP14TMC5160TypeDef7int32_t", "tmc5160_rotate::tmc5160"], [0, 6, 1, "_CPPv414tmc5160_rotateP14TMC5160TypeDef7int32_t", "tmc5160_rotate::velocity"], [0, 6, 1, "_CPPv414tmc5160_rotateP14TMC5160TypeDef7int32_t", "tmc5160_rotate::velocity"], [0, 5, 1, "_CPPv419tmc5160_setCallbackP14TMC5160TypeDef16tmc5160_callback", "tmc5160_setCallback"], [0, 5, 1, "_CPPv419tmc5160_setCallbackP14TMC5160TypeDef16tmc5160_callback", "tmc5160_setCallback"], [0, 6, 1, "_CPPv419tmc5160_setCallbackP14TMC5160TypeDef16tmc5160_callback", "tmc5160_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5160_setCallbackP14TMC5160TypeDef16tmc5160_callback", "tmc5160_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5160_setCallbackP14TMC5160TypeDef16tmc5160_callback", "tmc5160_setCallback::tmc5160"], [0, 6, 1, "_CPPv419tmc5160_setCallbackP14TMC5160TypeDef16tmc5160_callback", "tmc5160_setCallback::tmc5160"], [0, 5, 1, "_CPPv429tmc5160_setRegisterResetStateP14TMC5160TypeDefPK7int32_t", "tmc5160_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc5160_setRegisterResetStateP14TMC5160TypeDefPK7int32_t", "tmc5160_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc5160_setRegisterResetStateP14TMC5160TypeDefPK7int32_t", "tmc5160_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5160_setRegisterResetStateP14TMC5160TypeDefPK7int32_t", "tmc5160_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5160_setRegisterResetStateP14TMC5160TypeDefPK7int32_t", "tmc5160_setRegisterResetState::tmc5160"], [0, 6, 1, "_CPPv429tmc5160_setRegisterResetStateP14TMC5160TypeDefPK7int32_t", "tmc5160_setRegisterResetState::tmc5160"], [0, 5, 1, "_CPPv412tmc5160_stopP14TMC5160TypeDef", "tmc5160_stop"], [0, 5, 1, "_CPPv412tmc5160_stopP14TMC5160TypeDef", "tmc5160_stop"], [0, 6, 1, "_CPPv412tmc5160_stopP14TMC5160TypeDef", "tmc5160_stop::tmc5160"], [0, 6, 1, "_CPPv412tmc5160_stopP14TMC5160TypeDef", "tmc5160_stop::tmc5160"], [0, 5, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram"], [0, 5, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::address"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::tmc5160"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::tmc5160"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::x1"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::x2"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::x3"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::x4"], [0, 6, 1, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t", "tmc5160_writeDatagram::x4"], [0, 5, 1, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t", "tmc5160_writeInt"], [0, 5, 1, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t", "tmc5160_writeInt"], [0, 6, 1, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t", "tmc5160_writeInt::address"], [0, 6, 1, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t", "tmc5160_writeInt::address"], [0, 6, 1, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t", "tmc5160_writeInt::tmc5160"], [0, 6, 1, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t", "tmc5160_writeInt::tmc5160"], [0, 6, 1, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t", "tmc5160_writeInt::value"], [0, 6, 1, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t", "tmc5160_writeInt::value"], [0, 2, 1, "_CPPv425tmc5240_RegisterConstants", "tmc5240_RegisterConstants"], [0, 7, 1, "_CPPv416tmc5240_callback", "tmc5240_callback"], [0, 2, 1, "_CPPv429tmc5240_defaultRegisterAccess", "tmc5240_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc5240_defaultRegisterResetState", "tmc5240_defaultRegisterResetState"], [0, 5, 1, "_CPPv423tmc5240_getSlaveAddressP14TMC5240TypeDef", "tmc5240_getSlaveAddress"], [0, 5, 1, "_CPPv423tmc5240_getSlaveAddressP14TMC5240TypeDef", "tmc5240_getSlaveAddress"], [0, 6, 1, "_CPPv423tmc5240_getSlaveAddressP14TMC5240TypeDef", "tmc5240_getSlaveAddress::tmc5240"], [0, 6, 1, "_CPPv423tmc5240_getSlaveAddressP14TMC5240TypeDef", "tmc5240_getSlaveAddress::tmc5240"], [0, 5, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init"], [0, 5, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init"], [0, 6, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init::channel"], [0, 6, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init::channel"], [0, 6, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init::config"], [0, 6, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init::config"], [0, 6, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init::registerResetState"], [0, 6, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init::tmc5240"], [0, 6, 1, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc5240_init::tmc5240"], [0, 5, 1, "_CPPv412tmc5240_leftP14TMC5240TypeDef8uint32_t", "tmc5240_left"], [0, 5, 1, "_CPPv412tmc5240_leftP14TMC5240TypeDef8uint32_t", "tmc5240_left"], [0, 6, 1, "_CPPv412tmc5240_leftP14TMC5240TypeDef8uint32_t", "tmc5240_left::tmc5240"], [0, 6, 1, "_CPPv412tmc5240_leftP14TMC5240TypeDef8uint32_t", "tmc5240_left::tmc5240"], [0, 6, 1, "_CPPv412tmc5240_leftP14TMC5240TypeDef8uint32_t", "tmc5240_left::velocity"], [0, 6, 1, "_CPPv412tmc5240_leftP14TMC5240TypeDef8uint32_t", "tmc5240_left::velocity"], [0, 5, 1, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t", "tmc5240_moveBy"], [0, 5, 1, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t", "tmc5240_moveBy"], [0, 6, 1, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t", "tmc5240_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t", "tmc5240_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t", "tmc5240_moveBy::tmc5240"], [0, 6, 1, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t", "tmc5240_moveBy::tmc5240"], [0, 6, 1, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t", "tmc5240_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t", "tmc5240_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t", "tmc5240_moveTo"], [0, 5, 1, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t", "tmc5240_moveTo"], [0, 6, 1, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t", "tmc5240_moveTo::position"], [0, 6, 1, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t", "tmc5240_moveTo::position"], [0, 6, 1, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t", "tmc5240_moveTo::tmc5240"], [0, 6, 1, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t", "tmc5240_moveTo::tmc5240"], [0, 6, 1, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t", "tmc5240_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t", "tmc5240_moveTo::velocityMax"], [0, 5, 1, "_CPPv419tmc5240_periodicJobP14TMC5240TypeDef8uint32_t", "tmc5240_periodicJob"], [0, 5, 1, "_CPPv419tmc5240_periodicJobP14TMC5240TypeDef8uint32_t", "tmc5240_periodicJob"], [0, 6, 1, "_CPPv419tmc5240_periodicJobP14TMC5240TypeDef8uint32_t", "tmc5240_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5240_periodicJobP14TMC5240TypeDef8uint32_t", "tmc5240_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5240_periodicJobP14TMC5240TypeDef8uint32_t", "tmc5240_periodicJob::tmc5240"], [0, 6, 1, "_CPPv419tmc5240_periodicJobP14TMC5240TypeDef8uint32_t", "tmc5240_periodicJob::tmc5240"], [0, 5, 1, "_CPPv415tmc5240_readIntP14TMC5240TypeDef7uint8_t", "tmc5240_readInt"], [0, 6, 1, "_CPPv415tmc5240_readIntP14TMC5240TypeDef7uint8_t", "tmc5240_readInt::address"], [0, 6, 1, "_CPPv415tmc5240_readIntP14TMC5240TypeDef7uint8_t", "tmc5240_readInt::tmc5240"], [0, 5, 1, "_CPPv413tmc5240_resetP14TMC5240TypeDef", "tmc5240_reset"], [0, 5, 1, "_CPPv413tmc5240_resetP14TMC5240TypeDef", "tmc5240_reset"], [0, 6, 1, "_CPPv413tmc5240_resetP14TMC5240TypeDef", "tmc5240_reset::tmc5240"], [0, 6, 1, "_CPPv413tmc5240_resetP14TMC5240TypeDef", "tmc5240_reset::tmc5240"], [0, 5, 1, "_CPPv415tmc5240_restoreP14TMC5240TypeDef", "tmc5240_restore"], [0, 5, 1, "_CPPv415tmc5240_restoreP14TMC5240TypeDef", "tmc5240_restore"], [0, 6, 1, "_CPPv415tmc5240_restoreP14TMC5240TypeDef", "tmc5240_restore::tmc5240"], [0, 6, 1, "_CPPv415tmc5240_restoreP14TMC5240TypeDef", "tmc5240_restore::tmc5240"], [0, 5, 1, "_CPPv413tmc5240_rightP14TMC5240TypeDef8uint32_t", "tmc5240_right"], [0, 5, 1, "_CPPv413tmc5240_rightP14TMC5240TypeDef8uint32_t", "tmc5240_right"], [0, 6, 1, "_CPPv413tmc5240_rightP14TMC5240TypeDef8uint32_t", "tmc5240_right::tmc5240"], [0, 6, 1, "_CPPv413tmc5240_rightP14TMC5240TypeDef8uint32_t", "tmc5240_right::tmc5240"], [0, 6, 1, "_CPPv413tmc5240_rightP14TMC5240TypeDef8uint32_t", "tmc5240_right::velocity"], [0, 6, 1, "_CPPv413tmc5240_rightP14TMC5240TypeDef8uint32_t", "tmc5240_right::velocity"], [0, 5, 1, "_CPPv414tmc5240_rotateP14TMC5240TypeDef7int32_t", "tmc5240_rotate"], [0, 5, 1, "_CPPv414tmc5240_rotateP14TMC5240TypeDef7int32_t", "tmc5240_rotate"], [0, 6, 1, "_CPPv414tmc5240_rotateP14TMC5240TypeDef7int32_t", "tmc5240_rotate::tmc5240"], [0, 6, 1, "_CPPv414tmc5240_rotateP14TMC5240TypeDef7int32_t", "tmc5240_rotate::tmc5240"], [0, 6, 1, "_CPPv414tmc5240_rotateP14TMC5240TypeDef7int32_t", "tmc5240_rotate::velocity"], [0, 6, 1, "_CPPv414tmc5240_rotateP14TMC5240TypeDef7int32_t", "tmc5240_rotate::velocity"], [0, 5, 1, "_CPPv419tmc5240_setCallbackP14TMC5240TypeDef16tmc5240_callback", "tmc5240_setCallback"], [0, 5, 1, "_CPPv419tmc5240_setCallbackP14TMC5240TypeDef16tmc5240_callback", "tmc5240_setCallback"], [0, 6, 1, "_CPPv419tmc5240_setCallbackP14TMC5240TypeDef16tmc5240_callback", "tmc5240_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5240_setCallbackP14TMC5240TypeDef16tmc5240_callback", "tmc5240_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5240_setCallbackP14TMC5240TypeDef16tmc5240_callback", "tmc5240_setCallback::tmc5240"], [0, 6, 1, "_CPPv419tmc5240_setCallbackP14TMC5240TypeDef16tmc5240_callback", "tmc5240_setCallback::tmc5240"], [0, 5, 1, "_CPPv429tmc5240_setRegisterResetStateP14TMC5240TypeDefPK7int32_t", "tmc5240_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc5240_setRegisterResetStateP14TMC5240TypeDefPK7int32_t", "tmc5240_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc5240_setRegisterResetStateP14TMC5240TypeDefPK7int32_t", "tmc5240_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5240_setRegisterResetStateP14TMC5240TypeDefPK7int32_t", "tmc5240_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5240_setRegisterResetStateP14TMC5240TypeDefPK7int32_t", "tmc5240_setRegisterResetState::tmc5240"], [0, 6, 1, "_CPPv429tmc5240_setRegisterResetStateP14TMC5240TypeDefPK7int32_t", "tmc5240_setRegisterResetState::tmc5240"], [0, 5, 1, "_CPPv423tmc5240_setSlaveAddressP14TMC5240TypeDef7uint8_t", "tmc5240_setSlaveAddress"], [0, 5, 1, "_CPPv423tmc5240_setSlaveAddressP14TMC5240TypeDef7uint8_t", "tmc5240_setSlaveAddress"], [0, 6, 1, "_CPPv423tmc5240_setSlaveAddressP14TMC5240TypeDef7uint8_t", "tmc5240_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc5240_setSlaveAddressP14TMC5240TypeDef7uint8_t", "tmc5240_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc5240_setSlaveAddressP14TMC5240TypeDef7uint8_t", "tmc5240_setSlaveAddress::tmc5240"], [0, 6, 1, "_CPPv423tmc5240_setSlaveAddressP14TMC5240TypeDef7uint8_t", "tmc5240_setSlaveAddress::tmc5240"], [0, 5, 1, "_CPPv412tmc5240_stopP14TMC5240TypeDef", "tmc5240_stop"], [0, 5, 1, "_CPPv412tmc5240_stopP14TMC5240TypeDef", "tmc5240_stop"], [0, 6, 1, "_CPPv412tmc5240_stopP14TMC5240TypeDef", "tmc5240_stop::tmc5240"], [0, 6, 1, "_CPPv412tmc5240_stopP14TMC5240TypeDef", "tmc5240_stop::tmc5240"], [0, 5, 1, "_CPPv416tmc5240_writeIntP14TMC5240TypeDef7uint8_t7int32_t", "tmc5240_writeInt"], [0, 6, 1, "_CPPv416tmc5240_writeIntP14TMC5240TypeDef7uint8_t7int32_t", "tmc5240_writeInt::address"], [0, 6, 1, "_CPPv416tmc5240_writeIntP14TMC5240TypeDef7uint8_t7int32_t", "tmc5240_writeInt::tmc5240"], [0, 6, 1, "_CPPv416tmc5240_writeIntP14TMC5240TypeDef7uint8_t7int32_t", "tmc5240_writeInt::value"], [0, 2, 1, "_CPPv425tmc5271_RegisterConstants", "tmc5271_RegisterConstants"], [0, 7, 1, "_CPPv416tmc5271_callback", "tmc5271_callback"], [0, 5, 1, "_CPPv424tmc5271_consistencyCheckP14TMC5271TypeDef", "tmc5271_consistencyCheck"], [0, 5, 1, "_CPPv424tmc5271_consistencyCheckP14TMC5271TypeDef", "tmc5271_consistencyCheck"], [0, 6, 1, "_CPPv424tmc5271_consistencyCheckP14TMC5271TypeDef", "tmc5271_consistencyCheck::tmc5271"], [0, 6, 1, "_CPPv424tmc5271_consistencyCheckP14TMC5271TypeDef", "tmc5271_consistencyCheck::tmc5271"], [0, 5, 1, "_CPPv423tmc5271_getSlaveAddressP14TMC5271TypeDef", "tmc5271_getSlaveAddress"], [0, 5, 1, "_CPPv423tmc5271_getSlaveAddressP14TMC5271TypeDef", "tmc5271_getSlaveAddress"], [0, 6, 1, "_CPPv423tmc5271_getSlaveAddressP14TMC5271TypeDef", "tmc5271_getSlaveAddress::tmc5271"], [0, 6, 1, "_CPPv423tmc5271_getSlaveAddressP14TMC5271TypeDef", "tmc5271_getSlaveAddress::tmc5271"], [0, 5, 1, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5271_init"], [0, 5, 1, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5271_init"], [0, 6, 1, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5271_init::channel"], [0, 6, 1, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5271_init::channel"], [0, 6, 1, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5271_init::config"], [0, 6, 1, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5271_init::config"], [0, 6, 1, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5271_init::tmc5271"], [0, 6, 1, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5271_init::tmc5271"], [0, 5, 1, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_left"], [0, 5, 1, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_left"], [0, 6, 1, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_left::motor"], [0, 6, 1, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_left::motor"], [0, 6, 1, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_left::tmc5271"], [0, 6, 1, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_left::tmc5271"], [0, 6, 1, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_left::velocity"], [0, 6, 1, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_left::velocity"], [0, 5, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy"], [0, 5, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy"], [0, 6, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy::motor"], [0, 6, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy::motor"], [0, 6, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy::tmc5271"], [0, 6, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy::tmc5271"], [0, 6, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t", "tmc5271_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo"], [0, 5, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo"], [0, 6, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo::motor"], [0, 6, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo::motor"], [0, 6, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo::position"], [0, 6, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo::position"], [0, 6, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo::tmc5271"], [0, 6, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo::tmc5271"], [0, 6, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t", "tmc5271_moveTo::velocityMax"], [0, 5, 1, "_CPPv419tmc5271_periodicJobP14TMC5271TypeDef8uint32_t", "tmc5271_periodicJob"], [0, 5, 1, "_CPPv419tmc5271_periodicJobP14TMC5271TypeDef8uint32_t", "tmc5271_periodicJob"], [0, 6, 1, "_CPPv419tmc5271_periodicJobP14TMC5271TypeDef8uint32_t", "tmc5271_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5271_periodicJobP14TMC5271TypeDef8uint32_t", "tmc5271_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5271_periodicJobP14TMC5271TypeDef8uint32_t", "tmc5271_periodicJob::tmc5271"], [0, 6, 1, "_CPPv419tmc5271_periodicJobP14TMC5271TypeDef8uint32_t", "tmc5271_periodicJob::tmc5271"], [0, 5, 1, "_CPPv415tmc5271_readIntP14TMC5271TypeDef7uint8_t", "tmc5271_readInt"], [0, 6, 1, "_CPPv415tmc5271_readIntP14TMC5271TypeDef7uint8_t", "tmc5271_readInt::address"], [0, 6, 1, "_CPPv415tmc5271_readIntP14TMC5271TypeDef7uint8_t", "tmc5271_readInt::tmc5271"], [0, 5, 1, "_CPPv413tmc5271_resetP14TMC5271TypeDef", "tmc5271_reset"], [0, 5, 1, "_CPPv413tmc5271_resetP14TMC5271TypeDef", "tmc5271_reset"], [0, 6, 1, "_CPPv413tmc5271_resetP14TMC5271TypeDef", "tmc5271_reset::tmc5271"], [0, 6, 1, "_CPPv413tmc5271_resetP14TMC5271TypeDef", "tmc5271_reset::tmc5271"], [0, 5, 1, "_CPPv415tmc5271_restoreP14TMC5271TypeDef", "tmc5271_restore"], [0, 6, 1, "_CPPv415tmc5271_restoreP14TMC5271TypeDef", "tmc5271_restore::tmc5271"], [0, 5, 1, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_right"], [0, 5, 1, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_right"], [0, 6, 1, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_right::motor"], [0, 6, 1, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_right::motor"], [0, 6, 1, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_right::tmc5271"], [0, 6, 1, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_right::tmc5271"], [0, 6, 1, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_right::velocity"], [0, 6, 1, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_right::velocity"], [0, 5, 1, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_rotate"], [0, 5, 1, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_rotate"], [0, 6, 1, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_rotate::motor"], [0, 6, 1, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_rotate::motor"], [0, 6, 1, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_rotate::tmc5271"], [0, 6, 1, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_rotate::tmc5271"], [0, 6, 1, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_rotate::velocity"], [0, 6, 1, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_rotate::velocity"], [0, 5, 1, "_CPPv419tmc5271_setCallbackP14TMC5271TypeDef16tmc5271_callback", "tmc5271_setCallback"], [0, 5, 1, "_CPPv419tmc5271_setCallbackP14TMC5271TypeDef16tmc5271_callback", "tmc5271_setCallback"], [0, 6, 1, "_CPPv419tmc5271_setCallbackP14TMC5271TypeDef16tmc5271_callback", "tmc5271_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5271_setCallbackP14TMC5271TypeDef16tmc5271_callback", "tmc5271_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5271_setCallbackP14TMC5271TypeDef16tmc5271_callback", "tmc5271_setCallback::tmc5271"], [0, 6, 1, "_CPPv419tmc5271_setCallbackP14TMC5271TypeDef16tmc5271_callback", "tmc5271_setCallback::tmc5271"], [0, 5, 1, "_CPPv429tmc5271_setRegisterResetStateP14TMC5271TypeDefPK7int32_t", "tmc5271_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc5271_setRegisterResetStateP14TMC5271TypeDefPK7int32_t", "tmc5271_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5271_setRegisterResetStateP14TMC5271TypeDefPK7int32_t", "tmc5271_setRegisterResetState::tmc5271"], [0, 5, 1, "_CPPv423tmc5271_setSlaveAddressP14TMC5271TypeDef7uint8_t", "tmc5271_setSlaveAddress"], [0, 5, 1, "_CPPv423tmc5271_setSlaveAddressP14TMC5271TypeDef7uint8_t", "tmc5271_setSlaveAddress"], [0, 6, 1, "_CPPv423tmc5271_setSlaveAddressP14TMC5271TypeDef7uint8_t", "tmc5271_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc5271_setSlaveAddressP14TMC5271TypeDef7uint8_t", "tmc5271_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc5271_setSlaveAddressP14TMC5271TypeDef7uint8_t", "tmc5271_setSlaveAddress::tmc5271"], [0, 6, 1, "_CPPv423tmc5271_setSlaveAddressP14TMC5271TypeDef7uint8_t", "tmc5271_setSlaveAddress::tmc5271"], [0, 5, 1, "_CPPv412tmc5271_stopP14TMC5271TypeDef7uint8_t", "tmc5271_stop"], [0, 5, 1, "_CPPv412tmc5271_stopP14TMC5271TypeDef7uint8_t", "tmc5271_stop"], [0, 6, 1, "_CPPv412tmc5271_stopP14TMC5271TypeDef7uint8_t", "tmc5271_stop::motor"], [0, 6, 1, "_CPPv412tmc5271_stopP14TMC5271TypeDef7uint8_t", "tmc5271_stop::motor"], [0, 6, 1, "_CPPv412tmc5271_stopP14TMC5271TypeDef7uint8_t", "tmc5271_stop::tmc5271"], [0, 6, 1, "_CPPv412tmc5271_stopP14TMC5271TypeDef7uint8_t", "tmc5271_stop::tmc5271"], [0, 5, 1, "_CPPv416tmc5271_writeIntP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_writeInt"], [0, 6, 1, "_CPPv416tmc5271_writeIntP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_writeInt::address"], [0, 6, 1, "_CPPv416tmc5271_writeIntP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_writeInt::tmc5271"], [0, 6, 1, "_CPPv416tmc5271_writeIntP14TMC5271TypeDef7uint8_t7int32_t", "tmc5271_writeInt::value"], [0, 7, 1, "_CPPv416tmc5272_callback", "tmc5272_callback"], [0, 5, 1, "_CPPv424tmc5272_consistencyCheckP14TMC5272TypeDef", "tmc5272_consistencyCheck"], [0, 5, 1, "_CPPv424tmc5272_consistencyCheckP14TMC5272TypeDef", "tmc5272_consistencyCheck"], [0, 6, 1, "_CPPv424tmc5272_consistencyCheckP14TMC5272TypeDef", "tmc5272_consistencyCheck::tmc5272"], [0, 6, 1, "_CPPv424tmc5272_consistencyCheckP14TMC5272TypeDef", "tmc5272_consistencyCheck::tmc5272"], [0, 5, 1, "_CPPv423tmc5272_getSlaveAddressP14TMC5272TypeDef", "tmc5272_getSlaveAddress"], [0, 5, 1, "_CPPv423tmc5272_getSlaveAddressP14TMC5272TypeDef", "tmc5272_getSlaveAddress"], [0, 6, 1, "_CPPv423tmc5272_getSlaveAddressP14TMC5272TypeDef", "tmc5272_getSlaveAddress::tmc5272"], [0, 6, 1, "_CPPv423tmc5272_getSlaveAddressP14TMC5272TypeDef", "tmc5272_getSlaveAddress::tmc5272"], [0, 5, 1, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5272_init"], [0, 5, 1, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5272_init"], [0, 6, 1, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5272_init::channel"], [0, 6, 1, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5272_init::channel"], [0, 6, 1, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5272_init::config"], [0, 6, 1, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5272_init::config"], [0, 6, 1, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5272_init::tmc5272"], [0, 6, 1, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef", "tmc5272_init::tmc5272"], [0, 5, 1, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_left"], [0, 5, 1, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_left"], [0, 6, 1, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_left::motor"], [0, 6, 1, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_left::motor"], [0, 6, 1, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_left::tmc5272"], [0, 6, 1, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_left::tmc5272"], [0, 6, 1, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_left::velocity"], [0, 6, 1, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_left::velocity"], [0, 5, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy"], [0, 5, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy"], [0, 6, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy::motor"], [0, 6, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy::motor"], [0, 6, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy::ticks"], [0, 6, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy::tmc5272"], [0, 6, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy::tmc5272"], [0, 6, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy::velocityMax"], [0, 6, 1, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t", "tmc5272_moveBy::velocityMax"], [0, 5, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo"], [0, 5, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo"], [0, 6, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo::motor"], [0, 6, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo::motor"], [0, 6, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo::position"], [0, 6, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo::position"], [0, 6, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo::tmc5272"], [0, 6, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo::tmc5272"], [0, 6, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo::velocityMax"], [0, 6, 1, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t", "tmc5272_moveTo::velocityMax"], [0, 5, 1, "_CPPv419tmc5272_periodicJobP14TMC5272TypeDef8uint32_t", "tmc5272_periodicJob"], [0, 5, 1, "_CPPv419tmc5272_periodicJobP14TMC5272TypeDef8uint32_t", "tmc5272_periodicJob"], [0, 6, 1, "_CPPv419tmc5272_periodicJobP14TMC5272TypeDef8uint32_t", "tmc5272_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5272_periodicJobP14TMC5272TypeDef8uint32_t", "tmc5272_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc5272_periodicJobP14TMC5272TypeDef8uint32_t", "tmc5272_periodicJob::tmc5272"], [0, 6, 1, "_CPPv419tmc5272_periodicJobP14TMC5272TypeDef8uint32_t", "tmc5272_periodicJob::tmc5272"], [0, 5, 1, "_CPPv415tmc5272_readIntP14TMC5272TypeDef7uint8_t", "tmc5272_readInt"], [0, 6, 1, "_CPPv415tmc5272_readIntP14TMC5272TypeDef7uint8_t", "tmc5272_readInt::address"], [0, 6, 1, "_CPPv415tmc5272_readIntP14TMC5272TypeDef7uint8_t", "tmc5272_readInt::tmc5272"], [0, 5, 1, "_CPPv413tmc5272_resetP14TMC5272TypeDef", "tmc5272_reset"], [0, 5, 1, "_CPPv413tmc5272_resetP14TMC5272TypeDef", "tmc5272_reset"], [0, 6, 1, "_CPPv413tmc5272_resetP14TMC5272TypeDef", "tmc5272_reset::tmc5272"], [0, 6, 1, "_CPPv413tmc5272_resetP14TMC5272TypeDef", "tmc5272_reset::tmc5272"], [0, 5, 1, "_CPPv415tmc5272_restoreP14TMC5272TypeDef", "tmc5272_restore"], [0, 5, 1, "_CPPv415tmc5272_restoreP14TMC5272TypeDef", "tmc5272_restore"], [0, 6, 1, "_CPPv415tmc5272_restoreP14TMC5272TypeDef", "tmc5272_restore::tmc5272"], [0, 6, 1, "_CPPv415tmc5272_restoreP14TMC5272TypeDef", "tmc5272_restore::tmc5272"], [0, 5, 1, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_right"], [0, 5, 1, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_right"], [0, 6, 1, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_right::motor"], [0, 6, 1, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_right::motor"], [0, 6, 1, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_right::tmc5272"], [0, 6, 1, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_right::tmc5272"], [0, 6, 1, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_right::velocity"], [0, 6, 1, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_right::velocity"], [0, 5, 1, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_rotate"], [0, 5, 1, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_rotate"], [0, 6, 1, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_rotate::motor"], [0, 6, 1, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_rotate::motor"], [0, 6, 1, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_rotate::tmc5272"], [0, 6, 1, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_rotate::tmc5272"], [0, 6, 1, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_rotate::velocity"], [0, 6, 1, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_rotate::velocity"], [0, 5, 1, "_CPPv419tmc5272_setCallbackP14TMC5272TypeDef16tmc5272_callback", "tmc5272_setCallback"], [0, 5, 1, "_CPPv419tmc5272_setCallbackP14TMC5272TypeDef16tmc5272_callback", "tmc5272_setCallback"], [0, 6, 1, "_CPPv419tmc5272_setCallbackP14TMC5272TypeDef16tmc5272_callback", "tmc5272_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5272_setCallbackP14TMC5272TypeDef16tmc5272_callback", "tmc5272_setCallback::callback"], [0, 6, 1, "_CPPv419tmc5272_setCallbackP14TMC5272TypeDef16tmc5272_callback", "tmc5272_setCallback::tmc5272"], [0, 6, 1, "_CPPv419tmc5272_setCallbackP14TMC5272TypeDef16tmc5272_callback", "tmc5272_setCallback::tmc5272"], [0, 5, 1, "_CPPv429tmc5272_setRegisterResetStateP14TMC5272TypeDefPK7int32_t", "tmc5272_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc5272_setRegisterResetStateP14TMC5272TypeDefPK7int32_t", "tmc5272_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc5272_setRegisterResetStateP14TMC5272TypeDefPK7int32_t", "tmc5272_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5272_setRegisterResetStateP14TMC5272TypeDefPK7int32_t", "tmc5272_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc5272_setRegisterResetStateP14TMC5272TypeDefPK7int32_t", "tmc5272_setRegisterResetState::tmc5272"], [0, 6, 1, "_CPPv429tmc5272_setRegisterResetStateP14TMC5272TypeDefPK7int32_t", "tmc5272_setRegisterResetState::tmc5272"], [0, 5, 1, "_CPPv423tmc5272_setSlaveAddressP14TMC5272TypeDef7uint8_t", "tmc5272_setSlaveAddress"], [0, 5, 1, "_CPPv423tmc5272_setSlaveAddressP14TMC5272TypeDef7uint8_t", "tmc5272_setSlaveAddress"], [0, 6, 1, "_CPPv423tmc5272_setSlaveAddressP14TMC5272TypeDef7uint8_t", "tmc5272_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc5272_setSlaveAddressP14TMC5272TypeDef7uint8_t", "tmc5272_setSlaveAddress::slaveAddress"], [0, 6, 1, "_CPPv423tmc5272_setSlaveAddressP14TMC5272TypeDef7uint8_t", "tmc5272_setSlaveAddress::tmc5272"], [0, 6, 1, "_CPPv423tmc5272_setSlaveAddressP14TMC5272TypeDef7uint8_t", "tmc5272_setSlaveAddress::tmc5272"], [0, 5, 1, "_CPPv412tmc5272_stopP14TMC5272TypeDef7uint8_t", "tmc5272_stop"], [0, 5, 1, "_CPPv412tmc5272_stopP14TMC5272TypeDef7uint8_t", "tmc5272_stop"], [0, 6, 1, "_CPPv412tmc5272_stopP14TMC5272TypeDef7uint8_t", "tmc5272_stop::motor"], [0, 6, 1, "_CPPv412tmc5272_stopP14TMC5272TypeDef7uint8_t", "tmc5272_stop::motor"], [0, 6, 1, "_CPPv412tmc5272_stopP14TMC5272TypeDef7uint8_t", "tmc5272_stop::tmc5272"], [0, 6, 1, "_CPPv412tmc5272_stopP14TMC5272TypeDef7uint8_t", "tmc5272_stop::tmc5272"], [0, 5, 1, "_CPPv416tmc5272_writeIntP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_writeInt"], [0, 6, 1, "_CPPv416tmc5272_writeIntP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_writeInt::address"], [0, 6, 1, "_CPPv416tmc5272_writeIntP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_writeInt::tmc5272"], [0, 6, 1, "_CPPv416tmc5272_writeIntP14TMC5272TypeDef7uint8_t7int32_t", "tmc5272_writeInt::value"], [0, 5, 1, "_CPPv415tmc6100_readInt7uint8_t7uint8_t", "tmc6100_readInt"], [0, 5, 1, "_CPPv415tmc6100_readInt7uint8_t7uint8_t", "tmc6100_readInt"], [0, 6, 1, "_CPPv415tmc6100_readInt7uint8_t7uint8_t", "tmc6100_readInt::address"], [0, 6, 1, "_CPPv415tmc6100_readInt7uint8_t7uint8_t", "tmc6100_readInt::address"], [0, 6, 1, "_CPPv415tmc6100_readInt7uint8_t7uint8_t", "tmc6100_readInt::motor"], [0, 6, 1, "_CPPv415tmc6100_readInt7uint8_t7uint8_t", "tmc6100_readInt::motor"], [0, 5, 1, "_CPPv421tmc6100_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc6100_readwriteByte"], [0, 6, 1, "_CPPv421tmc6100_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc6100_readwriteByte::data"], [0, 6, 1, "_CPPv421tmc6100_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc6100_readwriteByte::lastTransfer"], [0, 6, 1, "_CPPv421tmc6100_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc6100_readwriteByte::motor"], [0, 5, 1, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t", "tmc6100_writeInt"], [0, 5, 1, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t", "tmc6100_writeInt"], [0, 6, 1, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t", "tmc6100_writeInt::address"], [0, 6, 1, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t", "tmc6100_writeInt::address"], [0, 6, 1, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t", "tmc6100_writeInt::motor"], [0, 6, 1, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t", "tmc6100_writeInt::motor"], [0, 6, 1, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t", "tmc6100_writeInt::value"], [0, 6, 1, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t", "tmc6100_writeInt::value"], [0, 5, 1, "_CPPv415tmc6200_readInt7uint8_t7uint8_t", "tmc6200_readInt"], [0, 5, 1, "_CPPv415tmc6200_readInt7uint8_t7uint8_t", "tmc6200_readInt"], [0, 6, 1, "_CPPv415tmc6200_readInt7uint8_t7uint8_t", "tmc6200_readInt::address"], [0, 6, 1, "_CPPv415tmc6200_readInt7uint8_t7uint8_t", "tmc6200_readInt::address"], [0, 6, 1, "_CPPv415tmc6200_readInt7uint8_t7uint8_t", "tmc6200_readInt::motor"], [0, 6, 1, "_CPPv415tmc6200_readInt7uint8_t7uint8_t", "tmc6200_readInt::motor"], [0, 5, 1, "_CPPv421tmc6200_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc6200_readwriteByte"], [0, 6, 1, "_CPPv421tmc6200_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc6200_readwriteByte::data"], [0, 6, 1, "_CPPv421tmc6200_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc6200_readwriteByte::lastTransfer"], [0, 6, 1, "_CPPv421tmc6200_readwriteByte7uint8_t7uint8_t7uint8_t", "tmc6200_readwriteByte::motor"], [0, 5, 1, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t", "tmc6200_writeInt"], [0, 5, 1, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t", "tmc6200_writeInt"], [0, 6, 1, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t", "tmc6200_writeInt::address"], [0, 6, 1, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t", "tmc6200_writeInt::address"], [0, 6, 1, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t", "tmc6200_writeInt::motor"], [0, 6, 1, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t", "tmc6200_writeInt::motor"], [0, 6, 1, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t", "tmc6200_writeInt::value"], [0, 6, 1, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t", "tmc6200_writeInt::value"], [0, 5, 1, "_CPPv412tmc7300_CRC8P7uint8_t6size_t", "tmc7300_CRC8"], [0, 6, 1, "_CPPv412tmc7300_CRC8P7uint8_t6size_t", "tmc7300_CRC8::data"], [0, 6, 1, "_CPPv412tmc7300_CRC8P7uint8_t6size_t", "tmc7300_CRC8::length"], [0, 7, 1, "_CPPv416tmc7300_callback", "tmc7300_callback"], [0, 5, 1, "_CPPv424tmc7300_consistencyCheckP14TMC7300TypeDef", "tmc7300_consistencyCheck"], [0, 5, 1, "_CPPv424tmc7300_consistencyCheckP14TMC7300TypeDef", "tmc7300_consistencyCheck"], [0, 6, 1, "_CPPv424tmc7300_consistencyCheckP14TMC7300TypeDef", "tmc7300_consistencyCheck::tmc7300"], [0, 6, 1, "_CPPv424tmc7300_consistencyCheckP14TMC7300TypeDef", "tmc7300_consistencyCheck::tmc7300"], [0, 2, 1, "_CPPv429tmc7300_defaultRegisterAccess", "tmc7300_defaultRegisterAccess"], [0, 2, 1, "_CPPv433tmc7300_defaultRegisterResetState", "tmc7300_defaultRegisterResetState"], [0, 5, 1, "_CPPv418tmc7300_getStandbyP14TMC7300TypeDef", "tmc7300_getStandby"], [0, 5, 1, "_CPPv418tmc7300_getStandbyP14TMC7300TypeDef", "tmc7300_getStandby"], [0, 6, 1, "_CPPv418tmc7300_getStandbyP14TMC7300TypeDef", "tmc7300_getStandby::tmc7300"], [0, 6, 1, "_CPPv418tmc7300_getStandbyP14TMC7300TypeDef", "tmc7300_getStandby::tmc7300"], [0, 5, 1, "_CPPv417tmc7300_get_slaveP14TMC7300TypeDef", "tmc7300_get_slave"], [0, 5, 1, "_CPPv417tmc7300_get_slaveP14TMC7300TypeDef", "tmc7300_get_slave"], [0, 6, 1, "_CPPv417tmc7300_get_slaveP14TMC7300TypeDef", "tmc7300_get_slave::tmc7300"], [0, 6, 1, "_CPPv417tmc7300_get_slaveP14TMC7300TypeDef", "tmc7300_get_slave::tmc7300"], [0, 5, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init"], [0, 5, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init"], [0, 6, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init::channel"], [0, 6, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init::channel"], [0, 6, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init::registerResetState"], [0, 6, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init::registerResetState"], [0, 6, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init::tmc7300"], [0, 6, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init::tmc7300"], [0, 6, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init::tmc7300_config"], [0, 6, 1, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t", "tmc7300_init::tmc7300_config"], [0, 5, 1, "_CPPv419tmc7300_periodicJobP14TMC7300TypeDef8uint32_t", "tmc7300_periodicJob"], [0, 5, 1, "_CPPv419tmc7300_periodicJobP14TMC7300TypeDef8uint32_t", "tmc7300_periodicJob"], [0, 6, 1, "_CPPv419tmc7300_periodicJobP14TMC7300TypeDef8uint32_t", "tmc7300_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc7300_periodicJobP14TMC7300TypeDef8uint32_t", "tmc7300_periodicJob::tick"], [0, 6, 1, "_CPPv419tmc7300_periodicJobP14TMC7300TypeDef8uint32_t", "tmc7300_periodicJob::tmc7300"], [0, 6, 1, "_CPPv419tmc7300_periodicJobP14TMC7300TypeDef8uint32_t", "tmc7300_periodicJob::tmc7300"], [0, 5, 1, "_CPPv415tmc7300_readIntP14TMC7300TypeDef7uint8_t", "tmc7300_readInt"], [0, 5, 1, "_CPPv415tmc7300_readIntP14TMC7300TypeDef7uint8_t", "tmc7300_readInt"], [0, 6, 1, "_CPPv415tmc7300_readIntP14TMC7300TypeDef7uint8_t", "tmc7300_readInt::address"], [0, 6, 1, "_CPPv415tmc7300_readIntP14TMC7300TypeDef7uint8_t", "tmc7300_readInt::address"], [0, 6, 1, "_CPPv415tmc7300_readIntP14TMC7300TypeDef7uint8_t", "tmc7300_readInt::tmc7300"], [0, 6, 1, "_CPPv415tmc7300_readIntP14TMC7300TypeDef7uint8_t", "tmc7300_readInt::tmc7300"], [0, 5, 1, "_CPPv422tmc7300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc7300_readWriteArray"], [0, 6, 1, "_CPPv422tmc7300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc7300_readWriteArray::channel"], [0, 6, 1, "_CPPv422tmc7300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc7300_readWriteArray::data"], [0, 6, 1, "_CPPv422tmc7300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc7300_readWriteArray::readLength"], [0, 6, 1, "_CPPv422tmc7300_readWriteArray7uint8_tP7uint8_t6size_t6size_t", "tmc7300_readWriteArray::writeLength"], [0, 2, 1, "_CPPv425tmc7300_registerConstants", "tmc7300_registerConstants"], [0, 5, 1, "_CPPv413tmc7300_resetP14TMC7300TypeDef", "tmc7300_reset"], [0, 5, 1, "_CPPv413tmc7300_resetP14TMC7300TypeDef", "tmc7300_reset"], [0, 6, 1, "_CPPv413tmc7300_resetP14TMC7300TypeDef", "tmc7300_reset::tmc7300"], [0, 6, 1, "_CPPv413tmc7300_resetP14TMC7300TypeDef", "tmc7300_reset::tmc7300"], [0, 5, 1, "_CPPv415tmc7300_restoreP14TMC7300TypeDef", "tmc7300_restore"], [0, 5, 1, "_CPPv415tmc7300_restoreP14TMC7300TypeDef", "tmc7300_restore"], [0, 6, 1, "_CPPv415tmc7300_restoreP14TMC7300TypeDef", "tmc7300_restore::tmc7300"], [0, 6, 1, "_CPPv415tmc7300_restoreP14TMC7300TypeDef", "tmc7300_restore::tmc7300"], [0, 5, 1, "_CPPv419tmc7300_setCallbackP14TMC7300TypeDef16tmc7300_callback", "tmc7300_setCallback"], [0, 5, 1, "_CPPv419tmc7300_setCallbackP14TMC7300TypeDef16tmc7300_callback", "tmc7300_setCallback"], [0, 6, 1, "_CPPv419tmc7300_setCallbackP14TMC7300TypeDef16tmc7300_callback", "tmc7300_setCallback::callback"], [0, 6, 1, "_CPPv419tmc7300_setCallbackP14TMC7300TypeDef16tmc7300_callback", "tmc7300_setCallback::callback"], [0, 6, 1, "_CPPv419tmc7300_setCallbackP14TMC7300TypeDef16tmc7300_callback", "tmc7300_setCallback::tmc7300"], [0, 6, 1, "_CPPv419tmc7300_setCallbackP14TMC7300TypeDef16tmc7300_callback", "tmc7300_setCallback::tmc7300"], [0, 5, 1, "_CPPv429tmc7300_setRegisterResetStateP14TMC7300TypeDefPK7int32_t", "tmc7300_setRegisterResetState"], [0, 5, 1, "_CPPv429tmc7300_setRegisterResetStateP14TMC7300TypeDefPK7int32_t", "tmc7300_setRegisterResetState"], [0, 6, 1, "_CPPv429tmc7300_setRegisterResetStateP14TMC7300TypeDefPK7int32_t", "tmc7300_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc7300_setRegisterResetStateP14TMC7300TypeDefPK7int32_t", "tmc7300_setRegisterResetState::resetState"], [0, 6, 1, "_CPPv429tmc7300_setRegisterResetStateP14TMC7300TypeDefPK7int32_t", "tmc7300_setRegisterResetState::tmc7300"], [0, 6, 1, "_CPPv429tmc7300_setRegisterResetStateP14TMC7300TypeDefPK7int32_t", "tmc7300_setRegisterResetState::tmc7300"], [0, 5, 1, "_CPPv418tmc7300_setStandbyP14TMC7300TypeDef7uint8_t", "tmc7300_setStandby"], [0, 5, 1, "_CPPv418tmc7300_setStandbyP14TMC7300TypeDef7uint8_t", "tmc7300_setStandby"], [0, 6, 1, "_CPPv418tmc7300_setStandbyP14TMC7300TypeDef7uint8_t", "tmc7300_setStandby::standbyState"], [0, 6, 1, "_CPPv418tmc7300_setStandbyP14TMC7300TypeDef7uint8_t", "tmc7300_setStandby::standbyState"], [0, 6, 1, "_CPPv418tmc7300_setStandbyP14TMC7300TypeDef7uint8_t", "tmc7300_setStandby::tmc7300"], [0, 6, 1, "_CPPv418tmc7300_setStandbyP14TMC7300TypeDef7uint8_t", "tmc7300_setStandby::tmc7300"], [0, 5, 1, "_CPPv417tmc7300_set_slaveP14TMC7300TypeDef7uint8_t", "tmc7300_set_slave"], [0, 5, 1, "_CPPv417tmc7300_set_slaveP14TMC7300TypeDef7uint8_t", "tmc7300_set_slave"], [0, 6, 1, "_CPPv417tmc7300_set_slaveP14TMC7300TypeDef7uint8_t", "tmc7300_set_slave::slaveAddress"], [0, 6, 1, "_CPPv417tmc7300_set_slaveP14TMC7300TypeDef7uint8_t", "tmc7300_set_slave::slaveAddress"], [0, 6, 1, "_CPPv417tmc7300_set_slaveP14TMC7300TypeDef7uint8_t", "tmc7300_set_slave::tmc7300"], [0, 6, 1, "_CPPv417tmc7300_set_slaveP14TMC7300TypeDef7uint8_t", "tmc7300_set_slave::tmc7300"], [0, 5, 1, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t", "tmc7300_writeInt"], [0, 5, 1, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t", "tmc7300_writeInt"], [0, 6, 1, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t", "tmc7300_writeInt::address"], [0, 6, 1, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t", "tmc7300_writeInt::address"], [0, 6, 1, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t", "tmc7300_writeInt::tmc7300"], [0, 6, 1, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t", "tmc7300_writeInt::tmc7300"], [0, 6, 1, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t", "tmc7300_writeInt::value"], [0, 6, 1, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t", "tmc7300_writeInt::value"], [0, 5, 1, "_CPPv416tmc8461_esc_readP14TMC8461TypeDef8uint16_t", "tmc8461_esc_read"], [0, 5, 1, "_CPPv416tmc8461_esc_readP14TMC8461TypeDef8uint16_t", "tmc8461_esc_read"], [0, 6, 1, "_CPPv416tmc8461_esc_readP14TMC8461TypeDef8uint16_t", "tmc8461_esc_read::address"], [0, 6, 1, "_CPPv416tmc8461_esc_readP14TMC8461TypeDef8uint16_t", "tmc8461_esc_read::address"], [0, 6, 1, "_CPPv416tmc8461_esc_readP14TMC8461TypeDef8uint16_t", "tmc8461_esc_read::tmc8461"], [0, 6, 1, "_CPPv416tmc8461_esc_readP14TMC8461TypeDef8uint16_t", "tmc8461_esc_read::tmc8461"], [0, 5, 1, "_CPPv419tmc8461_esc_read_16P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_16"], [0, 5, 1, "_CPPv419tmc8461_esc_read_16P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_16"], [0, 6, 1, "_CPPv419tmc8461_esc_read_16P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_16::address"], [0, 6, 1, "_CPPv419tmc8461_esc_read_16P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_16::address"], [0, 6, 1, "_CPPv419tmc8461_esc_read_16P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_16::tmc8461"], [0, 6, 1, "_CPPv419tmc8461_esc_read_16P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_16::tmc8461"], [0, 5, 1, "_CPPv419tmc8461_esc_read_32P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_32"], [0, 5, 1, "_CPPv419tmc8461_esc_read_32P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_32"], [0, 6, 1, "_CPPv419tmc8461_esc_read_32P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_32::address"], [0, 6, 1, "_CPPv419tmc8461_esc_read_32P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_32::address"], [0, 6, 1, "_CPPv419tmc8461_esc_read_32P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_32::tmc8461"], [0, 6, 1, "_CPPv419tmc8461_esc_read_32P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_32::tmc8461"], [0, 5, 1, "_CPPv418tmc8461_esc_read_8P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_8"], [0, 5, 1, "_CPPv418tmc8461_esc_read_8P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_8"], [0, 6, 1, "_CPPv418tmc8461_esc_read_8P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_8::address"], [0, 6, 1, "_CPPv418tmc8461_esc_read_8P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_8::address"], [0, 6, 1, "_CPPv418tmc8461_esc_read_8P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_8::tmc8461"], [0, 6, 1, "_CPPv418tmc8461_esc_read_8P14TMC8461TypeDef8uint16_t", "tmc8461_esc_read_8::tmc8461"], [0, 5, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data"], [0, 5, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data"], [0, 6, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data::address"], [0, 6, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data::address"], [0, 6, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data::data_ptr"], [0, 6, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data::data_ptr"], [0, 6, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data::len"], [0, 6, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data::len"], [0, 6, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data::tmc8461"], [0, 6, 1, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_read_data::tmc8461"], [0, 5, 1, "_CPPv417tmc8461_esc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_esc_write"], [0, 5, 1, "_CPPv417tmc8461_esc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_esc_write"], [0, 6, 1, "_CPPv417tmc8461_esc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_esc_write::address"], [0, 6, 1, "_CPPv417tmc8461_esc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_esc_write::address"], [0, 6, 1, "_CPPv417tmc8461_esc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_esc_write::tmc8461"], [0, 6, 1, "_CPPv417tmc8461_esc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_esc_write::tmc8461"], [0, 5, 1, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t", "tmc8461_esc_write_16"], [0, 5, 1, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t", "tmc8461_esc_write_16"], [0, 6, 1, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t", "tmc8461_esc_write_16::address"], [0, 6, 1, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t", "tmc8461_esc_write_16::address"], [0, 6, 1, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t", "tmc8461_esc_write_16::tmc8461"], [0, 6, 1, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t", "tmc8461_esc_write_16::tmc8461"], [0, 6, 1, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t", "tmc8461_esc_write_16::value"], [0, 6, 1, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t", "tmc8461_esc_write_16::value"], [0, 5, 1, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_esc_write_32"], [0, 5, 1, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_esc_write_32"], [0, 6, 1, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_esc_write_32::address"], [0, 6, 1, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_esc_write_32::address"], [0, 6, 1, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_esc_write_32::tmc8461"], [0, 6, 1, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_esc_write_32::tmc8461"], [0, 6, 1, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_esc_write_32::value"], [0, 6, 1, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_esc_write_32::value"], [0, 5, 1, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t", "tmc8461_esc_write_8"], [0, 5, 1, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t", "tmc8461_esc_write_8"], [0, 6, 1, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t", "tmc8461_esc_write_8::address"], [0, 6, 1, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t", "tmc8461_esc_write_8::address"], [0, 6, 1, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t", "tmc8461_esc_write_8::tmc8461"], [0, 6, 1, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t", "tmc8461_esc_write_8::tmc8461"], [0, 6, 1, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t", "tmc8461_esc_write_8::value"], [0, 6, 1, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t", "tmc8461_esc_write_8::value"], [0, 5, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data"], [0, 5, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data"], [0, 6, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data::address"], [0, 6, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data::address"], [0, 6, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data::data_ptr"], [0, 6, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data::data_ptr"], [0, 6, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data::len"], [0, 6, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data::len"], [0, 6, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data::tmc8461"], [0, 6, 1, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_esc_write_data::tmc8461"], [0, 5, 1, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8461_initConfig"], [0, 5, 1, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8461_initConfig"], [0, 6, 1, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8461_initConfig::tmc8461"], [0, 6, 1, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8461_initConfig::tmc8461"], [0, 6, 1, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8461_initConfig::tmc8461_config_esc"], [0, 6, 1, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8461_initConfig::tmc8461_config_esc"], [0, 6, 1, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8461_initConfig::tmc8461_config_mfc"], [0, 6, 1, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8461_initConfig::tmc8461_config_mfc"], [0, 5, 1, "_CPPv416tmc8461_mfc_readP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_read"], [0, 5, 1, "_CPPv416tmc8461_mfc_readP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_read"], [0, 6, 1, "_CPPv416tmc8461_mfc_readP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_read::address"], [0, 6, 1, "_CPPv416tmc8461_mfc_readP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_read::address"], [0, 6, 1, "_CPPv416tmc8461_mfc_readP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_read::tmc8461"], [0, 6, 1, "_CPPv416tmc8461_mfc_readP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_read::tmc8461"], [0, 5, 1, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t", "tmc8461_mfc_read_32"], [0, 5, 1, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t", "tmc8461_mfc_read_32"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t", "tmc8461_mfc_read_32::address"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t", "tmc8461_mfc_read_32::address"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t", "tmc8461_mfc_read_32::tmc8461"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t", "tmc8461_mfc_read_32::tmc8461"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t", "tmc8461_mfc_read_32::value"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t", "tmc8461_mfc_read_32::value"], [0, 5, 1, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t", "tmc8461_mfc_read_64"], [0, 5, 1, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t", "tmc8461_mfc_read_64"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t", "tmc8461_mfc_read_64::address"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t", "tmc8461_mfc_read_64::address"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t", "tmc8461_mfc_read_64::tmc8461"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t", "tmc8461_mfc_read_64::tmc8461"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t", "tmc8461_mfc_read_64::value"], [0, 6, 1, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t", "tmc8461_mfc_read_64::value"], [0, 5, 1, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_read_auto"], [0, 5, 1, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_read_auto"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_read_auto::address"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_read_auto::address"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_read_auto::tmc8461"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_read_auto::tmc8461"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_read_auto::value"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_read_auto::value"], [0, 5, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data"], [0, 5, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data::address"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data::address"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data::data_ptr"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data::data_ptr"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data::len"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data::len"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data::tmc8461"], [0, 6, 1, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_read_data::tmc8461"], [0, 5, 1, "_CPPv417tmc8461_mfc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_write"], [0, 5, 1, "_CPPv417tmc8461_mfc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_write"], [0, 6, 1, "_CPPv417tmc8461_mfc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_write::address"], [0, 6, 1, "_CPPv417tmc8461_mfc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_write::address"], [0, 6, 1, "_CPPv417tmc8461_mfc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_write::tmc8461"], [0, 6, 1, "_CPPv417tmc8461_mfc_writeP14TMC8461TypeDef8uint16_t", "tmc8461_mfc_write::tmc8461"], [0, 5, 1, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_mfc_write_32"], [0, 5, 1, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_mfc_write_32"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_mfc_write_32::address"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_mfc_write_32::address"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_mfc_write_32::tmc8461"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_mfc_write_32::tmc8461"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_mfc_write_32::value"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t", "tmc8461_mfc_write_32::value"], [0, 5, 1, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t", "tmc8461_mfc_write_64"], [0, 5, 1, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t", "tmc8461_mfc_write_64"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t", "tmc8461_mfc_write_64::address"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t", "tmc8461_mfc_write_64::address"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t", "tmc8461_mfc_write_64::tmc8461"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t", "tmc8461_mfc_write_64::tmc8461"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t", "tmc8461_mfc_write_64::value"], [0, 6, 1, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t", "tmc8461_mfc_write_64::value"], [0, 5, 1, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_write_auto"], [0, 5, 1, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_write_auto"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_write_auto::address"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_write_auto::address"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_write_auto::tmc8461"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_write_auto::tmc8461"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_write_auto::value"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t", "tmc8461_mfc_write_auto::value"], [0, 5, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data"], [0, 5, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data::address"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data::address"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data::data_ptr"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data::data_ptr"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data::len"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data::len"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data::tmc8461"], [0, 6, 1, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8461_mfc_write_data::tmc8461"], [0, 5, 1, "_CPPv417tmc8461_readWrite7uint8_t7uint8_t7uint8_t", "tmc8461_readWrite"], [0, 6, 1, "_CPPv417tmc8461_readWrite7uint8_t7uint8_t7uint8_t", "tmc8461_readWrite::channel"], [0, 6, 1, "_CPPv417tmc8461_readWrite7uint8_t7uint8_t7uint8_t", "tmc8461_readWrite::data"], [0, 6, 1, "_CPPv417tmc8461_readWrite7uint8_t7uint8_t7uint8_t", "tmc8461_readWrite::lastTransfer"], [0, 5, 1, "_CPPv416tmc8462_esc_readP14TMC8462TypeDef8uint16_t", "tmc8462_esc_read"], [0, 5, 1, "_CPPv416tmc8462_esc_readP14TMC8462TypeDef8uint16_t", "tmc8462_esc_read"], [0, 6, 1, "_CPPv416tmc8462_esc_readP14TMC8462TypeDef8uint16_t", "tmc8462_esc_read::address"], [0, 6, 1, "_CPPv416tmc8462_esc_readP14TMC8462TypeDef8uint16_t", "tmc8462_esc_read::address"], [0, 6, 1, "_CPPv416tmc8462_esc_readP14TMC8462TypeDef8uint16_t", "tmc8462_esc_read::tmc8462"], [0, 6, 1, "_CPPv416tmc8462_esc_readP14TMC8462TypeDef8uint16_t", "tmc8462_esc_read::tmc8462"], [0, 5, 1, "_CPPv419tmc8462_esc_read_16P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_16"], [0, 5, 1, "_CPPv419tmc8462_esc_read_16P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_16"], [0, 6, 1, "_CPPv419tmc8462_esc_read_16P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_16::address"], [0, 6, 1, "_CPPv419tmc8462_esc_read_16P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_16::address"], [0, 6, 1, "_CPPv419tmc8462_esc_read_16P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_16::tmc8462"], [0, 6, 1, "_CPPv419tmc8462_esc_read_16P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_16::tmc8462"], [0, 5, 1, "_CPPv419tmc8462_esc_read_32P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_32"], [0, 5, 1, "_CPPv419tmc8462_esc_read_32P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_32"], [0, 6, 1, "_CPPv419tmc8462_esc_read_32P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_32::address"], [0, 6, 1, "_CPPv419tmc8462_esc_read_32P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_32::address"], [0, 6, 1, "_CPPv419tmc8462_esc_read_32P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_32::tmc8462"], [0, 6, 1, "_CPPv419tmc8462_esc_read_32P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_32::tmc8462"], [0, 5, 1, "_CPPv418tmc8462_esc_read_8P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_8"], [0, 5, 1, "_CPPv418tmc8462_esc_read_8P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_8"], [0, 6, 1, "_CPPv418tmc8462_esc_read_8P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_8::address"], [0, 6, 1, "_CPPv418tmc8462_esc_read_8P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_8::address"], [0, 6, 1, "_CPPv418tmc8462_esc_read_8P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_8::tmc8462"], [0, 6, 1, "_CPPv418tmc8462_esc_read_8P14TMC8462TypeDef8uint16_t", "tmc8462_esc_read_8::tmc8462"], [0, 5, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data"], [0, 5, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data"], [0, 6, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data::address"], [0, 6, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data::address"], [0, 6, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data::data_ptr"], [0, 6, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data::data_ptr"], [0, 6, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data::len"], [0, 6, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data::len"], [0, 6, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data::tmc8462"], [0, 6, 1, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_read_data::tmc8462"], [0, 5, 1, "_CPPv417tmc8462_esc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_esc_write"], [0, 5, 1, "_CPPv417tmc8462_esc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_esc_write"], [0, 6, 1, "_CPPv417tmc8462_esc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_esc_write::address"], [0, 6, 1, "_CPPv417tmc8462_esc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_esc_write::address"], [0, 6, 1, "_CPPv417tmc8462_esc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_esc_write::tmc8462"], [0, 6, 1, "_CPPv417tmc8462_esc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_esc_write::tmc8462"], [0, 5, 1, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t", "tmc8462_esc_write_16"], [0, 5, 1, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t", "tmc8462_esc_write_16"], [0, 6, 1, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t", "tmc8462_esc_write_16::address"], [0, 6, 1, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t", "tmc8462_esc_write_16::address"], [0, 6, 1, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t", "tmc8462_esc_write_16::tmc8462"], [0, 6, 1, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t", "tmc8462_esc_write_16::tmc8462"], [0, 6, 1, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t", "tmc8462_esc_write_16::value"], [0, 6, 1, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t", "tmc8462_esc_write_16::value"], [0, 5, 1, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_esc_write_32"], [0, 5, 1, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_esc_write_32"], [0, 6, 1, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_esc_write_32::address"], [0, 6, 1, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_esc_write_32::address"], [0, 6, 1, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_esc_write_32::tmc8462"], [0, 6, 1, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_esc_write_32::tmc8462"], [0, 6, 1, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_esc_write_32::value"], [0, 6, 1, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_esc_write_32::value"], [0, 5, 1, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t", "tmc8462_esc_write_8"], [0, 5, 1, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t", "tmc8462_esc_write_8"], [0, 6, 1, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t", "tmc8462_esc_write_8::address"], [0, 6, 1, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t", "tmc8462_esc_write_8::address"], [0, 6, 1, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t", "tmc8462_esc_write_8::tmc8462"], [0, 6, 1, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t", "tmc8462_esc_write_8::tmc8462"], [0, 6, 1, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t", "tmc8462_esc_write_8::value"], [0, 6, 1, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t", "tmc8462_esc_write_8::value"], [0, 5, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data"], [0, 5, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data"], [0, 6, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data::address"], [0, 6, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data::address"], [0, 6, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data::data_ptr"], [0, 6, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data::data_ptr"], [0, 6, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data::len"], [0, 6, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data::len"], [0, 6, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data::tmc8462"], [0, 6, 1, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_esc_write_data::tmc8462"], [0, 5, 1, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8462_initConfig"], [0, 5, 1, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8462_initConfig"], [0, 6, 1, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8462_initConfig::tmc8462"], [0, 6, 1, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8462_initConfig::tmc8462"], [0, 6, 1, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8462_initConfig::tmc8462_config_esc"], [0, 6, 1, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8462_initConfig::tmc8462_config_esc"], [0, 6, 1, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8462_initConfig::tmc8462_config_mfc"], [0, 6, 1, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef", "tmc8462_initConfig::tmc8462_config_mfc"], [0, 5, 1, "_CPPv416tmc8462_mfc_readP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_read"], [0, 5, 1, "_CPPv416tmc8462_mfc_readP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_read"], [0, 6, 1, "_CPPv416tmc8462_mfc_readP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_read::address"], [0, 6, 1, "_CPPv416tmc8462_mfc_readP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_read::address"], [0, 6, 1, "_CPPv416tmc8462_mfc_readP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_read::tmc8462"], [0, 6, 1, "_CPPv416tmc8462_mfc_readP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_read::tmc8462"], [0, 5, 1, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t", "tmc8462_mfc_read_32"], [0, 5, 1, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t", "tmc8462_mfc_read_32"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t", "tmc8462_mfc_read_32::address"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t", "tmc8462_mfc_read_32::address"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t", "tmc8462_mfc_read_32::tmc8462"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t", "tmc8462_mfc_read_32::tmc8462"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t", "tmc8462_mfc_read_32::value"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t", "tmc8462_mfc_read_32::value"], [0, 5, 1, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t", "tmc8462_mfc_read_64"], [0, 5, 1, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t", "tmc8462_mfc_read_64"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t", "tmc8462_mfc_read_64::address"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t", "tmc8462_mfc_read_64::address"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t", "tmc8462_mfc_read_64::tmc8462"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t", "tmc8462_mfc_read_64::tmc8462"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t", "tmc8462_mfc_read_64::value"], [0, 6, 1, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t", "tmc8462_mfc_read_64::value"], [0, 5, 1, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_read_auto"], [0, 5, 1, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_read_auto"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_read_auto::address"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_read_auto::address"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_read_auto::tmc8462"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_read_auto::tmc8462"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_read_auto::value"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_read_auto::value"], [0, 5, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data"], [0, 5, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data::address"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data::address"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data::data_ptr"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data::data_ptr"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data::len"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data::len"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data::tmc8462"], [0, 6, 1, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_read_data::tmc8462"], [0, 5, 1, "_CPPv417tmc8462_mfc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_write"], [0, 5, 1, "_CPPv417tmc8462_mfc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_write"], [0, 6, 1, "_CPPv417tmc8462_mfc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_write::address"], [0, 6, 1, "_CPPv417tmc8462_mfc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_write::address"], [0, 6, 1, "_CPPv417tmc8462_mfc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_write::tmc8462"], [0, 6, 1, "_CPPv417tmc8462_mfc_writeP14TMC8462TypeDef8uint16_t", "tmc8462_mfc_write::tmc8462"], [0, 5, 1, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_mfc_write_32"], [0, 5, 1, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_mfc_write_32"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_mfc_write_32::address"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_mfc_write_32::address"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_mfc_write_32::tmc8462"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_mfc_write_32::tmc8462"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_mfc_write_32::value"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t", "tmc8462_mfc_write_32::value"], [0, 5, 1, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t", "tmc8462_mfc_write_64"], [0, 5, 1, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t", "tmc8462_mfc_write_64"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t", "tmc8462_mfc_write_64::address"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t", "tmc8462_mfc_write_64::address"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t", "tmc8462_mfc_write_64::tmc8462"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t", "tmc8462_mfc_write_64::tmc8462"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t", "tmc8462_mfc_write_64::value"], [0, 6, 1, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t", "tmc8462_mfc_write_64::value"], [0, 5, 1, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_write_auto"], [0, 5, 1, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_write_auto"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_write_auto::address"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_write_auto::address"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_write_auto::tmc8462"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_write_auto::tmc8462"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_write_auto::value"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t", "tmc8462_mfc_write_auto::value"], [0, 5, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data"], [0, 5, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data::address"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data::address"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data::data_ptr"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data::data_ptr"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data::len"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data::len"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data::tmc8462"], [0, 6, 1, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t", "tmc8462_mfc_write_data::tmc8462"], [0, 5, 1, "_CPPv417tmc8462_readWrite7uint8_t7uint8_t7uint8_t", "tmc8462_readWrite"], [0, 6, 1, "_CPPv417tmc8462_readWrite7uint8_t7uint8_t7uint8_t", "tmc8462_readWrite::channel"], [0, 6, 1, "_CPPv417tmc8462_readWrite7uint8_t7uint8_t7uint8_t", "tmc8462_readWrite::data"], [0, 6, 1, "_CPPv417tmc8462_readWrite7uint8_t7uint8_t7uint8_t", "tmc8462_readWrite::lastTransfer"], [0, 5, 1, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t", "tmc_CRC8"], [0, 5, 1, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t", "tmc_CRC8"], [0, 6, 1, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t", "tmc_CRC8::bytes"], [0, 6, 1, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t", "tmc_CRC8::bytes"], [0, 6, 1, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t", "tmc_CRC8::data"], [0, 6, 1, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t", "tmc_CRC8::data"], [0, 6, 1, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t", "tmc_CRC8::index"], [0, 6, 1, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t", "tmc_CRC8::index"], [0, 7, 1, "_CPPv419tmc_callback_config", "tmc_callback_config"], [0, 5, 1, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t", "tmc_fillCRC8Table"], [0, 5, 1, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t", "tmc_fillCRC8Table"], [0, 6, 1, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t", "tmc_fillCRC8Table::index"], [0, 6, 1, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t", "tmc_fillCRC8Table::index"], [0, 6, 1, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t", "tmc_fillCRC8Table::isReflected"], [0, 6, 1, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t", "tmc_fillCRC8Table::isReflected"], [0, 6, 1, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t", "tmc_fillCRC8Table::polynomial"], [0, 6, 1, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t", "tmc_fillCRC8Table::polynomial"], [0, 5, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1"], [0, 5, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::actualFilter"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::actualFilter"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::akku"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::akku"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::lastValue"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::lastValue"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::maxFilter"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::maxFilter"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::newValue"], [0, 6, 1, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t", "tmc_filterPT1::newValue"], [0, 5, 1, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t", "tmc_limitInt"], [0, 5, 1, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t", "tmc_limitInt"], [0, 6, 1, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t", "tmc_limitInt::max"], [0, 6, 1, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t", "tmc_limitInt::max"], [0, 6, 1, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t", "tmc_limitInt::min"], [0, 6, 1, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t", "tmc_limitInt::min"], [0, 6, 1, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t", "tmc_limitInt::value"], [0, 6, 1, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t", "tmc_limitInt::value"], [0, 5, 1, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t", "tmc_limitS64"], [0, 5, 1, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t", "tmc_limitS64"], [0, 6, 1, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t", "tmc_limitS64::max"], [0, 6, 1, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t", "tmc_limitS64::max"], [0, 6, 1, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t", "tmc_limitS64::min"], [0, 6, 1, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t", "tmc_limitS64::min"], [0, 6, 1, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t", "tmc_limitS64::value"], [0, 6, 1, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t", "tmc_limitS64::value"], [0, 5, 1, "_CPPv434tmc_linearRamp_computeRampPositionP14TMC_LinearRamp", "tmc_linearRamp_computeRampPosition"], [0, 5, 1, "_CPPv434tmc_linearRamp_computeRampPositionP14TMC_LinearRamp", "tmc_linearRamp_computeRampPosition"], [0, 6, 1, "_CPPv434tmc_linearRamp_computeRampPositionP14TMC_LinearRamp", "tmc_linearRamp_computeRampPosition::linearRamp"], [0, 6, 1, "_CPPv434tmc_linearRamp_computeRampPositionP14TMC_LinearRamp", "tmc_linearRamp_computeRampPosition::linearRamp"], [0, 5, 1, "_CPPv434tmc_linearRamp_computeRampVelocityP14TMC_LinearRamp", "tmc_linearRamp_computeRampVelocity"], [0, 5, 1, "_CPPv434tmc_linearRamp_computeRampVelocityP14TMC_LinearRamp", "tmc_linearRamp_computeRampVelocity"], [0, 6, 1, "_CPPv434tmc_linearRamp_computeRampVelocityP14TMC_LinearRamp", "tmc_linearRamp_computeRampVelocity::linearRamp"], [0, 6, 1, "_CPPv434tmc_linearRamp_computeRampVelocityP14TMC_LinearRamp", "tmc_linearRamp_computeRampVelocity::linearRamp"], [0, 5, 1, "_CPPv419tmc_linearRamp_initP14TMC_LinearRamp", "tmc_linearRamp_init"], [0, 5, 1, "_CPPv419tmc_linearRamp_initP14TMC_LinearRamp", "tmc_linearRamp_init"], [0, 6, 1, "_CPPv419tmc_linearRamp_initP14TMC_LinearRamp", "tmc_linearRamp_init::linearRamp"], [0, 6, 1, "_CPPv419tmc_linearRamp_initP14TMC_LinearRamp", "tmc_linearRamp_init::linearRamp"], [0, 5, 1, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t", "tmc_ramp_compute"], [0, 5, 1, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t", "tmc_ramp_compute"], [0, 6, 1, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t", "tmc_ramp_compute::delta"], [0, 6, 1, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t", "tmc_ramp_compute::delta"], [0, 6, 1, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t", "tmc_ramp_compute::ramp"], [0, 6, 1, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t", "tmc_ramp_compute::ramp"], [0, 6, 1, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t", "tmc_ramp_compute::type"], [0, 6, 1, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t", "tmc_ramp_compute::type"], [0, 5, 1, "_CPPv420tmc_ramp_get_enabledPv12TMC_RampType", "tmc_ramp_get_enabled"], [0, 5, 1, "_CPPv420tmc_ramp_get_enabledPv12TMC_RampType", "tmc_ramp_get_enabled"], [0, 6, 1, "_CPPv420tmc_ramp_get_enabledPv12TMC_RampType", "tmc_ramp_get_enabled::ramp"], [0, 6, 1, "_CPPv420tmc_ramp_get_enabledPv12TMC_RampType", "tmc_ramp_get_enabled::ramp"], [0, 6, 1, "_CPPv420tmc_ramp_get_enabledPv12TMC_RampType", "tmc_ramp_get_enabled::type"], [0, 6, 1, "_CPPv420tmc_ramp_get_enabledPv12TMC_RampType", "tmc_ramp_get_enabled::type"], [0, 5, 1, "_CPPv425tmc_ramp_get_rampPositionPv12TMC_RampType", "tmc_ramp_get_rampPosition"], [0, 5, 1, "_CPPv425tmc_ramp_get_rampPositionPv12TMC_RampType", "tmc_ramp_get_rampPosition"], [0, 6, 1, "_CPPv425tmc_ramp_get_rampPositionPv12TMC_RampType", "tmc_ramp_get_rampPosition::ramp"], [0, 6, 1, "_CPPv425tmc_ramp_get_rampPositionPv12TMC_RampType", "tmc_ramp_get_rampPosition::ramp"], [0, 6, 1, "_CPPv425tmc_ramp_get_rampPositionPv12TMC_RampType", "tmc_ramp_get_rampPosition::type"], [0, 6, 1, "_CPPv425tmc_ramp_get_rampPositionPv12TMC_RampType", "tmc_ramp_get_rampPosition::type"], [0, 5, 1, "_CPPv425tmc_ramp_get_rampVelocityPv12TMC_RampType", "tmc_ramp_get_rampVelocity"], [0, 5, 1, "_CPPv425tmc_ramp_get_rampVelocityPv12TMC_RampType", "tmc_ramp_get_rampVelocity"], [0, 6, 1, "_CPPv425tmc_ramp_get_rampVelocityPv12TMC_RampType", "tmc_ramp_get_rampVelocity::ramp"], [0, 6, 1, "_CPPv425tmc_ramp_get_rampVelocityPv12TMC_RampType", "tmc_ramp_get_rampVelocity::ramp"], [0, 6, 1, "_CPPv425tmc_ramp_get_rampVelocityPv12TMC_RampType", "tmc_ramp_get_rampVelocity::type"], [0, 6, 1, "_CPPv425tmc_ramp_get_rampVelocityPv12TMC_RampType", "tmc_ramp_get_rampVelocity::type"], [0, 5, 1, "_CPPv413tmc_ramp_initPv12TMC_RampType", "tmc_ramp_init"], [0, 5, 1, "_CPPv413tmc_ramp_initPv12TMC_RampType", "tmc_ramp_init"], [0, 6, 1, "_CPPv413tmc_ramp_initPv12TMC_RampType", "tmc_ramp_init::ramp"], [0, 6, 1, "_CPPv413tmc_ramp_initPv12TMC_RampType", "tmc_ramp_init::ramp"], [0, 6, 1, "_CPPv413tmc_ramp_initPv12TMC_RampType", "tmc_ramp_init::type"], [0, 6, 1, "_CPPv413tmc_ramp_initPv12TMC_RampType", "tmc_ramp_init::type"], [0, 5, 1, "_CPPv423tmc_ramp_linear_computeP14TMC_LinearRamp", "tmc_ramp_linear_compute"], [0, 5, 1, "_CPPv423tmc_ramp_linear_computeP14TMC_LinearRamp", "tmc_ramp_linear_compute"], [0, 6, 1, "_CPPv423tmc_ramp_linear_computeP14TMC_LinearRamp", "tmc_ramp_linear_compute::linearRamp"], [0, 6, 1, "_CPPv423tmc_ramp_linear_computeP14TMC_LinearRamp", "tmc_ramp_linear_compute::linearRamp"], [0, 5, 1, "_CPPv432tmc_ramp_linear_compute_positionP14TMC_LinearRamp", "tmc_ramp_linear_compute_position"], [0, 5, 1, "_CPPv432tmc_ramp_linear_compute_positionP14TMC_LinearRamp", "tmc_ramp_linear_compute_position"], [0, 6, 1, "_CPPv432tmc_ramp_linear_compute_positionP14TMC_LinearRamp", "tmc_ramp_linear_compute_position::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_compute_positionP14TMC_LinearRamp", "tmc_ramp_linear_compute_position::linearRamp"], [0, 5, 1, "_CPPv432tmc_ramp_linear_compute_velocityP14TMC_LinearRamp", "tmc_ramp_linear_compute_velocity"], [0, 5, 1, "_CPPv432tmc_ramp_linear_compute_velocityP14TMC_LinearRamp", "tmc_ramp_linear_compute_velocity"], [0, 6, 1, "_CPPv432tmc_ramp_linear_compute_velocityP14TMC_LinearRamp", "tmc_ramp_linear_compute_velocity::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_compute_velocityP14TMC_LinearRamp", "tmc_ramp_linear_compute_velocity::linearRamp"], [0, 5, 1, "_CPPv432tmc_ramp_linear_get_accelerationP14TMC_LinearRamp", "tmc_ramp_linear_get_acceleration"], [0, 5, 1, "_CPPv432tmc_ramp_linear_get_accelerationP14TMC_LinearRamp", "tmc_ramp_linear_get_acceleration"], [0, 6, 1, "_CPPv432tmc_ramp_linear_get_accelerationP14TMC_LinearRamp", "tmc_ramp_linear_get_acceleration::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_get_accelerationP14TMC_LinearRamp", "tmc_ramp_linear_get_acceleration::linearRamp"], [0, 5, 1, "_CPPv438tmc_ramp_linear_get_acceleration_limitP14TMC_LinearRamp", "tmc_ramp_linear_get_acceleration_limit"], [0, 5, 1, "_CPPv438tmc_ramp_linear_get_acceleration_limitP14TMC_LinearRamp", "tmc_ramp_linear_get_acceleration_limit"], [0, 6, 1, "_CPPv438tmc_ramp_linear_get_acceleration_limitP14TMC_LinearRamp", "tmc_ramp_linear_get_acceleration_limit::linearRamp"], [0, 6, 1, "_CPPv438tmc_ramp_linear_get_acceleration_limitP14TMC_LinearRamp", "tmc_ramp_linear_get_acceleration_limit::linearRamp"], [0, 5, 1, "_CPPv427tmc_ramp_linear_get_enabledP14TMC_LinearRamp", "tmc_ramp_linear_get_enabled"], [0, 5, 1, "_CPPv427tmc_ramp_linear_get_enabledP14TMC_LinearRamp", "tmc_ramp_linear_get_enabled"], [0, 6, 1, "_CPPv427tmc_ramp_linear_get_enabledP14TMC_LinearRamp", "tmc_ramp_linear_get_enabled::linearRamp"], [0, 6, 1, "_CPPv427tmc_ramp_linear_get_enabledP14TMC_LinearRamp", "tmc_ramp_linear_get_enabled::linearRamp"], [0, 5, 1, "_CPPv434tmc_ramp_linear_get_homingDistanceP14TMC_LinearRamp", "tmc_ramp_linear_get_homingDistance"], [0, 5, 1, "_CPPv434tmc_ramp_linear_get_homingDistanceP14TMC_LinearRamp", "tmc_ramp_linear_get_homingDistance"], [0, 6, 1, "_CPPv434tmc_ramp_linear_get_homingDistanceP14TMC_LinearRamp", "tmc_ramp_linear_get_homingDistance::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_get_homingDistanceP14TMC_LinearRamp", "tmc_ramp_linear_get_homingDistance::linearRamp"], [0, 5, 1, "_CPPv431tmc_ramp_linear_get_maxVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_maxVelocity"], [0, 5, 1, "_CPPv431tmc_ramp_linear_get_maxVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_maxVelocity"], [0, 6, 1, "_CPPv431tmc_ramp_linear_get_maxVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_maxVelocity::linearRamp"], [0, 6, 1, "_CPPv431tmc_ramp_linear_get_maxVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_maxVelocity::linearRamp"], [0, 5, 1, "_CPPv424tmc_ramp_linear_get_modeP14TMC_LinearRamp", "tmc_ramp_linear_get_mode"], [0, 5, 1, "_CPPv424tmc_ramp_linear_get_modeP14TMC_LinearRamp", "tmc_ramp_linear_get_mode"], [0, 6, 1, "_CPPv424tmc_ramp_linear_get_modeP14TMC_LinearRamp", "tmc_ramp_linear_get_mode::linearRamp"], [0, 6, 1, "_CPPv424tmc_ramp_linear_get_modeP14TMC_LinearRamp", "tmc_ramp_linear_get_mode::linearRamp"], [0, 5, 1, "_CPPv429tmc_ramp_linear_get_precisionP14TMC_LinearRamp", "tmc_ramp_linear_get_precision"], [0, 5, 1, "_CPPv429tmc_ramp_linear_get_precisionP14TMC_LinearRamp", "tmc_ramp_linear_get_precision"], [0, 6, 1, "_CPPv429tmc_ramp_linear_get_precisionP14TMC_LinearRamp", "tmc_ramp_linear_get_precision::linearRamp"], [0, 6, 1, "_CPPv429tmc_ramp_linear_get_precisionP14TMC_LinearRamp", "tmc_ramp_linear_get_precision::linearRamp"], [0, 5, 1, "_CPPv432tmc_ramp_linear_get_rampPositionP14TMC_LinearRamp", "tmc_ramp_linear_get_rampPosition"], [0, 5, 1, "_CPPv432tmc_ramp_linear_get_rampPositionP14TMC_LinearRamp", "tmc_ramp_linear_get_rampPosition"], [0, 6, 1, "_CPPv432tmc_ramp_linear_get_rampPositionP14TMC_LinearRamp", "tmc_ramp_linear_get_rampPosition::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_get_rampPositionP14TMC_LinearRamp", "tmc_ramp_linear_get_rampPosition::linearRamp"], [0, 5, 1, "_CPPv432tmc_ramp_linear_get_rampVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_rampVelocity"], [0, 5, 1, "_CPPv432tmc_ramp_linear_get_rampVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_rampVelocity"], [0, 6, 1, "_CPPv432tmc_ramp_linear_get_rampVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_rampVelocity::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_get_rampVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_rampVelocity::linearRamp"], [0, 5, 1, "_CPPv425tmc_ramp_linear_get_stateP14TMC_LinearRamp", "tmc_ramp_linear_get_state"], [0, 5, 1, "_CPPv425tmc_ramp_linear_get_stateP14TMC_LinearRamp", "tmc_ramp_linear_get_state"], [0, 6, 1, "_CPPv425tmc_ramp_linear_get_stateP14TMC_LinearRamp", "tmc_ramp_linear_get_state::linearRamp"], [0, 6, 1, "_CPPv425tmc_ramp_linear_get_stateP14TMC_LinearRamp", "tmc_ramp_linear_get_state::linearRamp"], [0, 5, 1, "_CPPv432tmc_ramp_linear_get_stopVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_stopVelocity"], [0, 5, 1, "_CPPv432tmc_ramp_linear_get_stopVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_stopVelocity"], [0, 6, 1, "_CPPv432tmc_ramp_linear_get_stopVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_stopVelocity::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_get_stopVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_stopVelocity::linearRamp"], [0, 5, 1, "_CPPv434tmc_ramp_linear_get_targetPositionP14TMC_LinearRamp", "tmc_ramp_linear_get_targetPosition"], [0, 5, 1, "_CPPv434tmc_ramp_linear_get_targetPositionP14TMC_LinearRamp", "tmc_ramp_linear_get_targetPosition"], [0, 6, 1, "_CPPv434tmc_ramp_linear_get_targetPositionP14TMC_LinearRamp", "tmc_ramp_linear_get_targetPosition::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_get_targetPositionP14TMC_LinearRamp", "tmc_ramp_linear_get_targetPosition::linearRamp"], [0, 5, 1, "_CPPv434tmc_ramp_linear_get_targetVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_targetVelocity"], [0, 5, 1, "_CPPv434tmc_ramp_linear_get_targetVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_targetVelocity"], [0, 6, 1, "_CPPv434tmc_ramp_linear_get_targetVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_targetVelocity::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_get_targetVelocityP14TMC_LinearRamp", "tmc_ramp_linear_get_targetVelocity::linearRamp"], [0, 5, 1, "_CPPv434tmc_ramp_linear_get_velocity_limitP14TMC_LinearRamp", "tmc_ramp_linear_get_velocity_limit"], [0, 5, 1, "_CPPv434tmc_ramp_linear_get_velocity_limitP14TMC_LinearRamp", "tmc_ramp_linear_get_velocity_limit"], [0, 6, 1, "_CPPv434tmc_ramp_linear_get_velocity_limitP14TMC_LinearRamp", "tmc_ramp_linear_get_velocity_limit::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_get_velocity_limitP14TMC_LinearRamp", "tmc_ramp_linear_get_velocity_limit::linearRamp"], [0, 5, 1, "_CPPv420tmc_ramp_linear_initP14TMC_LinearRamp", "tmc_ramp_linear_init"], [0, 5, 1, "_CPPv420tmc_ramp_linear_initP14TMC_LinearRamp", "tmc_ramp_linear_init"], [0, 6, 1, "_CPPv420tmc_ramp_linear_initP14TMC_LinearRamp", "tmc_ramp_linear_init::linearRamp"], [0, 6, 1, "_CPPv420tmc_ramp_linear_initP14TMC_LinearRamp", "tmc_ramp_linear_init::linearRamp"], [0, 5, 1, "_CPPv432tmc_ramp_linear_set_accelerationP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_acceleration"], [0, 5, 1, "_CPPv432tmc_ramp_linear_set_accelerationP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_acceleration"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_accelerationP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_acceleration::acceleration"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_accelerationP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_acceleration::acceleration"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_accelerationP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_acceleration::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_accelerationP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_acceleration::linearRamp"], [0, 5, 1, "_CPPv427tmc_ramp_linear_set_enabledP14TMC_LinearRampb", "tmc_ramp_linear_set_enabled"], [0, 5, 1, "_CPPv427tmc_ramp_linear_set_enabledP14TMC_LinearRampb", "tmc_ramp_linear_set_enabled"], [0, 6, 1, "_CPPv427tmc_ramp_linear_set_enabledP14TMC_LinearRampb", "tmc_ramp_linear_set_enabled::enabled"], [0, 6, 1, "_CPPv427tmc_ramp_linear_set_enabledP14TMC_LinearRampb", "tmc_ramp_linear_set_enabled::enabled"], [0, 6, 1, "_CPPv427tmc_ramp_linear_set_enabledP14TMC_LinearRampb", "tmc_ramp_linear_set_enabled::linearRamp"], [0, 6, 1, "_CPPv427tmc_ramp_linear_set_enabledP14TMC_LinearRampb", "tmc_ramp_linear_set_enabled::linearRamp"], [0, 5, 1, "_CPPv434tmc_ramp_linear_set_homingDistanceP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_homingDistance"], [0, 5, 1, "_CPPv434tmc_ramp_linear_set_homingDistanceP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_homingDistance"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_homingDistanceP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_homingDistance::homingDistance"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_homingDistanceP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_homingDistance::homingDistance"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_homingDistanceP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_homingDistance::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_homingDistanceP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_homingDistance::linearRamp"], [0, 5, 1, "_CPPv431tmc_ramp_linear_set_maxVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_maxVelocity"], [0, 5, 1, "_CPPv431tmc_ramp_linear_set_maxVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_maxVelocity"], [0, 6, 1, "_CPPv431tmc_ramp_linear_set_maxVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_maxVelocity::linearRamp"], [0, 6, 1, "_CPPv431tmc_ramp_linear_set_maxVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_maxVelocity::linearRamp"], [0, 6, 1, "_CPPv431tmc_ramp_linear_set_maxVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_maxVelocity::maxVelocity"], [0, 6, 1, "_CPPv431tmc_ramp_linear_set_maxVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_maxVelocity::maxVelocity"], [0, 5, 1, "_CPPv424tmc_ramp_linear_set_modeP14TMC_LinearRamp19TMC_LinearRamp_Mode", "tmc_ramp_linear_set_mode"], [0, 5, 1, "_CPPv424tmc_ramp_linear_set_modeP14TMC_LinearRamp19TMC_LinearRamp_Mode", "tmc_ramp_linear_set_mode"], [0, 6, 1, "_CPPv424tmc_ramp_linear_set_modeP14TMC_LinearRamp19TMC_LinearRamp_Mode", "tmc_ramp_linear_set_mode::linearRamp"], [0, 6, 1, "_CPPv424tmc_ramp_linear_set_modeP14TMC_LinearRamp19TMC_LinearRamp_Mode", "tmc_ramp_linear_set_mode::linearRamp"], [0, 6, 1, "_CPPv424tmc_ramp_linear_set_modeP14TMC_LinearRamp19TMC_LinearRamp_Mode", "tmc_ramp_linear_set_mode::mode"], [0, 6, 1, "_CPPv424tmc_ramp_linear_set_modeP14TMC_LinearRamp19TMC_LinearRamp_Mode", "tmc_ramp_linear_set_mode::mode"], [0, 5, 1, "_CPPv429tmc_ramp_linear_set_precisionP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_precision"], [0, 5, 1, "_CPPv429tmc_ramp_linear_set_precisionP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_precision"], [0, 6, 1, "_CPPv429tmc_ramp_linear_set_precisionP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_precision::linearRamp"], [0, 6, 1, "_CPPv429tmc_ramp_linear_set_precisionP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_precision::linearRamp"], [0, 6, 1, "_CPPv429tmc_ramp_linear_set_precisionP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_precision::precision"], [0, 6, 1, "_CPPv429tmc_ramp_linear_set_precisionP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_precision::precision"], [0, 5, 1, "_CPPv432tmc_ramp_linear_set_rampPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampPosition"], [0, 5, 1, "_CPPv432tmc_ramp_linear_set_rampPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampPosition"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_rampPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampPosition::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_rampPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampPosition::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_rampPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampPosition::rampPosition"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_rampPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampPosition::rampPosition"], [0, 5, 1, "_CPPv432tmc_ramp_linear_set_rampVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampVelocity"], [0, 5, 1, "_CPPv432tmc_ramp_linear_set_rampVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampVelocity"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_rampVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampVelocity::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_rampVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampVelocity::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_rampVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampVelocity::rampVelocity"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_rampVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_rampVelocity::rampVelocity"], [0, 5, 1, "_CPPv432tmc_ramp_linear_set_stopVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_stopVelocity"], [0, 5, 1, "_CPPv432tmc_ramp_linear_set_stopVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_stopVelocity"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_stopVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_stopVelocity::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_stopVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_stopVelocity::linearRamp"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_stopVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_stopVelocity::stopVelocity"], [0, 6, 1, "_CPPv432tmc_ramp_linear_set_stopVelocityP14TMC_LinearRamp8uint32_t", "tmc_ramp_linear_set_stopVelocity::stopVelocity"], [0, 5, 1, "_CPPv434tmc_ramp_linear_set_targetPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetPosition"], [0, 5, 1, "_CPPv434tmc_ramp_linear_set_targetPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetPosition"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_targetPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetPosition::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_targetPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetPosition::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_targetPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetPosition::targetPosition"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_targetPositionP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetPosition::targetPosition"], [0, 5, 1, "_CPPv434tmc_ramp_linear_set_targetVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetVelocity"], [0, 5, 1, "_CPPv434tmc_ramp_linear_set_targetVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetVelocity"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_targetVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetVelocity::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_targetVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetVelocity::linearRamp"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_targetVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetVelocity::targetVelocity"], [0, 6, 1, "_CPPv434tmc_ramp_linear_set_targetVelocityP14TMC_LinearRamp7int32_t", "tmc_ramp_linear_set_targetVelocity::targetVelocity"], [0, 5, 1, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb", "tmc_ramp_set_enabled"], [0, 5, 1, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb", "tmc_ramp_set_enabled"], [0, 6, 1, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb", "tmc_ramp_set_enabled::enabled"], [0, 6, 1, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb", "tmc_ramp_set_enabled::enabled"], [0, 6, 1, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb", "tmc_ramp_set_enabled::ramp"], [0, 6, 1, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb", "tmc_ramp_set_enabled::ramp"], [0, 6, 1, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb", "tmc_ramp_set_enabled::type"], [0, 6, 1, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb", "tmc_ramp_set_enabled::type"], [0, 5, 1, "_CPPv423tmc_ramp_toggle_enabledPv12TMC_RampType", "tmc_ramp_toggle_enabled"], [0, 5, 1, "_CPPv423tmc_ramp_toggle_enabledPv12TMC_RampType", "tmc_ramp_toggle_enabled"], [0, 6, 1, "_CPPv423tmc_ramp_toggle_enabledPv12TMC_RampType", "tmc_ramp_toggle_enabled::ramp"], [0, 6, 1, "_CPPv423tmc_ramp_toggle_enabledPv12TMC_RampType", "tmc_ramp_toggle_enabled::ramp"], [0, 6, 1, "_CPPv423tmc_ramp_toggle_enabledPv12TMC_RampType", "tmc_ramp_toggle_enabled::type"], [0, 6, 1, "_CPPv423tmc_ramp_toggle_enabledPv12TMC_RampType", "tmc_ramp_toggle_enabled::type"], [0, 5, 1, "_CPPv49tmc_sqrti7int32_t", "tmc_sqrti"], [0, 5, 1, "_CPPv49tmc_sqrti7int32_t", "tmc_sqrti"], [0, 6, 1, "_CPPv49tmc_sqrti7int32_t", "tmc_sqrti::x"], [0, 6, 1, "_CPPv49tmc_sqrti7int32_t", "tmc_sqrti::x"], [0, 5, 1, "_CPPv422tmc_tableGetPolynomial7uint8_t", "tmc_tableGetPolynomial"], [0, 5, 1, "_CPPv422tmc_tableGetPolynomial7uint8_t", "tmc_tableGetPolynomial"], [0, 6, 1, "_CPPv422tmc_tableGetPolynomial7uint8_t", "tmc_tableGetPolynomial::index"], [0, 6, 1, "_CPPv422tmc_tableGetPolynomial7uint8_t", "tmc_tableGetPolynomial::index"], [0, 5, 1, "_CPPv420tmc_tableIsReflected7uint8_t", "tmc_tableIsReflected"], [0, 5, 1, "_CPPv420tmc_tableIsReflected7uint8_t", "tmc_tableIsReflected"], [0, 6, 1, "_CPPv420tmc_tableIsReflected7uint8_t", "tmc_tableIsReflected::index"], [0, 6, 1, "_CPPv420tmc_tableIsReflected7uint8_t", "tmc_tableIsReflected::index"], [0, 7, 1, "_CPPv43u16", "u16"], [0, 7, 1, "_CPPv43u32", "u32"], [0, 7, 1, "_CPPv42u8", "u8"], [0, 7, 1, "_CPPv46uint16", "uint16"], [0, 7, 1, "_CPPv46uint32", "uint32"], [0, 7, 1, "_CPPv45uint8", "uint8"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2130TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2160TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2208TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2209TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2225TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2226TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2240TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2300TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC2300TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC5062TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC5072TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC5130TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC5160TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC5240TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC5271TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC5272TypeDef", "writeConfiguration"], [0, 5, 1, "_CPPv418writeConfigurationP14TMC7300TypeDef", "writeConfiguration"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2130TypeDef", "writeConfiguration::tmc2130"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2160TypeDef", "writeConfiguration::tmc2160"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2208TypeDef", "writeConfiguration::tmc2208"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2209TypeDef", "writeConfiguration::tmc2209"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2225TypeDef", "writeConfiguration::tmc2225"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2226TypeDef", "writeConfiguration::tmc2226"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2240TypeDef", "writeConfiguration::tmc2240"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2300TypeDef", "writeConfiguration::tmc2300"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC2300TypeDef", "writeConfiguration::tmc2300"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC5062TypeDef", "writeConfiguration::tmc5062"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC5072TypeDef", "writeConfiguration::tmc5072"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC5130TypeDef", "writeConfiguration::tmc5130"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC5160TypeDef", "writeConfiguration::tmc5160"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC5240TypeDef", "writeConfiguration::tmc5240"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC5271TypeDef", "writeConfiguration::tmc5271"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC5272TypeDef", "writeConfiguration::tmc5272"], [0, 6, 1, "_CPPv418writeConfigurationP14TMC7300TypeDef", "writeConfiguration::tmc7300"]]}, "objtypes": {"0": "c:macro", "1": "cpp:enumerator", "2": "cpp:member", "3": "cpp:class", "4": "cpp:enum", "5": "cpp:function", "6": "cpp:functionParam", "7": "cpp:type"}, "objnames": {"0": ["c", "macro", "C macro"], "1": ["cpp", "enumerator", "C++ enumerator"], "2": ["cpp", "member", "C++ member"], "3": ["cpp", "class", "C++ class"], "4": ["cpp", "enum", "C++ enum"], "5": ["cpp", "function", "C++ function"], "6": ["cpp", "functionParam", "C++ function parameter"], "7": ["cpp", "type", "C++ type"]}, "titleterms": {"welcom": 0, "tmc": 0, "api": 0, "": 0, "document": 0, "indic": 0, "tabl": 0, "doc": 0}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 60}, "alltitles": {"Welcome to TMC-API\u2019s documentation!": [[0, "welcome-to-tmc-api-s-documentation"]], "Indices and tables": [[0, "indices-and-tables"]], "DOCS": [[0, "docs"]]}, "indexentries": {"access_once (c macro)": [[0, "c.ACCESS_ONCE"]], "adc_raw_addr_adc_aenc_ux_raw_adc_agpi_b_raw (c macro)": [[0, "c.ADC_RAW_ADDR_ADC_AENC_UX_RAW_ADC_AGPI_B_RAW"]], "adc_raw_addr_adc_aenc_wy_raw_adc_aenc_vn_raw (c macro)": [[0, "c.ADC_RAW_ADDR_ADC_AENC_WY_RAW_ADC_AENC_VN_RAW"]], "adc_raw_addr_adc_agpi_a_raw_adc_vm_raw (c macro)": [[0, "c.ADC_RAW_ADDR_ADC_AGPI_A_RAW_ADC_VM_RAW"]], "adc_raw_addr_adc_i1_raw_adc_i0_raw (c macro)": [[0, "c.ADC_RAW_ADDR_ADC_I1_RAW_ADC_I0_RAW"]], "array_size (c macro)": [[0, "c.ARRAY_SIZE"]], "bit0 (c macro)": [[0, "c.BIT0"]], "bit1 (c macro)": [[0, "c.BIT1"]], "bit10 (c macro)": [[0, "c.BIT10"]], "bit11 (c macro)": [[0, "c.BIT11"]], "bit12 (c macro)": [[0, "c.BIT12"]], "bit13 (c macro)": [[0, "c.BIT13"]], "bit14 (c macro)": [[0, "c.BIT14"]], "bit15 (c macro)": [[0, "c.BIT15"]], "bit16 (c macro)": [[0, "c.BIT16"]], "bit17 (c macro)": [[0, "c.BIT17"]], "bit18 (c macro)": [[0, "c.BIT18"]], "bit19 (c macro)": [[0, "c.BIT19"]], "bit2 (c macro)": [[0, "c.BIT2"]], "bit20 (c macro)": [[0, "c.BIT20"]], "bit21 (c macro)": [[0, "c.BIT21"]], "bit22 (c macro)": [[0, "c.BIT22"]], "bit23 (c macro)": [[0, "c.BIT23"]], "bit24 (c macro)": [[0, "c.BIT24"]], "bit25 (c macro)": [[0, "c.BIT25"]], "bit26 (c macro)": [[0, "c.BIT26"]], "bit27 (c macro)": [[0, "c.BIT27"]], "bit28 (c macro)": [[0, "c.BIT28"]], "bit29 (c macro)": [[0, "c.BIT29"]], "bit3 (c macro)": [[0, "c.BIT3"]], "bit30 (c macro)": [[0, "c.BIT30"]], "bit31 (c macro)": [[0, "c.BIT31"]], "bit4 (c macro)": [[0, "c.BIT4"]], "bit5 (c macro)": [[0, "c.BIT5"]], "bit6 (c macro)": [[0, "c.BIT6"]], "bit7 (c macro)": [[0, "c.BIT7"]], "bit8 (c macro)": [[0, "c.BIT8"]], "bit9 (c macro)": [[0, "c.BIT9"]], "bit_0_to_15 (c macro)": [[0, "c.BIT_0_TO_15"]], "bit_16_to_31 (c macro)": [[0, "c.BIT_16_TO_31"]], "byte (c macro)": [[0, "c.BYTE"]], "byte0_mask (c macro)": [[0, "c.BYTE0_MASK"]], "byte0_shift (c macro)": [[0, "c.BYTE0_SHIFT"]], "byte1_mask (c macro)": [[0, "c.BYTE1_MASK"]], "byte1_shift (c macro)": [[0, "c.BYTE1_SHIFT"]], "byte2_mask (c macro)": [[0, "c.BYTE2_MASK"]], "byte2_shift (c macro)": [[0, "c.BYTE2_SHIFT"]], "byte3_mask (c macro)": [[0, "c.BYTE3_MASK"]], "byte3_shift (c macro)": [[0, "c.BYTE3_SHIFT"]], "byte4_mask (c macro)": [[0, "c.BYTE4_MASK"]], "byte4_shift (c macro)": [[0, "c.BYTE4_SHIFT"]], "byte5_mask (c macro)": [[0, "c.BYTE5_MASK"]], "byte5_shift (c macro)": [[0, "c.BYTE5_SHIFT"]], "byte6_mask (c macro)": [[0, "c.BYTE6_MASK"]], "byte6_shift (c macro)": [[0, "c.BYTE6_SHIFT"]], "byte7_mask (c macro)": [[0, "c.BYTE7_MASK"]], "byte7_shift (c macro)": [[0, "c.BYTE7_SHIFT"]], "cast_sn_to_s32 (c macro)": [[0, "c.CAST_Sn_TO_S32"]], "chipinfo_addr_si_build (c macro)": [[0, "c.CHIPINFO_ADDR_SI_BUILD"]], "chipinfo_addr_si_data (c macro)": [[0, "c.CHIPINFO_ADDR_SI_DATA"]], "chipinfo_addr_si_time (c macro)": [[0, "c.CHIPINFO_ADDR_SI_TIME"]], "chipinfo_addr_si_type (c macro)": [[0, "c.CHIPINFO_ADDR_SI_TYPE"]], "chipinfo_addr_si_variant (c macro)": [[0, "c.CHIPINFO_ADDR_SI_VARIANT"]], "chipinfo_addr_si_version (c macro)": [[0, "c.CHIPINFO_ADDR_SI_VERSION"]], "config_addr_encoder_init_hall_enable (c macro)": [[0, "c.CONFIG_ADDR_Encoder_Init_hall_Enable"]], "config_addr_single_pin_if_scale_offset (c macro)": [[0, "c.CONFIG_ADDR_SINGLE_PIN_IF_SCALE_OFFSET"]], "config_addr_single_pin_if_status_cfg (c macro)": [[0, "c.CONFIG_ADDR_SINGLE_PIN_IF_STATUS_CFG"]], "config_addr_velocity_meter_pptm_min_pos_dev (c macro)": [[0, "c.CONFIG_ADDR_VELOCITY_METER_PPTM_MIN_POS_DEV"]], "config_addr_biquad_f_a_1 (c macro)": [[0, "c.CONFIG_ADDR_biquad_f_a_1"]], "config_addr_biquad_f_a_2 (c macro)": [[0, "c.CONFIG_ADDR_biquad_f_a_2"]], "config_addr_biquad_f_b_0 (c macro)": [[0, "c.CONFIG_ADDR_biquad_f_b_0"]], "config_addr_biquad_f_b_1 (c macro)": [[0, "c.CONFIG_ADDR_biquad_f_b_1"]], "config_addr_biquad_f_b_2 (c macro)": [[0, "c.CONFIG_ADDR_biquad_f_b_2"]], "config_addr_biquad_f_enable (c macro)": [[0, "c.CONFIG_ADDR_biquad_f_enable"]], "config_addr_biquad_t_a_1 (c macro)": [[0, "c.CONFIG_ADDR_biquad_t_a_1"]], "config_addr_biquad_t_a_2 (c macro)": [[0, "c.CONFIG_ADDR_biquad_t_a_2"]], "config_addr_biquad_t_b_0 (c macro)": [[0, "c.CONFIG_ADDR_biquad_t_b_0"]], "config_addr_biquad_t_b_1 (c macro)": [[0, "c.CONFIG_ADDR_biquad_t_b_1"]], "config_addr_biquad_t_b_2 (c macro)": [[0, "c.CONFIG_ADDR_biquad_t_b_2"]], "config_addr_biquad_t_enable (c macro)": [[0, "c.CONFIG_ADDR_biquad_t_enable"]], "config_addr_biquad_v_a_1 (c macro)": [[0, "c.CONFIG_ADDR_biquad_v_a_1"]], "config_addr_biquad_v_a_2 (c macro)": [[0, "c.CONFIG_ADDR_biquad_v_a_2"]], "config_addr_biquad_v_b_0 (c macro)": [[0, "c.CONFIG_ADDR_biquad_v_b_0"]], "config_addr_biquad_v_b_1 (c macro)": [[0, "c.CONFIG_ADDR_biquad_v_b_1"]], "config_addr_biquad_v_b_2 (c macro)": [[0, "c.CONFIG_ADDR_biquad_v_b_2"]], "config_addr_biquad_v_enable (c macro)": [[0, "c.CONFIG_ADDR_biquad_v_enable"]], "config_addr_biquad_x_a_1 (c macro)": [[0, "c.CONFIG_ADDR_biquad_x_a_1"]], "config_addr_biquad_x_a_2 (c macro)": [[0, "c.CONFIG_ADDR_biquad_x_a_2"]], "config_addr_biquad_x_b_0 (c macro)": [[0, "c.CONFIG_ADDR_biquad_x_b_0"]], "config_addr_biquad_x_b_1 (c macro)": [[0, "c.CONFIG_ADDR_biquad_x_b_1"]], "config_addr_biquad_x_b_2 (c macro)": [[0, "c.CONFIG_ADDR_biquad_x_b_2"]], "config_addr_biquad_x_enable (c macro)": [[0, "c.CONFIG_ADDR_biquad_x_enable"]], "config_addr_feed_forward_torgue_filter_constant (c macro)": [[0, "c.CONFIG_ADDR_feed_forward_torgue_filter_constant"]], "config_addr_feed_forward_torque_gain (c macro)": [[0, "c.CONFIG_ADDR_feed_forward_torque_gain"]], "config_addr_feed_forward_velicity_filter_constant (c macro)": [[0, "c.CONFIG_ADDR_feed_forward_velicity_filter_constant"]], "config_addr_feed_forward_velocity_gain (c macro)": [[0, "c.CONFIG_ADDR_feed_forward_velocity_gain"]], "config_addr_prbs_amplitude (c macro)": [[0, "c.CONFIG_ADDR_prbs_amplitude"]], "config_addr_prbs_down_sampling_ratio (c macro)": [[0, "c.CONFIG_ADDR_prbs_down_sampling_ratio"]], "config_addr_ref_switch_config (c macro)": [[0, "c.CONFIG_ADDR_ref_switch_config"]], "crctables (c++ member)": [[0, "_CPPv49CRCTables"]], "crctypedef (c++ struct)": [[0, "_CPPv410CRCTypeDef"]], "crctypedef::isreflected (c++ member)": [[0, "_CPPv4N10CRCTypeDef11isReflectedE"]], "crctypedef::polynomial (c++ member)": [[0, "_CPPv4N10CRCTypeDef10polynomialE"]], "crctypedef::table (c++ member)": [[0, "_CPPv4N10CRCTypeDef5tableE"]], "crc_table_count (c macro)": [[0, "c.CRC_TABLE_COUNT"]], "chopperconfig (c++ member)": [[0, "_CPPv413ChopperConfig"]], "closedloopconfig (c++ member)": [[0, "_CPPv416ClosedLoopConfig"]], "configstate (c++ enum)": [[0, "_CPPv411ConfigState"]], "configstate::config_ready (c++ enumerator)": [[0, "_CPPv4N11ConfigState12CONFIG_READYE"]], "configstate::config_reset (c++ enumerator)": [[0, "_CPPv4N11ConfigState12CONFIG_RESETE"]], "configstate::config_restore (c++ enumerator)": [[0, "_CPPv4N11ConfigState14CONFIG_RESTOREE"]], "configurationtypedef (c++ struct)": [[0, "_CPPv420ConfigurationTypeDef"]], "configurationtypedef::callback (c++ member)": [[0, "_CPPv4N20ConfigurationTypeDef8callbackE"]], "configurationtypedef::channel (c++ member)": [[0, "_CPPv4N20ConfigurationTypeDef7channelE"]], "configurationtypedef::configindex (c++ member)": [[0, "_CPPv4N20ConfigurationTypeDef11configIndexE"]], "configurationtypedef::reset (c++ member)": [[0, "_CPPv4N20ConfigurationTypeDef5resetE"]], "configurationtypedef::restore (c++ member)": [[0, "_CPPv4N20ConfigurationTypeDef7restoreE"]], "configurationtypedef::shadowregister (c++ member)": [[0, "_CPPv4N20ConfigurationTypeDef14shadowRegisterE"]], "configurationtypedef::state (c++ member)": [[0, "_CPPv4N20ConfigurationTypeDef5stateE"]], "devtype_tmc428 (c macro)": [[0, "c.DEVTYPE_TMC428"]], "drvtype_tmc5130 (c macro)": [[0, "c.DRVTYPE_TMC5130"]], "driverconfig (c++ member)": [[0, "_CPPv412DriverConfig"]], "false (c macro)": [[0, "c.FALSE"]], "field_get (c macro)": [[0, "c.FIELD_GET"]], "field_read (c macro)": [[0, "c.FIELD_READ"]], "field_set (c macro)": [[0, "c.FIELD_SET"]], "field_update (c macro)": [[0, "c.FIELD_UPDATE"]], "field_write (c macro)": [[0, "c.FIELD_WRITE"]], "hardstop (c++ function)": [[0, "_CPPv48HardStop8uint32_t"], [0, "_CPPv48HardStopv"]], "interim_addr_actual_velocity_pptm (c macro)": [[0, "c.INTERIM_ADDR_ACTUAL_VELOCITY_PPTM"]], "interim_addr_adc_i1_i0 (c macro)": [[0, "c.INTERIM_ADDR_ADC_I1_I0"]], "interim_addr_config_reg_0 (c macro)": [[0, "c.INTERIM_ADDR_CONFIG_REG_0"]], "interim_addr_config_reg_1 (c macro)": [[0, "c.INTERIM_ADDR_CONFIG_REG_1"]], "interim_addr_ctrl_param_10 (c macro)": [[0, "c.INTERIM_ADDR_CTRL_PARAM_10"]], "interim_addr_ctrl_param_32 (c macro)": [[0, "c.INTERIM_ADDR_CTRL_PARAM_32"]], "interim_addr_debug_value_11_10 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_11_10"]], "interim_addr_debug_value_13_12 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_13_12"]], "interim_addr_debug_value_15_14 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_15_14"]], "interim_addr_debug_value_16 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_16"]], "interim_addr_debug_value_17 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_17"]], "interim_addr_debug_value_18 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_18"]], "interim_addr_debug_value_19 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_19"]], "interim_addr_debug_value_1_0 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_1_0"]], "interim_addr_debug_value_3_2 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_3_2"]], "interim_addr_debug_value_5_4 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_5_4"]], "interim_addr_debug_value_7_6 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_7_6"]], "interim_addr_debug_value_9_8 (c macro)": [[0, "c.INTERIM_ADDR_DEBUG_VALUE_9_8"]], "interim_addr_enc_init_hall_phi_a_aenc_offset (c macro)": [[0, "c.INTERIM_ADDR_ENC_INIT_HALL_PHI_A_AENC_OFFSET"]], "interim_addr_enc_init_hall_phi_e_abn_offset (c macro)": [[0, "c.INTERIM_ADDR_ENC_INIT_HALL_PHI_E_ABN_OFFSET"]], "interim_addr_enc_init_hall_phi_e_aenc_offset (c macro)": [[0, "c.INTERIM_ADDR_ENC_INIT_HALL_PHI_E_AENC_OFFSET"]], "interim_addr_enc_init_hall_status (c macro)": [[0, "c.INTERIM_ADDR_ENC_INIT_HALL_STATUS"]], "interim_addr_ff_torque (c macro)": [[0, "c.INTERIM_ADDR_FF_TORQUE"]], "interim_addr_ff_velocity (c macro)": [[0, "c.INTERIM_ADDR_FF_VELOCITY"]], "interim_addr_foc_ib_ia (c macro)": [[0, "c.INTERIM_ADDR_FOC_IB_IA"]], "interim_addr_foc_iq_id (c macro)": [[0, "c.INTERIM_ADDR_FOC_IQ_ID"]], "interim_addr_foc_iv (c macro)": [[0, "c.INTERIM_ADDR_FOC_IV"]], "interim_addr_foc_iwy_iux (c macro)": [[0, "c.INTERIM_ADDR_FOC_IWY_IUX"]], "interim_addr_foc_ub_ua (c macro)": [[0, "c.INTERIM_ADDR_FOC_UB_UA"]], "interim_addr_foc_uq_ud (c macro)": [[0, "c.INTERIM_ADDR_FOC_UQ_UD"]], "interim_addr_foc_uq_ud_limited (c macro)": [[0, "c.INTERIM_ADDR_FOC_UQ_UD_LIMITED"]], "interim_addr_foc_uv (c macro)": [[0, "c.INTERIM_ADDR_FOC_UV"]], "interim_addr_foc_uwy_uux (c macro)": [[0, "c.INTERIM_ADDR_FOC_UWY_UUX"]], "interim_addr_home_position (c macro)": [[0, "c.INTERIM_ADDR_HOME_POSITION"]], "interim_addr_left_position (c macro)": [[0, "c.INTERIM_ADDR_LEFT_POSITION"]], "interim_addr_pidin_target_flux (c macro)": [[0, "c.INTERIM_ADDR_PIDIN_TARGET_FLUX"]], "interim_addr_pidin_target_position (c macro)": [[0, "c.INTERIM_ADDR_PIDIN_TARGET_POSITION"]], "interim_addr_pidin_target_torque (c macro)": [[0, "c.INTERIM_ADDR_PIDIN_TARGET_TORQUE"]], "interim_addr_pidin_target_velocity (c macro)": [[0, "c.INTERIM_ADDR_PIDIN_TARGET_VELOCITY"]], "interim_addr_pidout_target_flux (c macro)": [[0, "c.INTERIM_ADDR_PIDOUT_TARGET_FLUX"]], "interim_addr_pidout_target_position (c macro)": [[0, "c.INTERIM_ADDR_PIDOUT_TARGET_POSITION"]], "interim_addr_pidout_target_torque (c macro)": [[0, "c.INTERIM_ADDR_PIDOUT_TARGET_TORQUE"]], "interim_addr_pidout_target_velocity (c macro)": [[0, "c.INTERIM_ADDR_PIDOUT_TARGET_VELOCITY"]], "interim_addr_pid_flux_target_flux_actual (c macro)": [[0, "c.INTERIM_ADDR_PID_FLUX_TARGET_FLUX_ACTUAL"]], "interim_addr_pid_position_target_position_actual (c macro)": [[0, "c.INTERIM_ADDR_PID_POSITION_TARGET_POSITION_ACTUAL"]], "interim_addr_pid_position_target_position_actual_div256 (c macro)": [[0, "c.INTERIM_ADDR_PID_POSITION_TARGET_POSITION_ACTUAL_DIV256"]], "interim_addr_pid_torque_target_flux_target_torque_actual_flux_actual_div256 (c macro)": [[0, "c.INTERIM_ADDR_PID_TORQUE_TARGET_FLUX_TARGET_TORQUE_ACTUAL_FLUX_ACTUAL_DIV256"]], "interim_addr_pid_torque_target_torque_actual (c macro)": [[0, "c.INTERIM_ADDR_PID_TORQUE_TARGET_TORQUE_ACTUAL"]], "interim_addr_pid_velocity_target_velocity_actual (c macro)": [[0, "c.INTERIM_ADDR_PID_VELOCITY_TARGET_VELOCITY_ACTUAL"]], "interim_addr_pid_velocity_target_velocity_actual_div256 (c macro)": [[0, "c.INTERIM_ADDR_PID_VELOCITY_TARGET_VELOCITY_ACTUAL_DIV256"]], "interim_addr_pwm_uv (c macro)": [[0, "c.INTERIM_ADDR_PWM_UV"]], "interim_addr_pwm_wy_ux (c macro)": [[0, "c.INTERIM_ADDR_PWM_WY_UX"]], "interim_addr_ref_switch_status (c macro)": [[0, "c.INTERIM_ADDR_REF_SWITCH_STATUS"]], "interim_addr_right_position (c macro)": [[0, "c.INTERIM_ADDR_RIGHT_POSITION"]], "interim_addr_single_pin_if_position_target (c macro)": [[0, "c.INTERIM_ADDR_SINGLE_PIN_IF_POSITION_TARGET"]], "interim_addr_single_pin_if_pwm_duty_cycle_torque_target (c macro)": [[0, "c.INTERIM_ADDR_SINGLE_PIN_IF_PWM_DUTY_CYCLE_TORQUE_TARGET"]], "interim_addr_single_pin_if_velocity_target (c macro)": [[0, "c.INTERIM_ADDR_SINGLE_PIN_IF_VELOCITY_TARGET"]], "interim_addr_status_param_10 (c macro)": [[0, "c.INTERIM_ADDR_STATUS_PARAM_10"]], "interim_addr_status_param_32 (c macro)": [[0, "c.INTERIM_ADDR_STATUS_PARAM_32"]], "interim_addr_status_reg_0 (c macro)": [[0, "c.INTERIM_ADDR_STATUS_REG_0"]], "interim_addr_status_reg_1 (c macro)": [[0, "c.INTERIM_ADDR_STATUS_REG_1"]], "interim_addr_enc_init_mini_move_phi_e_phi_e_offset (c macro)": [[0, "c.INTERIM_ADDR_enc_init_mini_move_phi_e_phi_e_offset"]], "interim_addr_enc_init_mini_move_u_d_status (c macro)": [[0, "c.INTERIM_ADDR_enc_init_mini_move_u_d_status"]], "init4210 (c++ function)": [[0, "_CPPv48Init4210v"]], "init424 (c++ function)": [[0, "_CPPv47Init424v"]], "init429 (c++ function)": [[0, "_CPPv47Init429v"]], "init457 (c++ function)": [[0, "_CPPv47Init457v"]], "init457wavetable (c++ function)": [[0, "_CPPv416Init457Wavetable8uint32_t7int32_t"]], "intsintable (c++ member)": [[0, "_CPPv411IntSinTable"]], "max (c macro)": [[0, "c.MAX"]], "max22216typedef (c++ struct)": [[0, "_CPPv415MAX22216TypeDef"]], "max22216typedef::channel (c++ member)": [[0, "_CPPv4N15MAX22216TypeDef7channelE"]], "max22216typedef::crc_en (c++ member)": [[0, "_CPPv4N15MAX22216TypeDef6crc_enE"]], "max22216typedef::slaveaddress (c++ member)": [[0, "_CPPv4N15MAX22216TypeDef12slaveAddressE"]], "max22216_active_mask (c macro)": [[0, "c.MAX22216_ACTIVE_MASK"]], "max22216_active_shift (c macro)": [[0, "c.MAX22216_ACTIVE_SHIFT"]], "max22216_adc_vm_measurement (c macro)": [[0, "c.MAX22216_ADC_VM_MEASUREMENT"]], "max22216_adc_vm_raw_mask (c macro)": [[0, "c.MAX22216_ADC_VM_RAW_MASK"]], "max22216_adc_vm_raw_shift (c macro)": [[0, "c.MAX22216_ADC_VM_RAW_SHIFT"]], "max22216_cfg_ctrl0_0 (c macro)": [[0, "c.MAX22216_CFG_CTRL0_0"]], "max22216_cfg_ctrl0_1 (c macro)": [[0, "c.MAX22216_CFG_CTRL0_1"]], "max22216_cfg_ctrl0_2 (c macro)": [[0, "c.MAX22216_CFG_CTRL0_2"]], "max22216_cfg_ctrl0_3 (c macro)": [[0, "c.MAX22216_CFG_CTRL0_3"]], "max22216_cfg_ctrl1_0 (c macro)": [[0, "c.MAX22216_CFG_CTRL1_0"]], "max22216_cfg_ctrl1_1 (c macro)": [[0, "c.MAX22216_CFG_CTRL1_1"]], "max22216_cfg_ctrl1_2 (c macro)": [[0, "c.MAX22216_CFG_CTRL1_2"]], "max22216_cfg_ctrl1_3 (c macro)": [[0, "c.MAX22216_CFG_CTRL1_3"]], "max22216_cfg_dc_0 (c macro)": [[0, "c.MAX22216_CFG_DC_0"]], "max22216_cfg_dc_1 (c macro)": [[0, "c.MAX22216_CFG_DC_1"]], "max22216_cfg_dc_2 (c macro)": [[0, "c.MAX22216_CFG_DC_2"]], "max22216_cfg_dc_3 (c macro)": [[0, "c.MAX22216_CFG_DC_3"]], "max22216_cfg_dc_h_0 (c macro)": [[0, "c.MAX22216_CFG_DC_H_0"]], "max22216_cfg_dc_h_1 (c macro)": [[0, "c.MAX22216_CFG_DC_H_1"]], "max22216_cfg_dc_h_2 (c macro)": [[0, "c.MAX22216_CFG_DC_H_2"]], "max22216_cfg_dc_h_3 (c macro)": [[0, "c.MAX22216_CFG_DC_H_3"]], "max22216_cfg_dc_l2h_0 (c macro)": [[0, "c.MAX22216_CFG_DC_L2H_0"]], "max22216_cfg_dc_l2h_1 (c macro)": [[0, "c.MAX22216_CFG_DC_L2H_1"]], "max22216_cfg_dc_l2h_2 (c macro)": [[0, "c.MAX22216_CFG_DC_L2H_2"]], "max22216_cfg_dc_l2h_3 (c macro)": [[0, "c.MAX22216_CFG_DC_L2H_3"]], "max22216_cfg_dc_l_0 (c macro)": [[0, "c.MAX22216_CFG_DC_L_0"]], "max22216_cfg_dc_l_1 (c macro)": [[0, "c.MAX22216_CFG_DC_L_1"]], "max22216_cfg_dc_l_2 (c macro)": [[0, "c.MAX22216_CFG_DC_L_2"]], "max22216_cfg_dc_l_3 (c macro)": [[0, "c.MAX22216_CFG_DC_L_3"]], "max22216_cfg_dpm0_0 (c macro)": [[0, "c.MAX22216_CFG_DPM0_0"]], "max22216_cfg_dpm0_1 (c macro)": [[0, "c.MAX22216_CFG_DPM0_1"]], "max22216_cfg_dpm0_2 (c macro)": [[0, "c.MAX22216_CFG_DPM0_2"]], "max22216_cfg_dpm0_3 (c macro)": [[0, "c.MAX22216_CFG_DPM0_3"]], "max22216_cfg_dpm1_0 (c macro)": [[0, "c.MAX22216_CFG_DPM1_0"]], "max22216_cfg_dpm1_1 (c macro)": [[0, "c.MAX22216_CFG_DPM1_1"]], "max22216_cfg_dpm1_2 (c macro)": [[0, "c.MAX22216_CFG_DPM1_2"]], "max22216_cfg_dpm1_3 (c macro)": [[0, "c.MAX22216_CFG_DPM1_3"]], "max22216_cfg_ind_0_0 (c macro)": [[0, "c.MAX22216_CFG_IND_0_0"]], "max22216_cfg_ind_0_1 (c macro)": [[0, "c.MAX22216_CFG_IND_0_1"]], "max22216_cfg_ind_0_2 (c macro)": [[0, "c.MAX22216_CFG_IND_0_2"]], "max22216_cfg_ind_0_3 (c macro)": [[0, "c.MAX22216_CFG_IND_0_3"]], "max22216_cfg_ind_1_0 (c macro)": [[0, "c.MAX22216_CFG_IND_1_0"]], "max22216_cfg_ind_1_1 (c macro)": [[0, "c.MAX22216_CFG_IND_1_1"]], "max22216_cfg_ind_1_2 (c macro)": [[0, "c.MAX22216_CFG_IND_1_2"]], "max22216_cfg_ind_1_3 (c macro)": [[0, "c.MAX22216_CFG_IND_1_3"]], "max22216_cfg_i_0 (c macro)": [[0, "c.MAX22216_CFG_I_0"]], "max22216_cfg_i_1 (c macro)": [[0, "c.MAX22216_CFG_I_1"]], "max22216_cfg_i_2 (c macro)": [[0, "c.MAX22216_CFG_I_2"]], "max22216_cfg_i_3 (c macro)": [[0, "c.MAX22216_CFG_I_3"]], "max22216_cfg_i_mask (c macro)": [[0, "c.MAX22216_CFG_I_MASK"]], "max22216_cfg_i_shift (c macro)": [[0, "c.MAX22216_CFG_I_SHIFT"]], "max22216_cfg_l2h_time_0 (c macro)": [[0, "c.MAX22216_CFG_L2H_TIME_0"]], "max22216_cfg_l2h_time_1 (c macro)": [[0, "c.MAX22216_CFG_L2H_TIME_1"]], "max22216_cfg_l2h_time_2 (c macro)": [[0, "c.MAX22216_CFG_L2H_TIME_2"]], "max22216_cfg_l2h_time_3 (c macro)": [[0, "c.MAX22216_CFG_L2H_TIME_3"]], "max22216_cfg_p_0 (c macro)": [[0, "c.MAX22216_CFG_P_0"]], "max22216_cfg_p_1 (c macro)": [[0, "c.MAX22216_CFG_P_1"]], "max22216_cfg_p_2 (c macro)": [[0, "c.MAX22216_CFG_P_2"]], "max22216_cfg_p_3 (c macro)": [[0, "c.MAX22216_CFG_P_3"]], "max22216_cfg_p_mask (c macro)": [[0, "c.MAX22216_CFG_P_MASK"]], "max22216_cfg_p_shift (c macro)": [[0, "c.MAX22216_CFG_P_SHIFT"]], "max22216_cfg_r_thld_0 (c macro)": [[0, "c.MAX22216_CFG_R_THLD_0"]], "max22216_cfg_r_thld_1 (c macro)": [[0, "c.MAX22216_CFG_R_THLD_1"]], "max22216_cfg_r_thld_2 (c macro)": [[0, "c.MAX22216_CFG_R_THLD_2"]], "max22216_cfg_r_thld_3 (c macro)": [[0, "c.MAX22216_CFG_R_THLD_3"]], "max22216_chipinfo_addr_si_build (c macro)": [[0, "c.MAX22216_CHIPINFO_ADDR_SI_BUILD"]], "max22216_chipinfo_addr_si_date (c macro)": [[0, "c.MAX22216_CHIPINFO_ADDR_SI_DATE"]], "max22216_chipinfo_addr_si_time (c macro)": [[0, "c.MAX22216_CHIPINFO_ADDR_SI_TIME"]], "max22216_chipinfo_addr_si_type (c macro)": [[0, "c.MAX22216_CHIPINFO_ADDR_SI_TYPE"]], "max22216_chipinfo_addr_si_variant (c macro)": [[0, "c.MAX22216_CHIPINFO_ADDR_SI_VARIANT"]], "max22216_chipinfo_addr_si_version (c macro)": [[0, "c.MAX22216_CHIPINFO_ADDR_SI_VERSION"]], "max22216_chs_mask (c macro)": [[0, "c.MAX22216_CHS_MASK"]], "max22216_chs_shift (c macro)": [[0, "c.MAX22216_CHS_SHIFT"]], "max22216_cntl0_mask (c macro)": [[0, "c.MAX22216_CNTL0_MASK"]], "max22216_cntl0_shift (c macro)": [[0, "c.MAX22216_CNTL0_SHIFT"]], "max22216_cntl1_mask (c macro)": [[0, "c.MAX22216_CNTL1_MASK"]], "max22216_cntl1_shift (c macro)": [[0, "c.MAX22216_CNTL1_SHIFT"]], "max22216_cntl2_mask (c macro)": [[0, "c.MAX22216_CNTL2_MASK"]], "max22216_cntl2_shift (c macro)": [[0, "c.MAX22216_CNTL2_SHIFT"]], "max22216_cntl3_mask (c macro)": [[0, "c.MAX22216_CNTL3_MASK"]], "max22216_cntl3_shift (c macro)": [[0, "c.MAX22216_CNTL3_SHIFT"]], "max22216_cntl_pol_mask (c macro)": [[0, "c.MAX22216_CNTL_POL_MASK"]], "max22216_cntl_pol_shift (c macro)": [[0, "c.MAX22216_CNTL_POL_SHIFT"]], "max22216_comer_mask (c macro)": [[0, "c.MAX22216_COMER_MASK"]], "max22216_comer_shift (c macro)": [[0, "c.MAX22216_COMER_SHIFT"]], "max22216_ctrl_mode_mask (c macro)": [[0, "c.MAX22216_CTRL_MODE_MASK"]], "max22216_ctrl_mode_shift (c macro)": [[0, "c.MAX22216_CTRL_MODE_SHIFT"]], "max22216_dc_h2l_mask (c macro)": [[0, "c.MAX22216_DC_H2L_MASK"]], "max22216_dc_h2l_shift (c macro)": [[0, "c.MAX22216_DC_H2L_SHIFT"]], "max22216_dc_h_mask (c macro)": [[0, "c.MAX22216_DC_H_MASK"]], "max22216_dc_h_shift (c macro)": [[0, "c.MAX22216_DC_H_SHIFT"]], "max22216_dc_l2h_mask (c macro)": [[0, "c.MAX22216_DC_L2H_MASK"]], "max22216_dc_l2h_shift (c macro)": [[0, "c.MAX22216_DC_L2H_SHIFT"]], "max22216_dc_l_mask (c macro)": [[0, "c.MAX22216_DC_L_MASK"]], "max22216_dc_l_shift (c macro)": [[0, "c.MAX22216_DC_L_SHIFT"]], "max22216_delta_phi_mask (c macro)": [[0, "c.MAX22216_DELTA_PHI_MASK"]], "max22216_delta_phi_shift (c macro)": [[0, "c.MAX22216_DELTA_PHI_SHIFT"]], "max22216_demag_voltage (c macro)": [[0, "c.MAX22216_DEMAG_VOLTAGE"]], "max22216_dith_en_mask (c macro)": [[0, "c.MAX22216_DITH_EN_MASK"]], "max22216_dith_en_shift (c macro)": [[0, "c.MAX22216_DITH_EN_SHIFT"]], "max22216_done_mask (c macro)": [[0, "c.MAX22216_DONE_MASK"]], "max22216_done_shift (c macro)": [[0, "c.MAX22216_DONE_SHIFT"]], "max22216_dpm0_mask (c macro)": [[0, "c.MAX22216_DPM0_MASK"]], "max22216_dpm0_shift (c macro)": [[0, "c.MAX22216_DPM0_SHIFT"]], "max22216_dpm1_mask (c macro)": [[0, "c.MAX22216_DPM1_MASK"]], "max22216_dpm1_shift (c macro)": [[0, "c.MAX22216_DPM1_SHIFT"]], "max22216_dpm2_mask (c macro)": [[0, "c.MAX22216_DPM2_MASK"]], "max22216_dpm2_shift (c macro)": [[0, "c.MAX22216_DPM2_SHIFT"]], "max22216_dpm3_mask (c macro)": [[0, "c.MAX22216_DPM3_MASK"]], "max22216_dpm3_shift (c macro)": [[0, "c.MAX22216_DPM3_SHIFT"]], "max22216_dpm_en_mask (c macro)": [[0, "c.MAX22216_DPM_EN_MASK"]], "max22216_dpm_en_shift (c macro)": [[0, "c.MAX22216_DPM_EN_SHIFT"]], "max22216_dpm_mask (c macro)": [[0, "c.MAX22216_DPM_MASK"]], "max22216_dpm_min_current_mask (c macro)": [[0, "c.MAX22216_DPM_MIN_CURRENT_MASK"]], "max22216_dpm_min_current_shift (c macro)": [[0, "c.MAX22216_DPM_MIN_CURRENT_SHIFT"]], "max22216_dpm_min_nbr_mask (c macro)": [[0, "c.MAX22216_DPM_MIN_NBR_MASK"]], "max22216_dpm_min_nbr_shift (c macro)": [[0, "c.MAX22216_DPM_MIN_NBR_SHIFT"]], "max22216_dpm_shift (c macro)": [[0, "c.MAX22216_DPM_SHIFT"]], "max22216_dpm_thld_mask (c macro)": [[0, "c.MAX22216_DPM_THLD_MASK"]], "max22216_dpm_thld_shift (c macro)": [[0, "c.MAX22216_DPM_THLD_SHIFT"]], "max22216_ecc_err_1bit_mask (c macro)": [[0, "c.MAX22216_ECC_ERR_1BIT_MASK"]], "max22216_ecc_err_1bit_shift (c macro)": [[0, "c.MAX22216_ECC_ERR_1BIT_SHIFT"]], "max22216_ecc_err_2bit_mask (c macro)": [[0, "c.MAX22216_ECC_ERR_2BIT_MASK"]], "max22216_ecc_err_2bit_shift (c macro)": [[0, "c.MAX22216_ECC_ERR_2BIT_SHIFT"]], "max22216_end_hit_auto_mask (c macro)": [[0, "c.MAX22216_END_HIT_AUTO_MASK"]], "max22216_end_hit_auto_shift (c macro)": [[0, "c.MAX22216_END_HIT_AUTO_SHIFT"]], "max22216_end_hit_start_hiz_auto_mask (c macro)": [[0, "c.MAX22216_END_HIT_START_HIZ_AUTO_MASK"]], "max22216_end_hit_start_hiz_auto_shift (c macro)": [[0, "c.MAX22216_END_HIT_START_HIZ_AUTO_SHIFT"]], "max22216_en_ldo_mask (c macro)": [[0, "c.MAX22216_EN_LDO_MASK"]], "max22216_en_ldo_shift (c macro)": [[0, "c.MAX22216_EN_LDO_SHIFT"]], "max22216_fault0 (c macro)": [[0, "c.MAX22216_FAULT0"]], "max22216_fault1 (c macro)": [[0, "c.MAX22216_FAULT1"]], "max22216_field_read (c macro)": [[0, "c.MAX22216_FIELD_READ"]], "max22216_field_write (c macro)": [[0, "c.MAX22216_FIELD_WRITE"]], "max22216_fsf_mask (c macro)": [[0, "c.MAX22216_FSF_MASK"]], "max22216_fsf_shift (c macro)": [[0, "c.MAX22216_FSF_SHIFT"]], "max22216_f_ac (c macro)": [[0, "c.MAX22216_F_AC"]], "max22216_f_pwm_mask (c macro)": [[0, "c.MAX22216_F_PWM_MASK"]], "max22216_f_pwm_m_mask (c macro)": [[0, "c.MAX22216_F_PWM_M_MASK"]], "max22216_f_pwm_m_shift (c macro)": [[0, "c.MAX22216_F_PWM_M_SHIFT"]], "max22216_f_pwm_shift (c macro)": [[0, "c.MAX22216_F_PWM_SHIFT"]], "max22216_global_cfg (c macro)": [[0, "c.MAX22216_GLOBAL_CFG"]], "max22216_global_ctrl (c macro)": [[0, "c.MAX22216_GLOBAL_CTRL"]], "max22216_h2l_en_mask (c macro)": [[0, "c.MAX22216_H2L_EN_MASK"]], "max22216_h2l_en_shift (c macro)": [[0, "c.MAX22216_H2L_EN_SHIFT"]], "max22216_hhf0_mask (c macro)": [[0, "c.MAX22216_HHF0_MASK"]], "max22216_hhf0_shift (c macro)": [[0, "c.MAX22216_HHF0_SHIFT"]], "max22216_hhf1_mask (c macro)": [[0, "c.MAX22216_HHF1_MASK"]], "max22216_hhf1_shift (c macro)": [[0, "c.MAX22216_HHF1_SHIFT"]], "max22216_hhf2_mask (c macro)": [[0, "c.MAX22216_HHF2_MASK"]], "max22216_hhf2_shift (c macro)": [[0, "c.MAX22216_HHF2_SHIFT"]], "max22216_hhf3_mask (c macro)": [[0, "c.MAX22216_HHF3_MASK"]], "max22216_hhf3_shift (c macro)": [[0, "c.MAX22216_HHF3_SHIFT"]], "max22216_hhf_en_mask (c macro)": [[0, "c.MAX22216_HHF_EN_MASK"]], "max22216_hhf_en_shift (c macro)": [[0, "c.MAX22216_HHF_EN_SHIFT"]], "max22216_hhf_mask (c macro)": [[0, "c.MAX22216_HHF_MASK"]], "max22216_hhf_shift (c macro)": [[0, "c.MAX22216_HHF_SHIFT"]], "max22216_hsnls_mask (c macro)": [[0, "c.MAX22216_HSNLS_MASK"]], "max22216_hsnls_shift (c macro)": [[0, "c.MAX22216_HSNLS_SHIFT"]], "max22216_iac_thld_mask (c macro)": [[0, "c.MAX22216_IAC_THLD_MASK"]], "max22216_iac_thld_shift (c macro)": [[0, "c.MAX22216_IAC_THLD_SHIFT"]], "max22216_idc_thld_mask (c macro)": [[0, "c.MAX22216_IDC_THLD_MASK"]], "max22216_idc_thld_shift (c macro)": [[0, "c.MAX22216_IDC_THLD_SHIFT"]], "max22216_ind0_mask (c macro)": [[0, "c.MAX22216_IND0_MASK"]], "max22216_ind0_shift (c macro)": [[0, "c.MAX22216_IND0_SHIFT"]], "max22216_ind1_mask (c macro)": [[0, "c.MAX22216_IND1_MASK"]], "max22216_ind1_shift (c macro)": [[0, "c.MAX22216_IND1_SHIFT"]], "max22216_ind2_mask (c macro)": [[0, "c.MAX22216_IND2_MASK"]], "max22216_ind2_shift (c macro)": [[0, "c.MAX22216_IND2_SHIFT"]], "max22216_ind3_mask (c macro)": [[0, "c.MAX22216_IND3_MASK"]], "max22216_ind3_shift (c macro)": [[0, "c.MAX22216_IND3_SHIFT"]], "max22216_ind_mask (c macro)": [[0, "c.MAX22216_IND_MASK"]], "max22216_ind_shift (c macro)": [[0, "c.MAX22216_IND_SHIFT"]], "max22216_i_ac_mask (c macro)": [[0, "c.MAX22216_I_AC_MASK"]], "max22216_i_ac_shift (c macro)": [[0, "c.MAX22216_I_AC_SHIFT"]], "max22216_i_adc_0 (c macro)": [[0, "c.MAX22216_I_ADC_0"]], "max22216_i_adc_1 (c macro)": [[0, "c.MAX22216_I_ADC_1"]], "max22216_i_adc_2 (c macro)": [[0, "c.MAX22216_I_ADC_2"]], "max22216_i_adc_3 (c macro)": [[0, "c.MAX22216_I_ADC_3"]], "max22216_i_dc_0 (c macro)": [[0, "c.MAX22216_I_DC_0"]], "max22216_i_dc_1 (c macro)": [[0, "c.MAX22216_I_DC_1"]], "max22216_i_dc_2 (c macro)": [[0, "c.MAX22216_I_DC_2"]], "max22216_i_dc_3 (c macro)": [[0, "c.MAX22216_I_DC_3"]], "max22216_i_dc_mask (c macro)": [[0, "c.MAX22216_I_DC_MASK"]], "max22216_i_dc_shift (c macro)": [[0, "c.MAX22216_I_DC_SHIFT"]], "max22216_i_dpm_peak_0 (c macro)": [[0, "c.MAX22216_I_DPM_PEAK_0"]], "max22216_i_dpm_peak_1 (c macro)": [[0, "c.MAX22216_I_DPM_PEAK_1"]], "max22216_i_dpm_peak_2 (c macro)": [[0, "c.MAX22216_I_DPM_PEAK_2"]], "max22216_i_dpm_peak_3 (c macro)": [[0, "c.MAX22216_I_DPM_PEAK_3"]], "max22216_i_dpm_peak_mask (c macro)": [[0, "c.MAX22216_I_DPM_PEAK_MASK"]], "max22216_i_dpm_peak_shift (c macro)": [[0, "c.MAX22216_I_DPM_PEAK_SHIFT"]], "max22216_i_dpm_valley_0 (c macro)": [[0, "c.MAX22216_I_DPM_VALLEY_0"]], "max22216_i_dpm_valley_1 (c macro)": [[0, "c.MAX22216_I_DPM_VALLEY_1"]], "max22216_i_dpm_valley_2 (c macro)": [[0, "c.MAX22216_I_DPM_VALLEY_2"]], "max22216_i_dpm_valley_3 (c macro)": [[0, "c.MAX22216_I_DPM_VALLEY_3"]], "max22216_i_dpm_valley_mask (c macro)": [[0, "c.MAX22216_I_DPM_VALLEY_MASK"]], "max22216_i_dpm_valley_shift (c macro)": [[0, "c.MAX22216_I_DPM_VALLEY_SHIFT"]], "max22216_i_ind_ac_0 (c macro)": [[0, "c.MAX22216_I_IND_AC_0"]], "max22216_i_ind_ac_1 (c macro)": [[0, "c.MAX22216_I_IND_AC_1"]], "max22216_i_ind_ac_2 (c macro)": [[0, "c.MAX22216_I_IND_AC_2"]], "max22216_i_ind_ac_3 (c macro)": [[0, "c.MAX22216_I_IND_AC_3"]], "max22216_i_monitor_mask (c macro)": [[0, "c.MAX22216_I_MONITOR_MASK"]], "max22216_i_monitor_shift (c macro)": [[0, "c.MAX22216_I_MONITOR_SHIFT"]], "max22216_l_meas_en_mask (c macro)": [[0, "c.MAX22216_L_MEAS_EN_MASK"]], "max22216_l_meas_en_shift (c macro)": [[0, "c.MAX22216_L_MEAS_EN_SHIFT"]], "max22216_l_meas_h_mask (c macro)": [[0, "c.MAX22216_L_MEAS_H_MASK"]], "max22216_l_meas_h_shift (c macro)": [[0, "c.MAX22216_L_MEAS_H_SHIFT"]], "max22216_l_meas_l2h_mask (c macro)": [[0, "c.MAX22216_L_MEAS_L2H_MASK"]], "max22216_l_meas_l2h_shift (c macro)": [[0, "c.MAX22216_L_MEAS_L2H_SHIFT"]], "max22216_l_meas_wcycles_mask (c macro)": [[0, "c.MAX22216_L_MEAS_WCYCLES_MASK"]], "max22216_l_meas_wcycles_shift (c macro)": [[0, "c.MAX22216_L_MEAS_WCYCLES_SHIFT"]], "max22216_l_nbr_calc_mask (c macro)": [[0, "c.MAX22216_L_NBR_CALC_MASK"]], "max22216_l_nbr_calc_shift (c macro)": [[0, "c.MAX22216_L_NBR_CALC_SHIFT"]], "max22216_master_address (c macro)": [[0, "c.MAX22216_MASTER_ADDRESS"]], "max22216_min_t_on_mask (c macro)": [[0, "c.MAX22216_MIN_T_ON_MASK"]], "max22216_min_t_on_shift (c macro)": [[0, "c.MAX22216_MIN_T_ON_SHIFT"]], "max22216_motion_mode_position (c macro)": [[0, "c.MAX22216_MOTION_MODE_POSITION"]], "max22216_motion_mode_stopped (c macro)": [[0, "c.MAX22216_MOTION_MODE_STOPPED"]], "max22216_motion_mode_torque (c macro)": [[0, "c.MAX22216_MOTION_MODE_TORQUE"]], "max22216_motion_mode_uq_ud_ext (c macro)": [[0, "c.MAX22216_MOTION_MODE_UQ_UD_EXT"]], "max22216_motion_mode_velocity (c macro)": [[0, "c.MAX22216_MOTION_MODE_VELOCITY"]], "max22216_m_comf_mask (c macro)": [[0, "c.MAX22216_M_COMF_MASK"]], "max22216_m_comf_shift (c macro)": [[0, "c.MAX22216_M_COMF_SHIFT"]], "max22216_m_dpm_mask (c macro)": [[0, "c.MAX22216_M_DPM_MASK"]], "max22216_m_dpm_shift (c macro)": [[0, "c.MAX22216_M_DPM_SHIFT"]], "max22216_m_hhf_mask (c macro)": [[0, "c.MAX22216_M_HHF_MASK"]], "max22216_m_hhf_shift (c macro)": [[0, "c.MAX22216_M_HHF_SHIFT"]], "max22216_m_ocp_mask (c macro)": [[0, "c.MAX22216_M_OCP_MASK"]], "max22216_m_ocp_shift (c macro)": [[0, "c.MAX22216_M_OCP_SHIFT"]], "max22216_m_olf_mask (c macro)": [[0, "c.MAX22216_M_OLF_MASK"]], "max22216_m_olf_shift (c macro)": [[0, "c.MAX22216_M_OLF_SHIFT"]], "max22216_m_ovt_mask (c macro)": [[0, "c.MAX22216_M_OVT_MASK"]], "max22216_m_ovt_shift (c macro)": [[0, "c.MAX22216_M_OVT_SHIFT"]], "max22216_m_uvm_cmp_mask (c macro)": [[0, "c.MAX22216_M_UVM_CMP_MASK"]], "max22216_m_uvm_cmp_shift (c macro)": [[0, "c.MAX22216_M_UVM_CMP_SHIFT"]], "max22216_m_uvm_mask (c macro)": [[0, "c.MAX22216_M_UVM_MASK"]], "max22216_m_uvm_shift (c macro)": [[0, "c.MAX22216_M_UVM_SHIFT"]], "max22216_ocp0_mask (c macro)": [[0, "c.MAX22216_OCP0_MASK"]], "max22216_ocp0_shift (c macro)": [[0, "c.MAX22216_OCP0_SHIFT"]], "max22216_ocp1_mask (c macro)": [[0, "c.MAX22216_OCP1_MASK"]], "max22216_ocp1_shift (c macro)": [[0, "c.MAX22216_OCP1_SHIFT"]], "max22216_ocp2_mask (c macro)": [[0, "c.MAX22216_OCP2_MASK"]], "max22216_ocp2_shift (c macro)": [[0, "c.MAX22216_OCP2_SHIFT"]], "max22216_ocp3_mask (c macro)": [[0, "c.MAX22216_OCP3_MASK"]], "max22216_ocp3_shift (c macro)": [[0, "c.MAX22216_OCP3_SHIFT"]], "max22216_ocp_mask (c macro)": [[0, "c.MAX22216_OCP_MASK"]], "max22216_ocp_shift (c macro)": [[0, "c.MAX22216_OCP_SHIFT"]], "max22216_olf0_mask (c macro)": [[0, "c.MAX22216_OLF0_MASK"]], "max22216_olf0_shift (c macro)": [[0, "c.MAX22216_OLF0_SHIFT"]], "max22216_olf1_mask (c macro)": [[0, "c.MAX22216_OLF1_MASK"]], "max22216_olf1_shift (c macro)": [[0, "c.MAX22216_OLF1_SHIFT"]], "max22216_olf2_mask (c macro)": [[0, "c.MAX22216_OLF2_MASK"]], "max22216_olf2_shift (c macro)": [[0, "c.MAX22216_OLF2_SHIFT"]], "max22216_olf3_mask (c macro)": [[0, "c.MAX22216_OLF3_MASK"]], "max22216_olf3_shift (c macro)": [[0, "c.MAX22216_OLF3_SHIFT"]], "max22216_olf_mask (c macro)": [[0, "c.MAX22216_OLF_MASK"]], "max22216_olf_shift (c macro)": [[0, "c.MAX22216_OLF_SHIFT"]], "max22216_ol_en_mask (c macro)": [[0, "c.MAX22216_OL_EN_MASK"]], "max22216_ol_en_shift (c macro)": [[0, "c.MAX22216_OL_EN_SHIFT"]], "max22216_otp_addr (c macro)": [[0, "c.MAX22216_OTP_ADDR"]], "max22216_otp_addr_mask (c macro)": [[0, "c.MAX22216_OTP_ADDR_MASK"]], "max22216_otp_addr_shift (c macro)": [[0, "c.MAX22216_OTP_ADDR_SHIFT"]], "max22216_otp_control (c macro)": [[0, "c.MAX22216_OTP_CONTROL"]], "max22216_otp_data0 (c macro)": [[0, "c.MAX22216_OTP_DATA0"]], "max22216_otp_data0_mask (c macro)": [[0, "c.MAX22216_OTP_DATA0_MASK"]], "max22216_otp_data0_shift (c macro)": [[0, "c.MAX22216_OTP_DATA0_SHIFT"]], "max22216_otp_data1 (c macro)": [[0, "c.MAX22216_OTP_DATA1"]], "max22216_otp_data1_mask (c macro)": [[0, "c.MAX22216_OTP_DATA1_MASK"]], "max22216_otp_data1_shift (c macro)": [[0, "c.MAX22216_OTP_DATA1_SHIFT"]], "max22216_otp_full_mask (c macro)": [[0, "c.MAX22216_OTP_FULL_MASK"]], "max22216_otp_full_shift (c macro)": [[0, "c.MAX22216_OTP_FULL_SHIFT"]], "max22216_otp_status (c macro)": [[0, "c.MAX22216_OTP_STATUS"]], "max22216_ovt_mask (c macro)": [[0, "c.MAX22216_OVT_MASK"]], "max22216_ovt_shift (c macro)": [[0, "c.MAX22216_OVT_SHIFT"]], "max22216_ov_during_burn_pulse_mask (c macro)": [[0, "c.MAX22216_OV_DURING_BURN_PULSE_MASK"]], "max22216_ov_during_burn_pulse_shift (c macro)": [[0, "c.MAX22216_OV_DURING_BURN_PULSE_SHIFT"]], "max22216_phi_a_aenc (c macro)": [[0, "c.MAX22216_PHI_A_AENC"]], "max22216_phi_e_abn (c macro)": [[0, "c.MAX22216_PHI_E_ABN"]], "max22216_phi_e_aenc (c macro)": [[0, "c.MAX22216_PHI_E_AENC"]], "max22216_phi_e_external (c macro)": [[0, "c.MAX22216_PHI_E_EXTERNAL"]], "max22216_phi_e_hall (c macro)": [[0, "c.MAX22216_PHI_E_HALL"]], "max22216_phi_e_open_loop (c macro)": [[0, "c.MAX22216_PHI_E_OPEN_LOOP"]], "max22216_pwm_dutycycle_mask (c macro)": [[0, "c.MAX22216_PWM_DUTYCYCLE_MASK"]], "max22216_pwm_dutycycle_shift (c macro)": [[0, "c.MAX22216_PWM_DUTYCYCLE_SHIFT"]], "max22216_pwm_duty_0 (c macro)": [[0, "c.MAX22216_PWM_DUTY_0"]], "max22216_pwm_duty_1 (c macro)": [[0, "c.MAX22216_PWM_DUTY_1"]], "max22216_pwm_duty_2 (c macro)": [[0, "c.MAX22216_PWM_DUTY_2"]], "max22216_pwm_duty_3 (c macro)": [[0, "c.MAX22216_PWM_DUTY_3"]], "max22216_ramp_mask (c macro)": [[0, "c.MAX22216_RAMP_MASK"]], "max22216_ramp_shift (c macro)": [[0, "c.MAX22216_RAMP_SHIFT"]], "max22216_rdwe_mask (c macro)": [[0, "c.MAX22216_RDWE_MASK"]], "max22216_rdwe_shift (c macro)": [[0, "c.MAX22216_RDWE_SHIFT"]], "max22216_reaction_time_0 (c macro)": [[0, "c.MAX22216_REACTION_TIME_0"]], "max22216_reaction_time_1 (c macro)": [[0, "c.MAX22216_REACTION_TIME_1"]], "max22216_reaction_time_2 (c macro)": [[0, "c.MAX22216_REACTION_TIME_2"]], "max22216_reaction_time_3 (c macro)": [[0, "c.MAX22216_REACTION_TIME_3"]], "max22216_reaction_time_mask (c macro)": [[0, "c.MAX22216_REACTION_TIME_MASK"]], "max22216_reaction_time_shift (c macro)": [[0, "c.MAX22216_REACTION_TIME_SHIFT"]], "max22216_res0_mask (c macro)": [[0, "c.MAX22216_RES0_MASK"]], "max22216_res0_shift (c macro)": [[0, "c.MAX22216_RES0_SHIFT"]], "max22216_res1_mask (c macro)": [[0, "c.MAX22216_RES1_MASK"]], "max22216_res1_shift (c macro)": [[0, "c.MAX22216_RES1_SHIFT"]], "max22216_res2_mask (c macro)": [[0, "c.MAX22216_RES2_MASK"]], "max22216_res2_shift (c macro)": [[0, "c.MAX22216_RES2_SHIFT"]], "max22216_res3_mask (c macro)": [[0, "c.MAX22216_RES3_MASK"]], "max22216_res3_shift (c macro)": [[0, "c.MAX22216_RES3_SHIFT"]], "max22216_res_mask (c macro)": [[0, "c.MAX22216_RES_MASK"]], "max22216_res_shift (c macro)": [[0, "c.MAX22216_RES_SHIFT"]], "max22216_res_thld_mask (c macro)": [[0, "c.MAX22216_RES_THLD_MASK"]], "max22216_res_thld_shift (c macro)": [[0, "c.MAX22216_RES_THLD_SHIFT"]], "max22216_rfu_mask (c macro)": [[0, "c.MAX22216_RFU_MASK"]], "max22216_rfu_shift (c macro)": [[0, "c.MAX22216_RFU_SHIFT"]], "max22216_rmde_mask (c macro)": [[0, "c.MAX22216_RMDE_MASK"]], "max22216_rmde_shift (c macro)": [[0, "c.MAX22216_RMDE_SHIFT"]], "max22216_rupe_mask (c macro)": [[0, "c.MAX22216_RUPE_MASK"]], "max22216_rupe_shift (c macro)": [[0, "c.MAX22216_RUPE_SHIFT"]], "max22216_r_0 (c macro)": [[0, "c.MAX22216_R_0"]], "max22216_r_1 (c macro)": [[0, "c.MAX22216_R_1"]], "max22216_r_2 (c macro)": [[0, "c.MAX22216_R_2"]], "max22216_r_3 (c macro)": [[0, "c.MAX22216_R_3"]], "max22216_r_mask (c macro)": [[0, "c.MAX22216_R_MASK"]], "max22216_r_shift (c macro)": [[0, "c.MAX22216_R_SHIFT"]], "max22216_shunt_scale_mask (c macro)": [[0, "c.MAX22216_SHUNT_SCALE_MASK"]], "max22216_shunt_scale_shift (c macro)": [[0, "c.MAX22216_SHUNT_SCALE_SHIFT"]], "max22216_slew_rate_mask (c macro)": [[0, "c.MAX22216_SLEW_RATE_MASK"]], "max22216_slew_rate_shift (c macro)": [[0, "c.MAX22216_SLEW_RATE_SHIFT"]], "max22216_srt_prog_mask (c macro)": [[0, "c.MAX22216_SRT_PROG_MASK"]], "max22216_srt_prog_shift (c macro)": [[0, "c.MAX22216_SRT_PROG_SHIFT"]], "max22216_stat0_mask (c macro)": [[0, "c.MAX22216_STAT0_MASK"]], "max22216_stat0_shift (c macro)": [[0, "c.MAX22216_STAT0_SHIFT"]], "max22216_stat1_mask (c macro)": [[0, "c.MAX22216_STAT1_MASK"]], "max22216_stat1_shift (c macro)": [[0, "c.MAX22216_STAT1_SHIFT"]], "max22216_stat2_mask (c macro)": [[0, "c.MAX22216_STAT2_MASK"]], "max22216_stat2_shift (c macro)": [[0, "c.MAX22216_STAT2_SHIFT"]], "max22216_stat3_mask (c macro)": [[0, "c.MAX22216_STAT3_MASK"]], "max22216_stat3_shift (c macro)": [[0, "c.MAX22216_STAT3_SHIFT"]], "max22216_state_estimate_offset (c macro)": [[0, "c.MAX22216_STATE_ESTIMATE_OFFSET"]], "max22216_state_nothing_to_do (c macro)": [[0, "c.MAX22216_STATE_NOTHING_TO_DO"]], "max22216_state_start_init (c macro)": [[0, "c.MAX22216_STATE_START_INIT"]], "max22216_state_wait_init_time (c macro)": [[0, "c.MAX22216_STATE_WAIT_INIT_TIME"]], "max22216_status (c macro)": [[0, "c.MAX22216_STATUS"]], "max22216_status_cfg (c macro)": [[0, "c.MAX22216_STATUS_CFG"]], "max22216_stat_fun_mask (c macro)": [[0, "c.MAX22216_STAT_FUN_MASK"]], "max22216_stat_fun_shift (c macro)": [[0, "c.MAX22216_STAT_FUN_SHIFT"]], "max22216_stat_pol_mask (c macro)": [[0, "c.MAX22216_STAT_POL_MASK"]], "max22216_stat_pol_shift (c macro)": [[0, "c.MAX22216_STAT_POL_SHIFT"]], "max22216_stat_sel0_mask (c macro)": [[0, "c.MAX22216_STAT_SEL0_MASK"]], "max22216_stat_sel0_shift (c macro)": [[0, "c.MAX22216_STAT_SEL0_SHIFT"]], "max22216_stat_sel1_mask (c macro)": [[0, "c.MAX22216_STAT_SEL1_MASK"]], "max22216_stat_sel1_shift (c macro)": [[0, "c.MAX22216_STAT_SEL1_SHIFT"]], "max22216_stop_prog_mask (c macro)": [[0, "c.MAX22216_STOP_PROG_MASK"]], "max22216_stop_prog_shift (c macro)": [[0, "c.MAX22216_STOP_PROG_SHIFT"]], "max22216_stretch_en_mask (c macro)": [[0, "c.MAX22216_STRETCH_EN_MASK"]], "max22216_stretch_en_shift (c macro)": [[0, "c.MAX22216_STRETCH_EN_SHIFT"]], "max22216_sync_byte (c macro)": [[0, "c.MAX22216_SYNC_BYTE"]], "max22216_time_l2h_mask (c macro)": [[0, "c.MAX22216_TIME_L2H_MASK"]], "max22216_time_l2h_shift (c macro)": [[0, "c.MAX22216_TIME_L2H_SHIFT"]], "max22216_travel_time_0 (c macro)": [[0, "c.MAX22216_TRAVEL_TIME_0"]], "max22216_travel_time_1 (c macro)": [[0, "c.MAX22216_TRAVEL_TIME_1"]], "max22216_travel_time_2 (c macro)": [[0, "c.MAX22216_TRAVEL_TIME_2"]], "max22216_travel_time_3 (c macro)": [[0, "c.MAX22216_TRAVEL_TIME_3"]], "max22216_travel_time_mask (c macro)": [[0, "c.MAX22216_TRAVEL_TIME_MASK"]], "max22216_travel_time_shift (c macro)": [[0, "c.MAX22216_TRAVEL_TIME_SHIFT"]], "max22216_t_blanking_mask (c macro)": [[0, "c.MAX22216_T_BLANKING_MASK"]], "max22216_t_blanking_shift (c macro)": [[0, "c.MAX22216_T_BLANKING_SHIFT"]], "max22216_uvm_mask (c macro)": [[0, "c.MAX22216_UVM_MASK"]], "max22216_uvm_shift (c macro)": [[0, "c.MAX22216_UVM_SHIFT"]], "max22216_u_ac_mask (c macro)": [[0, "c.MAX22216_U_AC_MASK"]], "max22216_u_ac_scan (c macro)": [[0, "c.MAX22216_U_AC_SCAN"]], "max22216_u_ac_shift (c macro)": [[0, "c.MAX22216_U_AC_SHIFT"]], "max22216_v5_nv3_mask (c macro)": [[0, "c.MAX22216_V5_NV3_MASK"]], "max22216_v5_nv3_shift (c macro)": [[0, "c.MAX22216_V5_NV3_SHIFT"]], "max22216_vdr_nduty_mask (c macro)": [[0, "c.MAX22216_VDR_NDUTY_MASK"]], "max22216_vdr_nduty_shift (c macro)": [[0, "c.MAX22216_VDR_NDUTY_SHIFT"]], "max22216_veri_fail_mask (c macro)": [[0, "c.MAX22216_VERI_FAIL_MASK"]], "max22216_veri_fail_shift (c macro)": [[0, "c.MAX22216_VERI_FAIL_SHIFT"]], "max22216_vm_thld_down_mask (c macro)": [[0, "c.MAX22216_VM_THLD_DOWN_MASK"]], "max22216_vm_thld_down_shift (c macro)": [[0, "c.MAX22216_VM_THLD_DOWN_SHIFT"]], "max22216_vm_thld_up_mask (c macro)": [[0, "c.MAX22216_VM_THLD_UP_MASK"]], "max22216_vm_thld_up_shift (c macro)": [[0, "c.MAX22216_VM_THLD_UP_SHIFT"]], "max22216_vm_threshold (c macro)": [[0, "c.MAX22216_VM_THRESHOLD"]], "max22216_vpp_init_fail_mask (c macro)": [[0, "c.MAX22216_VPP_INIT_FAIL_MASK"]], "max22216_vpp_init_fail_shift (c macro)": [[0, "c.MAX22216_VPP_INIT_FAIL_SHIFT"]], "min (c macro)": [[0, "c.MIN"]], "mirror (c macro)": [[0, "c.MIRROR"]], "motor_addr (c macro)": [[0, "c.MOTOR_ADDR"]], "motor_addr_drv (c macro)": [[0, "c.MOTOR_ADDR_DRV"]], "motor_addr_pwm (c macro)": [[0, "c.MOTOR_ADDR_PWM"]], "motorconfig (c++ member)": [[0, "_CPPv411MotorConfig"]], "nibble (c macro)": [[0, "c.NIBBLE"]], "null (c macro)": [[0, "c.NULL"]], "n_a (c macro)": [[0, "c.N_A"]], "pid_error_addr_pid_flux_error (c macro)": [[0, "c.PID_ERROR_ADDR_PID_FLUX_ERROR"]], "pid_error_addr_pid_flux_error_sum (c macro)": [[0, "c.PID_ERROR_ADDR_PID_FLUX_ERROR_SUM"]], "pid_error_addr_pid_position_error (c macro)": [[0, "c.PID_ERROR_ADDR_PID_POSITION_ERROR"]], "pid_error_addr_pid_position_error_sum (c macro)": [[0, "c.PID_ERROR_ADDR_PID_POSITION_ERROR_SUM"]], "pid_error_addr_pid_torque_error (c macro)": [[0, "c.PID_ERROR_ADDR_PID_TORQUE_ERROR"]], "pid_error_addr_pid_torque_error_sum (c macro)": [[0, "c.PID_ERROR_ADDR_PID_TORQUE_ERROR_SUM"]], "pid_error_addr_pid_velocity_error (c macro)": [[0, "c.PID_ERROR_ADDR_PID_VELOCITY_ERROR"]], "pid_error_addr_pid_velocity_error_sum (c macro)": [[0, "c.PID_ERROR_ADDR_PID_VELOCITY_ERROR_SUM"]], "r00 (c macro)": [[0, "c.R00"]], "r09 (c macro)": [[0, "c.R09"]], "r0a (c macro)": [[0, "c.R0A"]], "r10 (c macro)": [[0, "c.R10"]], "r11 (c macro)": [[0, "c.R11"]], "r20 (c macro)": [[0, "c.R20"]], "r2a (c macro)": [[0, "c.R2A"]], "r2b (c macro)": [[0, "c.R2B"]], "r30 (c macro)": [[0, "c.R30"]], "r32 (c macro)": [[0, "c.R32"]], "r3a (c macro)": [[0, "c.R3A"]], "r50 (c macro)": [[0, "c.R50"]], "r52 (c macro)": [[0, "c.R52"]], "r5a (c macro)": [[0, "c.R5A"]], "r60 (c macro)": [[0, "c.R60"]], "r61 (c macro)": [[0, "c.R61"]], "r62 (c macro)": [[0, "c.R62"]], "r63 (c macro)": [[0, "c.R63"]], "r64 (c macro)": [[0, "c.R64"]], "r65 (c macro)": [[0, "c.R65"]], "r66 (c macro)": [[0, "c.R66"]], "r67 (c macro)": [[0, "c.R67"]], "r68 (c macro)": [[0, "c.R68"]], "r69 (c macro)": [[0, "c.R69"]], "r6c (c macro)": [[0, "c.R6C"]], "r70 (c macro)": [[0, "c.R70"]], "r74 (c macro)": [[0, "c.R74"]], "r7c (c macro)": [[0, "c.R7C"]], "read4210bytes (c++ function)": [[0, "_CPPv413Read4210Bytes7uint8_tP7uint8_t"]], "read4210int (c++ function)": [[0, "_CPPv411Read4210Int7uint8_t"]], "read4210short (c++ function)": [[0, "_CPPv413Read4210Short7uint8_t"]], "read4210singlebyte (c++ function)": [[0, "_CPPv418Read4210SingleByte7uint8_t7uint8_t"]], "read4210status (c++ function)": [[0, "_CPPv414Read4210Statusv"]], "read429bytes (c++ function)": [[0, "_CPPv412Read429Bytes7uint8_tP7uint8_t"]], "read429int12 (c++ function)": [[0, "_CPPv412Read429Int127uint8_t"]], "read429int24 (c++ function)": [[0, "_CPPv412Read429Int247uint8_t"]], "read429singlebyte (c++ function)": [[0, "_CPPv417Read429SingleByte7uint8_t7uint8_t"]], "read429status (c++ function)": [[0, "_CPPv413Read429Statusv"]], "read457int (c++ function)": [[0, "_CPPv410Read457Int7uint8_t"]], "read457wavetable (c++ function)": [[0, "_CPPv416Read457Wavetable8uint16_t"]], "readbackdatagram (c++ member)": [[0, "_CPPv416ReadBackDatagram"]], "readencoder (c++ function)": [[0, "_CPPv411ReadEncoder7uint8_t"], [0, "_CPPv411ReadEncoder7uint8_t7uint8_t"]], "readencodernullchannel (c++ function)": [[0, "_CPPv422ReadEncoderNullChannel7uint8_t"], [0, "_CPPv422ReadEncoderNullChannel7uint8_t7uint8_t"]], "readwrite262 (c++ function)": [[0, "_CPPv412ReadWrite262P8uint32_t8uint32_t"]], "readwrite4210 (c++ function)": [[0, "_CPPv413ReadWrite4210P7uint8_tP7uint8_t"]], "readwrite424 (c++ function)": [[0, "_CPPv412ReadWrite424P7uint8_tP7uint8_t"]], "readwrite429 (c++ function)": [[0, "_CPPv412ReadWrite429P7uint8_tP7uint8_t"]], "readwrite457 (c++ function)": [[0, "_CPPv412ReadWrite457P7uint8_tP7uint8_t"]], "readwritespi (c++ function)": [[0, "_CPPv412ReadWriteSPIPv7uint8_tb"]], "short (c macro)": [[0, "c.SHORT"]], "short0_mask (c macro)": [[0, "c.SHORT0_MASK"]], "short0_shift (c macro)": [[0, "c.SHORT0_SHIFT"]], "short1_mask (c macro)": [[0, "c.SHORT1_MASK"]], "short1_shift (c macro)": [[0, "c.SHORT1_SHIFT"]], "short2_mask (c macro)": [[0, "c.SHORT2_MASK"]], "short2_shift (c macro)": [[0, "c.SHORT2_SHIFT"]], "short3_mask (c macro)": [[0, "c.SHORT3_MASK"]], "short3_shift (c macro)": [[0, "c.SHORT3_SHIFT"]], "spichopperconf (c++ member)": [[0, "_CPPv414SPIChopperConf"]], "spidriverconf (c++ member)": [[0, "_CPPv413SPIDriverConf"]], "spireadint (c++ member)": [[0, "_CPPv410SPIReadInt"]], "spisgconf (c++ member)": [[0, "_CPPv49SPISGConf"]], "spismartconf (c++ member)": [[0, "_CPPv412SPISmartConf"]], "spistepdirconf (c++ member)": [[0, "_CPPv414SPIStepDirConf"]], "spiwriteint (c++ member)": [[0, "_CPPv411SPIWriteInt"]], "state_estimate_offset (c macro)": [[0, "c.STATE_ESTIMATE_OFFSET"]], "state_nothing_to_do (c macro)": [[0, "c.STATE_NOTHING_TO_DO"]], "state_start_init (c macro)": [[0, "c.STATE_START_INIT"]], "state_wait_init_time (c macro)": [[0, "c.STATE_WAIT_INIT_TIME"]], "set4210rampmode (c++ function)": [[0, "_CPPv415Set4210RampMode7uint8_t"]], "set4210switchmode (c++ function)": [[0, "_CPPv417Set4210SwitchMode7uint8_t"]], "set429rampmode (c++ function)": [[0, "_CPPv414Set429RampMode7uint8_t7uint8_t"]], "set429switchmode (c++ function)": [[0, "_CPPv416Set429SwitchMode7uint8_t7uint8_t"]], "set457rampmode (c++ function)": [[0, "_CPPv414Set457RampMode8uint32_t"]], "setamax (c++ function)": [[0, "_CPPv47SetAMax7uint8_t8uint32_t"], [0, "_CPPv47SetAMax8uint32_t"]], "setencoderprescaler (c++ function)": [[0, "_CPPv419SetEncoderPrescaler7uint8_t8uint32_t7uint8_t"]], "smartenergycontrol (c++ member)": [[0, "_CPPv418SmartEnergyControl"]], "stallguardconfig (c++ member)": [[0, "_CPPv416StallGuardConfig"]], "stepdirconfig (c++ member)": [[0, "_CPPv413StepDirConfig"]], "tchopperconfig (c++ struct)": [[0, "_CPPv414TChopperConfig"]], "tchopperconfig::blanktime (c++ member)": [[0, "_CPPv4N14TChopperConfig9BlankTimeE"]], "tchopperconfig::choppermode (c++ member)": [[0, "_CPPv4N14TChopperConfig11ChopperModeE"]], "tchopperconfig::disableflag (c++ member)": [[0, "_CPPv4N14TChopperConfig11DisableFlagE"]], "tchopperconfig::hysteresisdecay (c++ member)": [[0, "_CPPv4N14TChopperConfig15HysteresisDecayE"]], "tchopperconfig::hysteresisend (c++ member)": [[0, "_CPPv4N14TChopperConfig13HysteresisEndE"]], "tchopperconfig::hysteresisstart (c++ member)": [[0, "_CPPv4N14TChopperConfig15HysteresisStartE"]], "tchopperconfig::randomtoff (c++ member)": [[0, "_CPPv4N14TChopperConfig10RandomTOffE"]], "tchopperconfig::toff (c++ member)": [[0, "_CPPv4N14TChopperConfig4TOffE"]], "tclosedloopconfig (c++ struct)": [[0, "_CPPv417TClosedLoopConfig"]], "tclosedloopconfig::beta (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig4BetaE"]], "tclosedloopconfig::closedloopmode (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig14ClosedLoopModeE"]], "tclosedloopconfig::correctionvelocitydclip (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig23CorrectionVelocityDClipE"]], "tclosedloopconfig::correctionvelocitydclk (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig22CorrectionVelocityDClkE"]], "tclosedloopconfig::correctionvelocityi (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig19CorrectionVelocityIE"]], "tclosedloopconfig::correctionvelocityiclip (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig23CorrectionVelocityIClipE"]], "tclosedloopconfig::correctionvelocityp (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig19CorrectionVelocityPE"]], "tclosedloopconfig::currentscalermaximum (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig20CurrentScalerMaximumE"]], "tclosedloopconfig::currentscalerminimum (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig20CurrentScalerMinimumE"]], "tclosedloopconfig::currentscalerstartup (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig20CurrentScalerStartUpE"]], "tclosedloopconfig::downscaledelay (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig14DownscaleDelayE"]], "tclosedloopconfig::encvmeanfilter (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig14EncVMeanFilterE"]], "tclosedloopconfig::encvmeanint (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig11EncVMeanIntE"]], "tclosedloopconfig::encvmeanwait (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig12EncVMeanWaitE"]], "tclosedloopconfig::encodercorrectionyoffset (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig24EncoderCorrectionYOffsetE"]], "tclosedloopconfig::gamma (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig5GammaE"]], "tclosedloopconfig::gammavadd (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig9GammaVAddE"]], "tclosedloopconfig::gammavmin (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig9GammaVMinE"]], "tclosedloopconfig::offset (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig6OffsetE"]], "tclosedloopconfig::positioncorrectionp (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig19PositionCorrectionPE"]], "tclosedloopconfig::positioncorrectiontolerance (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig27PositionCorrectionToleranceE"]], "tclosedloopconfig::positionwindow (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig14PositionWindowE"]], "tclosedloopconfig::upscaledelay (c++ member)": [[0, "_CPPv4N17TClosedLoopConfig12UpscaleDelayE"]], "tdriverconfig (c++ struct)": [[0, "_CPPv413TDriverConfig"]], "tdriverconfig::protectiondisable (c++ member)": [[0, "_CPPv4N13TDriverConfig17ProtectionDisableE"]], "tdriverconfig::protectiontimer (c++ member)": [[0, "_CPPv4N13TDriverConfig15ProtectionTimerE"]], "tdriverconfig::readbackselect (c++ member)": [[0, "_CPPv4N13TDriverConfig14ReadBackSelectE"]], "tdriverconfig::slopehighside (c++ member)": [[0, "_CPPv4N13TDriverConfig13SlopeHighSideE"]], "tdriverconfig::slopelowside (c++ member)": [[0, "_CPPv4N13TDriverConfig12SlopeLowSideE"]], "tdriverconfig::stepdirectiondisable (c++ member)": [[0, "_CPPv4N13TDriverConfig20StepDirectionDisableE"]], "tdriverconfig::vsensescale (c++ member)": [[0, "_CPPv4N13TDriverConfig11VSenseScaleE"]], "tmc2130typedef (c++ struct)": [[0, "_CPPv414TMC2130TypeDef"]], "tmc2130typedef::config (c++ member)": [[0, "_CPPv4N14TMC2130TypeDef6configE"]], "tmc2130typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2130TypeDef14registerAccessE"]], "tmc2130typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2130TypeDef18registerResetStateE"]], "tmc2130_address_mask (c macro)": [[0, "c.TMC2130_ADDRESS_MASK"]], "tmc2130_chm_mask (c macro)": [[0, "c.TMC2130_CHM_MASK"]], "tmc2130_chm_shift (c macro)": [[0, "c.TMC2130_CHM_SHIFT"]], "tmc2130_chopconf (c macro)": [[0, "c.TMC2130_CHOPCONF"]], "tmc2130_coolconf (c macro)": [[0, "c.TMC2130_COOLCONF"]], "tmc2130_cs_actual_mask (c macro)": [[0, "c.TMC2130_CS_ACTUAL_MASK"]], "tmc2130_cs_actual_shift (c macro)": [[0, "c.TMC2130_CS_ACTUAL_SHIFT"]], "tmc2130_cur_a_mask (c macro)": [[0, "c.TMC2130_CUR_A_MASK"]], "tmc2130_cur_a_shift (c macro)": [[0, "c.TMC2130_CUR_A_SHIFT"]], "tmc2130_cur_b_mask (c macro)": [[0, "c.TMC2130_CUR_B_MASK"]], "tmc2130_cur_b_shift (c macro)": [[0, "c.TMC2130_CUR_B_SHIFT"]], "tmc2130_dcctrl (c macro)": [[0, "c.TMC2130_DCCTRL"]], "tmc2130_dc_sg_mask (c macro)": [[0, "c.TMC2130_DC_SG_MASK"]], "tmc2130_dc_sg_shift (c macro)": [[0, "c.TMC2130_DC_SG_SHIFT"]], "tmc2130_dc_time_mask (c macro)": [[0, "c.TMC2130_DC_TIME_MASK"]], "tmc2130_dc_time_shift (c macro)": [[0, "c.TMC2130_DC_TIME_SHIFT"]], "tmc2130_dedge_mask (c macro)": [[0, "c.TMC2130_DEDGE_MASK"]], "tmc2130_dedge_shift (c macro)": [[0, "c.TMC2130_DEDGE_SHIFT"]], "tmc2130_diag0_error_only_with_sd_mode1_mask (c macro)": [[0, "c.TMC2130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK"]], "tmc2130_diag0_error_only_with_sd_mode1_shift (c macro)": [[0, "c.TMC2130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT"]], "tmc2130_diag0_int_pushpull_mask (c macro)": [[0, "c.TMC2130_DIAG0_INT_PUSHPULL_MASK"]], "tmc2130_diag0_int_pushpull_shift (c macro)": [[0, "c.TMC2130_DIAG0_INT_PUSHPULL_SHIFT"]], "tmc2130_diag0_otpw_only_with_sd_mode1_mask (c macro)": [[0, "c.TMC2130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK"]], "tmc2130_diag0_otpw_only_with_sd_mode1_shift (c macro)": [[0, "c.TMC2130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT"]], "tmc2130_diag0_stall_mask (c macro)": [[0, "c.TMC2130_DIAG0_STALL_MASK"]], "tmc2130_diag0_stall_shift (c macro)": [[0, "c.TMC2130_DIAG0_STALL_SHIFT"]], "tmc2130_diag1_index_mask (c macro)": [[0, "c.TMC2130_DIAG1_INDEX_MASK"]], "tmc2130_diag1_index_shift (c macro)": [[0, "c.TMC2130_DIAG1_INDEX_SHIFT"]], "tmc2130_diag1_onstate_mask (c macro)": [[0, "c.TMC2130_DIAG1_ONSTATE_MASK"]], "tmc2130_diag1_onstate_shift (c macro)": [[0, "c.TMC2130_DIAG1_ONSTATE_SHIFT"]], "tmc2130_diag1_poscomp_pushpull_mask (c macro)": [[0, "c.TMC2130_DIAG1_POSCOMP_PUSHPULL_MASK"]], "tmc2130_diag1_poscomp_pushpull_shift (c macro)": [[0, "c.TMC2130_DIAG1_POSCOMP_PUSHPULL_SHIFT"]], "tmc2130_diag1_stall_mask (c macro)": [[0, "c.TMC2130_DIAG1_STALL_MASK"]], "tmc2130_diag1_stall_shift (c macro)": [[0, "c.TMC2130_DIAG1_STALL_SHIFT"]], "tmc2130_diag1_steps_skipped_mask (c macro)": [[0, "c.TMC2130_DIAG1_STEPS_SKIPPED_MASK"]], "tmc2130_diag1_steps_skipped_shift (c macro)": [[0, "c.TMC2130_DIAG1_STEPS_SKIPPED_SHIFT"]], "tmc2130_direct_mode_mask (c macro)": [[0, "c.TMC2130_DIRECT_MODE_MASK"]], "tmc2130_direct_mode_shift (c macro)": [[0, "c.TMC2130_DIRECT_MODE_SHIFT"]], "tmc2130_disfdcc_mask (c macro)": [[0, "c.TMC2130_DISFDCC_MASK"]], "tmc2130_disfdcc_shift (c macro)": [[0, "c.TMC2130_DISFDCC_SHIFT"]], "tmc2130_diss2g_mask (c macro)": [[0, "c.TMC2130_DISS2G_MASK"]], "tmc2130_diss2g_shift (c macro)": [[0, "c.TMC2130_DISS2G_SHIFT"]], "tmc2130_drv_enn_cfg6_mask (c macro)": [[0, "c.TMC2130_DRV_ENN_CFG6_MASK"]], "tmc2130_drv_enn_cfg6_shift (c macro)": [[0, "c.TMC2130_DRV_ENN_CFG6_SHIFT"]], "tmc2130_drv_err_mask (c macro)": [[0, "c.TMC2130_DRV_ERR_MASK"]], "tmc2130_drv_err_shift (c macro)": [[0, "c.TMC2130_DRV_ERR_SHIFT"]], "tmc2130_drv_status (c macro)": [[0, "c.TMC2130_DRV_STATUS"]], "tmc2130_enca_dcin_cfg5_mask (c macro)": [[0, "c.TMC2130_ENCA_DCIN_CFG5_MASK"]], "tmc2130_enca_dcin_cfg5_shift (c macro)": [[0, "c.TMC2130_ENCA_DCIN_CFG5_SHIFT"]], "tmc2130_encb_dcen_cfg4_mask (c macro)": [[0, "c.TMC2130_ENCB_DCEN_CFG4_MASK"]], "tmc2130_encb_dcen_cfg4_shift (c macro)": [[0, "c.TMC2130_ENCB_DCEN_CFG4_SHIFT"]], "tmc2130_encm_ctrl (c macro)": [[0, "c.TMC2130_ENCM_CTRL"]], "tmc2130_enc_commutation_mask (c macro)": [[0, "c.TMC2130_ENC_COMMUTATION_MASK"]], "tmc2130_enc_commutation_shift (c macro)": [[0, "c.TMC2130_ENC_COMMUTATION_SHIFT"]], "tmc2130_enc_n_dco_mask (c macro)": [[0, "c.TMC2130_ENC_N_DCO_MASK"]], "tmc2130_enc_n_dco_shift (c macro)": [[0, "c.TMC2130_ENC_N_DCO_SHIFT"]], "tmc2130_en_pwm_mode_mask (c macro)": [[0, "c.TMC2130_EN_PWM_MODE_MASK"]], "tmc2130_en_pwm_mode_shift (c macro)": [[0, "c.TMC2130_EN_PWM_MODE_SHIFT"]], "tmc2130_field_read (c macro)": [[0, "c.TMC2130_FIELD_READ"]], "tmc2130_field_write (c macro)": [[0, "c.TMC2130_FIELD_WRITE"]], "tmc2130_freewheel_mask (c macro)": [[0, "c.TMC2130_FREEWHEEL_MASK"]], "tmc2130_freewheel_shift (c macro)": [[0, "c.TMC2130_FREEWHEEL_SHIFT"]], "tmc2130_fsactive_mask (c macro)": [[0, "c.TMC2130_FSACTIVE_MASK"]], "tmc2130_fsactive_shift (c macro)": [[0, "c.TMC2130_FSACTIVE_SHIFT"]], "tmc2130_gconf (c macro)": [[0, "c.TMC2130_GCONF"]], "tmc2130_gstat (c macro)": [[0, "c.TMC2130_GSTAT"]], "tmc2130_hend_mask (c macro)": [[0, "c.TMC2130_HEND_MASK"]], "tmc2130_hend_shift (c macro)": [[0, "c.TMC2130_HEND_SHIFT"]], "tmc2130_hstrt_mask (c macro)": [[0, "c.TMC2130_HSTRT_MASK"]], "tmc2130_hstrt_shift (c macro)": [[0, "c.TMC2130_HSTRT_SHIFT"]], "tmc2130_iholddelay_mask (c macro)": [[0, "c.TMC2130_IHOLDDELAY_MASK"]], "tmc2130_iholddelay_shift (c macro)": [[0, "c.TMC2130_IHOLDDELAY_SHIFT"]], "tmc2130_ihold_irun (c macro)": [[0, "c.TMC2130_IHOLD_IRUN"]], "tmc2130_ihold_mask (c macro)": [[0, "c.TMC2130_IHOLD_MASK"]], "tmc2130_ihold_shift (c macro)": [[0, "c.TMC2130_IHOLD_SHIFT"]], "tmc2130_internal_rsense_mask (c macro)": [[0, "c.TMC2130_INTERNAL_RSENSE_MASK"]], "tmc2130_internal_rsense_shift (c macro)": [[0, "c.TMC2130_INTERNAL_RSENSE_SHIFT"]], "tmc2130_intpol_mask (c macro)": [[0, "c.TMC2130_INTPOL_MASK"]], "tmc2130_intpol_shift (c macro)": [[0, "c.TMC2130_INTPOL_SHIFT"]], "tmc2130_inv_mask (c macro)": [[0, "c.TMC2130_INV_MASK"]], "tmc2130_inv_shift (c macro)": [[0, "c.TMC2130_INV_SHIFT"]], "tmc2130_ioin (c macro)": [[0, "c.TMC2130_IOIN"]], "tmc2130_irun_mask (c macro)": [[0, "c.TMC2130_IRUN_MASK"]], "tmc2130_irun_shift (c macro)": [[0, "c.TMC2130_IRUN_SHIFT"]], "tmc2130_i_scale_analog_mask (c macro)": [[0, "c.TMC2130_I_SCALE_ANALOG_MASK"]], "tmc2130_i_scale_analog_shift (c macro)": [[0, "c.TMC2130_I_SCALE_ANALOG_SHIFT"]], "tmc2130_lost_steps (c macro)": [[0, "c.TMC2130_LOST_STEPS"]], "tmc2130_lost_steps_mask (c macro)": [[0, "c.TMC2130_LOST_STEPS_MASK"]], "tmc2130_lost_steps_shift (c macro)": [[0, "c.TMC2130_LOST_STEPS_SHIFT"]], "tmc2130_maxspeed_mask (c macro)": [[0, "c.TMC2130_MAXSPEED_MASK"]], "tmc2130_maxspeed_shift (c macro)": [[0, "c.TMC2130_MAXSPEED_SHIFT"]], "tmc2130_max_acceleration (c macro)": [[0, "c.TMC2130_MAX_ACCELERATION"]], "tmc2130_max_velocity (c macro)": [[0, "c.TMC2130_MAX_VELOCITY"]], "tmc2130_motors (c macro)": [[0, "c.TMC2130_MOTORS"]], "tmc2130_mres_mask (c macro)": [[0, "c.TMC2130_MRES_MASK"]], "tmc2130_mres_shift (c macro)": [[0, "c.TMC2130_MRES_SHIFT"]], "tmc2130_mscnt (c macro)": [[0, "c.TMC2130_MSCNT"]], "tmc2130_mscnt_mask (c macro)": [[0, "c.TMC2130_MSCNT_MASK"]], "tmc2130_mscnt_shift (c macro)": [[0, "c.TMC2130_MSCNT_SHIFT"]], "tmc2130_mscuract (c macro)": [[0, "c.TMC2130_MSCURACT"]], "tmc2130_mslut0 (c macro)": [[0, "c.TMC2130_MSLUT0"]], "tmc2130_mslut1 (c macro)": [[0, "c.TMC2130_MSLUT1"]], "tmc2130_mslut2 (c macro)": [[0, "c.TMC2130_MSLUT2"]], "tmc2130_mslut3 (c macro)": [[0, "c.TMC2130_MSLUT3"]], "tmc2130_mslut4 (c macro)": [[0, "c.TMC2130_MSLUT4"]], "tmc2130_mslut5 (c macro)": [[0, "c.TMC2130_MSLUT5"]], "tmc2130_mslut6 (c macro)": [[0, "c.TMC2130_MSLUT6"]], "tmc2130_mslut7 (c macro)": [[0, "c.TMC2130_MSLUT7"]], "tmc2130_mslutsel (c macro)": [[0, "c.TMC2130_MSLUTSEL"]], "tmc2130_mslutstart (c macro)": [[0, "c.TMC2130_MSLUTSTART"]], "tmc2130_offset_mask (c macro)": [[0, "c.TMC2130_OFFSET_MASK"]], "tmc2130_offset_shift (c macro)": [[0, "c.TMC2130_OFFSET_SHIFT"]], "tmc2130_ola_mask (c macro)": [[0, "c.TMC2130_OLA_MASK"]], "tmc2130_ola_shift (c macro)": [[0, "c.TMC2130_OLA_SHIFT"]], "tmc2130_olb_mask (c macro)": [[0, "c.TMC2130_OLB_MASK"]], "tmc2130_olb_shift (c macro)": [[0, "c.TMC2130_OLB_SHIFT"]], "tmc2130_otpw_mask (c macro)": [[0, "c.TMC2130_OTPW_MASK"]], "tmc2130_otpw_shift (c macro)": [[0, "c.TMC2130_OTPW_SHIFT"]], "tmc2130_ot_mask (c macro)": [[0, "c.TMC2130_OT_MASK"]], "tmc2130_ot_shift (c macro)": [[0, "c.TMC2130_OT_SHIFT"]], "tmc2130_pwmconf (c macro)": [[0, "c.TMC2130_PWMCONF"]], "tmc2130_pwm_ampl_mask (c macro)": [[0, "c.TMC2130_PWM_AMPL_MASK"]], "tmc2130_pwm_ampl_shift (c macro)": [[0, "c.TMC2130_PWM_AMPL_SHIFT"]], "tmc2130_pwm_autoscale_mask (c macro)": [[0, "c.TMC2130_PWM_AUTOSCALE_MASK"]], "tmc2130_pwm_autoscale_shift (c macro)": [[0, "c.TMC2130_PWM_AUTOSCALE_SHIFT"]], "tmc2130_pwm_freq_mask (c macro)": [[0, "c.TMC2130_PWM_FREQ_MASK"]], "tmc2130_pwm_freq_shift (c macro)": [[0, "c.TMC2130_PWM_FREQ_SHIFT"]], "tmc2130_pwm_grad_mask (c macro)": [[0, "c.TMC2130_PWM_GRAD_MASK"]], "tmc2130_pwm_grad_shift (c macro)": [[0, "c.TMC2130_PWM_GRAD_SHIFT"]], "tmc2130_pwm_scale (c macro)": [[0, "c.TMC2130_PWM_SCALE"]], "tmc2130_pwm_scale_mask (c macro)": [[0, "c.TMC2130_PWM_SCALE_MASK"]], "tmc2130_pwm_scale_shift (c macro)": [[0, "c.TMC2130_PWM_SCALE_SHIFT"]], "tmc2130_pwm_symmetric_mask (c macro)": [[0, "c.TMC2130_PWM_SYMMETRIC_MASK"]], "tmc2130_pwm_symmetric_shift (c macro)": [[0, "c.TMC2130_PWM_SYMMETRIC_SHIFT"]], "tmc2130_refl_step_mask (c macro)": [[0, "c.TMC2130_REFL_STEP_MASK"]], "tmc2130_refl_step_shift (c macro)": [[0, "c.TMC2130_REFL_STEP_SHIFT"]], "tmc2130_refr_dir_mask (c macro)": [[0, "c.TMC2130_REFR_DIR_MASK"]], "tmc2130_refr_dir_shift (c macro)": [[0, "c.TMC2130_REFR_DIR_SHIFT"]], "tmc2130_register_count (c macro)": [[0, "c.TMC2130_REGISTER_COUNT"]], "tmc2130_reset_mask (c macro)": [[0, "c.TMC2130_RESET_MASK"]], "tmc2130_reset_shift (c macro)": [[0, "c.TMC2130_RESET_SHIFT"]], "tmc2130_rndtf_mask (c macro)": [[0, "c.TMC2130_RNDTF_MASK"]], "tmc2130_rndtf_shift (c macro)": [[0, "c.TMC2130_RNDTF_SHIFT"]], "tmc2130_s2ga_mask (c macro)": [[0, "c.TMC2130_S2GA_MASK"]], "tmc2130_s2ga_shift (c macro)": [[0, "c.TMC2130_S2GA_SHIFT"]], "tmc2130_s2gb_mask (c macro)": [[0, "c.TMC2130_S2GB_MASK"]], "tmc2130_s2gb_shift (c macro)": [[0, "c.TMC2130_S2GB_SHIFT"]], "tmc2130_sedn_mask (c macro)": [[0, "c.TMC2130_SEDN_MASK"]], "tmc2130_sedn_shift (c macro)": [[0, "c.TMC2130_SEDN_SHIFT"]], "tmc2130_seimin_mask (c macro)": [[0, "c.TMC2130_SEIMIN_MASK"]], "tmc2130_seimin_shift (c macro)": [[0, "c.TMC2130_SEIMIN_SHIFT"]], "tmc2130_semax_mask (c macro)": [[0, "c.TMC2130_SEMAX_MASK"]], "tmc2130_semax_shift (c macro)": [[0, "c.TMC2130_SEMAX_SHIFT"]], "tmc2130_semin_mask (c macro)": [[0, "c.TMC2130_SEMIN_MASK"]], "tmc2130_semin_shift (c macro)": [[0, "c.TMC2130_SEMIN_SHIFT"]], "tmc2130_seup_mask (c macro)": [[0, "c.TMC2130_SEUP_MASK"]], "tmc2130_seup_shift (c macro)": [[0, "c.TMC2130_SEUP_SHIFT"]], "tmc2130_sfilt_mask (c macro)": [[0, "c.TMC2130_SFILT_MASK"]], "tmc2130_sfilt_shift (c macro)": [[0, "c.TMC2130_SFILT_SHIFT"]], "tmc2130_sgt_mask (c macro)": [[0, "c.TMC2130_SGT_MASK"]], "tmc2130_sgt_shift (c macro)": [[0, "c.TMC2130_SGT_SHIFT"]], "tmc2130_sg_result_mask (c macro)": [[0, "c.TMC2130_SG_RESULT_MASK"]], "tmc2130_sg_result_shift (c macro)": [[0, "c.TMC2130_SG_RESULT_SHIFT"]], "tmc2130_shaft_mask (c macro)": [[0, "c.TMC2130_SHAFT_MASK"]], "tmc2130_shaft_shift (c macro)": [[0, "c.TMC2130_SHAFT_SHIFT"]], "tmc2130_small_hysteresis_mask (c macro)": [[0, "c.TMC2130_SMALL_HYSTERESIS_MASK"]], "tmc2130_small_hysteresis_shift (c macro)": [[0, "c.TMC2130_SMALL_HYSTERESIS_SHIFT"]], "tmc2130_stallguard_mask (c macro)": [[0, "c.TMC2130_STALLGUARD_MASK"]], "tmc2130_stallguard_shift (c macro)": [[0, "c.TMC2130_STALLGUARD_SHIFT"]], "tmc2130_start_sin90_mask (c macro)": [[0, "c.TMC2130_START_SIN90_MASK"]], "tmc2130_start_sin90_shift (c macro)": [[0, "c.TMC2130_START_SIN90_SHIFT"]], "tmc2130_start_sin_mask (c macro)": [[0, "c.TMC2130_START_SIN_MASK"]], "tmc2130_start_sin_shift (c macro)": [[0, "c.TMC2130_START_SIN_SHIFT"]], "tmc2130_stop_enable_mask (c macro)": [[0, "c.TMC2130_STOP_ENABLE_MASK"]], "tmc2130_stop_enable_shift (c macro)": [[0, "c.TMC2130_STOP_ENABLE_SHIFT"]], "tmc2130_stst_mask (c macro)": [[0, "c.TMC2130_STST_MASK"]], "tmc2130_stst_shift (c macro)": [[0, "c.TMC2130_STST_SHIFT"]], "tmc2130_sync_mask (c macro)": [[0, "c.TMC2130_SYNC_MASK"]], "tmc2130_sync_shift (c macro)": [[0, "c.TMC2130_SYNC_SHIFT"]], "tmc2130_tbl_mask (c macro)": [[0, "c.TMC2130_TBL_MASK"]], "tmc2130_tbl_shift (c macro)": [[0, "c.TMC2130_TBL_SHIFT"]], "tmc2130_tcoolthrs (c macro)": [[0, "c.TMC2130_TCOOLTHRS"]], "tmc2130_tcoolthrs_mask (c macro)": [[0, "c.TMC2130_TCOOLTHRS_MASK"]], "tmc2130_tcoolthrs_shift (c macro)": [[0, "c.TMC2130_TCOOLTHRS_SHIFT"]], "tmc2130_test_mode_mask (c macro)": [[0, "c.TMC2130_TEST_MODE_MASK"]], "tmc2130_test_mode_shift (c macro)": [[0, "c.TMC2130_TEST_MODE_SHIFT"]], "tmc2130_tfd_3_mask (c macro)": [[0, "c.TMC2130_TFD_3_MASK"]], "tmc2130_tfd_3_shift (c macro)": [[0, "c.TMC2130_TFD_3_SHIFT"]], "tmc2130_tfd_all_mask (c macro)": [[0, "c.TMC2130_TFD_ALL_MASK"]], "tmc2130_tfd_all_shift (c macro)": [[0, "c.TMC2130_TFD_ALL_SHIFT"]], "tmc2130_thigh (c macro)": [[0, "c.TMC2130_THIGH"]], "tmc2130_thigh_mask (c macro)": [[0, "c.TMC2130_THIGH_MASK"]], "tmc2130_thigh_shift (c macro)": [[0, "c.TMC2130_THIGH_SHIFT"]], "tmc2130_toff_mask (c macro)": [[0, "c.TMC2130_TOFF_MASK"]], "tmc2130_toff_shift (c macro)": [[0, "c.TMC2130_TOFF_SHIFT"]], "tmc2130_tpowerdown (c macro)": [[0, "c.TMC2130_TPOWERDOWN"]], "tmc2130_tpowerdown_mask (c macro)": [[0, "c.TMC2130_TPOWERDOWN_MASK"]], "tmc2130_tpowerdown_shift (c macro)": [[0, "c.TMC2130_TPOWERDOWN_SHIFT"]], "tmc2130_tpwmthrs (c macro)": [[0, "c.TMC2130_TPWMTHRS"]], "tmc2130_tpwmthrs_mask (c macro)": [[0, "c.TMC2130_TPWMTHRS_MASK"]], "tmc2130_tpwmthrs_shift (c macro)": [[0, "c.TMC2130_TPWMTHRS_SHIFT"]], "tmc2130_tstep (c macro)": [[0, "c.TMC2130_TSTEP"]], "tmc2130_tstep_mask (c macro)": [[0, "c.TMC2130_TSTEP_MASK"]], "tmc2130_tstep_shift (c macro)": [[0, "c.TMC2130_TSTEP_SHIFT"]], "tmc2130_uv_cp_mask (c macro)": [[0, "c.TMC2130_UV_CP_MASK"]], "tmc2130_uv_cp_shift (c macro)": [[0, "c.TMC2130_UV_CP_SHIFT"]], "tmc2130_vdcmin (c macro)": [[0, "c.TMC2130_VDCMIN"]], "tmc2130_vdcmin_mask (c macro)": [[0, "c.TMC2130_VDCMIN_MASK"]], "tmc2130_vdcmin_shift (c macro)": [[0, "c.TMC2130_VDCMIN_SHIFT"]], "tmc2130_version_mask (c macro)": [[0, "c.TMC2130_VERSION_MASK"]], "tmc2130_version_shift (c macro)": [[0, "c.TMC2130_VERSION_SHIFT"]], "tmc2130_vhighchm_mask (c macro)": [[0, "c.TMC2130_VHIGHCHM_MASK"]], "tmc2130_vhighchm_shift (c macro)": [[0, "c.TMC2130_VHIGHCHM_SHIFT"]], "tmc2130_vhighfs_mask (c macro)": [[0, "c.TMC2130_VHIGHFS_MASK"]], "tmc2130_vhighfs_shift (c macro)": [[0, "c.TMC2130_VHIGHFS_SHIFT"]], "tmc2130_vsense_mask (c macro)": [[0, "c.TMC2130_VSENSE_MASK"]], "tmc2130_vsense_shift (c macro)": [[0, "c.TMC2130_VSENSE_SHIFT"]], "tmc2130_w0_mask (c macro)": [[0, "c.TMC2130_W0_MASK"]], "tmc2130_w0_shift (c macro)": [[0, "c.TMC2130_W0_SHIFT"]], "tmc2130_w1_mask (c macro)": [[0, "c.TMC2130_W1_MASK"]], "tmc2130_w1_shift (c macro)": [[0, "c.TMC2130_W1_SHIFT"]], "tmc2130_w2_mask (c macro)": [[0, "c.TMC2130_W2_MASK"]], "tmc2130_w2_shift (c macro)": [[0, "c.TMC2130_W2_SHIFT"]], "tmc2130_w3_mask (c macro)": [[0, "c.TMC2130_W3_MASK"]], "tmc2130_w3_shift (c macro)": [[0, "c.TMC2130_W3_SHIFT"]], "tmc2130_write_bit (c macro)": [[0, "c.TMC2130_WRITE_BIT"]], "tmc2130_x1_mask (c macro)": [[0, "c.TMC2130_X1_MASK"]], "tmc2130_x1_shift (c macro)": [[0, "c.TMC2130_X1_SHIFT"]], "tmc2130_x2_mask (c macro)": [[0, "c.TMC2130_X2_MASK"]], "tmc2130_x2_shift (c macro)": [[0, "c.TMC2130_X2_SHIFT"]], "tmc2130_x3_mask (c macro)": [[0, "c.TMC2130_X3_MASK"]], "tmc2130_x3_shift (c macro)": [[0, "c.TMC2130_X3_SHIFT"]], "tmc2130_xdirect (c macro)": [[0, "c.TMC2130_XDIRECT"]], "tmc2160typedef (c++ struct)": [[0, "_CPPv414TMC2160TypeDef"]], "tmc2160typedef::config (c++ member)": [[0, "_CPPv4N14TMC2160TypeDef6configE"]], "tmc2160typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2160TypeDef14registerAccessE"]], "tmc2160typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2160TypeDef18registerResetStateE"]], "tmc2160_address_mask (c macro)": [[0, "c.TMC2160_ADDRESS_MASK"]], "tmc2160_bbmclks_mask (c macro)": [[0, "c.TMC2160_BBMCLKS_MASK"]], "tmc2160_bbmclks_shift (c macro)": [[0, "c.TMC2160_BBMCLKS_SHIFT"]], "tmc2160_bbmtime_mask (c macro)": [[0, "c.TMC2160_BBMTIME_MASK"]], "tmc2160_bbmtime_shift (c macro)": [[0, "c.TMC2160_BBMTIME_SHIFT"]], "tmc2160_chm_mask (c macro)": [[0, "c.TMC2160_CHM_MASK"]], "tmc2160_chm_shift (c macro)": [[0, "c.TMC2160_CHM_SHIFT"]], "tmc2160_chopconf (c macro)": [[0, "c.TMC2160_CHOPCONF"]], "tmc2160_coolconf (c macro)": [[0, "c.TMC2160_COOLCONF"]], "tmc2160_cs_actual_mask (c macro)": [[0, "c.TMC2160_CS_ACTUAL_MASK"]], "tmc2160_cs_actual_shift (c macro)": [[0, "c.TMC2160_CS_ACTUAL_SHIFT"]], "tmc2160_cur_a_mask (c macro)": [[0, "c.TMC2160_CUR_A_MASK"]], "tmc2160_cur_a_shift (c macro)": [[0, "c.TMC2160_CUR_A_SHIFT"]], "tmc2160_cur_b_mask (c macro)": [[0, "c.TMC2160_CUR_B_MASK"]], "tmc2160_cur_b_shift (c macro)": [[0, "c.TMC2160_CUR_B_SHIFT"]], "tmc2160_dcctrl (c macro)": [[0, "c.TMC2160_DCCTRL"]], "tmc2160_dcen_cfg4_mask (c macro)": [[0, "c.TMC2160_DCEN_CFG4_MASK"]], "tmc2160_dcen_cfg4_shift (c macro)": [[0, "c.TMC2160_DCEN_CFG4_SHIFT"]], "tmc2160_dcin_cfg5_mask (c macro)": [[0, "c.TMC2160_DCIN_CFG5_MASK"]], "tmc2160_dcin_cfg5_shift (c macro)": [[0, "c.TMC2160_DCIN_CFG5_SHIFT"]], "tmc2160_dco_cfg6_mask (c macro)": [[0, "c.TMC2160_DCO_CFG6_MASK"]], "tmc2160_dco_cfg6_shift (c macro)": [[0, "c.TMC2160_DCO_CFG6_SHIFT"]], "tmc2160_dc_sg_mask (c macro)": [[0, "c.TMC2160_DC_SG_MASK"]], "tmc2160_dc_sg_shift (c macro)": [[0, "c.TMC2160_DC_SG_SHIFT"]], "tmc2160_dc_time_mask (c macro)": [[0, "c.TMC2160_DC_TIME_MASK"]], "tmc2160_dc_time_shift (c macro)": [[0, "c.TMC2160_DC_TIME_SHIFT"]], "tmc2160_dedge_mask (c macro)": [[0, "c.TMC2160_DEDGE_MASK"]], "tmc2160_dedge_shift (c macro)": [[0, "c.TMC2160_DEDGE_SHIFT"]], "tmc2160_diag0_error__only_with_sd_mode_1__mask (c macro)": [[0, "c.TMC2160_DIAG0_ERROR__ONLY_WITH_SD_MODE_1__MASK"]], "tmc2160_diag0_error__only_with_sd_mode_1__shift (c macro)": [[0, "c.TMC2160_DIAG0_ERROR__ONLY_WITH_SD_MODE_1__SHIFT"]], "tmc2160_diag0_int_pushpull_mask (c macro)": [[0, "c.TMC2160_DIAG0_INT_PUSHPULL_MASK"]], "tmc2160_diag0_int_pushpull_shift (c macro)": [[0, "c.TMC2160_DIAG0_INT_PUSHPULL_SHIFT"]], "tmc2160_diag0_otpw__only_with_sd_mode_1__mask (c macro)": [[0, "c.TMC2160_DIAG0_OTPW__ONLY_WITH_SD_MODE_1__MASK"]], "tmc2160_diag0_otpw__only_with_sd_mode_1__shift (c macro)": [[0, "c.TMC2160_DIAG0_OTPW__ONLY_WITH_SD_MODE_1__SHIFT"]], "tmc2160_diag0_stall_mask (c macro)": [[0, "c.TMC2160_DIAG0_STALL_MASK"]], "tmc2160_diag0_stall_shift (c macro)": [[0, "c.TMC2160_DIAG0_STALL_SHIFT"]], "tmc2160_diag0_step_mask (c macro)": [[0, "c.TMC2160_DIAG0_STEP_MASK"]], "tmc2160_diag0_step_shift (c macro)": [[0, "c.TMC2160_DIAG0_STEP_SHIFT"]], "tmc2160_diag1_dir_mask (c macro)": [[0, "c.TMC2160_DIAG1_DIR_MASK"]], "tmc2160_diag1_dir_shift (c macro)": [[0, "c.TMC2160_DIAG1_DIR_SHIFT"]], "tmc2160_diag1_index_mask (c macro)": [[0, "c.TMC2160_DIAG1_INDEX_MASK"]], "tmc2160_diag1_index_shift (c macro)": [[0, "c.TMC2160_DIAG1_INDEX_SHIFT"]], "tmc2160_diag1_onstate_mask (c macro)": [[0, "c.TMC2160_DIAG1_ONSTATE_MASK"]], "tmc2160_diag1_onstate_shift (c macro)": [[0, "c.TMC2160_DIAG1_ONSTATE_SHIFT"]], "tmc2160_diag1_poscomp_pushpull_mask (c macro)": [[0, "c.TMC2160_DIAG1_POSCOMP_PUSHPULL_MASK"]], "tmc2160_diag1_poscomp_pushpull_shift (c macro)": [[0, "c.TMC2160_DIAG1_POSCOMP_PUSHPULL_SHIFT"]], "tmc2160_diag1_stall_mask (c macro)": [[0, "c.TMC2160_DIAG1_STALL_MASK"]], "tmc2160_diag1_stall_shift (c macro)": [[0, "c.TMC2160_DIAG1_STALL_SHIFT"]], "tmc2160_diag1_steps_skipped_mask (c macro)": [[0, "c.TMC2160_DIAG1_STEPS_SKIPPED_MASK"]], "tmc2160_diag1_steps_skipped_shift (c macro)": [[0, "c.TMC2160_DIAG1_STEPS_SKIPPED_SHIFT"]], "tmc2160_direct_mode_mask (c macro)": [[0, "c.TMC2160_DIRECT_MODE_MASK"]], "tmc2160_direct_mode_shift (c macro)": [[0, "c.TMC2160_DIRECT_MODE_SHIFT"]], "tmc2160_dir_mask (c macro)": [[0, "c.TMC2160_DIR_MASK"]], "tmc2160_dir_shift (c macro)": [[0, "c.TMC2160_DIR_SHIFT"]], "tmc2160_disfdcc_mask (c macro)": [[0, "c.TMC2160_DISFDCC_MASK"]], "tmc2160_disfdcc_shift (c macro)": [[0, "c.TMC2160_DISFDCC_SHIFT"]], "tmc2160_diss2g_mask (c macro)": [[0, "c.TMC2160_DISS2G_MASK"]], "tmc2160_diss2g_shift (c macro)": [[0, "c.TMC2160_DISS2G_SHIFT"]], "tmc2160_diss2vs_mask (c macro)": [[0, "c.TMC2160_DISS2VS_MASK"]], "tmc2160_diss2vs_shift (c macro)": [[0, "c.TMC2160_DISS2VS_SHIFT"]], "tmc2160_drvstrength_mask (c macro)": [[0, "c.TMC2160_DRVSTRENGTH_MASK"]], "tmc2160_drvstrength_shift (c macro)": [[0, "c.TMC2160_DRVSTRENGTH_SHIFT"]], "tmc2160_drv_conf (c macro)": [[0, "c.TMC2160_DRV_CONF"]], "tmc2160_drv_enn_mask (c macro)": [[0, "c.TMC2160_DRV_ENN_MASK"]], "tmc2160_drv_enn_shift (c macro)": [[0, "c.TMC2160_DRV_ENN_SHIFT"]], "tmc2160_drv_err_mask (c macro)": [[0, "c.TMC2160_DRV_ERR_MASK"]], "tmc2160_drv_err_shift (c macro)": [[0, "c.TMC2160_DRV_ERR_SHIFT"]], "tmc2160_drv_status (c macro)": [[0, "c.TMC2160_DRV_STATUS"]], "tmc2160_en_pwm_mode_mask (c macro)": [[0, "c.TMC2160_EN_PWM_MODE_MASK"]], "tmc2160_en_pwm_mode_shift (c macro)": [[0, "c.TMC2160_EN_PWM_MODE_SHIFT"]], "tmc2160_factory_conf (c macro)": [[0, "c.TMC2160_FACTORY_CONF"]], "tmc2160_faststandstill_mask (c macro)": [[0, "c.TMC2160_FASTSTANDSTILL_MASK"]], "tmc2160_faststandstill_shift (c macro)": [[0, "c.TMC2160_FASTSTANDSTILL_SHIFT"]], "tmc2160_fclktrim_mask (c macro)": [[0, "c.TMC2160_FCLKTRIM_MASK"]], "tmc2160_fclktrim_shift (c macro)": [[0, "c.TMC2160_FCLKTRIM_SHIFT"]], "tmc2160_field_read (c macro)": [[0, "c.TMC2160_FIELD_READ"]], "tmc2160_field_write (c macro)": [[0, "c.TMC2160_FIELD_WRITE"]], "tmc2160_filt_isense_mask (c macro)": [[0, "c.TMC2160_FILT_ISENSE_MASK"]], "tmc2160_filt_isense_shift (c macro)": [[0, "c.TMC2160_FILT_ISENSE_SHIFT"]], "tmc2160_freewheel_mask (c macro)": [[0, "c.TMC2160_FREEWHEEL_MASK"]], "tmc2160_freewheel_shift (c macro)": [[0, "c.TMC2160_FREEWHEEL_SHIFT"]], "tmc2160_fsactive_mask (c macro)": [[0, "c.TMC2160_FSACTIVE_MASK"]], "tmc2160_fsactive_shift (c macro)": [[0, "c.TMC2160_FSACTIVE_SHIFT"]], "tmc2160_gconf (c macro)": [[0, "c.TMC2160_GCONF"]], "tmc2160_global_scaler (c macro)": [[0, "c.TMC2160_GLOBAL_SCALER"]], "tmc2160_global_scaler_mask (c macro)": [[0, "c.TMC2160_GLOBAL_SCALER_MASK"]], "tmc2160_global_scaler_shift (c macro)": [[0, "c.TMC2160_GLOBAL_SCALER_SHIFT"]], "tmc2160_gstat (c macro)": [[0, "c.TMC2160_GSTAT"]], "tmc2160_hend_mask (c macro)": [[0, "c.TMC2160_HEND_MASK"]], "tmc2160_hend_shift (c macro)": [[0, "c.TMC2160_HEND_SHIFT"]], "tmc2160_hstrt_mask (c macro)": [[0, "c.TMC2160_HSTRT_MASK"]], "tmc2160_hstrt_shift (c macro)": [[0, "c.TMC2160_HSTRT_SHIFT"]], "tmc2160_iholddelay_mask (c macro)": [[0, "c.TMC2160_IHOLDDELAY_MASK"]], "tmc2160_iholddelay_shift (c macro)": [[0, "c.TMC2160_IHOLDDELAY_SHIFT"]], "tmc2160_ihold_irun (c macro)": [[0, "c.TMC2160_IHOLD_IRUN"]], "tmc2160_ihold_mask (c macro)": [[0, "c.TMC2160_IHOLD_MASK"]], "tmc2160_ihold_shift (c macro)": [[0, "c.TMC2160_IHOLD_SHIFT"]], "tmc2160_intpol_mask (c macro)": [[0, "c.TMC2160_INTPOL_MASK"]], "tmc2160_intpol_shift (c macro)": [[0, "c.TMC2160_INTPOL_SHIFT"]], "tmc2160_ioin___output (c macro)": [[0, "c.TMC2160_IOIN___OUTPUT"]], "tmc2160_irun_mask (c macro)": [[0, "c.TMC2160_IRUN_MASK"]], "tmc2160_irun_shift (c macro)": [[0, "c.TMC2160_IRUN_SHIFT"]], "tmc2160_lost_steps (c macro)": [[0, "c.TMC2160_LOST_STEPS"]], "tmc2160_lost_steps_mask (c macro)": [[0, "c.TMC2160_LOST_STEPS_MASK"]], "tmc2160_lost_steps_shift (c macro)": [[0, "c.TMC2160_LOST_STEPS_SHIFT"]], "tmc2160_max_acceleration (c macro)": [[0, "c.TMC2160_MAX_ACCELERATION"]], "tmc2160_max_velocity (c macro)": [[0, "c.TMC2160_MAX_VELOCITY"]], "tmc2160_motors (c macro)": [[0, "c.TMC2160_MOTORS"]], "tmc2160_mres_mask (c macro)": [[0, "c.TMC2160_MRES_MASK"]], "tmc2160_mres_shift (c macro)": [[0, "c.TMC2160_MRES_SHIFT"]], "tmc2160_mscnt (c macro)": [[0, "c.TMC2160_MSCNT"]], "tmc2160_mscnt_mask (c macro)": [[0, "c.TMC2160_MSCNT_MASK"]], "tmc2160_mscnt_shift (c macro)": [[0, "c.TMC2160_MSCNT_SHIFT"]], "tmc2160_mscuract (c macro)": [[0, "c.TMC2160_MSCURACT"]], "tmc2160_mslutsel (c macro)": [[0, "c.TMC2160_MSLUTSEL"]], "tmc2160_mslutstart (c macro)": [[0, "c.TMC2160_MSLUTSTART"]], "tmc2160_mslut__ (c macro)": [[0, "c.TMC2160_MSLUT__"]], "tmc2160_multistep_filt_mask (c macro)": [[0, "c.TMC2160_MULTISTEP_FILT_MASK"]], "tmc2160_multistep_filt_shift (c macro)": [[0, "c.TMC2160_MULTISTEP_FILT_SHIFT"]], "tmc2160_offset_mask (c macro)": [[0, "c.TMC2160_OFFSET_MASK"]], "tmc2160_offset_read (c macro)": [[0, "c.TMC2160_OFFSET_READ"]], "tmc2160_offset_read_a_mask (c macro)": [[0, "c.TMC2160_OFFSET_READ_A_MASK"]], "tmc2160_offset_read_a_shift (c macro)": [[0, "c.TMC2160_OFFSET_READ_A_SHIFT"]], "tmc2160_offset_read_b_mask (c macro)": [[0, "c.TMC2160_OFFSET_READ_B_MASK"]], "tmc2160_offset_read_b_shift (c macro)": [[0, "c.TMC2160_OFFSET_READ_B_SHIFT"]], "tmc2160_offset_shift (c macro)": [[0, "c.TMC2160_OFFSET_SHIFT"]], "tmc2160_ofs0_mask (c macro)": [[0, "c.TMC2160_OFS0_MASK"]], "tmc2160_ofs0_shift (c macro)": [[0, "c.TMC2160_OFS0_SHIFT"]], "tmc2160_ofs100_mask (c macro)": [[0, "c.TMC2160_OFS100_MASK"]], "tmc2160_ofs100_shift (c macro)": [[0, "c.TMC2160_OFS100_SHIFT"]], "tmc2160_ofs101_mask (c macro)": [[0, "c.TMC2160_OFS101_MASK"]], "tmc2160_ofs101_shift (c macro)": [[0, "c.TMC2160_OFS101_SHIFT"]], "tmc2160_ofs102_mask (c macro)": [[0, "c.TMC2160_OFS102_MASK"]], "tmc2160_ofs102_shift (c macro)": [[0, "c.TMC2160_OFS102_SHIFT"]], "tmc2160_ofs103_mask (c macro)": [[0, "c.TMC2160_OFS103_MASK"]], "tmc2160_ofs103_shift (c macro)": [[0, "c.TMC2160_OFS103_SHIFT"]], "tmc2160_ofs104_mask (c macro)": [[0, "c.TMC2160_OFS104_MASK"]], "tmc2160_ofs104_shift (c macro)": [[0, "c.TMC2160_OFS104_SHIFT"]], "tmc2160_ofs105_mask (c macro)": [[0, "c.TMC2160_OFS105_MASK"]], "tmc2160_ofs105_shift (c macro)": [[0, "c.TMC2160_OFS105_SHIFT"]], "tmc2160_ofs106_mask (c macro)": [[0, "c.TMC2160_OFS106_MASK"]], "tmc2160_ofs106_shift (c macro)": [[0, "c.TMC2160_OFS106_SHIFT"]], "tmc2160_ofs107_mask (c macro)": [[0, "c.TMC2160_OFS107_MASK"]], "tmc2160_ofs107_shift (c macro)": [[0, "c.TMC2160_OFS107_SHIFT"]], "tmc2160_ofs108_mask (c macro)": [[0, "c.TMC2160_OFS108_MASK"]], "tmc2160_ofs108_shift (c macro)": [[0, "c.TMC2160_OFS108_SHIFT"]], "tmc2160_ofs109_mask (c macro)": [[0, "c.TMC2160_OFS109_MASK"]], "tmc2160_ofs109_shift (c macro)": [[0, "c.TMC2160_OFS109_SHIFT"]], "tmc2160_ofs10_mask (c macro)": [[0, "c.TMC2160_OFS10_MASK"]], "tmc2160_ofs10_shift (c macro)": [[0, "c.TMC2160_OFS10_SHIFT"]], "tmc2160_ofs110_mask (c macro)": [[0, "c.TMC2160_OFS110_MASK"]], "tmc2160_ofs110_shift (c macro)": [[0, "c.TMC2160_OFS110_SHIFT"]], "tmc2160_ofs111_mask (c macro)": [[0, "c.TMC2160_OFS111_MASK"]], "tmc2160_ofs111_shift (c macro)": [[0, "c.TMC2160_OFS111_SHIFT"]], "tmc2160_ofs112_mask (c macro)": [[0, "c.TMC2160_OFS112_MASK"]], "tmc2160_ofs112_shift (c macro)": [[0, "c.TMC2160_OFS112_SHIFT"]], "tmc2160_ofs113_mask (c macro)": [[0, "c.TMC2160_OFS113_MASK"]], "tmc2160_ofs113_shift (c macro)": [[0, "c.TMC2160_OFS113_SHIFT"]], "tmc2160_ofs114_mask (c macro)": [[0, "c.TMC2160_OFS114_MASK"]], "tmc2160_ofs114_shift (c macro)": [[0, "c.TMC2160_OFS114_SHIFT"]], "tmc2160_ofs115_mask (c macro)": [[0, "c.TMC2160_OFS115_MASK"]], "tmc2160_ofs115_shift (c macro)": [[0, "c.TMC2160_OFS115_SHIFT"]], "tmc2160_ofs116_mask (c macro)": [[0, "c.TMC2160_OFS116_MASK"]], "tmc2160_ofs116_shift (c macro)": [[0, "c.TMC2160_OFS116_SHIFT"]], "tmc2160_ofs117_mask (c macro)": [[0, "c.TMC2160_OFS117_MASK"]], "tmc2160_ofs117_shift (c macro)": [[0, "c.TMC2160_OFS117_SHIFT"]], "tmc2160_ofs118_mask (c macro)": [[0, "c.TMC2160_OFS118_MASK"]], "tmc2160_ofs118_shift (c macro)": [[0, "c.TMC2160_OFS118_SHIFT"]], "tmc2160_ofs119_mask (c macro)": [[0, "c.TMC2160_OFS119_MASK"]], "tmc2160_ofs119_shift (c macro)": [[0, "c.TMC2160_OFS119_SHIFT"]], "tmc2160_ofs11_mask (c macro)": [[0, "c.TMC2160_OFS11_MASK"]], "tmc2160_ofs11_shift (c macro)": [[0, "c.TMC2160_OFS11_SHIFT"]], "tmc2160_ofs120_mask (c macro)": [[0, "c.TMC2160_OFS120_MASK"]], "tmc2160_ofs120_shift (c macro)": [[0, "c.TMC2160_OFS120_SHIFT"]], "tmc2160_ofs121_mask (c macro)": [[0, "c.TMC2160_OFS121_MASK"]], "tmc2160_ofs121_shift (c macro)": [[0, "c.TMC2160_OFS121_SHIFT"]], "tmc2160_ofs122_mask (c macro)": [[0, "c.TMC2160_OFS122_MASK"]], "tmc2160_ofs122_shift (c macro)": [[0, "c.TMC2160_OFS122_SHIFT"]], "tmc2160_ofs123_mask (c macro)": [[0, "c.TMC2160_OFS123_MASK"]], "tmc2160_ofs123_shift (c macro)": [[0, "c.TMC2160_OFS123_SHIFT"]], "tmc2160_ofs124_mask (c macro)": [[0, "c.TMC2160_OFS124_MASK"]], "tmc2160_ofs124_shift (c macro)": [[0, "c.TMC2160_OFS124_SHIFT"]], "tmc2160_ofs125_mask (c macro)": [[0, "c.TMC2160_OFS125_MASK"]], "tmc2160_ofs125_shift (c macro)": [[0, "c.TMC2160_OFS125_SHIFT"]], "tmc2160_ofs126_mask (c macro)": [[0, "c.TMC2160_OFS126_MASK"]], "tmc2160_ofs126_shift (c macro)": [[0, "c.TMC2160_OFS126_SHIFT"]], "tmc2160_ofs127_mask (c macro)": [[0, "c.TMC2160_OFS127_MASK"]], "tmc2160_ofs127_shift (c macro)": [[0, "c.TMC2160_OFS127_SHIFT"]], "tmc2160_ofs128_mask (c macro)": [[0, "c.TMC2160_OFS128_MASK"]], "tmc2160_ofs128_shift (c macro)": [[0, "c.TMC2160_OFS128_SHIFT"]], "tmc2160_ofs129_mask (c macro)": [[0, "c.TMC2160_OFS129_MASK"]], "tmc2160_ofs129_shift (c macro)": [[0, "c.TMC2160_OFS129_SHIFT"]], "tmc2160_ofs12_mask (c macro)": [[0, "c.TMC2160_OFS12_MASK"]], "tmc2160_ofs12_shift (c macro)": [[0, "c.TMC2160_OFS12_SHIFT"]], "tmc2160_ofs130_mask (c macro)": [[0, "c.TMC2160_OFS130_MASK"]], "tmc2160_ofs130_shift (c macro)": [[0, "c.TMC2160_OFS130_SHIFT"]], "tmc2160_ofs131_mask (c macro)": [[0, "c.TMC2160_OFS131_MASK"]], "tmc2160_ofs131_shift (c macro)": [[0, "c.TMC2160_OFS131_SHIFT"]], "tmc2160_ofs132_mask (c macro)": [[0, "c.TMC2160_OFS132_MASK"]], "tmc2160_ofs132_shift (c macro)": [[0, "c.TMC2160_OFS132_SHIFT"]], "tmc2160_ofs133_mask (c macro)": [[0, "c.TMC2160_OFS133_MASK"]], "tmc2160_ofs133_shift (c macro)": [[0, "c.TMC2160_OFS133_SHIFT"]], "tmc2160_ofs134_mask (c macro)": [[0, "c.TMC2160_OFS134_MASK"]], "tmc2160_ofs134_shift (c macro)": [[0, "c.TMC2160_OFS134_SHIFT"]], "tmc2160_ofs135_mask (c macro)": [[0, "c.TMC2160_OFS135_MASK"]], "tmc2160_ofs135_shift (c macro)": [[0, "c.TMC2160_OFS135_SHIFT"]], "tmc2160_ofs136_mask (c macro)": [[0, "c.TMC2160_OFS136_MASK"]], "tmc2160_ofs136_shift (c macro)": [[0, "c.TMC2160_OFS136_SHIFT"]], "tmc2160_ofs137_mask (c macro)": [[0, "c.TMC2160_OFS137_MASK"]], "tmc2160_ofs137_shift (c macro)": [[0, "c.TMC2160_OFS137_SHIFT"]], "tmc2160_ofs138_mask (c macro)": [[0, "c.TMC2160_OFS138_MASK"]], "tmc2160_ofs138_shift (c macro)": [[0, "c.TMC2160_OFS138_SHIFT"]], "tmc2160_ofs139_mask (c macro)": [[0, "c.TMC2160_OFS139_MASK"]], "tmc2160_ofs139_shift (c macro)": [[0, "c.TMC2160_OFS139_SHIFT"]], "tmc2160_ofs13_mask (c macro)": [[0, "c.TMC2160_OFS13_MASK"]], "tmc2160_ofs13_shift (c macro)": [[0, "c.TMC2160_OFS13_SHIFT"]], "tmc2160_ofs140_mask (c macro)": [[0, "c.TMC2160_OFS140_MASK"]], "tmc2160_ofs140_shift (c macro)": [[0, "c.TMC2160_OFS140_SHIFT"]], "tmc2160_ofs141_mask (c macro)": [[0, "c.TMC2160_OFS141_MASK"]], "tmc2160_ofs141_shift (c macro)": [[0, "c.TMC2160_OFS141_SHIFT"]], "tmc2160_ofs142_mask (c macro)": [[0, "c.TMC2160_OFS142_MASK"]], "tmc2160_ofs142_shift (c macro)": [[0, "c.TMC2160_OFS142_SHIFT"]], "tmc2160_ofs143_mask (c macro)": [[0, "c.TMC2160_OFS143_MASK"]], "tmc2160_ofs143_shift (c macro)": [[0, "c.TMC2160_OFS143_SHIFT"]], "tmc2160_ofs144_mask (c macro)": [[0, "c.TMC2160_OFS144_MASK"]], "tmc2160_ofs144_shift (c macro)": [[0, "c.TMC2160_OFS144_SHIFT"]], "tmc2160_ofs145_mask (c macro)": [[0, "c.TMC2160_OFS145_MASK"]], "tmc2160_ofs145_shift (c macro)": [[0, "c.TMC2160_OFS145_SHIFT"]], "tmc2160_ofs146_mask (c macro)": [[0, "c.TMC2160_OFS146_MASK"]], "tmc2160_ofs146_shift (c macro)": [[0, "c.TMC2160_OFS146_SHIFT"]], "tmc2160_ofs147_mask (c macro)": [[0, "c.TMC2160_OFS147_MASK"]], "tmc2160_ofs147_shift (c macro)": [[0, "c.TMC2160_OFS147_SHIFT"]], "tmc2160_ofs148_mask (c macro)": [[0, "c.TMC2160_OFS148_MASK"]], "tmc2160_ofs148_shift (c macro)": [[0, "c.TMC2160_OFS148_SHIFT"]], "tmc2160_ofs149_mask (c macro)": [[0, "c.TMC2160_OFS149_MASK"]], "tmc2160_ofs149_shift (c macro)": [[0, "c.TMC2160_OFS149_SHIFT"]], "tmc2160_ofs14_mask (c macro)": [[0, "c.TMC2160_OFS14_MASK"]], "tmc2160_ofs14_shift (c macro)": [[0, "c.TMC2160_OFS14_SHIFT"]], "tmc2160_ofs150_mask (c macro)": [[0, "c.TMC2160_OFS150_MASK"]], "tmc2160_ofs150_shift (c macro)": [[0, "c.TMC2160_OFS150_SHIFT"]], "tmc2160_ofs151_mask (c macro)": [[0, "c.TMC2160_OFS151_MASK"]], "tmc2160_ofs151_shift (c macro)": [[0, "c.TMC2160_OFS151_SHIFT"]], "tmc2160_ofs152_mask (c macro)": [[0, "c.TMC2160_OFS152_MASK"]], "tmc2160_ofs152_shift (c macro)": [[0, "c.TMC2160_OFS152_SHIFT"]], "tmc2160_ofs153_mask (c macro)": [[0, "c.TMC2160_OFS153_MASK"]], "tmc2160_ofs153_shift (c macro)": [[0, "c.TMC2160_OFS153_SHIFT"]], "tmc2160_ofs154_mask (c macro)": [[0, "c.TMC2160_OFS154_MASK"]], "tmc2160_ofs154_shift (c macro)": [[0, "c.TMC2160_OFS154_SHIFT"]], "tmc2160_ofs155_mask (c macro)": [[0, "c.TMC2160_OFS155_MASK"]], "tmc2160_ofs155_shift (c macro)": [[0, "c.TMC2160_OFS155_SHIFT"]], "tmc2160_ofs156_mask (c macro)": [[0, "c.TMC2160_OFS156_MASK"]], "tmc2160_ofs156_shift (c macro)": [[0, "c.TMC2160_OFS156_SHIFT"]], "tmc2160_ofs157_mask (c macro)": [[0, "c.TMC2160_OFS157_MASK"]], "tmc2160_ofs157_shift (c macro)": [[0, "c.TMC2160_OFS157_SHIFT"]], "tmc2160_ofs158_mask (c macro)": [[0, "c.TMC2160_OFS158_MASK"]], "tmc2160_ofs158_shift (c macro)": [[0, "c.TMC2160_OFS158_SHIFT"]], "tmc2160_ofs159_mask (c macro)": [[0, "c.TMC2160_OFS159_MASK"]], "tmc2160_ofs159_shift (c macro)": [[0, "c.TMC2160_OFS159_SHIFT"]], "tmc2160_ofs15_mask (c macro)": [[0, "c.TMC2160_OFS15_MASK"]], "tmc2160_ofs15_shift (c macro)": [[0, "c.TMC2160_OFS15_SHIFT"]], "tmc2160_ofs160_mask (c macro)": [[0, "c.TMC2160_OFS160_MASK"]], "tmc2160_ofs160_shift (c macro)": [[0, "c.TMC2160_OFS160_SHIFT"]], "tmc2160_ofs161_mask (c macro)": [[0, "c.TMC2160_OFS161_MASK"]], "tmc2160_ofs161_shift (c macro)": [[0, "c.TMC2160_OFS161_SHIFT"]], "tmc2160_ofs162_mask (c macro)": [[0, "c.TMC2160_OFS162_MASK"]], "tmc2160_ofs162_shift (c macro)": [[0, "c.TMC2160_OFS162_SHIFT"]], "tmc2160_ofs163_mask (c macro)": [[0, "c.TMC2160_OFS163_MASK"]], "tmc2160_ofs163_shift (c macro)": [[0, "c.TMC2160_OFS163_SHIFT"]], "tmc2160_ofs164_mask (c macro)": [[0, "c.TMC2160_OFS164_MASK"]], "tmc2160_ofs164_shift (c macro)": [[0, "c.TMC2160_OFS164_SHIFT"]], "tmc2160_ofs165_mask (c macro)": [[0, "c.TMC2160_OFS165_MASK"]], "tmc2160_ofs165_shift (c macro)": [[0, "c.TMC2160_OFS165_SHIFT"]], "tmc2160_ofs166_mask (c macro)": [[0, "c.TMC2160_OFS166_MASK"]], "tmc2160_ofs166_shift (c macro)": [[0, "c.TMC2160_OFS166_SHIFT"]], "tmc2160_ofs167_mask (c macro)": [[0, "c.TMC2160_OFS167_MASK"]], "tmc2160_ofs167_shift (c macro)": [[0, "c.TMC2160_OFS167_SHIFT"]], "tmc2160_ofs168_mask (c macro)": [[0, "c.TMC2160_OFS168_MASK"]], "tmc2160_ofs168_shift (c macro)": [[0, "c.TMC2160_OFS168_SHIFT"]], "tmc2160_ofs169_mask (c macro)": [[0, "c.TMC2160_OFS169_MASK"]], "tmc2160_ofs169_shift (c macro)": [[0, "c.TMC2160_OFS169_SHIFT"]], "tmc2160_ofs16_mask (c macro)": [[0, "c.TMC2160_OFS16_MASK"]], "tmc2160_ofs16_shift (c macro)": [[0, "c.TMC2160_OFS16_SHIFT"]], "tmc2160_ofs170_mask (c macro)": [[0, "c.TMC2160_OFS170_MASK"]], "tmc2160_ofs170_shift (c macro)": [[0, "c.TMC2160_OFS170_SHIFT"]], "tmc2160_ofs171_mask (c macro)": [[0, "c.TMC2160_OFS171_MASK"]], "tmc2160_ofs171_shift (c macro)": [[0, "c.TMC2160_OFS171_SHIFT"]], "tmc2160_ofs172_mask (c macro)": [[0, "c.TMC2160_OFS172_MASK"]], "tmc2160_ofs172_shift (c macro)": [[0, "c.TMC2160_OFS172_SHIFT"]], "tmc2160_ofs173_mask (c macro)": [[0, "c.TMC2160_OFS173_MASK"]], "tmc2160_ofs173_shift (c macro)": [[0, "c.TMC2160_OFS173_SHIFT"]], "tmc2160_ofs174_mask (c macro)": [[0, "c.TMC2160_OFS174_MASK"]], "tmc2160_ofs174_shift (c macro)": [[0, "c.TMC2160_OFS174_SHIFT"]], "tmc2160_ofs175_mask (c macro)": [[0, "c.TMC2160_OFS175_MASK"]], "tmc2160_ofs175_shift (c macro)": [[0, "c.TMC2160_OFS175_SHIFT"]], "tmc2160_ofs176_mask (c macro)": [[0, "c.TMC2160_OFS176_MASK"]], "tmc2160_ofs176_shift (c macro)": [[0, "c.TMC2160_OFS176_SHIFT"]], "tmc2160_ofs177_mask (c macro)": [[0, "c.TMC2160_OFS177_MASK"]], "tmc2160_ofs177_shift (c macro)": [[0, "c.TMC2160_OFS177_SHIFT"]], "tmc2160_ofs178_mask (c macro)": [[0, "c.TMC2160_OFS178_MASK"]], "tmc2160_ofs178_shift (c macro)": [[0, "c.TMC2160_OFS178_SHIFT"]], "tmc2160_ofs179_mask (c macro)": [[0, "c.TMC2160_OFS179_MASK"]], "tmc2160_ofs179_shift (c macro)": [[0, "c.TMC2160_OFS179_SHIFT"]], "tmc2160_ofs17_mask (c macro)": [[0, "c.TMC2160_OFS17_MASK"]], "tmc2160_ofs17_shift (c macro)": [[0, "c.TMC2160_OFS17_SHIFT"]], "tmc2160_ofs180_mask (c macro)": [[0, "c.TMC2160_OFS180_MASK"]], "tmc2160_ofs180_shift (c macro)": [[0, "c.TMC2160_OFS180_SHIFT"]], "tmc2160_ofs181_mask (c macro)": [[0, "c.TMC2160_OFS181_MASK"]], "tmc2160_ofs181_shift (c macro)": [[0, "c.TMC2160_OFS181_SHIFT"]], "tmc2160_ofs182_mask (c macro)": [[0, "c.TMC2160_OFS182_MASK"]], "tmc2160_ofs182_shift (c macro)": [[0, "c.TMC2160_OFS182_SHIFT"]], "tmc2160_ofs183_mask (c macro)": [[0, "c.TMC2160_OFS183_MASK"]], "tmc2160_ofs183_shift (c macro)": [[0, "c.TMC2160_OFS183_SHIFT"]], "tmc2160_ofs184_mask (c macro)": [[0, "c.TMC2160_OFS184_MASK"]], "tmc2160_ofs184_shift (c macro)": [[0, "c.TMC2160_OFS184_SHIFT"]], "tmc2160_ofs185_mask (c macro)": [[0, "c.TMC2160_OFS185_MASK"]], "tmc2160_ofs185_shift (c macro)": [[0, "c.TMC2160_OFS185_SHIFT"]], "tmc2160_ofs186_mask (c macro)": [[0, "c.TMC2160_OFS186_MASK"]], "tmc2160_ofs186_shift (c macro)": [[0, "c.TMC2160_OFS186_SHIFT"]], "tmc2160_ofs187_mask (c macro)": [[0, "c.TMC2160_OFS187_MASK"]], "tmc2160_ofs187_shift (c macro)": [[0, "c.TMC2160_OFS187_SHIFT"]], "tmc2160_ofs188_mask (c macro)": [[0, "c.TMC2160_OFS188_MASK"]], "tmc2160_ofs188_shift (c macro)": [[0, "c.TMC2160_OFS188_SHIFT"]], "tmc2160_ofs189_mask (c macro)": [[0, "c.TMC2160_OFS189_MASK"]], "tmc2160_ofs189_shift (c macro)": [[0, "c.TMC2160_OFS189_SHIFT"]], "tmc2160_ofs18_mask (c macro)": [[0, "c.TMC2160_OFS18_MASK"]], "tmc2160_ofs18_shift (c macro)": [[0, "c.TMC2160_OFS18_SHIFT"]], "tmc2160_ofs190_mask (c macro)": [[0, "c.TMC2160_OFS190_MASK"]], "tmc2160_ofs190_shift (c macro)": [[0, "c.TMC2160_OFS190_SHIFT"]], "tmc2160_ofs191_mask (c macro)": [[0, "c.TMC2160_OFS191_MASK"]], "tmc2160_ofs191_shift (c macro)": [[0, "c.TMC2160_OFS191_SHIFT"]], "tmc2160_ofs192_mask (c macro)": [[0, "c.TMC2160_OFS192_MASK"]], "tmc2160_ofs192_shift (c macro)": [[0, "c.TMC2160_OFS192_SHIFT"]], "tmc2160_ofs193_mask (c macro)": [[0, "c.TMC2160_OFS193_MASK"]], "tmc2160_ofs193_shift (c macro)": [[0, "c.TMC2160_OFS193_SHIFT"]], "tmc2160_ofs194_mask (c macro)": [[0, "c.TMC2160_OFS194_MASK"]], "tmc2160_ofs194_shift (c macro)": [[0, "c.TMC2160_OFS194_SHIFT"]], "tmc2160_ofs195_mask (c macro)": [[0, "c.TMC2160_OFS195_MASK"]], "tmc2160_ofs195_shift (c macro)": [[0, "c.TMC2160_OFS195_SHIFT"]], "tmc2160_ofs196_mask (c macro)": [[0, "c.TMC2160_OFS196_MASK"]], "tmc2160_ofs196_shift (c macro)": [[0, "c.TMC2160_OFS196_SHIFT"]], "tmc2160_ofs197_mask (c macro)": [[0, "c.TMC2160_OFS197_MASK"]], "tmc2160_ofs197_shift (c macro)": [[0, "c.TMC2160_OFS197_SHIFT"]], "tmc2160_ofs198_mask (c macro)": [[0, "c.TMC2160_OFS198_MASK"]], "tmc2160_ofs198_shift (c macro)": [[0, "c.TMC2160_OFS198_SHIFT"]], "tmc2160_ofs199_mask (c macro)": [[0, "c.TMC2160_OFS199_MASK"]], "tmc2160_ofs199_shift (c macro)": [[0, "c.TMC2160_OFS199_SHIFT"]], "tmc2160_ofs19_mask (c macro)": [[0, "c.TMC2160_OFS19_MASK"]], "tmc2160_ofs19_shift (c macro)": [[0, "c.TMC2160_OFS19_SHIFT"]], "tmc2160_ofs1_mask (c macro)": [[0, "c.TMC2160_OFS1_MASK"]], "tmc2160_ofs1_shift (c macro)": [[0, "c.TMC2160_OFS1_SHIFT"]], "tmc2160_ofs200_mask (c macro)": [[0, "c.TMC2160_OFS200_MASK"]], "tmc2160_ofs200_shift (c macro)": [[0, "c.TMC2160_OFS200_SHIFT"]], "tmc2160_ofs201_mask (c macro)": [[0, "c.TMC2160_OFS201_MASK"]], "tmc2160_ofs201_shift (c macro)": [[0, "c.TMC2160_OFS201_SHIFT"]], "tmc2160_ofs202_mask (c macro)": [[0, "c.TMC2160_OFS202_MASK"]], "tmc2160_ofs202_shift (c macro)": [[0, "c.TMC2160_OFS202_SHIFT"]], "tmc2160_ofs203_mask (c macro)": [[0, "c.TMC2160_OFS203_MASK"]], "tmc2160_ofs203_shift (c macro)": [[0, "c.TMC2160_OFS203_SHIFT"]], "tmc2160_ofs204_mask (c macro)": [[0, "c.TMC2160_OFS204_MASK"]], "tmc2160_ofs204_shift (c macro)": [[0, "c.TMC2160_OFS204_SHIFT"]], "tmc2160_ofs205_mask (c macro)": [[0, "c.TMC2160_OFS205_MASK"]], "tmc2160_ofs205_shift (c macro)": [[0, "c.TMC2160_OFS205_SHIFT"]], "tmc2160_ofs206_mask (c macro)": [[0, "c.TMC2160_OFS206_MASK"]], "tmc2160_ofs206_shift (c macro)": [[0, "c.TMC2160_OFS206_SHIFT"]], "tmc2160_ofs207_mask (c macro)": [[0, "c.TMC2160_OFS207_MASK"]], "tmc2160_ofs207_shift (c macro)": [[0, "c.TMC2160_OFS207_SHIFT"]], "tmc2160_ofs208_mask (c macro)": [[0, "c.TMC2160_OFS208_MASK"]], "tmc2160_ofs208_shift (c macro)": [[0, "c.TMC2160_OFS208_SHIFT"]], "tmc2160_ofs209_mask (c macro)": [[0, "c.TMC2160_OFS209_MASK"]], "tmc2160_ofs209_shift (c macro)": [[0, "c.TMC2160_OFS209_SHIFT"]], "tmc2160_ofs20_mask (c macro)": [[0, "c.TMC2160_OFS20_MASK"]], "tmc2160_ofs20_shift (c macro)": [[0, "c.TMC2160_OFS20_SHIFT"]], "tmc2160_ofs210_mask (c macro)": [[0, "c.TMC2160_OFS210_MASK"]], "tmc2160_ofs210_shift (c macro)": [[0, "c.TMC2160_OFS210_SHIFT"]], "tmc2160_ofs211_mask (c macro)": [[0, "c.TMC2160_OFS211_MASK"]], "tmc2160_ofs211_shift (c macro)": [[0, "c.TMC2160_OFS211_SHIFT"]], "tmc2160_ofs212_mask (c macro)": [[0, "c.TMC2160_OFS212_MASK"]], "tmc2160_ofs212_shift (c macro)": [[0, "c.TMC2160_OFS212_SHIFT"]], "tmc2160_ofs213_mask (c macro)": [[0, "c.TMC2160_OFS213_MASK"]], "tmc2160_ofs213_shift (c macro)": [[0, "c.TMC2160_OFS213_SHIFT"]], "tmc2160_ofs214_mask (c macro)": [[0, "c.TMC2160_OFS214_MASK"]], "tmc2160_ofs214_shift (c macro)": [[0, "c.TMC2160_OFS214_SHIFT"]], "tmc2160_ofs215_mask (c macro)": [[0, "c.TMC2160_OFS215_MASK"]], "tmc2160_ofs215_shift (c macro)": [[0, "c.TMC2160_OFS215_SHIFT"]], "tmc2160_ofs216_mask (c macro)": [[0, "c.TMC2160_OFS216_MASK"]], "tmc2160_ofs216_shift (c macro)": [[0, "c.TMC2160_OFS216_SHIFT"]], "tmc2160_ofs217_mask (c macro)": [[0, "c.TMC2160_OFS217_MASK"]], "tmc2160_ofs217_shift (c macro)": [[0, "c.TMC2160_OFS217_SHIFT"]], "tmc2160_ofs218_mask (c macro)": [[0, "c.TMC2160_OFS218_MASK"]], "tmc2160_ofs218_shift (c macro)": [[0, "c.TMC2160_OFS218_SHIFT"]], "tmc2160_ofs219_mask (c macro)": [[0, "c.TMC2160_OFS219_MASK"]], "tmc2160_ofs219_shift (c macro)": [[0, "c.TMC2160_OFS219_SHIFT"]], "tmc2160_ofs21_mask (c macro)": [[0, "c.TMC2160_OFS21_MASK"]], "tmc2160_ofs21_shift (c macro)": [[0, "c.TMC2160_OFS21_SHIFT"]], "tmc2160_ofs220_mask (c macro)": [[0, "c.TMC2160_OFS220_MASK"]], "tmc2160_ofs220_shift (c macro)": [[0, "c.TMC2160_OFS220_SHIFT"]], "tmc2160_ofs221_mask (c macro)": [[0, "c.TMC2160_OFS221_MASK"]], "tmc2160_ofs221_shift (c macro)": [[0, "c.TMC2160_OFS221_SHIFT"]], "tmc2160_ofs222_mask (c macro)": [[0, "c.TMC2160_OFS222_MASK"]], "tmc2160_ofs222_shift (c macro)": [[0, "c.TMC2160_OFS222_SHIFT"]], "tmc2160_ofs223_mask (c macro)": [[0, "c.TMC2160_OFS223_MASK"]], "tmc2160_ofs223_shift (c macro)": [[0, "c.TMC2160_OFS223_SHIFT"]], "tmc2160_ofs224_mask (c macro)": [[0, "c.TMC2160_OFS224_MASK"]], "tmc2160_ofs224_shift (c macro)": [[0, "c.TMC2160_OFS224_SHIFT"]], "tmc2160_ofs225_mask (c macro)": [[0, "c.TMC2160_OFS225_MASK"]], "tmc2160_ofs225_shift (c macro)": [[0, "c.TMC2160_OFS225_SHIFT"]], "tmc2160_ofs226_mask (c macro)": [[0, "c.TMC2160_OFS226_MASK"]], "tmc2160_ofs226_shift (c macro)": [[0, "c.TMC2160_OFS226_SHIFT"]], "tmc2160_ofs227_mask (c macro)": [[0, "c.TMC2160_OFS227_MASK"]], "tmc2160_ofs227_shift (c macro)": [[0, "c.TMC2160_OFS227_SHIFT"]], "tmc2160_ofs228_mask (c macro)": [[0, "c.TMC2160_OFS228_MASK"]], "tmc2160_ofs228_shift (c macro)": [[0, "c.TMC2160_OFS228_SHIFT"]], "tmc2160_ofs229_mask (c macro)": [[0, "c.TMC2160_OFS229_MASK"]], "tmc2160_ofs229_shift (c macro)": [[0, "c.TMC2160_OFS229_SHIFT"]], "tmc2160_ofs22_mask (c macro)": [[0, "c.TMC2160_OFS22_MASK"]], "tmc2160_ofs22_shift (c macro)": [[0, "c.TMC2160_OFS22_SHIFT"]], "tmc2160_ofs230_mask (c macro)": [[0, "c.TMC2160_OFS230_MASK"]], "tmc2160_ofs230_shift (c macro)": [[0, "c.TMC2160_OFS230_SHIFT"]], "tmc2160_ofs231_mask (c macro)": [[0, "c.TMC2160_OFS231_MASK"]], "tmc2160_ofs231_shift (c macro)": [[0, "c.TMC2160_OFS231_SHIFT"]], "tmc2160_ofs232_mask (c macro)": [[0, "c.TMC2160_OFS232_MASK"]], "tmc2160_ofs232_shift (c macro)": [[0, "c.TMC2160_OFS232_SHIFT"]], "tmc2160_ofs233_mask (c macro)": [[0, "c.TMC2160_OFS233_MASK"]], "tmc2160_ofs233_shift (c macro)": [[0, "c.TMC2160_OFS233_SHIFT"]], "tmc2160_ofs234_mask (c macro)": [[0, "c.TMC2160_OFS234_MASK"]], "tmc2160_ofs234_shift (c macro)": [[0, "c.TMC2160_OFS234_SHIFT"]], "tmc2160_ofs235_mask (c macro)": [[0, "c.TMC2160_OFS235_MASK"]], "tmc2160_ofs235_shift (c macro)": [[0, "c.TMC2160_OFS235_SHIFT"]], "tmc2160_ofs236_mask (c macro)": [[0, "c.TMC2160_OFS236_MASK"]], "tmc2160_ofs236_shift (c macro)": [[0, "c.TMC2160_OFS236_SHIFT"]], "tmc2160_ofs237_mask (c macro)": [[0, "c.TMC2160_OFS237_MASK"]], "tmc2160_ofs237_shift (c macro)": [[0, "c.TMC2160_OFS237_SHIFT"]], "tmc2160_ofs238_mask (c macro)": [[0, "c.TMC2160_OFS238_MASK"]], "tmc2160_ofs238_shift (c macro)": [[0, "c.TMC2160_OFS238_SHIFT"]], "tmc2160_ofs239_mask (c macro)": [[0, "c.TMC2160_OFS239_MASK"]], "tmc2160_ofs239_shift (c macro)": [[0, "c.TMC2160_OFS239_SHIFT"]], "tmc2160_ofs23_mask (c macro)": [[0, "c.TMC2160_OFS23_MASK"]], "tmc2160_ofs23_shift (c macro)": [[0, "c.TMC2160_OFS23_SHIFT"]], "tmc2160_ofs240_mask (c macro)": [[0, "c.TMC2160_OFS240_MASK"]], "tmc2160_ofs240_shift (c macro)": [[0, "c.TMC2160_OFS240_SHIFT"]], "tmc2160_ofs241_mask (c macro)": [[0, "c.TMC2160_OFS241_MASK"]], "tmc2160_ofs241_shift (c macro)": [[0, "c.TMC2160_OFS241_SHIFT"]], "tmc2160_ofs242_mask (c macro)": [[0, "c.TMC2160_OFS242_MASK"]], "tmc2160_ofs242_shift (c macro)": [[0, "c.TMC2160_OFS242_SHIFT"]], "tmc2160_ofs243_mask (c macro)": [[0, "c.TMC2160_OFS243_MASK"]], "tmc2160_ofs243_shift (c macro)": [[0, "c.TMC2160_OFS243_SHIFT"]], "tmc2160_ofs244_mask (c macro)": [[0, "c.TMC2160_OFS244_MASK"]], "tmc2160_ofs244_shift (c macro)": [[0, "c.TMC2160_OFS244_SHIFT"]], "tmc2160_ofs245_mask (c macro)": [[0, "c.TMC2160_OFS245_MASK"]], "tmc2160_ofs245_shift (c macro)": [[0, "c.TMC2160_OFS245_SHIFT"]], "tmc2160_ofs246_mask (c macro)": [[0, "c.TMC2160_OFS246_MASK"]], "tmc2160_ofs246_shift (c macro)": [[0, "c.TMC2160_OFS246_SHIFT"]], "tmc2160_ofs247_mask (c macro)": [[0, "c.TMC2160_OFS247_MASK"]], "tmc2160_ofs247_shift (c macro)": [[0, "c.TMC2160_OFS247_SHIFT"]], "tmc2160_ofs248_mask (c macro)": [[0, "c.TMC2160_OFS248_MASK"]], "tmc2160_ofs248_shift (c macro)": [[0, "c.TMC2160_OFS248_SHIFT"]], "tmc2160_ofs249_mask (c macro)": [[0, "c.TMC2160_OFS249_MASK"]], "tmc2160_ofs249_shift (c macro)": [[0, "c.TMC2160_OFS249_SHIFT"]], "tmc2160_ofs24_mask (c macro)": [[0, "c.TMC2160_OFS24_MASK"]], "tmc2160_ofs24_shift (c macro)": [[0, "c.TMC2160_OFS24_SHIFT"]], "tmc2160_ofs250_mask (c macro)": [[0, "c.TMC2160_OFS250_MASK"]], "tmc2160_ofs250_shift (c macro)": [[0, "c.TMC2160_OFS250_SHIFT"]], "tmc2160_ofs251_mask (c macro)": [[0, "c.TMC2160_OFS251_MASK"]], "tmc2160_ofs251_shift (c macro)": [[0, "c.TMC2160_OFS251_SHIFT"]], "tmc2160_ofs252_mask (c macro)": [[0, "c.TMC2160_OFS252_MASK"]], "tmc2160_ofs252_shift (c macro)": [[0, "c.TMC2160_OFS252_SHIFT"]], "tmc2160_ofs253_mask (c macro)": [[0, "c.TMC2160_OFS253_MASK"]], "tmc2160_ofs253_shift (c macro)": [[0, "c.TMC2160_OFS253_SHIFT"]], "tmc2160_ofs254_mask (c macro)": [[0, "c.TMC2160_OFS254_MASK"]], "tmc2160_ofs254_shift (c macro)": [[0, "c.TMC2160_OFS254_SHIFT"]], "tmc2160_ofs255_mask (c macro)": [[0, "c.TMC2160_OFS255_MASK"]], "tmc2160_ofs255_shift (c macro)": [[0, "c.TMC2160_OFS255_SHIFT"]], "tmc2160_ofs25_mask (c macro)": [[0, "c.TMC2160_OFS25_MASK"]], "tmc2160_ofs25_shift (c macro)": [[0, "c.TMC2160_OFS25_SHIFT"]], "tmc2160_ofs26_mask (c macro)": [[0, "c.TMC2160_OFS26_MASK"]], "tmc2160_ofs26_shift (c macro)": [[0, "c.TMC2160_OFS26_SHIFT"]], "tmc2160_ofs27_mask (c macro)": [[0, "c.TMC2160_OFS27_MASK"]], "tmc2160_ofs27_shift (c macro)": [[0, "c.TMC2160_OFS27_SHIFT"]], "tmc2160_ofs28_mask (c macro)": [[0, "c.TMC2160_OFS28_MASK"]], "tmc2160_ofs28_shift (c macro)": [[0, "c.TMC2160_OFS28_SHIFT"]], "tmc2160_ofs29_mask (c macro)": [[0, "c.TMC2160_OFS29_MASK"]], "tmc2160_ofs29_shift (c macro)": [[0, "c.TMC2160_OFS29_SHIFT"]], "tmc2160_ofs2_mask (c macro)": [[0, "c.TMC2160_OFS2_MASK"]], "tmc2160_ofs2_shift (c macro)": [[0, "c.TMC2160_OFS2_SHIFT"]], "tmc2160_ofs30_mask (c macro)": [[0, "c.TMC2160_OFS30_MASK"]], "tmc2160_ofs30_shift (c macro)": [[0, "c.TMC2160_OFS30_SHIFT"]], "tmc2160_ofs31_mask (c macro)": [[0, "c.TMC2160_OFS31_MASK"]], "tmc2160_ofs31_shift (c macro)": [[0, "c.TMC2160_OFS31_SHIFT"]], "tmc2160_ofs32_mask (c macro)": [[0, "c.TMC2160_OFS32_MASK"]], "tmc2160_ofs32_shift (c macro)": [[0, "c.TMC2160_OFS32_SHIFT"]], "tmc2160_ofs33_mask (c macro)": [[0, "c.TMC2160_OFS33_MASK"]], "tmc2160_ofs33_shift (c macro)": [[0, "c.TMC2160_OFS33_SHIFT"]], "tmc2160_ofs34_mask (c macro)": [[0, "c.TMC2160_OFS34_MASK"]], "tmc2160_ofs34_shift (c macro)": [[0, "c.TMC2160_OFS34_SHIFT"]], "tmc2160_ofs35_mask (c macro)": [[0, "c.TMC2160_OFS35_MASK"]], "tmc2160_ofs35_shift (c macro)": [[0, "c.TMC2160_OFS35_SHIFT"]], "tmc2160_ofs36_mask (c macro)": [[0, "c.TMC2160_OFS36_MASK"]], "tmc2160_ofs36_shift (c macro)": [[0, "c.TMC2160_OFS36_SHIFT"]], "tmc2160_ofs37_mask (c macro)": [[0, "c.TMC2160_OFS37_MASK"]], "tmc2160_ofs37_shift (c macro)": [[0, "c.TMC2160_OFS37_SHIFT"]], "tmc2160_ofs38_mask (c macro)": [[0, "c.TMC2160_OFS38_MASK"]], "tmc2160_ofs38_shift (c macro)": [[0, "c.TMC2160_OFS38_SHIFT"]], "tmc2160_ofs39_mask (c macro)": [[0, "c.TMC2160_OFS39_MASK"]], "tmc2160_ofs39_shift (c macro)": [[0, "c.TMC2160_OFS39_SHIFT"]], "tmc2160_ofs3_mask (c macro)": [[0, "c.TMC2160_OFS3_MASK"]], "tmc2160_ofs3_shift (c macro)": [[0, "c.TMC2160_OFS3_SHIFT"]], "tmc2160_ofs40_mask (c macro)": [[0, "c.TMC2160_OFS40_MASK"]], "tmc2160_ofs40_shift (c macro)": [[0, "c.TMC2160_OFS40_SHIFT"]], "tmc2160_ofs41_mask (c macro)": [[0, "c.TMC2160_OFS41_MASK"]], "tmc2160_ofs41_shift (c macro)": [[0, "c.TMC2160_OFS41_SHIFT"]], "tmc2160_ofs42_mask (c macro)": [[0, "c.TMC2160_OFS42_MASK"]], "tmc2160_ofs42_shift (c macro)": [[0, "c.TMC2160_OFS42_SHIFT"]], "tmc2160_ofs43_mask (c macro)": [[0, "c.TMC2160_OFS43_MASK"]], "tmc2160_ofs43_shift (c macro)": [[0, "c.TMC2160_OFS43_SHIFT"]], "tmc2160_ofs44_mask (c macro)": [[0, "c.TMC2160_OFS44_MASK"]], "tmc2160_ofs44_shift (c macro)": [[0, "c.TMC2160_OFS44_SHIFT"]], "tmc2160_ofs45_mask (c macro)": [[0, "c.TMC2160_OFS45_MASK"]], "tmc2160_ofs45_shift (c macro)": [[0, "c.TMC2160_OFS45_SHIFT"]], "tmc2160_ofs46_mask (c macro)": [[0, "c.TMC2160_OFS46_MASK"]], "tmc2160_ofs46_shift (c macro)": [[0, "c.TMC2160_OFS46_SHIFT"]], "tmc2160_ofs47_mask (c macro)": [[0, "c.TMC2160_OFS47_MASK"]], "tmc2160_ofs47_shift (c macro)": [[0, "c.TMC2160_OFS47_SHIFT"]], "tmc2160_ofs48_mask (c macro)": [[0, "c.TMC2160_OFS48_MASK"]], "tmc2160_ofs48_shift (c macro)": [[0, "c.TMC2160_OFS48_SHIFT"]], "tmc2160_ofs49_mask (c macro)": [[0, "c.TMC2160_OFS49_MASK"]], "tmc2160_ofs49_shift (c macro)": [[0, "c.TMC2160_OFS49_SHIFT"]], "tmc2160_ofs4_mask (c macro)": [[0, "c.TMC2160_OFS4_MASK"]], "tmc2160_ofs4_shift (c macro)": [[0, "c.TMC2160_OFS4_SHIFT"]], "tmc2160_ofs50_mask (c macro)": [[0, "c.TMC2160_OFS50_MASK"]], "tmc2160_ofs50_shift (c macro)": [[0, "c.TMC2160_OFS50_SHIFT"]], "tmc2160_ofs51_mask (c macro)": [[0, "c.TMC2160_OFS51_MASK"]], "tmc2160_ofs51_shift (c macro)": [[0, "c.TMC2160_OFS51_SHIFT"]], "tmc2160_ofs52_mask (c macro)": [[0, "c.TMC2160_OFS52_MASK"]], "tmc2160_ofs52_shift (c macro)": [[0, "c.TMC2160_OFS52_SHIFT"]], "tmc2160_ofs53_mask (c macro)": [[0, "c.TMC2160_OFS53_MASK"]], "tmc2160_ofs53_shift (c macro)": [[0, "c.TMC2160_OFS53_SHIFT"]], "tmc2160_ofs54_mask (c macro)": [[0, "c.TMC2160_OFS54_MASK"]], "tmc2160_ofs54_shift (c macro)": [[0, "c.TMC2160_OFS54_SHIFT"]], "tmc2160_ofs55_mask (c macro)": [[0, "c.TMC2160_OFS55_MASK"]], "tmc2160_ofs55_shift (c macro)": [[0, "c.TMC2160_OFS55_SHIFT"]], "tmc2160_ofs56_mask (c macro)": [[0, "c.TMC2160_OFS56_MASK"]], "tmc2160_ofs56_shift (c macro)": [[0, "c.TMC2160_OFS56_SHIFT"]], "tmc2160_ofs57_mask (c macro)": [[0, "c.TMC2160_OFS57_MASK"]], "tmc2160_ofs57_shift (c macro)": [[0, "c.TMC2160_OFS57_SHIFT"]], "tmc2160_ofs58_mask (c macro)": [[0, "c.TMC2160_OFS58_MASK"]], "tmc2160_ofs58_shift (c macro)": [[0, "c.TMC2160_OFS58_SHIFT"]], "tmc2160_ofs59_mask (c macro)": [[0, "c.TMC2160_OFS59_MASK"]], "tmc2160_ofs59_shift (c macro)": [[0, "c.TMC2160_OFS59_SHIFT"]], "tmc2160_ofs5_mask (c macro)": [[0, "c.TMC2160_OFS5_MASK"]], "tmc2160_ofs5_shift (c macro)": [[0, "c.TMC2160_OFS5_SHIFT"]], "tmc2160_ofs60_mask (c macro)": [[0, "c.TMC2160_OFS60_MASK"]], "tmc2160_ofs60_shift (c macro)": [[0, "c.TMC2160_OFS60_SHIFT"]], "tmc2160_ofs61_mask (c macro)": [[0, "c.TMC2160_OFS61_MASK"]], "tmc2160_ofs61_shift (c macro)": [[0, "c.TMC2160_OFS61_SHIFT"]], "tmc2160_ofs62_mask (c macro)": [[0, "c.TMC2160_OFS62_MASK"]], "tmc2160_ofs62_shift (c macro)": [[0, "c.TMC2160_OFS62_SHIFT"]], "tmc2160_ofs63_mask (c macro)": [[0, "c.TMC2160_OFS63_MASK"]], "tmc2160_ofs63_shift (c macro)": [[0, "c.TMC2160_OFS63_SHIFT"]], "tmc2160_ofs64_mask (c macro)": [[0, "c.TMC2160_OFS64_MASK"]], "tmc2160_ofs64_shift (c macro)": [[0, "c.TMC2160_OFS64_SHIFT"]], "tmc2160_ofs65_mask (c macro)": [[0, "c.TMC2160_OFS65_MASK"]], "tmc2160_ofs65_shift (c macro)": [[0, "c.TMC2160_OFS65_SHIFT"]], "tmc2160_ofs66_mask (c macro)": [[0, "c.TMC2160_OFS66_MASK"]], "tmc2160_ofs66_shift (c macro)": [[0, "c.TMC2160_OFS66_SHIFT"]], "tmc2160_ofs67_mask (c macro)": [[0, "c.TMC2160_OFS67_MASK"]], "tmc2160_ofs67_shift (c macro)": [[0, "c.TMC2160_OFS67_SHIFT"]], "tmc2160_ofs68_mask (c macro)": [[0, "c.TMC2160_OFS68_MASK"]], "tmc2160_ofs68_shift (c macro)": [[0, "c.TMC2160_OFS68_SHIFT"]], "tmc2160_ofs69_mask (c macro)": [[0, "c.TMC2160_OFS69_MASK"]], "tmc2160_ofs69_shift (c macro)": [[0, "c.TMC2160_OFS69_SHIFT"]], "tmc2160_ofs6_mask (c macro)": [[0, "c.TMC2160_OFS6_MASK"]], "tmc2160_ofs6_shift (c macro)": [[0, "c.TMC2160_OFS6_SHIFT"]], "tmc2160_ofs70_mask (c macro)": [[0, "c.TMC2160_OFS70_MASK"]], "tmc2160_ofs70_shift (c macro)": [[0, "c.TMC2160_OFS70_SHIFT"]], "tmc2160_ofs71_mask (c macro)": [[0, "c.TMC2160_OFS71_MASK"]], "tmc2160_ofs71_shift (c macro)": [[0, "c.TMC2160_OFS71_SHIFT"]], "tmc2160_ofs72_mask (c macro)": [[0, "c.TMC2160_OFS72_MASK"]], "tmc2160_ofs72_shift (c macro)": [[0, "c.TMC2160_OFS72_SHIFT"]], "tmc2160_ofs73_mask (c macro)": [[0, "c.TMC2160_OFS73_MASK"]], "tmc2160_ofs73_shift (c macro)": [[0, "c.TMC2160_OFS73_SHIFT"]], "tmc2160_ofs74_mask (c macro)": [[0, "c.TMC2160_OFS74_MASK"]], "tmc2160_ofs74_shift (c macro)": [[0, "c.TMC2160_OFS74_SHIFT"]], "tmc2160_ofs75_mask (c macro)": [[0, "c.TMC2160_OFS75_MASK"]], "tmc2160_ofs75_shift (c macro)": [[0, "c.TMC2160_OFS75_SHIFT"]], "tmc2160_ofs76_mask (c macro)": [[0, "c.TMC2160_OFS76_MASK"]], "tmc2160_ofs76_shift (c macro)": [[0, "c.TMC2160_OFS76_SHIFT"]], "tmc2160_ofs77_mask (c macro)": [[0, "c.TMC2160_OFS77_MASK"]], "tmc2160_ofs77_shift (c macro)": [[0, "c.TMC2160_OFS77_SHIFT"]], "tmc2160_ofs78_mask (c macro)": [[0, "c.TMC2160_OFS78_MASK"]], "tmc2160_ofs78_shift (c macro)": [[0, "c.TMC2160_OFS78_SHIFT"]], "tmc2160_ofs79_mask (c macro)": [[0, "c.TMC2160_OFS79_MASK"]], "tmc2160_ofs79_shift (c macro)": [[0, "c.TMC2160_OFS79_SHIFT"]], "tmc2160_ofs7_mask (c macro)": [[0, "c.TMC2160_OFS7_MASK"]], "tmc2160_ofs7_shift (c macro)": [[0, "c.TMC2160_OFS7_SHIFT"]], "tmc2160_ofs80_mask (c macro)": [[0, "c.TMC2160_OFS80_MASK"]], "tmc2160_ofs80_shift (c macro)": [[0, "c.TMC2160_OFS80_SHIFT"]], "tmc2160_ofs81_mask (c macro)": [[0, "c.TMC2160_OFS81_MASK"]], "tmc2160_ofs81_shift (c macro)": [[0, "c.TMC2160_OFS81_SHIFT"]], "tmc2160_ofs82_mask (c macro)": [[0, "c.TMC2160_OFS82_MASK"]], "tmc2160_ofs82_shift (c macro)": [[0, "c.TMC2160_OFS82_SHIFT"]], "tmc2160_ofs83_mask (c macro)": [[0, "c.TMC2160_OFS83_MASK"]], "tmc2160_ofs83_shift (c macro)": [[0, "c.TMC2160_OFS83_SHIFT"]], "tmc2160_ofs84_mask (c macro)": [[0, "c.TMC2160_OFS84_MASK"]], "tmc2160_ofs84_shift (c macro)": [[0, "c.TMC2160_OFS84_SHIFT"]], "tmc2160_ofs85_mask (c macro)": [[0, "c.TMC2160_OFS85_MASK"]], "tmc2160_ofs85_shift (c macro)": [[0, "c.TMC2160_OFS85_SHIFT"]], "tmc2160_ofs86_mask (c macro)": [[0, "c.TMC2160_OFS86_MASK"]], "tmc2160_ofs86_shift (c macro)": [[0, "c.TMC2160_OFS86_SHIFT"]], "tmc2160_ofs87_mask (c macro)": [[0, "c.TMC2160_OFS87_MASK"]], "tmc2160_ofs87_shift (c macro)": [[0, "c.TMC2160_OFS87_SHIFT"]], "tmc2160_ofs88_mask (c macro)": [[0, "c.TMC2160_OFS88_MASK"]], "tmc2160_ofs88_shift (c macro)": [[0, "c.TMC2160_OFS88_SHIFT"]], "tmc2160_ofs89_mask (c macro)": [[0, "c.TMC2160_OFS89_MASK"]], "tmc2160_ofs89_shift (c macro)": [[0, "c.TMC2160_OFS89_SHIFT"]], "tmc2160_ofs8_mask (c macro)": [[0, "c.TMC2160_OFS8_MASK"]], "tmc2160_ofs8_shift (c macro)": [[0, "c.TMC2160_OFS8_SHIFT"]], "tmc2160_ofs90_mask (c macro)": [[0, "c.TMC2160_OFS90_MASK"]], "tmc2160_ofs90_shift (c macro)": [[0, "c.TMC2160_OFS90_SHIFT"]], "tmc2160_ofs91_mask (c macro)": [[0, "c.TMC2160_OFS91_MASK"]], "tmc2160_ofs91_shift (c macro)": [[0, "c.TMC2160_OFS91_SHIFT"]], "tmc2160_ofs92_mask (c macro)": [[0, "c.TMC2160_OFS92_MASK"]], "tmc2160_ofs92_shift (c macro)": [[0, "c.TMC2160_OFS92_SHIFT"]], "tmc2160_ofs93_mask (c macro)": [[0, "c.TMC2160_OFS93_MASK"]], "tmc2160_ofs93_shift (c macro)": [[0, "c.TMC2160_OFS93_SHIFT"]], "tmc2160_ofs94_mask (c macro)": [[0, "c.TMC2160_OFS94_MASK"]], "tmc2160_ofs94_shift (c macro)": [[0, "c.TMC2160_OFS94_SHIFT"]], "tmc2160_ofs95_mask (c macro)": [[0, "c.TMC2160_OFS95_MASK"]], "tmc2160_ofs95_shift (c macro)": [[0, "c.TMC2160_OFS95_SHIFT"]], "tmc2160_ofs96_mask (c macro)": [[0, "c.TMC2160_OFS96_MASK"]], "tmc2160_ofs96_shift (c macro)": [[0, "c.TMC2160_OFS96_SHIFT"]], "tmc2160_ofs97_mask (c macro)": [[0, "c.TMC2160_OFS97_MASK"]], "tmc2160_ofs97_shift (c macro)": [[0, "c.TMC2160_OFS97_SHIFT"]], "tmc2160_ofs98_mask (c macro)": [[0, "c.TMC2160_OFS98_MASK"]], "tmc2160_ofs98_shift (c macro)": [[0, "c.TMC2160_OFS98_SHIFT"]], "tmc2160_ofs99_mask (c macro)": [[0, "c.TMC2160_OFS99_MASK"]], "tmc2160_ofs99_shift (c macro)": [[0, "c.TMC2160_OFS99_SHIFT"]], "tmc2160_ofs9_mask (c macro)": [[0, "c.TMC2160_OFS9_MASK"]], "tmc2160_ofs9_shift (c macro)": [[0, "c.TMC2160_OFS9_SHIFT"]], "tmc2160_ola_mask (c macro)": [[0, "c.TMC2160_OLA_MASK"]], "tmc2160_ola_shift (c macro)": [[0, "c.TMC2160_OLA_SHIFT"]], "tmc2160_olb_mask (c macro)": [[0, "c.TMC2160_OLB_MASK"]], "tmc2160_olb_shift (c macro)": [[0, "c.TMC2160_OLB_SHIFT"]], "tmc2160_otpbit_mask (c macro)": [[0, "c.TMC2160_OTPBIT_MASK"]], "tmc2160_otpbit_shift (c macro)": [[0, "c.TMC2160_OTPBIT_SHIFT"]], "tmc2160_otpbyte_mask (c macro)": [[0, "c.TMC2160_OTPBYTE_MASK"]], "tmc2160_otpbyte_shift (c macro)": [[0, "c.TMC2160_OTPBYTE_SHIFT"]], "tmc2160_otpmagic_mask (c macro)": [[0, "c.TMC2160_OTPMAGIC_MASK"]], "tmc2160_otpmagic_shift (c macro)": [[0, "c.TMC2160_OTPMAGIC_SHIFT"]], "tmc2160_otpw_mask (c macro)": [[0, "c.TMC2160_OTPW_MASK"]], "tmc2160_otpw_shift (c macro)": [[0, "c.TMC2160_OTPW_SHIFT"]], "tmc2160_otp_bbm_mask (c macro)": [[0, "c.TMC2160_OTP_BBM_MASK"]], "tmc2160_otp_bbm_shift (c macro)": [[0, "c.TMC2160_OTP_BBM_SHIFT"]], "tmc2160_otp_fclktrim_mask (c macro)": [[0, "c.TMC2160_OTP_FCLKTRIM_MASK"]], "tmc2160_otp_fclktrim_shift (c macro)": [[0, "c.TMC2160_OTP_FCLKTRIM_SHIFT"]], "tmc2160_otp_prog (c macro)": [[0, "c.TMC2160_OTP_PROG"]], "tmc2160_otp_read (c macro)": [[0, "c.TMC2160_OTP_READ"]], "tmc2160_otp_s2_level_mask (c macro)": [[0, "c.TMC2160_OTP_S2_LEVEL_MASK"]], "tmc2160_otp_s2_level_shift (c macro)": [[0, "c.TMC2160_OTP_S2_LEVEL_SHIFT"]], "tmc2160_otp_tbl_mask (c macro)": [[0, "c.TMC2160_OTP_TBL_MASK"]], "tmc2160_otp_tbl_shift (c macro)": [[0, "c.TMC2160_OTP_TBL_SHIFT"]], "tmc2160_otselect_mask (c macro)": [[0, "c.TMC2160_OTSELECT_MASK"]], "tmc2160_otselect_shift (c macro)": [[0, "c.TMC2160_OTSELECT_SHIFT"]], "tmc2160_ot_mask (c macro)": [[0, "c.TMC2160_OT_MASK"]], "tmc2160_ot_shift (c macro)": [[0, "c.TMC2160_OT_SHIFT"]], "tmc2160_output_pin_polarity_mask (c macro)": [[0, "c.TMC2160_OUTPUT_PIN_POLARITY_MASK"]], "tmc2160_output_pin_polarity_shift (c macro)": [[0, "c.TMC2160_OUTPUT_PIN_POLARITY_SHIFT"]], "tmc2160_pwmconf (c macro)": [[0, "c.TMC2160_PWMCONF"]], "tmc2160_pwm_auto (c macro)": [[0, "c.TMC2160_PWM_AUTO"]], "tmc2160_pwm_autograd_mask (c macro)": [[0, "c.TMC2160_PWM_AUTOGRAD_MASK"]], "tmc2160_pwm_autograd_shift (c macro)": [[0, "c.TMC2160_PWM_AUTOGRAD_SHIFT"]], "tmc2160_pwm_autoscale_mask (c macro)": [[0, "c.TMC2160_PWM_AUTOSCALE_MASK"]], "tmc2160_pwm_autoscale_shift (c macro)": [[0, "c.TMC2160_PWM_AUTOSCALE_SHIFT"]], "tmc2160_pwm_freq_mask (c macro)": [[0, "c.TMC2160_PWM_FREQ_MASK"]], "tmc2160_pwm_freq_shift (c macro)": [[0, "c.TMC2160_PWM_FREQ_SHIFT"]], "tmc2160_pwm_grad_auto_mask (c macro)": [[0, "c.TMC2160_PWM_GRAD_AUTO_MASK"]], "tmc2160_pwm_grad_auto_shift (c macro)": [[0, "c.TMC2160_PWM_GRAD_AUTO_SHIFT"]], "tmc2160_pwm_grad_mask (c macro)": [[0, "c.TMC2160_PWM_GRAD_MASK"]], "tmc2160_pwm_grad_shift (c macro)": [[0, "c.TMC2160_PWM_GRAD_SHIFT"]], "tmc2160_pwm_lim_mask (c macro)": [[0, "c.TMC2160_PWM_LIM_MASK"]], "tmc2160_pwm_lim_shift (c macro)": [[0, "c.TMC2160_PWM_LIM_SHIFT"]], "tmc2160_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC2160_PWM_OFS_AUTO_MASK"]], "tmc2160_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC2160_PWM_OFS_AUTO_SHIFT"]], "tmc2160_pwm_ofs_mask (c macro)": [[0, "c.TMC2160_PWM_OFS_MASK"]], "tmc2160_pwm_ofs_shift (c macro)": [[0, "c.TMC2160_PWM_OFS_SHIFT"]], "tmc2160_pwm_reg_mask (c macro)": [[0, "c.TMC2160_PWM_REG_MASK"]], "tmc2160_pwm_reg_shift (c macro)": [[0, "c.TMC2160_PWM_REG_SHIFT"]], "tmc2160_pwm_scale (c macro)": [[0, "c.TMC2160_PWM_SCALE"]], "tmc2160_pwm_scale_auto_mask (c macro)": [[0, "c.TMC2160_PWM_SCALE_AUTO_MASK"]], "tmc2160_pwm_scale_auto_shift (c macro)": [[0, "c.TMC2160_PWM_SCALE_AUTO_SHIFT"]], "tmc2160_pwm_scale_sum_mask (c macro)": [[0, "c.TMC2160_PWM_SCALE_SUM_MASK"]], "tmc2160_pwm_scale_sum_shift (c macro)": [[0, "c.TMC2160_PWM_SCALE_SUM_SHIFT"]], "tmc2160_recalibrate_mask (c macro)": [[0, "c.TMC2160_RECALIBRATE_MASK"]], "tmc2160_recalibrate_shift (c macro)": [[0, "c.TMC2160_RECALIBRATE_SHIFT"]], "tmc2160_register_count (c macro)": [[0, "c.TMC2160_REGISTER_COUNT"]], "tmc2160_reset_mask (c macro)": [[0, "c.TMC2160_RESET_MASK"]], "tmc2160_reset_shift (c macro)": [[0, "c.TMC2160_RESET_SHIFT"]], "tmc2160_rndtf_mask (c macro)": [[0, "c.TMC2160_RNDTF_MASK"]], "tmc2160_rndtf_shift (c macro)": [[0, "c.TMC2160_RNDTF_SHIFT"]], "tmc2160_s2ga_mask (c macro)": [[0, "c.TMC2160_S2GA_MASK"]], "tmc2160_s2ga_shift (c macro)": [[0, "c.TMC2160_S2GA_SHIFT"]], "tmc2160_s2gb_mask (c macro)": [[0, "c.TMC2160_S2GB_MASK"]], "tmc2160_s2gb_shift (c macro)": [[0, "c.TMC2160_S2GB_SHIFT"]], "tmc2160_s2gnd_level_mask (c macro)": [[0, "c.TMC2160_S2GND_LEVEL_MASK"]], "tmc2160_s2gnd_level_shift (c macro)": [[0, "c.TMC2160_S2GND_LEVEL_SHIFT"]], "tmc2160_s2vsa_mask (c macro)": [[0, "c.TMC2160_S2VSA_MASK"]], "tmc2160_s2vsa_shift (c macro)": [[0, "c.TMC2160_S2VSA_SHIFT"]], "tmc2160_s2vsb_mask (c macro)": [[0, "c.TMC2160_S2VSB_MASK"]], "tmc2160_s2vsb_shift (c macro)": [[0, "c.TMC2160_S2VSB_SHIFT"]], "tmc2160_s2vs_level_mask (c macro)": [[0, "c.TMC2160_S2VS_LEVEL_MASK"]], "tmc2160_s2vs_level_shift (c macro)": [[0, "c.TMC2160_S2VS_LEVEL_SHIFT"]], "tmc2160_sedn_mask (c macro)": [[0, "c.TMC2160_SEDN_MASK"]], "tmc2160_sedn_shift (c macro)": [[0, "c.TMC2160_SEDN_SHIFT"]], "tmc2160_seimin_mask (c macro)": [[0, "c.TMC2160_SEIMIN_MASK"]], "tmc2160_seimin_shift (c macro)": [[0, "c.TMC2160_SEIMIN_SHIFT"]], "tmc2160_semax_mask (c macro)": [[0, "c.TMC2160_SEMAX_MASK"]], "tmc2160_semax_shift (c macro)": [[0, "c.TMC2160_SEMAX_SHIFT"]], "tmc2160_semin_mask (c macro)": [[0, "c.TMC2160_SEMIN_MASK"]], "tmc2160_semin_shift (c macro)": [[0, "c.TMC2160_SEMIN_SHIFT"]], "tmc2160_seup_mask (c macro)": [[0, "c.TMC2160_SEUP_MASK"]], "tmc2160_seup_shift (c macro)": [[0, "c.TMC2160_SEUP_SHIFT"]], "tmc2160_sfilt_mask (c macro)": [[0, "c.TMC2160_SFILT_MASK"]], "tmc2160_sfilt_shift (c macro)": [[0, "c.TMC2160_SFILT_SHIFT"]], "tmc2160_sgt_mask (c macro)": [[0, "c.TMC2160_SGT_MASK"]], "tmc2160_sgt_shift (c macro)": [[0, "c.TMC2160_SGT_SHIFT"]], "tmc2160_sg_result_mask (c macro)": [[0, "c.TMC2160_SG_RESULT_MASK"]], "tmc2160_sg_result_shift (c macro)": [[0, "c.TMC2160_SG_RESULT_SHIFT"]], "tmc2160_shaft_mask (c macro)": [[0, "c.TMC2160_SHAFT_MASK"]], "tmc2160_shaft_shift (c macro)": [[0, "c.TMC2160_SHAFT_SHIFT"]], "tmc2160_shortdelay_mask (c macro)": [[0, "c.TMC2160_SHORTDELAY_MASK"]], "tmc2160_shortdelay_shift (c macro)": [[0, "c.TMC2160_SHORTDELAY_SHIFT"]], "tmc2160_shortfilter_mask (c macro)": [[0, "c.TMC2160_SHORTFILTER_MASK"]], "tmc2160_shortfilter_shift (c macro)": [[0, "c.TMC2160_SHORTFILTER_SHIFT"]], "tmc2160_short_conf (c macro)": [[0, "c.TMC2160_SHORT_CONF"]], "tmc2160_small_hysteresis_mask (c macro)": [[0, "c.TMC2160_SMALL_HYSTERESIS_MASK"]], "tmc2160_small_hysteresis_shift (c macro)": [[0, "c.TMC2160_SMALL_HYSTERESIS_SHIFT"]], "tmc2160_stallguard_mask (c macro)": [[0, "c.TMC2160_STALLGUARD_MASK"]], "tmc2160_stallguard_shift (c macro)": [[0, "c.TMC2160_STALLGUARD_SHIFT"]], "tmc2160_start_sin90_mask (c macro)": [[0, "c.TMC2160_START_SIN90_MASK"]], "tmc2160_start_sin90_shift (c macro)": [[0, "c.TMC2160_START_SIN90_SHIFT"]], "tmc2160_start_sin_mask (c macro)": [[0, "c.TMC2160_START_SIN_MASK"]], "tmc2160_start_sin_shift (c macro)": [[0, "c.TMC2160_START_SIN_SHIFT"]], "tmc2160_stealth_mask (c macro)": [[0, "c.TMC2160_STEALTH_MASK"]], "tmc2160_stealth_shift (c macro)": [[0, "c.TMC2160_STEALTH_SHIFT"]], "tmc2160_step_mask (c macro)": [[0, "c.TMC2160_STEP_MASK"]], "tmc2160_step_shift (c macro)": [[0, "c.TMC2160_STEP_SHIFT"]], "tmc2160_stop_enable_mask (c macro)": [[0, "c.TMC2160_STOP_ENABLE_MASK"]], "tmc2160_stop_enable_shift (c macro)": [[0, "c.TMC2160_STOP_ENABLE_SHIFT"]], "tmc2160_stst_mask (c macro)": [[0, "c.TMC2160_STST_MASK"]], "tmc2160_stst_shift (c macro)": [[0, "c.TMC2160_STST_SHIFT"]], "tmc2160_tbl_mask (c macro)": [[0, "c.TMC2160_TBL_MASK"]], "tmc2160_tbl_shift (c macro)": [[0, "c.TMC2160_TBL_SHIFT"]], "tmc2160_tcoolthrs (c macro)": [[0, "c.TMC2160_TCOOLTHRS"]], "tmc2160_tcoolthrs_mask (c macro)": [[0, "c.TMC2160_TCOOLTHRS_MASK"]], "tmc2160_tcoolthrs_shift (c macro)": [[0, "c.TMC2160_TCOOLTHRS_SHIFT"]], "tmc2160_test_mode_mask (c macro)": [[0, "c.TMC2160_TEST_MODE_MASK"]], "tmc2160_test_mode_shift (c macro)": [[0, "c.TMC2160_TEST_MODE_SHIFT"]], "tmc2160_tfd_3_mask (c macro)": [[0, "c.TMC2160_TFD_3_MASK"]], "tmc2160_tfd_3_shift (c macro)": [[0, "c.TMC2160_TFD_3_SHIFT"]], "tmc2160_tfd_all_mask (c macro)": [[0, "c.TMC2160_TFD_ALL_MASK"]], "tmc2160_tfd_all_shift (c macro)": [[0, "c.TMC2160_TFD_ALL_SHIFT"]], "tmc2160_thigh (c macro)": [[0, "c.TMC2160_THIGH"]], "tmc2160_thigh_mask (c macro)": [[0, "c.TMC2160_THIGH_MASK"]], "tmc2160_thigh_shift (c macro)": [[0, "c.TMC2160_THIGH_SHIFT"]], "tmc2160_toff_mask (c macro)": [[0, "c.TMC2160_TOFF_MASK"]], "tmc2160_toff_shift (c macro)": [[0, "c.TMC2160_TOFF_SHIFT"]], "tmc2160_tpfd_mask (c macro)": [[0, "c.TMC2160_TPFD_MASK"]], "tmc2160_tpfd_shift (c macro)": [[0, "c.TMC2160_TPFD_SHIFT"]], "tmc2160_tpowerdown (c macro)": [[0, "c.TMC2160_TPOWERDOWN"]], "tmc2160_tpowerdown_mask (c macro)": [[0, "c.TMC2160_TPOWERDOWN_MASK"]], "tmc2160_tpowerdown_shift (c macro)": [[0, "c.TMC2160_TPOWERDOWN_SHIFT"]], "tmc2160_tpwmthrs (c macro)": [[0, "c.TMC2160_TPWMTHRS"]], "tmc2160_tpwmthrs_mask (c macro)": [[0, "c.TMC2160_TPWMTHRS_MASK"]], "tmc2160_tpwmthrs_shift (c macro)": [[0, "c.TMC2160_TPWMTHRS_SHIFT"]], "tmc2160_tstep (c macro)": [[0, "c.TMC2160_TSTEP"]], "tmc2160_tstep_mask (c macro)": [[0, "c.TMC2160_TSTEP_MASK"]], "tmc2160_tstep_shift (c macro)": [[0, "c.TMC2160_TSTEP_SHIFT"]], "tmc2160_uv_cp_mask (c macro)": [[0, "c.TMC2160_UV_CP_MASK"]], "tmc2160_uv_cp_shift (c macro)": [[0, "c.TMC2160_UV_CP_SHIFT"]], "tmc2160_vdcmin (c macro)": [[0, "c.TMC2160_VDCMIN"]], "tmc2160_vdcmin_mask (c macro)": [[0, "c.TMC2160_VDCMIN_MASK"]], "tmc2160_vdcmin_shift (c macro)": [[0, "c.TMC2160_VDCMIN_SHIFT"]], "tmc2160_version_mask (c macro)": [[0, "c.TMC2160_VERSION_MASK"]], "tmc2160_version_shift (c macro)": [[0, "c.TMC2160_VERSION_SHIFT"]], "tmc2160_vhighchm_mask (c macro)": [[0, "c.TMC2160_VHIGHCHM_MASK"]], "tmc2160_vhighchm_shift (c macro)": [[0, "c.TMC2160_VHIGHCHM_SHIFT"]], "tmc2160_vhighfs_mask (c macro)": [[0, "c.TMC2160_VHIGHFS_MASK"]], "tmc2160_vhighfs_shift (c macro)": [[0, "c.TMC2160_VHIGHFS_SHIFT"]], "tmc2160_vsense_mask (c macro)": [[0, "c.TMC2160_VSENSE_MASK"]], "tmc2160_vsense_shift (c macro)": [[0, "c.TMC2160_VSENSE_SHIFT"]], "tmc2160_w0_mask (c macro)": [[0, "c.TMC2160_W0_MASK"]], "tmc2160_w0_shift (c macro)": [[0, "c.TMC2160_W0_SHIFT"]], "tmc2160_w1_mask (c macro)": [[0, "c.TMC2160_W1_MASK"]], "tmc2160_w1_shift (c macro)": [[0, "c.TMC2160_W1_SHIFT"]], "tmc2160_w2_mask (c macro)": [[0, "c.TMC2160_W2_MASK"]], "tmc2160_w2_shift (c macro)": [[0, "c.TMC2160_W2_SHIFT"]], "tmc2160_w3_mask (c macro)": [[0, "c.TMC2160_W3_MASK"]], "tmc2160_w3_shift (c macro)": [[0, "c.TMC2160_W3_SHIFT"]], "tmc2160_write_bit (c macro)": [[0, "c.TMC2160_WRITE_BIT"]], "tmc2160_x1_mask (c macro)": [[0, "c.TMC2160_X1_MASK"]], "tmc2160_x1_shift (c macro)": [[0, "c.TMC2160_X1_SHIFT"]], "tmc2160_x2_mask (c macro)": [[0, "c.TMC2160_X2_MASK"]], "tmc2160_x2_shift (c macro)": [[0, "c.TMC2160_X2_SHIFT"]], "tmc2160_x3_mask (c macro)": [[0, "c.TMC2160_X3_MASK"]], "tmc2160_x3_shift (c macro)": [[0, "c.TMC2160_X3_SHIFT"]], "tmc2160_xdirect (c macro)": [[0, "c.TMC2160_XDIRECT"]], "tmc2160_xdirect_mask (c macro)": [[0, "c.TMC2160_XDIRECT_MASK"]], "tmc2160_xdirect_shift (c macro)": [[0, "c.TMC2160_XDIRECT_SHIFT"]], "tmc2160_x_compare (c macro)": [[0, "c.TMC2160_X_COMPARE"]], "tmc2160_x_compare_mask (c macro)": [[0, "c.TMC2160_X_COMPARE_MASK"]], "tmc2160_x_compare_shift (c macro)": [[0, "c.TMC2160_X_COMPARE_SHIFT"]], "tmc2208typedef (c++ struct)": [[0, "_CPPv414TMC2208TypeDef"]], "tmc2208typedef::config (c++ member)": [[0, "_CPPv4N14TMC2208TypeDef6configE"]], "tmc2208typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2208TypeDef14registerAccessE"]], "tmc2208typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2208TypeDef18registerResetStateE"]], "tmc2208_address_mask (c macro)": [[0, "c.TMC2208_ADDRESS_MASK"]], "tmc2208_chopconf (c macro)": [[0, "c.TMC2208_CHOPCONF"]], "tmc2208_cs_actual_mask (c macro)": [[0, "c.TMC2208_CS_ACTUAL_MASK"]], "tmc2208_cs_actual_shift (c macro)": [[0, "c.TMC2208_CS_ACTUAL_SHIFT"]], "tmc2208_cur_a_mask (c macro)": [[0, "c.TMC2208_CUR_A_MASK"]], "tmc2208_cur_a_shift (c macro)": [[0, "c.TMC2208_CUR_A_SHIFT"]], "tmc2208_cur_b_mask (c macro)": [[0, "c.TMC2208_CUR_B_MASK"]], "tmc2208_cur_b_shift (c macro)": [[0, "c.TMC2208_CUR_B_SHIFT"]], "tmc2208_dedge_mask (c macro)": [[0, "c.TMC2208_DEDGE_MASK"]], "tmc2208_dedge_shift (c macro)": [[0, "c.TMC2208_DEDGE_SHIFT"]], "tmc2208_diag_mask (c macro)": [[0, "c.TMC2208_DIAG_MASK"]], "tmc2208_diag_shift (c macro)": [[0, "c.TMC2208_DIAG_SHIFT"]], "tmc2208_dir_mask (c macro)": [[0, "c.TMC2208_DIR_MASK"]], "tmc2208_dir_shift (c macro)": [[0, "c.TMC2208_DIR_SHIFT"]], "tmc2208_diss2g_mask (c macro)": [[0, "c.TMC2208_DISS2G_MASK"]], "tmc2208_diss2g_shift (c macro)": [[0, "c.TMC2208_DISS2G_SHIFT"]], "tmc2208_diss2vs_mask (c macro)": [[0, "c.TMC2208_DISS2VS_MASK"]], "tmc2208_diss2vs_shift (c macro)": [[0, "c.TMC2208_DISS2VS_SHIFT"]], "tmc2208_drvstatus (c macro)": [[0, "c.TMC2208_DRVSTATUS"]], "tmc2208_drv_err_mask (c macro)": [[0, "c.TMC2208_DRV_ERR_MASK"]], "tmc2208_drv_err_shift (c macro)": [[0, "c.TMC2208_DRV_ERR_SHIFT"]], "tmc2208_enn_mask (c macro)": [[0, "c.TMC2208_ENN_MASK"]], "tmc2208_enn_shift (c macro)": [[0, "c.TMC2208_ENN_SHIFT"]], "tmc2208_en_spreadcycle_mask (c macro)": [[0, "c.TMC2208_EN_SPREADCYCLE_MASK"]], "tmc2208_en_spreadcycle_shift (c macro)": [[0, "c.TMC2208_EN_SPREADCYCLE_SHIFT"]], "tmc2208_factory_conf (c macro)": [[0, "c.TMC2208_FACTORY_CONF"]], "tmc2208_fclktrim_mask (c macro)": [[0, "c.TMC2208_FCLKTRIM_MASK"]], "tmc2208_fclktrim_shift (c macro)": [[0, "c.TMC2208_FCLKTRIM_SHIFT"]], "tmc2208_freewheel_mask (c macro)": [[0, "c.TMC2208_FREEWHEEL_MASK"]], "tmc2208_freewheel_shift (c macro)": [[0, "c.TMC2208_FREEWHEEL_SHIFT"]], "tmc2208_gconf (c macro)": [[0, "c.TMC2208_GCONF"]], "tmc2208_gstat (c macro)": [[0, "c.TMC2208_GSTAT"]], "tmc2208_hend_mask (c macro)": [[0, "c.TMC2208_HEND_MASK"]], "tmc2208_hend_shift (c macro)": [[0, "c.TMC2208_HEND_SHIFT"]], "tmc2208_hstrt_mask (c macro)": [[0, "c.TMC2208_HSTRT_MASK"]], "tmc2208_hstrt_shift (c macro)": [[0, "c.TMC2208_HSTRT_SHIFT"]], "tmc2208_ifcnt (c macro)": [[0, "c.TMC2208_IFCNT"]], "tmc2208_ifcnt_mask (c macro)": [[0, "c.TMC2208_IFCNT_MASK"]], "tmc2208_ifcnt_shift (c macro)": [[0, "c.TMC2208_IFCNT_SHIFT"]], "tmc2208_iholddelay_mask (c macro)": [[0, "c.TMC2208_IHOLDDELAY_MASK"]], "tmc2208_iholddelay_shift (c macro)": [[0, "c.TMC2208_IHOLDDELAY_SHIFT"]], "tmc2208_ihold_irun (c macro)": [[0, "c.TMC2208_IHOLD_IRUN"]], "tmc2208_ihold_mask (c macro)": [[0, "c.TMC2208_IHOLD_MASK"]], "tmc2208_ihold_shift (c macro)": [[0, "c.TMC2208_IHOLD_SHIFT"]], "tmc2208_index_otpw_mask (c macro)": [[0, "c.TMC2208_INDEX_OTPW_MASK"]], "tmc2208_index_otpw_shift (c macro)": [[0, "c.TMC2208_INDEX_OTPW_SHIFT"]], "tmc2208_index_step_mask (c macro)": [[0, "c.TMC2208_INDEX_STEP_MASK"]], "tmc2208_index_step_shift (c macro)": [[0, "c.TMC2208_INDEX_STEP_SHIFT"]], "tmc2208_internal_rsense_mask (c macro)": [[0, "c.TMC2208_INTERNAL_RSENSE_MASK"]], "tmc2208_internal_rsense_shift (c macro)": [[0, "c.TMC2208_INTERNAL_RSENSE_SHIFT"]], "tmc2208_intpol_mask (c macro)": [[0, "c.TMC2208_INTPOL_MASK"]], "tmc2208_intpol_shift (c macro)": [[0, "c.TMC2208_INTPOL_SHIFT"]], "tmc2208_ioin (c macro)": [[0, "c.TMC2208_IOIN"]], "tmc2208_irun_mask (c macro)": [[0, "c.TMC2208_IRUN_MASK"]], "tmc2208_irun_shift (c macro)": [[0, "c.TMC2208_IRUN_SHIFT"]], "tmc2208_i_scale_analog_mask (c macro)": [[0, "c.TMC2208_I_SCALE_ANALOG_MASK"]], "tmc2208_i_scale_analog_shift (c macro)": [[0, "c.TMC2208_I_SCALE_ANALOG_SHIFT"]], "tmc2208_max_acceleration (c macro)": [[0, "c.TMC2208_MAX_ACCELERATION"]], "tmc2208_max_velocity (c macro)": [[0, "c.TMC2208_MAX_VELOCITY"]], "tmc2208_motors (c macro)": [[0, "c.TMC2208_MOTORS"]], "tmc2208_mres_mask (c macro)": [[0, "c.TMC2208_MRES_MASK"]], "tmc2208_mres_shift (c macro)": [[0, "c.TMC2208_MRES_SHIFT"]], "tmc2208_ms1_mask (c macro)": [[0, "c.TMC2208_MS1_MASK"]], "tmc2208_ms1_shift (c macro)": [[0, "c.TMC2208_MS1_SHIFT"]], "tmc2208_ms2_mask (c macro)": [[0, "c.TMC2208_MS2_MASK"]], "tmc2208_ms2_shift (c macro)": [[0, "c.TMC2208_MS2_SHIFT"]], "tmc2208_mscnt (c macro)": [[0, "c.TMC2208_MSCNT"]], "tmc2208_mscnt_mask (c macro)": [[0, "c.TMC2208_MSCNT_MASK"]], "tmc2208_mscnt_shift (c macro)": [[0, "c.TMC2208_MSCNT_SHIFT"]], "tmc2208_mscuract (c macro)": [[0, "c.TMC2208_MSCURACT"]], "tmc2208_mstep_reg_select_mask (c macro)": [[0, "c.TMC2208_MSTEP_REG_SELECT_MASK"]], "tmc2208_mstep_reg_select_shift (c macro)": [[0, "c.TMC2208_MSTEP_REG_SELECT_SHIFT"]], "tmc2208_multistep_filt_mask (c macro)": [[0, "c.TMC2208_MULTISTEP_FILT_MASK"]], "tmc2208_multistep_filt_shift (c macro)": [[0, "c.TMC2208_MULTISTEP_FILT_SHIFT"]], "tmc2208_ola_mask (c macro)": [[0, "c.TMC2208_OLA_MASK"]], "tmc2208_ola_shift (c macro)": [[0, "c.TMC2208_OLA_SHIFT"]], "tmc2208_olb_mask (c macro)": [[0, "c.TMC2208_OLB_MASK"]], "tmc2208_olb_shift (c macro)": [[0, "c.TMC2208_OLB_SHIFT"]], "tmc2208_otp0_byte_0_read_data_mask (c macro)": [[0, "c.TMC2208_OTP0_BYTE_0_READ_DATA_MASK"]], "tmc2208_otp0_byte_0_read_data_shift (c macro)": [[0, "c.TMC2208_OTP0_BYTE_0_READ_DATA_SHIFT"]], "tmc2208_otp1_byte_1_read_data_mask (c macro)": [[0, "c.TMC2208_OTP1_BYTE_1_READ_DATA_MASK"]], "tmc2208_otp1_byte_1_read_data_shift (c macro)": [[0, "c.TMC2208_OTP1_BYTE_1_READ_DATA_SHIFT"]], "tmc2208_otp2_byte_2_read_data_mask (c macro)": [[0, "c.TMC2208_OTP2_BYTE_2_READ_DATA_MASK"]], "tmc2208_otp2_byte_2_read_data_shift (c macro)": [[0, "c.TMC2208_OTP2_BYTE_2_READ_DATA_SHIFT"]], "tmc2208_otpbit_mask (c macro)": [[0, "c.TMC2208_OTPBIT_MASK"]], "tmc2208_otpbit_shift (c macro)": [[0, "c.TMC2208_OTPBIT_SHIFT"]], "tmc2208_otpbyte_mask (c macro)": [[0, "c.TMC2208_OTPBYTE_MASK"]], "tmc2208_otpbyte_shift (c macro)": [[0, "c.TMC2208_OTPBYTE_SHIFT"]], "tmc2208_otpmagic_mask (c macro)": [[0, "c.TMC2208_OTPMAGIC_MASK"]], "tmc2208_otpmagic_shift (c macro)": [[0, "c.TMC2208_OTPMAGIC_SHIFT"]], "tmc2208_otpw_mask (c macro)": [[0, "c.TMC2208_OTPW_MASK"]], "tmc2208_otpw_shift (c macro)": [[0, "c.TMC2208_OTPW_SHIFT"]], "tmc2208_otp_prog (c macro)": [[0, "c.TMC2208_OTP_PROG"]], "tmc2208_otp_read (c macro)": [[0, "c.TMC2208_OTP_READ"]], "tmc2208_ottrim_mask (c macro)": [[0, "c.TMC2208_OTTRIM_MASK"]], "tmc2208_ottrim_shift (c macro)": [[0, "c.TMC2208_OTTRIM_SHIFT"]], "tmc2208_ot_mask (c macro)": [[0, "c.TMC2208_OT_MASK"]], "tmc2208_ot_shift (c macro)": [[0, "c.TMC2208_OT_SHIFT"]], "tmc2208_pdn_disable_mask (c macro)": [[0, "c.TMC2208_PDN_DISABLE_MASK"]], "tmc2208_pdn_disable_shift (c macro)": [[0, "c.TMC2208_PDN_DISABLE_SHIFT"]], "tmc2208_pdn_uart_mask (c macro)": [[0, "c.TMC2208_PDN_UART_MASK"]], "tmc2208_pdn_uart_shift (c macro)": [[0, "c.TMC2208_PDN_UART_SHIFT"]], "tmc2208_pwmconf (c macro)": [[0, "c.TMC2208_PWMCONF"]], "tmc2208_pwmscale (c macro)": [[0, "c.TMC2208_PWMSCALE"]], "tmc2208_pwm_auto (c macro)": [[0, "c.TMC2208_PWM_AUTO"]], "tmc2208_pwm_autograd_mask (c macro)": [[0, "c.TMC2208_PWM_AUTOGRAD_MASK"]], "tmc2208_pwm_autograd_shift (c macro)": [[0, "c.TMC2208_PWM_AUTOGRAD_SHIFT"]], "tmc2208_pwm_autoscale_mask (c macro)": [[0, "c.TMC2208_PWM_AUTOSCALE_MASK"]], "tmc2208_pwm_autoscale_shift (c macro)": [[0, "c.TMC2208_PWM_AUTOSCALE_SHIFT"]], "tmc2208_pwm_freq_mask (c macro)": [[0, "c.TMC2208_PWM_FREQ_MASK"]], "tmc2208_pwm_freq_shift (c macro)": [[0, "c.TMC2208_PWM_FREQ_SHIFT"]], "tmc2208_pwm_grad_auto_mask (c macro)": [[0, "c.TMC2208_PWM_GRAD_AUTO_MASK"]], "tmc2208_pwm_grad_auto_shift (c macro)": [[0, "c.TMC2208_PWM_GRAD_AUTO_SHIFT"]], "tmc2208_pwm_grad_mask (c macro)": [[0, "c.TMC2208_PWM_GRAD_MASK"]], "tmc2208_pwm_grad_shift (c macro)": [[0, "c.TMC2208_PWM_GRAD_SHIFT"]], "tmc2208_pwm_lim_mask (c macro)": [[0, "c.TMC2208_PWM_LIM_MASK"]], "tmc2208_pwm_lim_shift (c macro)": [[0, "c.TMC2208_PWM_LIM_SHIFT"]], "tmc2208_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC2208_PWM_OFS_AUTO_MASK"]], "tmc2208_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC2208_PWM_OFS_AUTO_SHIFT"]], "tmc2208_pwm_ofs_mask (c macro)": [[0, "c.TMC2208_PWM_OFS_MASK"]], "tmc2208_pwm_ofs_shift (c macro)": [[0, "c.TMC2208_PWM_OFS_SHIFT"]], "tmc2208_pwm_reg_mask (c macro)": [[0, "c.TMC2208_PWM_REG_MASK"]], "tmc2208_pwm_reg_shift (c macro)": [[0, "c.TMC2208_PWM_REG_SHIFT"]], "tmc2208_pwm_scale_auto_mask (c macro)": [[0, "c.TMC2208_PWM_SCALE_AUTO_MASK"]], "tmc2208_pwm_scale_auto_shift (c macro)": [[0, "c.TMC2208_PWM_SCALE_AUTO_SHIFT"]], "tmc2208_pwm_scale_sum_mask (c macro)": [[0, "c.TMC2208_PWM_SCALE_SUM_MASK"]], "tmc2208_pwm_scale_sum_shift (c macro)": [[0, "c.TMC2208_PWM_SCALE_SUM_SHIFT"]], "tmc2208_register_count (c macro)": [[0, "c.TMC2208_REGISTER_COUNT"]], "tmc2208_reset_mask (c macro)": [[0, "c.TMC2208_RESET_MASK"]], "tmc2208_reset_shift (c macro)": [[0, "c.TMC2208_RESET_SHIFT"]], "tmc2208_s2ga_mask (c macro)": [[0, "c.TMC2208_S2GA_MASK"]], "tmc2208_s2ga_shift (c macro)": [[0, "c.TMC2208_S2GA_SHIFT"]], "tmc2208_s2gb_mask (c macro)": [[0, "c.TMC2208_S2GB_MASK"]], "tmc2208_s2gb_shift (c macro)": [[0, "c.TMC2208_S2GB_SHIFT"]], "tmc2208_s2vsa_mask (c macro)": [[0, "c.TMC2208_S2VSA_MASK"]], "tmc2208_s2vsa_shift (c macro)": [[0, "c.TMC2208_S2VSA_SHIFT"]], "tmc2208_s2vsb_mask (c macro)": [[0, "c.TMC2208_S2VSB_MASK"]], "tmc2208_s2vsb_shift (c macro)": [[0, "c.TMC2208_S2VSB_SHIFT"]], "tmc2208_sel_a_mask (c macro)": [[0, "c.TMC2208_SEL_A_MASK"]], "tmc2208_sel_a_shift (c macro)": [[0, "c.TMC2208_SEL_A_SHIFT"]], "tmc2208_shaft_mask (c macro)": [[0, "c.TMC2208_SHAFT_MASK"]], "tmc2208_shaft_shift (c macro)": [[0, "c.TMC2208_SHAFT_SHIFT"]], "tmc2208_slaveconf (c macro)": [[0, "c.TMC2208_SLAVECONF"]], "tmc2208_slaveconf_mask (c macro)": [[0, "c.TMC2208_SLAVECONF_MASK"]], "tmc2208_slaveconf_shift (c macro)": [[0, "c.TMC2208_SLAVECONF_SHIFT"]], "tmc2208_stealth_mask (c macro)": [[0, "c.TMC2208_STEALTH_MASK"]], "tmc2208_stealth_shift (c macro)": [[0, "c.TMC2208_STEALTH_SHIFT"]], "tmc2208_step_mask (c macro)": [[0, "c.TMC2208_STEP_MASK"]], "tmc2208_step_shift (c macro)": [[0, "c.TMC2208_STEP_SHIFT"]], "tmc2208_stst_mask (c macro)": [[0, "c.TMC2208_STST_MASK"]], "tmc2208_stst_shift (c macro)": [[0, "c.TMC2208_STST_SHIFT"]], "tmc2208_t120_mask (c macro)": [[0, "c.TMC2208_T120_MASK"]], "tmc2208_t120_shift (c macro)": [[0, "c.TMC2208_T120_SHIFT"]], "tmc2208_t143_mask (c macro)": [[0, "c.TMC2208_T143_MASK"]], "tmc2208_t143_shift (c macro)": [[0, "c.TMC2208_T143_SHIFT"]], "tmc2208_t150_mask (c macro)": [[0, "c.TMC2208_T150_MASK"]], "tmc2208_t150_shift (c macro)": [[0, "c.TMC2208_T150_SHIFT"]], "tmc2208_t157_mask (c macro)": [[0, "c.TMC2208_T157_MASK"]], "tmc2208_t157_shift (c macro)": [[0, "c.TMC2208_T157_SHIFT"]], "tmc2208_tbl_mask (c macro)": [[0, "c.TMC2208_TBL_MASK"]], "tmc2208_tbl_shift (c macro)": [[0, "c.TMC2208_TBL_SHIFT"]], "tmc2208_test_mode_mask (c macro)": [[0, "c.TMC2208_TEST_MODE_MASK"]], "tmc2208_test_mode_shift (c macro)": [[0, "c.TMC2208_TEST_MODE_SHIFT"]], "tmc2208_toff_mask (c macro)": [[0, "c.TMC2208_TOFF_MASK"]], "tmc2208_toff_shift (c macro)": [[0, "c.TMC2208_TOFF_SHIFT"]], "tmc2208_tpowerdown (c macro)": [[0, "c.TMC2208_TPOWERDOWN"]], "tmc2208_tpowerdown_mask (c macro)": [[0, "c.TMC2208_TPOWERDOWN_MASK"]], "tmc2208_tpowerdown_shift (c macro)": [[0, "c.TMC2208_TPOWERDOWN_SHIFT"]], "tmc2208_tpwmthrs (c macro)": [[0, "c.TMC2208_TPWMTHRS"]], "tmc2208_tpwmthrs_mask (c macro)": [[0, "c.TMC2208_TPWMTHRS_MASK"]], "tmc2208_tpwmthrs_shift (c macro)": [[0, "c.TMC2208_TPWMTHRS_SHIFT"]], "tmc2208_tstep (c macro)": [[0, "c.TMC2208_TSTEP"]], "tmc2208_tstep_mask (c macro)": [[0, "c.TMC2208_TSTEP_MASK"]], "tmc2208_tstep_shift (c macro)": [[0, "c.TMC2208_TSTEP_SHIFT"]], "tmc2208_uv_cp_mask (c macro)": [[0, "c.TMC2208_UV_CP_MASK"]], "tmc2208_uv_cp_shift (c macro)": [[0, "c.TMC2208_UV_CP_SHIFT"]], "tmc2208_vactual (c macro)": [[0, "c.TMC2208_VACTUAL"]], "tmc2208_vactual_mask (c macro)": [[0, "c.TMC2208_VACTUAL_MASK"]], "tmc2208_vactual_shift (c macro)": [[0, "c.TMC2208_VACTUAL_SHIFT"]], "tmc2208_version_mask (c macro)": [[0, "c.TMC2208_VERSION_MASK"]], "tmc2208_version_shift (c macro)": [[0, "c.TMC2208_VERSION_SHIFT"]], "tmc2208_vsense_mask (c macro)": [[0, "c.TMC2208_VSENSE_MASK"]], "tmc2208_vsense_shift (c macro)": [[0, "c.TMC2208_VSENSE_SHIFT"]], "tmc2208_write_bit (c macro)": [[0, "c.TMC2208_WRITE_BIT"]], "tmc2209typedef (c++ struct)": [[0, "_CPPv414TMC2209TypeDef"]], "tmc2209typedef::config (c++ member)": [[0, "_CPPv4N14TMC2209TypeDef6configE"]], "tmc2209typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2209TypeDef14registerAccessE"]], "tmc2209typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2209TypeDef18registerResetStateE"]], "tmc2209typedef::slaveaddress (c++ member)": [[0, "_CPPv4N14TMC2209TypeDef12slaveAddressE"]], "tmc2209_address_mask (c macro)": [[0, "c.TMC2209_ADDRESS_MASK"]], "tmc2209_chopconf (c macro)": [[0, "c.TMC2209_CHOPCONF"]], "tmc2209_coolconf (c macro)": [[0, "c.TMC2209_COOLCONF"]], "tmc2209_cs_actual_mask (c macro)": [[0, "c.TMC2209_CS_ACTUAL_MASK"]], "tmc2209_cs_actual_shift (c macro)": [[0, "c.TMC2209_CS_ACTUAL_SHIFT"]], "tmc2209_cur_a_mask (c macro)": [[0, "c.TMC2209_CUR_A_MASK"]], "tmc2209_cur_a_shift (c macro)": [[0, "c.TMC2209_CUR_A_SHIFT"]], "tmc2209_cur_b_mask (c macro)": [[0, "c.TMC2209_CUR_B_MASK"]], "tmc2209_cur_b_shift (c macro)": [[0, "c.TMC2209_CUR_B_SHIFT"]], "tmc2209_dedge_mask (c macro)": [[0, "c.TMC2209_DEDGE_MASK"]], "tmc2209_dedge_shift (c macro)": [[0, "c.TMC2209_DEDGE_SHIFT"]], "tmc2209_diag_mask (c macro)": [[0, "c.TMC2209_DIAG_MASK"]], "tmc2209_diag_shift (c macro)": [[0, "c.TMC2209_DIAG_SHIFT"]], "tmc2209_dir_mask (c macro)": [[0, "c.TMC2209_DIR_MASK"]], "tmc2209_dir_shift (c macro)": [[0, "c.TMC2209_DIR_SHIFT"]], "tmc2209_diss2g_mask (c macro)": [[0, "c.TMC2209_DISS2G_MASK"]], "tmc2209_diss2g_shift (c macro)": [[0, "c.TMC2209_DISS2G_SHIFT"]], "tmc2209_diss2vs_mask (c macro)": [[0, "c.TMC2209_DISS2VS_MASK"]], "tmc2209_diss2vs_shift (c macro)": [[0, "c.TMC2209_DISS2VS_SHIFT"]], "tmc2209_drvstatus (c macro)": [[0, "c.TMC2209_DRVSTATUS"]], "tmc2209_drv_err_mask (c macro)": [[0, "c.TMC2209_DRV_ERR_MASK"]], "tmc2209_drv_err_shift (c macro)": [[0, "c.TMC2209_DRV_ERR_SHIFT"]], "tmc2209_enn_mask (c macro)": [[0, "c.TMC2209_ENN_MASK"]], "tmc2209_enn_shift (c macro)": [[0, "c.TMC2209_ENN_SHIFT"]], "tmc2209_en_spreadcycle_mask (c macro)": [[0, "c.TMC2209_EN_SPREADCYCLE_MASK"]], "tmc2209_en_spreadcycle_shift (c macro)": [[0, "c.TMC2209_EN_SPREADCYCLE_SHIFT"]], "tmc2209_factory_conf (c macro)": [[0, "c.TMC2209_FACTORY_CONF"]], "tmc2209_fclktrim_mask (c macro)": [[0, "c.TMC2209_FCLKTRIM_MASK"]], "tmc2209_fclktrim_shift (c macro)": [[0, "c.TMC2209_FCLKTRIM_SHIFT"]], "tmc2209_field_read (c macro)": [[0, "c.TMC2209_FIELD_READ"]], "tmc2209_field_update (c macro)": [[0, "c.TMC2209_FIELD_UPDATE"]], "tmc2209_freewheel_mask (c macro)": [[0, "c.TMC2209_FREEWHEEL_MASK"]], "tmc2209_freewheel_shift (c macro)": [[0, "c.TMC2209_FREEWHEEL_SHIFT"]], "tmc2209_gconf (c macro)": [[0, "c.TMC2209_GCONF"]], "tmc2209_gstat (c macro)": [[0, "c.TMC2209_GSTAT"]], "tmc2209_hend_mask (c macro)": [[0, "c.TMC2209_HEND_MASK"]], "tmc2209_hend_shift (c macro)": [[0, "c.TMC2209_HEND_SHIFT"]], "tmc2209_hstrt_mask (c macro)": [[0, "c.TMC2209_HSTRT_MASK"]], "tmc2209_hstrt_shift (c macro)": [[0, "c.TMC2209_HSTRT_SHIFT"]], "tmc2209_ifcnt (c macro)": [[0, "c.TMC2209_IFCNT"]], "tmc2209_ifcnt_mask (c macro)": [[0, "c.TMC2209_IFCNT_MASK"]], "tmc2209_ifcnt_shift (c macro)": [[0, "c.TMC2209_IFCNT_SHIFT"]], "tmc2209_iholddelay_mask (c macro)": [[0, "c.TMC2209_IHOLDDELAY_MASK"]], "tmc2209_iholddelay_shift (c macro)": [[0, "c.TMC2209_IHOLDDELAY_SHIFT"]], "tmc2209_ihold_irun (c macro)": [[0, "c.TMC2209_IHOLD_IRUN"]], "tmc2209_ihold_mask (c macro)": [[0, "c.TMC2209_IHOLD_MASK"]], "tmc2209_ihold_shift (c macro)": [[0, "c.TMC2209_IHOLD_SHIFT"]], "tmc2209_index_otpw_mask (c macro)": [[0, "c.TMC2209_INDEX_OTPW_MASK"]], "tmc2209_index_otpw_shift (c macro)": [[0, "c.TMC2209_INDEX_OTPW_SHIFT"]], "tmc2209_index_step_mask (c macro)": [[0, "c.TMC2209_INDEX_STEP_MASK"]], "tmc2209_index_step_shift (c macro)": [[0, "c.TMC2209_INDEX_STEP_SHIFT"]], "tmc2209_internal_rsense_mask (c macro)": [[0, "c.TMC2209_INTERNAL_RSENSE_MASK"]], "tmc2209_internal_rsense_shift (c macro)": [[0, "c.TMC2209_INTERNAL_RSENSE_SHIFT"]], "tmc2209_intpol_mask (c macro)": [[0, "c.TMC2209_INTPOL_MASK"]], "tmc2209_intpol_shift (c macro)": [[0, "c.TMC2209_INTPOL_SHIFT"]], "tmc2209_ioin (c macro)": [[0, "c.TMC2209_IOIN"]], "tmc2209_irun_mask (c macro)": [[0, "c.TMC2209_IRUN_MASK"]], "tmc2209_irun_shift (c macro)": [[0, "c.TMC2209_IRUN_SHIFT"]], "tmc2209_i_scale_analog_mask (c macro)": [[0, "c.TMC2209_I_SCALE_ANALOG_MASK"]], "tmc2209_i_scale_analog_shift (c macro)": [[0, "c.TMC2209_I_SCALE_ANALOG_SHIFT"]], "tmc2209_max_acceleration (c macro)": [[0, "c.TMC2209_MAX_ACCELERATION"]], "tmc2209_max_velocity (c macro)": [[0, "c.TMC2209_MAX_VELOCITY"]], "tmc2209_motors (c macro)": [[0, "c.TMC2209_MOTORS"]], "tmc2209_mres_mask (c macro)": [[0, "c.TMC2209_MRES_MASK"]], "tmc2209_mres_shift (c macro)": [[0, "c.TMC2209_MRES_SHIFT"]], "tmc2209_ms1_mask (c macro)": [[0, "c.TMC2209_MS1_MASK"]], "tmc2209_ms1_shift (c macro)": [[0, "c.TMC2209_MS1_SHIFT"]], "tmc2209_ms2_mask (c macro)": [[0, "c.TMC2209_MS2_MASK"]], "tmc2209_ms2_shift (c macro)": [[0, "c.TMC2209_MS2_SHIFT"]], "tmc2209_mscnt (c macro)": [[0, "c.TMC2209_MSCNT"]], "tmc2209_mscnt_mask (c macro)": [[0, "c.TMC2209_MSCNT_MASK"]], "tmc2209_mscnt_shift (c macro)": [[0, "c.TMC2209_MSCNT_SHIFT"]], "tmc2209_mscuract (c macro)": [[0, "c.TMC2209_MSCURACT"]], "tmc2209_mstep_reg_select_mask (c macro)": [[0, "c.TMC2209_MSTEP_REG_SELECT_MASK"]], "tmc2209_mstep_reg_select_shift (c macro)": [[0, "c.TMC2209_MSTEP_REG_SELECT_SHIFT"]], "tmc2209_multistep_filt_mask (c macro)": [[0, "c.TMC2209_MULTISTEP_FILT_MASK"]], "tmc2209_multistep_filt_shift (c macro)": [[0, "c.TMC2209_MULTISTEP_FILT_SHIFT"]], "tmc2209_ola_mask (c macro)": [[0, "c.TMC2209_OLA_MASK"]], "tmc2209_ola_shift (c macro)": [[0, "c.TMC2209_OLA_SHIFT"]], "tmc2209_olb_mask (c macro)": [[0, "c.TMC2209_OLB_MASK"]], "tmc2209_olb_shift (c macro)": [[0, "c.TMC2209_OLB_SHIFT"]], "tmc2209_otp0_byte_0_read_data_mask (c macro)": [[0, "c.TMC2209_OTP0_BYTE_0_READ_DATA_MASK"]], "tmc2209_otp0_byte_0_read_data_shift (c macro)": [[0, "c.TMC2209_OTP0_BYTE_0_READ_DATA_SHIFT"]], "tmc2209_otp1_byte_1_read_data_mask (c macro)": [[0, "c.TMC2209_OTP1_BYTE_1_READ_DATA_MASK"]], "tmc2209_otp1_byte_1_read_data_shift (c macro)": [[0, "c.TMC2209_OTP1_BYTE_1_READ_DATA_SHIFT"]], "tmc2209_otp2_byte_2_read_data_mask (c macro)": [[0, "c.TMC2209_OTP2_BYTE_2_READ_DATA_MASK"]], "tmc2209_otp2_byte_2_read_data_shift (c macro)": [[0, "c.TMC2209_OTP2_BYTE_2_READ_DATA_SHIFT"]], "tmc2209_otpbit_mask (c macro)": [[0, "c.TMC2209_OTPBIT_MASK"]], "tmc2209_otpbit_shift (c macro)": [[0, "c.TMC2209_OTPBIT_SHIFT"]], "tmc2209_otpbyte_mask (c macro)": [[0, "c.TMC2209_OTPBYTE_MASK"]], "tmc2209_otpbyte_shift (c macro)": [[0, "c.TMC2209_OTPBYTE_SHIFT"]], "tmc2209_otpmagic_mask (c macro)": [[0, "c.TMC2209_OTPMAGIC_MASK"]], "tmc2209_otpmagic_shift (c macro)": [[0, "c.TMC2209_OTPMAGIC_SHIFT"]], "tmc2209_otpw_mask (c macro)": [[0, "c.TMC2209_OTPW_MASK"]], "tmc2209_otpw_shift (c macro)": [[0, "c.TMC2209_OTPW_SHIFT"]], "tmc2209_otp_prog (c macro)": [[0, "c.TMC2209_OTP_PROG"]], "tmc2209_otp_read (c macro)": [[0, "c.TMC2209_OTP_READ"]], "tmc2209_ottrim_mask (c macro)": [[0, "c.TMC2209_OTTRIM_MASK"]], "tmc2209_ottrim_shift (c macro)": [[0, "c.TMC2209_OTTRIM_SHIFT"]], "tmc2209_ot_mask (c macro)": [[0, "c.TMC2209_OT_MASK"]], "tmc2209_ot_shift (c macro)": [[0, "c.TMC2209_OT_SHIFT"]], "tmc2209_pdn_disable_mask (c macro)": [[0, "c.TMC2209_PDN_DISABLE_MASK"]], "tmc2209_pdn_disable_shift (c macro)": [[0, "c.TMC2209_PDN_DISABLE_SHIFT"]], "tmc2209_pdn_uart_mask (c macro)": [[0, "c.TMC2209_PDN_UART_MASK"]], "tmc2209_pdn_uart_shift (c macro)": [[0, "c.TMC2209_PDN_UART_SHIFT"]], "tmc2209_pwmconf (c macro)": [[0, "c.TMC2209_PWMCONF"]], "tmc2209_pwmscale (c macro)": [[0, "c.TMC2209_PWMSCALE"]], "tmc2209_pwm_auto (c macro)": [[0, "c.TMC2209_PWM_AUTO"]], "tmc2209_pwm_autograd_mask (c macro)": [[0, "c.TMC2209_PWM_AUTOGRAD_MASK"]], "tmc2209_pwm_autograd_shift (c macro)": [[0, "c.TMC2209_PWM_AUTOGRAD_SHIFT"]], "tmc2209_pwm_autoscale_mask (c macro)": [[0, "c.TMC2209_PWM_AUTOSCALE_MASK"]], "tmc2209_pwm_autoscale_shift (c macro)": [[0, "c.TMC2209_PWM_AUTOSCALE_SHIFT"]], "tmc2209_pwm_freq_mask (c macro)": [[0, "c.TMC2209_PWM_FREQ_MASK"]], "tmc2209_pwm_freq_shift (c macro)": [[0, "c.TMC2209_PWM_FREQ_SHIFT"]], "tmc2209_pwm_grad_auto_mask (c macro)": [[0, "c.TMC2209_PWM_GRAD_AUTO_MASK"]], "tmc2209_pwm_grad_auto_shift (c macro)": [[0, "c.TMC2209_PWM_GRAD_AUTO_SHIFT"]], "tmc2209_pwm_grad_mask (c macro)": [[0, "c.TMC2209_PWM_GRAD_MASK"]], "tmc2209_pwm_grad_shift (c macro)": [[0, "c.TMC2209_PWM_GRAD_SHIFT"]], "tmc2209_pwm_lim_mask (c macro)": [[0, "c.TMC2209_PWM_LIM_MASK"]], "tmc2209_pwm_lim_shift (c macro)": [[0, "c.TMC2209_PWM_LIM_SHIFT"]], "tmc2209_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC2209_PWM_OFS_AUTO_MASK"]], "tmc2209_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC2209_PWM_OFS_AUTO_SHIFT"]], "tmc2209_pwm_ofs_mask (c macro)": [[0, "c.TMC2209_PWM_OFS_MASK"]], "tmc2209_pwm_ofs_shift (c macro)": [[0, "c.TMC2209_PWM_OFS_SHIFT"]], "tmc2209_pwm_reg_mask (c macro)": [[0, "c.TMC2209_PWM_REG_MASK"]], "tmc2209_pwm_reg_shift (c macro)": [[0, "c.TMC2209_PWM_REG_SHIFT"]], "tmc2209_pwm_scale_auto_mask (c macro)": [[0, "c.TMC2209_PWM_SCALE_AUTO_MASK"]], "tmc2209_pwm_scale_auto_shift (c macro)": [[0, "c.TMC2209_PWM_SCALE_AUTO_SHIFT"]], "tmc2209_pwm_scale_sum_mask (c macro)": [[0, "c.TMC2209_PWM_SCALE_SUM_MASK"]], "tmc2209_pwm_scale_sum_shift (c macro)": [[0, "c.TMC2209_PWM_SCALE_SUM_SHIFT"]], "tmc2209_register_count (c macro)": [[0, "c.TMC2209_REGISTER_COUNT"]], "tmc2209_reset_mask (c macro)": [[0, "c.TMC2209_RESET_MASK"]], "tmc2209_reset_shift (c macro)": [[0, "c.TMC2209_RESET_SHIFT"]], "tmc2209_s2ga_mask (c macro)": [[0, "c.TMC2209_S2GA_MASK"]], "tmc2209_s2ga_shift (c macro)": [[0, "c.TMC2209_S2GA_SHIFT"]], "tmc2209_s2gb_mask (c macro)": [[0, "c.TMC2209_S2GB_MASK"]], "tmc2209_s2gb_shift (c macro)": [[0, "c.TMC2209_S2GB_SHIFT"]], "tmc2209_s2vsa_mask (c macro)": [[0, "c.TMC2209_S2VSA_MASK"]], "tmc2209_s2vsa_shift (c macro)": [[0, "c.TMC2209_S2VSA_SHIFT"]], "tmc2209_s2vsb_mask (c macro)": [[0, "c.TMC2209_S2VSB_MASK"]], "tmc2209_s2vsb_shift (c macro)": [[0, "c.TMC2209_S2VSB_SHIFT"]], "tmc2209_sedn_mask (c macro)": [[0, "c.TMC2209_SEDN_MASK"]], "tmc2209_sedn_shift (c macro)": [[0, "c.TMC2209_SEDN_SHIFT"]], "tmc2209_seimin_mask (c macro)": [[0, "c.TMC2209_SEIMIN_MASK"]], "tmc2209_seimin_shift (c macro)": [[0, "c.TMC2209_SEIMIN_SHIFT"]], "tmc2209_sel_a_mask (c macro)": [[0, "c.TMC2209_SEL_A_MASK"]], "tmc2209_sel_a_shift (c macro)": [[0, "c.TMC2209_SEL_A_SHIFT"]], "tmc2209_semax_mask (c macro)": [[0, "c.TMC2209_SEMAX_MASK"]], "tmc2209_semax_shift (c macro)": [[0, "c.TMC2209_SEMAX_SHIFT"]], "tmc2209_semin_mask (c macro)": [[0, "c.TMC2209_SEMIN_MASK"]], "tmc2209_semin_shift (c macro)": [[0, "c.TMC2209_SEMIN_SHIFT"]], "tmc2209_seup_mask (c macro)": [[0, "c.TMC2209_SEUP_MASK"]], "tmc2209_seup_shift (c macro)": [[0, "c.TMC2209_SEUP_SHIFT"]], "tmc2209_sgthrs (c macro)": [[0, "c.TMC2209_SGTHRS"]], "tmc2209_sg_result (c macro)": [[0, "c.TMC2209_SG_RESULT"]], "tmc2209_shaft_mask (c macro)": [[0, "c.TMC2209_SHAFT_MASK"]], "tmc2209_shaft_shift (c macro)": [[0, "c.TMC2209_SHAFT_SHIFT"]], "tmc2209_slaveconf (c macro)": [[0, "c.TMC2209_SLAVECONF"]], "tmc2209_slaveconf_mask (c macro)": [[0, "c.TMC2209_SLAVECONF_MASK"]], "tmc2209_slaveconf_shift (c macro)": [[0, "c.TMC2209_SLAVECONF_SHIFT"]], "tmc2209_stealth_mask (c macro)": [[0, "c.TMC2209_STEALTH_MASK"]], "tmc2209_stealth_shift (c macro)": [[0, "c.TMC2209_STEALTH_SHIFT"]], "tmc2209_step_mask (c macro)": [[0, "c.TMC2209_STEP_MASK"]], "tmc2209_step_shift (c macro)": [[0, "c.TMC2209_STEP_SHIFT"]], "tmc2209_stst_mask (c macro)": [[0, "c.TMC2209_STST_MASK"]], "tmc2209_stst_shift (c macro)": [[0, "c.TMC2209_STST_SHIFT"]], "tmc2209_t120_mask (c macro)": [[0, "c.TMC2209_T120_MASK"]], "tmc2209_t120_shift (c macro)": [[0, "c.TMC2209_T120_SHIFT"]], "tmc2209_t143_mask (c macro)": [[0, "c.TMC2209_T143_MASK"]], "tmc2209_t143_shift (c macro)": [[0, "c.TMC2209_T143_SHIFT"]], "tmc2209_t150_mask (c macro)": [[0, "c.TMC2209_T150_MASK"]], "tmc2209_t150_shift (c macro)": [[0, "c.TMC2209_T150_SHIFT"]], "tmc2209_t157_mask (c macro)": [[0, "c.TMC2209_T157_MASK"]], "tmc2209_t157_shift (c macro)": [[0, "c.TMC2209_T157_SHIFT"]], "tmc2209_tbl_mask (c macro)": [[0, "c.TMC2209_TBL_MASK"]], "tmc2209_tbl_shift (c macro)": [[0, "c.TMC2209_TBL_SHIFT"]], "tmc2209_tcoolthrs (c macro)": [[0, "c.TMC2209_TCOOLTHRS"]], "tmc2209_test_mode_mask (c macro)": [[0, "c.TMC2209_TEST_MODE_MASK"]], "tmc2209_test_mode_shift (c macro)": [[0, "c.TMC2209_TEST_MODE_SHIFT"]], "tmc2209_toff_mask (c macro)": [[0, "c.TMC2209_TOFF_MASK"]], "tmc2209_toff_shift (c macro)": [[0, "c.TMC2209_TOFF_SHIFT"]], "tmc2209_tpowerdown (c macro)": [[0, "c.TMC2209_TPOWERDOWN"]], "tmc2209_tpowerdown_mask (c macro)": [[0, "c.TMC2209_TPOWERDOWN_MASK"]], "tmc2209_tpowerdown_shift (c macro)": [[0, "c.TMC2209_TPOWERDOWN_SHIFT"]], "tmc2209_tpwmthrs (c macro)": [[0, "c.TMC2209_TPWMTHRS"]], "tmc2209_tpwmthrs_mask (c macro)": [[0, "c.TMC2209_TPWMTHRS_MASK"]], "tmc2209_tpwmthrs_shift (c macro)": [[0, "c.TMC2209_TPWMTHRS_SHIFT"]], "tmc2209_tstep (c macro)": [[0, "c.TMC2209_TSTEP"]], "tmc2209_tstep_mask (c macro)": [[0, "c.TMC2209_TSTEP_MASK"]], "tmc2209_tstep_shift (c macro)": [[0, "c.TMC2209_TSTEP_SHIFT"]], "tmc2209_uv_cp_mask (c macro)": [[0, "c.TMC2209_UV_CP_MASK"]], "tmc2209_uv_cp_shift (c macro)": [[0, "c.TMC2209_UV_CP_SHIFT"]], "tmc2209_vactual (c macro)": [[0, "c.TMC2209_VACTUAL"]], "tmc2209_vactual_mask (c macro)": [[0, "c.TMC2209_VACTUAL_MASK"]], "tmc2209_vactual_shift (c macro)": [[0, "c.TMC2209_VACTUAL_SHIFT"]], "tmc2209_version_mask (c macro)": [[0, "c.TMC2209_VERSION_MASK"]], "tmc2209_version_shift (c macro)": [[0, "c.TMC2209_VERSION_SHIFT"]], "tmc2209_vsense_mask (c macro)": [[0, "c.TMC2209_VSENSE_MASK"]], "tmc2209_vsense_shift (c macro)": [[0, "c.TMC2209_VSENSE_SHIFT"]], "tmc2209_write_bit (c macro)": [[0, "c.TMC2209_WRITE_BIT"]], "tmc2224typedef (c++ struct)": [[0, "_CPPv414TMC2224TypeDef"]], "tmc2224typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC2224TypeDef7oldTickE"]], "tmc2224typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC2224TypeDef4oldXE"]], "tmc2224typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2224TypeDef14registerAccessE"]], "tmc2224typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2224TypeDef18registerResetStateE"]], "tmc2224typedef::slave (c++ member)": [[0, "_CPPv4N14TMC2224TypeDef5slaveE"]], "tmc2224typedef::vmaxmodified (c++ member)": [[0, "_CPPv4N14TMC2224TypeDef12vMaxModifiedE"]], "tmc2224typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC2224TypeDef8velocityE"]], "tmc2224_address_mask (c macro)": [[0, "c.TMC2224_ADDRESS_MASK"]], "tmc2224_chopconf (c macro)": [[0, "c.TMC2224_CHOPCONF"]], "tmc2224_cs_actual_mask (c macro)": [[0, "c.TMC2224_CS_ACTUAL_MASK"]], "tmc2224_cs_actual_shift (c macro)": [[0, "c.TMC2224_CS_ACTUAL_SHIFT"]], "tmc2224_cur_a_mask (c macro)": [[0, "c.TMC2224_CUR_A_MASK"]], "tmc2224_cur_a_shift (c macro)": [[0, "c.TMC2224_CUR_A_SHIFT"]], "tmc2224_cur_b_mask (c macro)": [[0, "c.TMC2224_CUR_B_MASK"]], "tmc2224_cur_b_shift (c macro)": [[0, "c.TMC2224_CUR_B_SHIFT"]], "tmc2224_dedge_mask (c macro)": [[0, "c.TMC2224_DEDGE_MASK"]], "tmc2224_dedge_shift (c macro)": [[0, "c.TMC2224_DEDGE_SHIFT"]], "tmc2224_dir_mask (c macro)": [[0, "c.TMC2224_DIR_MASK"]], "tmc2224_dir_shift (c macro)": [[0, "c.TMC2224_DIR_SHIFT"]], "tmc2224_diss2g_mask (c macro)": [[0, "c.TMC2224_DISS2G_MASK"]], "tmc2224_diss2g_shift (c macro)": [[0, "c.TMC2224_DISS2G_SHIFT"]], "tmc2224_diss2vs_mask (c macro)": [[0, "c.TMC2224_DISS2VS_MASK"]], "tmc2224_diss2vs_shift (c macro)": [[0, "c.TMC2224_DISS2VS_SHIFT"]], "tmc2224_drvstatus (c macro)": [[0, "c.TMC2224_DRVSTATUS"]], "tmc2224_drv_err_mask (c macro)": [[0, "c.TMC2224_DRV_ERR_MASK"]], "tmc2224_drv_err_shift (c macro)": [[0, "c.TMC2224_DRV_ERR_SHIFT"]], "tmc2224_enn_mask (c macro)": [[0, "c.TMC2224_ENN_MASK"]], "tmc2224_enn_shift (c macro)": [[0, "c.TMC2224_ENN_SHIFT"]], "tmc2224_en_spreadcycle_mask (c macro)": [[0, "c.TMC2224_EN_SPREADCYCLE_MASK"]], "tmc2224_en_spreadcycle_shift (c macro)": [[0, "c.TMC2224_EN_SPREADCYCLE_SHIFT"]], "tmc2224_factory_conf (c macro)": [[0, "c.TMC2224_FACTORY_CONF"]], "tmc2224_fclktrim_mask (c macro)": [[0, "c.TMC2224_FCLKTRIM_MASK"]], "tmc2224_fclktrim_shift (c macro)": [[0, "c.TMC2224_FCLKTRIM_SHIFT"]], "tmc2224_freewheel_mask (c macro)": [[0, "c.TMC2224_FREEWHEEL_MASK"]], "tmc2224_freewheel_shift (c macro)": [[0, "c.TMC2224_FREEWHEEL_SHIFT"]], "tmc2224_gconf (c macro)": [[0, "c.TMC2224_GCONF"]], "tmc2224_gstat (c macro)": [[0, "c.TMC2224_GSTAT"]], "tmc2224_hend_mask (c macro)": [[0, "c.TMC2224_HEND_MASK"]], "tmc2224_hend_shift (c macro)": [[0, "c.TMC2224_HEND_SHIFT"]], "tmc2224_hstrt_mask (c macro)": [[0, "c.TMC2224_HSTRT_MASK"]], "tmc2224_hstrt_shift (c macro)": [[0, "c.TMC2224_HSTRT_SHIFT"]], "tmc2224_ifcnt (c macro)": [[0, "c.TMC2224_IFCNT"]], "tmc2224_ifcnt_mask (c macro)": [[0, "c.TMC2224_IFCNT_MASK"]], "tmc2224_ifcnt_shift (c macro)": [[0, "c.TMC2224_IFCNT_SHIFT"]], "tmc2224_iholddelay_mask (c macro)": [[0, "c.TMC2224_IHOLDDELAY_MASK"]], "tmc2224_iholddelay_shift (c macro)": [[0, "c.TMC2224_IHOLDDELAY_SHIFT"]], "tmc2224_ihold_irun (c macro)": [[0, "c.TMC2224_IHOLD_IRUN"]], "tmc2224_ihold_mask (c macro)": [[0, "c.TMC2224_IHOLD_MASK"]], "tmc2224_ihold_shift (c macro)": [[0, "c.TMC2224_IHOLD_SHIFT"]], "tmc2224_index_otpw_mask (c macro)": [[0, "c.TMC2224_INDEX_OTPW_MASK"]], "tmc2224_index_otpw_shift (c macro)": [[0, "c.TMC2224_INDEX_OTPW_SHIFT"]], "tmc2224_index_step_mask (c macro)": [[0, "c.TMC2224_INDEX_STEP_MASK"]], "tmc2224_index_step_shift (c macro)": [[0, "c.TMC2224_INDEX_STEP_SHIFT"]], "tmc2224_internal_rsense_mask (c macro)": [[0, "c.TMC2224_INTERNAL_RSENSE_MASK"]], "tmc2224_internal_rsense_shift (c macro)": [[0, "c.TMC2224_INTERNAL_RSENSE_SHIFT"]], "tmc2224_intpol_mask (c macro)": [[0, "c.TMC2224_INTPOL_MASK"]], "tmc2224_intpol_shift (c macro)": [[0, "c.TMC2224_INTPOL_SHIFT"]], "tmc2224_ioin (c macro)": [[0, "c.TMC2224_IOIN"]], "tmc2224_irun_mask (c macro)": [[0, "c.TMC2224_IRUN_MASK"]], "tmc2224_irun_shift (c macro)": [[0, "c.TMC2224_IRUN_SHIFT"]], "tmc2224_i_scale_analog_mask (c macro)": [[0, "c.TMC2224_I_SCALE_ANALOG_MASK"]], "tmc2224_i_scale_analog_shift (c macro)": [[0, "c.TMC2224_I_SCALE_ANALOG_SHIFT"]], "tmc2224_max_acceleration (c macro)": [[0, "c.TMC2224_MAX_ACCELERATION"]], "tmc2224_max_velocity (c macro)": [[0, "c.TMC2224_MAX_VELOCITY"]], "tmc2224_motors (c macro)": [[0, "c.TMC2224_MOTORS"]], "tmc2224_mres_mask (c macro)": [[0, "c.TMC2224_MRES_MASK"]], "tmc2224_mres_shift (c macro)": [[0, "c.TMC2224_MRES_SHIFT"]], "tmc2224_ms1_mask (c macro)": [[0, "c.TMC2224_MS1_MASK"]], "tmc2224_ms1_shift (c macro)": [[0, "c.TMC2224_MS1_SHIFT"]], "tmc2224_ms2_mask (c macro)": [[0, "c.TMC2224_MS2_MASK"]], "tmc2224_ms2_shift (c macro)": [[0, "c.TMC2224_MS2_SHIFT"]], "tmc2224_mscnt (c macro)": [[0, "c.TMC2224_MSCNT"]], "tmc2224_mscnt_mask (c macro)": [[0, "c.TMC2224_MSCNT_MASK"]], "tmc2224_mscnt_shift (c macro)": [[0, "c.TMC2224_MSCNT_SHIFT"]], "tmc2224_mscuract (c macro)": [[0, "c.TMC2224_MSCURACT"]], "tmc2224_mstep_reg_select_mask (c macro)": [[0, "c.TMC2224_MSTEP_REG_SELECT_MASK"]], "tmc2224_mstep_reg_select_shift (c macro)": [[0, "c.TMC2224_MSTEP_REG_SELECT_SHIFT"]], "tmc2224_multistep_filt_mask (c macro)": [[0, "c.TMC2224_MULTISTEP_FILT_MASK"]], "tmc2224_multistep_filt_shift (c macro)": [[0, "c.TMC2224_MULTISTEP_FILT_SHIFT"]], "tmc2224_ola_mask (c macro)": [[0, "c.TMC2224_OLA_MASK"]], "tmc2224_ola_shift (c macro)": [[0, "c.TMC2224_OLA_SHIFT"]], "tmc2224_olb_mask (c macro)": [[0, "c.TMC2224_OLB_MASK"]], "tmc2224_olb_shift (c macro)": [[0, "c.TMC2224_OLB_SHIFT"]], "tmc2224_otp0_byte_0_read_data_mask (c macro)": [[0, "c.TMC2224_OTP0_BYTE_0_READ_DATA_MASK"]], "tmc2224_otp0_byte_0_read_data_shift (c macro)": [[0, "c.TMC2224_OTP0_BYTE_0_READ_DATA_SHIFT"]], "tmc2224_otp1_byte_1_read_data_mask (c macro)": [[0, "c.TMC2224_OTP1_BYTE_1_READ_DATA_MASK"]], "tmc2224_otp1_byte_1_read_data_shift (c macro)": [[0, "c.TMC2224_OTP1_BYTE_1_READ_DATA_SHIFT"]], "tmc2224_otp2_byte_2_read_data_mask (c macro)": [[0, "c.TMC2224_OTP2_BYTE_2_READ_DATA_MASK"]], "tmc2224_otp2_byte_2_read_data_shift (c macro)": [[0, "c.TMC2224_OTP2_BYTE_2_READ_DATA_SHIFT"]], "tmc2224_otpbit_mask (c macro)": [[0, "c.TMC2224_OTPBIT_MASK"]], "tmc2224_otpbit_shift (c macro)": [[0, "c.TMC2224_OTPBIT_SHIFT"]], "tmc2224_otpbyte_mask (c macro)": [[0, "c.TMC2224_OTPBYTE_MASK"]], "tmc2224_otpbyte_shift (c macro)": [[0, "c.TMC2224_OTPBYTE_SHIFT"]], "tmc2224_otpmagic_mask (c macro)": [[0, "c.TMC2224_OTPMAGIC_MASK"]], "tmc2224_otpmagic_shift (c macro)": [[0, "c.TMC2224_OTPMAGIC_SHIFT"]], "tmc2224_otpw_mask (c macro)": [[0, "c.TMC2224_OTPW_MASK"]], "tmc2224_otpw_shift (c macro)": [[0, "c.TMC2224_OTPW_SHIFT"]], "tmc2224_otp_prog (c macro)": [[0, "c.TMC2224_OTP_PROG"]], "tmc2224_otp_read (c macro)": [[0, "c.TMC2224_OTP_READ"]], "tmc2224_ottrim_mask (c macro)": [[0, "c.TMC2224_OTTRIM_MASK"]], "tmc2224_ottrim_shift (c macro)": [[0, "c.TMC2224_OTTRIM_SHIFT"]], "tmc2224_ot_mask (c macro)": [[0, "c.TMC2224_OT_MASK"]], "tmc2224_ot_shift (c macro)": [[0, "c.TMC2224_OT_SHIFT"]], "tmc2224_pdn_disable_mask (c macro)": [[0, "c.TMC2224_PDN_DISABLE_MASK"]], "tmc2224_pdn_disable_shift (c macro)": [[0, "c.TMC2224_PDN_DISABLE_SHIFT"]], "tmc2224_pdn_uart_mask (c macro)": [[0, "c.TMC2224_PDN_UART_MASK"]], "tmc2224_pdn_uart_shift (c macro)": [[0, "c.TMC2224_PDN_UART_SHIFT"]], "tmc2224_pwmconf (c macro)": [[0, "c.TMC2224_PWMCONF"]], "tmc2224_pwmscale (c macro)": [[0, "c.TMC2224_PWMSCALE"]], "tmc2224_pwm_auto (c macro)": [[0, "c.TMC2224_PWM_AUTO"]], "tmc2224_pwm_autograd_mask (c macro)": [[0, "c.TMC2224_PWM_AUTOGRAD_MASK"]], "tmc2224_pwm_autograd_shift (c macro)": [[0, "c.TMC2224_PWM_AUTOGRAD_SHIFT"]], "tmc2224_pwm_autoscale_mask (c macro)": [[0, "c.TMC2224_PWM_AUTOSCALE_MASK"]], "tmc2224_pwm_autoscale_shift (c macro)": [[0, "c.TMC2224_PWM_AUTOSCALE_SHIFT"]], "tmc2224_pwm_freq_mask (c macro)": [[0, "c.TMC2224_PWM_FREQ_MASK"]], "tmc2224_pwm_freq_shift (c macro)": [[0, "c.TMC2224_PWM_FREQ_SHIFT"]], "tmc2224_pwm_grad_auto_mask (c macro)": [[0, "c.TMC2224_PWM_GRAD_AUTO_MASK"]], "tmc2224_pwm_grad_auto_shift (c macro)": [[0, "c.TMC2224_PWM_GRAD_AUTO_SHIFT"]], "tmc2224_pwm_grad_mask (c macro)": [[0, "c.TMC2224_PWM_GRAD_MASK"]], "tmc2224_pwm_grad_shift (c macro)": [[0, "c.TMC2224_PWM_GRAD_SHIFT"]], "tmc2224_pwm_lim_mask (c macro)": [[0, "c.TMC2224_PWM_LIM_MASK"]], "tmc2224_pwm_lim_shift (c macro)": [[0, "c.TMC2224_PWM_LIM_SHIFT"]], "tmc2224_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC2224_PWM_OFS_AUTO_MASK"]], "tmc2224_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC2224_PWM_OFS_AUTO_SHIFT"]], "tmc2224_pwm_ofs_mask (c macro)": [[0, "c.TMC2224_PWM_OFS_MASK"]], "tmc2224_pwm_ofs_shift (c macro)": [[0, "c.TMC2224_PWM_OFS_SHIFT"]], "tmc2224_pwm_reg_mask (c macro)": [[0, "c.TMC2224_PWM_REG_MASK"]], "tmc2224_pwm_reg_shift (c macro)": [[0, "c.TMC2224_PWM_REG_SHIFT"]], "tmc2224_pwm_scale_auto_mask (c macro)": [[0, "c.TMC2224_PWM_SCALE_AUTO_MASK"]], "tmc2224_pwm_scale_auto_shift (c macro)": [[0, "c.TMC2224_PWM_SCALE_AUTO_SHIFT"]], "tmc2224_pwm_scale_sum_mask (c macro)": [[0, "c.TMC2224_PWM_SCALE_SUM_MASK"]], "tmc2224_pwm_scale_sum_shift (c macro)": [[0, "c.TMC2224_PWM_SCALE_SUM_SHIFT"]], "tmc2224_register_count (c macro)": [[0, "c.TMC2224_REGISTER_COUNT"]], "tmc2224_reset_mask (c macro)": [[0, "c.TMC2224_RESET_MASK"]], "tmc2224_reset_shift (c macro)": [[0, "c.TMC2224_RESET_SHIFT"]], "tmc2224_s2ga_mask (c macro)": [[0, "c.TMC2224_S2GA_MASK"]], "tmc2224_s2ga_shift (c macro)": [[0, "c.TMC2224_S2GA_SHIFT"]], "tmc2224_s2gb_mask (c macro)": [[0, "c.TMC2224_S2GB_MASK"]], "tmc2224_s2gb_shift (c macro)": [[0, "c.TMC2224_S2GB_SHIFT"]], "tmc2224_s2vsa_mask (c macro)": [[0, "c.TMC2224_S2VSA_MASK"]], "tmc2224_s2vsa_shift (c macro)": [[0, "c.TMC2224_S2VSA_SHIFT"]], "tmc2224_s2vsb_mask (c macro)": [[0, "c.TMC2224_S2VSB_MASK"]], "tmc2224_s2vsb_shift (c macro)": [[0, "c.TMC2224_S2VSB_SHIFT"]], "tmc2224_sel_a_mask (c macro)": [[0, "c.TMC2224_SEL_A_MASK"]], "tmc2224_sel_a_shift (c macro)": [[0, "c.TMC2224_SEL_A_SHIFT"]], "tmc2224_shaft_mask (c macro)": [[0, "c.TMC2224_SHAFT_MASK"]], "tmc2224_shaft_shift (c macro)": [[0, "c.TMC2224_SHAFT_SHIFT"]], "tmc2224_slaveconf (c macro)": [[0, "c.TMC2224_SLAVECONF"]], "tmc2224_slaveconf_mask (c macro)": [[0, "c.TMC2224_SLAVECONF_MASK"]], "tmc2224_slaveconf_shift (c macro)": [[0, "c.TMC2224_SLAVECONF_SHIFT"]], "tmc2224_spread_mask (c macro)": [[0, "c.TMC2224_SPREAD_MASK"]], "tmc2224_spread_shift (c macro)": [[0, "c.TMC2224_SPREAD_SHIFT"]], "tmc2224_stealth_mask (c macro)": [[0, "c.TMC2224_STEALTH_MASK"]], "tmc2224_stealth_shift (c macro)": [[0, "c.TMC2224_STEALTH_SHIFT"]], "tmc2224_step_mask (c macro)": [[0, "c.TMC2224_STEP_MASK"]], "tmc2224_step_shift (c macro)": [[0, "c.TMC2224_STEP_SHIFT"]], "tmc2224_stst_mask (c macro)": [[0, "c.TMC2224_STST_MASK"]], "tmc2224_stst_shift (c macro)": [[0, "c.TMC2224_STST_SHIFT"]], "tmc2224_t120_mask (c macro)": [[0, "c.TMC2224_T120_MASK"]], "tmc2224_t120_shift (c macro)": [[0, "c.TMC2224_T120_SHIFT"]], "tmc2224_t143_mask (c macro)": [[0, "c.TMC2224_T143_MASK"]], "tmc2224_t143_shift (c macro)": [[0, "c.TMC2224_T143_SHIFT"]], "tmc2224_t150_mask (c macro)": [[0, "c.TMC2224_T150_MASK"]], "tmc2224_t150_shift (c macro)": [[0, "c.TMC2224_T150_SHIFT"]], "tmc2224_t157_mask (c macro)": [[0, "c.TMC2224_T157_MASK"]], "tmc2224_t157_shift (c macro)": [[0, "c.TMC2224_T157_SHIFT"]], "tmc2224_tbl_mask (c macro)": [[0, "c.TMC2224_TBL_MASK"]], "tmc2224_tbl_shift (c macro)": [[0, "c.TMC2224_TBL_SHIFT"]], "tmc2224_test_mode_mask (c macro)": [[0, "c.TMC2224_TEST_MODE_MASK"]], "tmc2224_test_mode_shift (c macro)": [[0, "c.TMC2224_TEST_MODE_SHIFT"]], "tmc2224_toff_mask (c macro)": [[0, "c.TMC2224_TOFF_MASK"]], "tmc2224_toff_shift (c macro)": [[0, "c.TMC2224_TOFF_SHIFT"]], "tmc2224_tpowerdown (c macro)": [[0, "c.TMC2224_TPOWERDOWN"]], "tmc2224_tpowerdown_mask (c macro)": [[0, "c.TMC2224_TPOWERDOWN_MASK"]], "tmc2224_tpowerdown_shift (c macro)": [[0, "c.TMC2224_TPOWERDOWN_SHIFT"]], "tmc2224_tpwmthrs (c macro)": [[0, "c.TMC2224_TPWMTHRS"]], "tmc2224_tpwmthrs_mask (c macro)": [[0, "c.TMC2224_TPWMTHRS_MASK"]], "tmc2224_tpwmthrs_shift (c macro)": [[0, "c.TMC2224_TPWMTHRS_SHIFT"]], "tmc2224_tstep (c macro)": [[0, "c.TMC2224_TSTEP"]], "tmc2224_tstep_mask (c macro)": [[0, "c.TMC2224_TSTEP_MASK"]], "tmc2224_tstep_shift (c macro)": [[0, "c.TMC2224_TSTEP_SHIFT"]], "tmc2224_uv_cp_mask (c macro)": [[0, "c.TMC2224_UV_CP_MASK"]], "tmc2224_uv_cp_shift (c macro)": [[0, "c.TMC2224_UV_CP_SHIFT"]], "tmc2224_vactual (c macro)": [[0, "c.TMC2224_VACTUAL"]], "tmc2224_vactual_mask (c macro)": [[0, "c.TMC2224_VACTUAL_MASK"]], "tmc2224_vactual_shift (c macro)": [[0, "c.TMC2224_VACTUAL_SHIFT"]], "tmc2224_version_mask (c macro)": [[0, "c.TMC2224_VERSION_MASK"]], "tmc2224_version_shift (c macro)": [[0, "c.TMC2224_VERSION_SHIFT"]], "tmc2224_vsense_mask (c macro)": [[0, "c.TMC2224_VSENSE_MASK"]], "tmc2224_vsense_shift (c macro)": [[0, "c.TMC2224_VSENSE_SHIFT"]], "tmc2224_write_bit (c macro)": [[0, "c.TMC2224_WRITE_BIT"]], "tmc2225typedef (c++ struct)": [[0, "_CPPv414TMC2225TypeDef"]], "tmc2225typedef::config (c++ member)": [[0, "_CPPv4N14TMC2225TypeDef6configE"]], "tmc2225typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2225TypeDef14registerAccessE"]], "tmc2225typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2225TypeDef18registerResetStateE"]], "tmc2225typedef::slave_address (c++ member)": [[0, "_CPPv4N14TMC2225TypeDef13slave_addressE"]], "tmc2225_address_mask (c macro)": [[0, "c.TMC2225_ADDRESS_MASK"]], "tmc2225_chopconf (c macro)": [[0, "c.TMC2225_CHOPCONF"]], "tmc2225_cs_actual_mask (c macro)": [[0, "c.TMC2225_CS_ACTUAL_MASK"]], "tmc2225_cs_actual_shift (c macro)": [[0, "c.TMC2225_CS_ACTUAL_SHIFT"]], "tmc2225_cur_a_mask (c macro)": [[0, "c.TMC2225_CUR_A_MASK"]], "tmc2225_cur_a_shift (c macro)": [[0, "c.TMC2225_CUR_A_SHIFT"]], "tmc2225_cur_b_mask (c macro)": [[0, "c.TMC2225_CUR_B_MASK"]], "tmc2225_cur_b_shift (c macro)": [[0, "c.TMC2225_CUR_B_SHIFT"]], "tmc2225_dedge_mask (c macro)": [[0, "c.TMC2225_DEDGE_MASK"]], "tmc2225_dedge_shift (c macro)": [[0, "c.TMC2225_DEDGE_SHIFT"]], "tmc2225_diag_mask (c macro)": [[0, "c.TMC2225_DIAG_MASK"]], "tmc2225_diag_shift (c macro)": [[0, "c.TMC2225_DIAG_SHIFT"]], "tmc2225_dir_mask (c macro)": [[0, "c.TMC2225_DIR_MASK"]], "tmc2225_dir_shift (c macro)": [[0, "c.TMC2225_DIR_SHIFT"]], "tmc2225_diss2g_mask (c macro)": [[0, "c.TMC2225_DISS2G_MASK"]], "tmc2225_diss2g_shift (c macro)": [[0, "c.TMC2225_DISS2G_SHIFT"]], "tmc2225_diss2vs_mask (c macro)": [[0, "c.TMC2225_DISS2VS_MASK"]], "tmc2225_diss2vs_shift (c macro)": [[0, "c.TMC2225_DISS2VS_SHIFT"]], "tmc2225_drvstatus (c macro)": [[0, "c.TMC2225_DRVSTATUS"]], "tmc2225_drv_err_mask (c macro)": [[0, "c.TMC2225_DRV_ERR_MASK"]], "tmc2225_drv_err_shift (c macro)": [[0, "c.TMC2225_DRV_ERR_SHIFT"]], "tmc2225_enn_mask (c macro)": [[0, "c.TMC2225_ENN_MASK"]], "tmc2225_enn_shift (c macro)": [[0, "c.TMC2225_ENN_SHIFT"]], "tmc2225_en_spreadcycle_mask (c macro)": [[0, "c.TMC2225_EN_SPREADCYCLE_MASK"]], "tmc2225_en_spreadcycle_shift (c macro)": [[0, "c.TMC2225_EN_SPREADCYCLE_SHIFT"]], "tmc2225_factory_conf (c macro)": [[0, "c.TMC2225_FACTORY_CONF"]], "tmc2225_fclktrim_mask (c macro)": [[0, "c.TMC2225_FCLKTRIM_MASK"]], "tmc2225_fclktrim_shift (c macro)": [[0, "c.TMC2225_FCLKTRIM_SHIFT"]], "tmc2225_field_read (c macro)": [[0, "c.TMC2225_FIELD_READ"]], "tmc2225_field_update (c macro)": [[0, "c.TMC2225_FIELD_UPDATE"]], "tmc2225_freewheel_mask (c macro)": [[0, "c.TMC2225_FREEWHEEL_MASK"]], "tmc2225_freewheel_shift (c macro)": [[0, "c.TMC2225_FREEWHEEL_SHIFT"]], "tmc2225_gconf (c macro)": [[0, "c.TMC2225_GCONF"]], "tmc2225_gstat (c macro)": [[0, "c.TMC2225_GSTAT"]], "tmc2225_hend_mask (c macro)": [[0, "c.TMC2225_HEND_MASK"]], "tmc2225_hend_shift (c macro)": [[0, "c.TMC2225_HEND_SHIFT"]], "tmc2225_hstrt_mask (c macro)": [[0, "c.TMC2225_HSTRT_MASK"]], "tmc2225_hstrt_shift (c macro)": [[0, "c.TMC2225_HSTRT_SHIFT"]], "tmc2225_ifcnt (c macro)": [[0, "c.TMC2225_IFCNT"]], "tmc2225_ifcnt_mask (c macro)": [[0, "c.TMC2225_IFCNT_MASK"]], "tmc2225_ifcnt_shift (c macro)": [[0, "c.TMC2225_IFCNT_SHIFT"]], "tmc2225_iholddelay_mask (c macro)": [[0, "c.TMC2225_IHOLDDELAY_MASK"]], "tmc2225_iholddelay_shift (c macro)": [[0, "c.TMC2225_IHOLDDELAY_SHIFT"]], "tmc2225_ihold_irun (c macro)": [[0, "c.TMC2225_IHOLD_IRUN"]], "tmc2225_ihold_mask (c macro)": [[0, "c.TMC2225_IHOLD_MASK"]], "tmc2225_ihold_shift (c macro)": [[0, "c.TMC2225_IHOLD_SHIFT"]], "tmc2225_index_otpw_mask (c macro)": [[0, "c.TMC2225_INDEX_OTPW_MASK"]], "tmc2225_index_otpw_shift (c macro)": [[0, "c.TMC2225_INDEX_OTPW_SHIFT"]], "tmc2225_index_step_mask (c macro)": [[0, "c.TMC2225_INDEX_STEP_MASK"]], "tmc2225_index_step_shift (c macro)": [[0, "c.TMC2225_INDEX_STEP_SHIFT"]], "tmc2225_internal_rsense_mask (c macro)": [[0, "c.TMC2225_INTERNAL_RSENSE_MASK"]], "tmc2225_internal_rsense_shift (c macro)": [[0, "c.TMC2225_INTERNAL_RSENSE_SHIFT"]], "tmc2225_intpol_mask (c macro)": [[0, "c.TMC2225_INTPOL_MASK"]], "tmc2225_intpol_shift (c macro)": [[0, "c.TMC2225_INTPOL_SHIFT"]], "tmc2225_ioin (c macro)": [[0, "c.TMC2225_IOIN"]], "tmc2225_irun_mask (c macro)": [[0, "c.TMC2225_IRUN_MASK"]], "tmc2225_irun_shift (c macro)": [[0, "c.TMC2225_IRUN_SHIFT"]], "tmc2225_i_scale_analog_mask (c macro)": [[0, "c.TMC2225_I_SCALE_ANALOG_MASK"]], "tmc2225_i_scale_analog_shift (c macro)": [[0, "c.TMC2225_I_SCALE_ANALOG_SHIFT"]], "tmc2225_max_acceleration (c macro)": [[0, "c.TMC2225_MAX_ACCELERATION"]], "tmc2225_max_velocity (c macro)": [[0, "c.TMC2225_MAX_VELOCITY"]], "tmc2225_motors (c macro)": [[0, "c.TMC2225_MOTORS"]], "tmc2225_mres_mask (c macro)": [[0, "c.TMC2225_MRES_MASK"]], "tmc2225_mres_shift (c macro)": [[0, "c.TMC2225_MRES_SHIFT"]], "tmc2225_ms1_mask (c macro)": [[0, "c.TMC2225_MS1_MASK"]], "tmc2225_ms1_shift (c macro)": [[0, "c.TMC2225_MS1_SHIFT"]], "tmc2225_ms2_mask (c macro)": [[0, "c.TMC2225_MS2_MASK"]], "tmc2225_ms2_shift (c macro)": [[0, "c.TMC2225_MS2_SHIFT"]], "tmc2225_mscnt (c macro)": [[0, "c.TMC2225_MSCNT"]], "tmc2225_mscnt_mask (c macro)": [[0, "c.TMC2225_MSCNT_MASK"]], "tmc2225_mscnt_shift (c macro)": [[0, "c.TMC2225_MSCNT_SHIFT"]], "tmc2225_mscuract (c macro)": [[0, "c.TMC2225_MSCURACT"]], "tmc2225_mstep_reg_select_mask (c macro)": [[0, "c.TMC2225_MSTEP_REG_SELECT_MASK"]], "tmc2225_mstep_reg_select_shift (c macro)": [[0, "c.TMC2225_MSTEP_REG_SELECT_SHIFT"]], "tmc2225_multistep_filt_mask (c macro)": [[0, "c.TMC2225_MULTISTEP_FILT_MASK"]], "tmc2225_multistep_filt_shift (c macro)": [[0, "c.TMC2225_MULTISTEP_FILT_SHIFT"]], "tmc2225_ola_mask (c macro)": [[0, "c.TMC2225_OLA_MASK"]], "tmc2225_ola_shift (c macro)": [[0, "c.TMC2225_OLA_SHIFT"]], "tmc2225_olb_mask (c macro)": [[0, "c.TMC2225_OLB_MASK"]], "tmc2225_olb_shift (c macro)": [[0, "c.TMC2225_OLB_SHIFT"]], "tmc2225_otp0_byte_0_read_data_mask (c macro)": [[0, "c.TMC2225_OTP0_BYTE_0_READ_DATA_MASK"]], "tmc2225_otp0_byte_0_read_data_shift (c macro)": [[0, "c.TMC2225_OTP0_BYTE_0_READ_DATA_SHIFT"]], "tmc2225_otp1_byte_1_read_data_mask (c macro)": [[0, "c.TMC2225_OTP1_BYTE_1_READ_DATA_MASK"]], "tmc2225_otp1_byte_1_read_data_shift (c macro)": [[0, "c.TMC2225_OTP1_BYTE_1_READ_DATA_SHIFT"]], "tmc2225_otp2_byte_2_read_data_mask (c macro)": [[0, "c.TMC2225_OTP2_BYTE_2_READ_DATA_MASK"]], "tmc2225_otp2_byte_2_read_data_shift (c macro)": [[0, "c.TMC2225_OTP2_BYTE_2_READ_DATA_SHIFT"]], "tmc2225_otpbit_mask (c macro)": [[0, "c.TMC2225_OTPBIT_MASK"]], "tmc2225_otpbit_shift (c macro)": [[0, "c.TMC2225_OTPBIT_SHIFT"]], "tmc2225_otpbyte_mask (c macro)": [[0, "c.TMC2225_OTPBYTE_MASK"]], "tmc2225_otpbyte_shift (c macro)": [[0, "c.TMC2225_OTPBYTE_SHIFT"]], "tmc2225_otpmagic_mask (c macro)": [[0, "c.TMC2225_OTPMAGIC_MASK"]], "tmc2225_otpmagic_shift (c macro)": [[0, "c.TMC2225_OTPMAGIC_SHIFT"]], "tmc2225_otpw_mask (c macro)": [[0, "c.TMC2225_OTPW_MASK"]], "tmc2225_otpw_shift (c macro)": [[0, "c.TMC2225_OTPW_SHIFT"]], "tmc2225_otp_prog (c macro)": [[0, "c.TMC2225_OTP_PROG"]], "tmc2225_otp_read (c macro)": [[0, "c.TMC2225_OTP_READ"]], "tmc2225_ottrim_mask (c macro)": [[0, "c.TMC2225_OTTRIM_MASK"]], "tmc2225_ottrim_shift (c macro)": [[0, "c.TMC2225_OTTRIM_SHIFT"]], "tmc2225_ot_mask (c macro)": [[0, "c.TMC2225_OT_MASK"]], "tmc2225_ot_shift (c macro)": [[0, "c.TMC2225_OT_SHIFT"]], "tmc2225_pdn_disable_mask (c macro)": [[0, "c.TMC2225_PDN_DISABLE_MASK"]], "tmc2225_pdn_disable_shift (c macro)": [[0, "c.TMC2225_PDN_DISABLE_SHIFT"]], "tmc2225_pdn_uart_mask (c macro)": [[0, "c.TMC2225_PDN_UART_MASK"]], "tmc2225_pdn_uart_shift (c macro)": [[0, "c.TMC2225_PDN_UART_SHIFT"]], "tmc2225_pwmconf (c macro)": [[0, "c.TMC2225_PWMCONF"]], "tmc2225_pwmscale (c macro)": [[0, "c.TMC2225_PWMSCALE"]], "tmc2225_pwm_auto (c macro)": [[0, "c.TMC2225_PWM_AUTO"]], "tmc2225_pwm_autograd_mask (c macro)": [[0, "c.TMC2225_PWM_AUTOGRAD_MASK"]], "tmc2225_pwm_autograd_shift (c macro)": [[0, "c.TMC2225_PWM_AUTOGRAD_SHIFT"]], "tmc2225_pwm_autoscale_mask (c macro)": [[0, "c.TMC2225_PWM_AUTOSCALE_MASK"]], "tmc2225_pwm_autoscale_shift (c macro)": [[0, "c.TMC2225_PWM_AUTOSCALE_SHIFT"]], "tmc2225_pwm_freq_mask (c macro)": [[0, "c.TMC2225_PWM_FREQ_MASK"]], "tmc2225_pwm_freq_shift (c macro)": [[0, "c.TMC2225_PWM_FREQ_SHIFT"]], "tmc2225_pwm_grad_auto_mask (c macro)": [[0, "c.TMC2225_PWM_GRAD_AUTO_MASK"]], "tmc2225_pwm_grad_auto_shift (c macro)": [[0, "c.TMC2225_PWM_GRAD_AUTO_SHIFT"]], "tmc2225_pwm_grad_mask (c macro)": [[0, "c.TMC2225_PWM_GRAD_MASK"]], "tmc2225_pwm_grad_shift (c macro)": [[0, "c.TMC2225_PWM_GRAD_SHIFT"]], "tmc2225_pwm_lim_mask (c macro)": [[0, "c.TMC2225_PWM_LIM_MASK"]], "tmc2225_pwm_lim_shift (c macro)": [[0, "c.TMC2225_PWM_LIM_SHIFT"]], "tmc2225_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC2225_PWM_OFS_AUTO_MASK"]], "tmc2225_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC2225_PWM_OFS_AUTO_SHIFT"]], "tmc2225_pwm_ofs_mask (c macro)": [[0, "c.TMC2225_PWM_OFS_MASK"]], "tmc2225_pwm_ofs_shift (c macro)": [[0, "c.TMC2225_PWM_OFS_SHIFT"]], "tmc2225_pwm_reg_mask (c macro)": [[0, "c.TMC2225_PWM_REG_MASK"]], "tmc2225_pwm_reg_shift (c macro)": [[0, "c.TMC2225_PWM_REG_SHIFT"]], "tmc2225_pwm_scale_auto_mask (c macro)": [[0, "c.TMC2225_PWM_SCALE_AUTO_MASK"]], "tmc2225_pwm_scale_auto_shift (c macro)": [[0, "c.TMC2225_PWM_SCALE_AUTO_SHIFT"]], "tmc2225_pwm_scale_sum_mask (c macro)": [[0, "c.TMC2225_PWM_SCALE_SUM_MASK"]], "tmc2225_pwm_scale_sum_shift (c macro)": [[0, "c.TMC2225_PWM_SCALE_SUM_SHIFT"]], "tmc2225_register_count (c macro)": [[0, "c.TMC2225_REGISTER_COUNT"]], "tmc2225_reset_mask (c macro)": [[0, "c.TMC2225_RESET_MASK"]], "tmc2225_reset_shift (c macro)": [[0, "c.TMC2225_RESET_SHIFT"]], "tmc2225_s2ga_mask (c macro)": [[0, "c.TMC2225_S2GA_MASK"]], "tmc2225_s2ga_shift (c macro)": [[0, "c.TMC2225_S2GA_SHIFT"]], "tmc2225_s2gb_mask (c macro)": [[0, "c.TMC2225_S2GB_MASK"]], "tmc2225_s2gb_shift (c macro)": [[0, "c.TMC2225_S2GB_SHIFT"]], "tmc2225_s2vsa_mask (c macro)": [[0, "c.TMC2225_S2VSA_MASK"]], "tmc2225_s2vsa_shift (c macro)": [[0, "c.TMC2225_S2VSA_SHIFT"]], "tmc2225_s2vsb_mask (c macro)": [[0, "c.TMC2225_S2VSB_MASK"]], "tmc2225_s2vsb_shift (c macro)": [[0, "c.TMC2225_S2VSB_SHIFT"]], "tmc2225_sel_a_mask (c macro)": [[0, "c.TMC2225_SEL_A_MASK"]], "tmc2225_sel_a_shift (c macro)": [[0, "c.TMC2225_SEL_A_SHIFT"]], "tmc2225_shaft_mask (c macro)": [[0, "c.TMC2225_SHAFT_MASK"]], "tmc2225_shaft_shift (c macro)": [[0, "c.TMC2225_SHAFT_SHIFT"]], "tmc2225_slaveconf (c macro)": [[0, "c.TMC2225_SLAVECONF"]], "tmc2225_slaveconf_mask (c macro)": [[0, "c.TMC2225_SLAVECONF_MASK"]], "tmc2225_slaveconf_shift (c macro)": [[0, "c.TMC2225_SLAVECONF_SHIFT"]], "tmc2225_stealth_mask (c macro)": [[0, "c.TMC2225_STEALTH_MASK"]], "tmc2225_stealth_shift (c macro)": [[0, "c.TMC2225_STEALTH_SHIFT"]], "tmc2225_step_mask (c macro)": [[0, "c.TMC2225_STEP_MASK"]], "tmc2225_step_shift (c macro)": [[0, "c.TMC2225_STEP_SHIFT"]], "tmc2225_stst_mask (c macro)": [[0, "c.TMC2225_STST_MASK"]], "tmc2225_stst_shift (c macro)": [[0, "c.TMC2225_STST_SHIFT"]], "tmc2225_t120_mask (c macro)": [[0, "c.TMC2225_T120_MASK"]], "tmc2225_t120_shift (c macro)": [[0, "c.TMC2225_T120_SHIFT"]], "tmc2225_t143_mask (c macro)": [[0, "c.TMC2225_T143_MASK"]], "tmc2225_t143_shift (c macro)": [[0, "c.TMC2225_T143_SHIFT"]], "tmc2225_t150_mask (c macro)": [[0, "c.TMC2225_T150_MASK"]], "tmc2225_t150_shift (c macro)": [[0, "c.TMC2225_T150_SHIFT"]], "tmc2225_t157_mask (c macro)": [[0, "c.TMC2225_T157_MASK"]], "tmc2225_t157_shift (c macro)": [[0, "c.TMC2225_T157_SHIFT"]], "tmc2225_tbl_mask (c macro)": [[0, "c.TMC2225_TBL_MASK"]], "tmc2225_tbl_shift (c macro)": [[0, "c.TMC2225_TBL_SHIFT"]], "tmc2225_test_mode_mask (c macro)": [[0, "c.TMC2225_TEST_MODE_MASK"]], "tmc2225_test_mode_shift (c macro)": [[0, "c.TMC2225_TEST_MODE_SHIFT"]], "tmc2225_toff_mask (c macro)": [[0, "c.TMC2225_TOFF_MASK"]], "tmc2225_toff_shift (c macro)": [[0, "c.TMC2225_TOFF_SHIFT"]], "tmc2225_tpowerdown (c macro)": [[0, "c.TMC2225_TPOWERDOWN"]], "tmc2225_tpowerdown_mask (c macro)": [[0, "c.TMC2225_TPOWERDOWN_MASK"]], "tmc2225_tpowerdown_shift (c macro)": [[0, "c.TMC2225_TPOWERDOWN_SHIFT"]], "tmc2225_tpwmthrs (c macro)": [[0, "c.TMC2225_TPWMTHRS"]], "tmc2225_tpwmthrs_mask (c macro)": [[0, "c.TMC2225_TPWMTHRS_MASK"]], "tmc2225_tpwmthrs_shift (c macro)": [[0, "c.TMC2225_TPWMTHRS_SHIFT"]], "tmc2225_tstep (c macro)": [[0, "c.TMC2225_TSTEP"]], "tmc2225_tstep_mask (c macro)": [[0, "c.TMC2225_TSTEP_MASK"]], "tmc2225_tstep_shift (c macro)": [[0, "c.TMC2225_TSTEP_SHIFT"]], "tmc2225_uv_cp_mask (c macro)": [[0, "c.TMC2225_UV_CP_MASK"]], "tmc2225_uv_cp_shift (c macro)": [[0, "c.TMC2225_UV_CP_SHIFT"]], "tmc2225_vactual (c macro)": [[0, "c.TMC2225_VACTUAL"]], "tmc2225_vactual_mask (c macro)": [[0, "c.TMC2225_VACTUAL_MASK"]], "tmc2225_vactual_shift (c macro)": [[0, "c.TMC2225_VACTUAL_SHIFT"]], "tmc2225_version_mask (c macro)": [[0, "c.TMC2225_VERSION_MASK"]], "tmc2225_version_shift (c macro)": [[0, "c.TMC2225_VERSION_SHIFT"]], "tmc2225_vsense_mask (c macro)": [[0, "c.TMC2225_VSENSE_MASK"]], "tmc2225_vsense_shift (c macro)": [[0, "c.TMC2225_VSENSE_SHIFT"]], "tmc2225_write_bit (c macro)": [[0, "c.TMC2225_WRITE_BIT"]], "tmc2226typedef (c++ struct)": [[0, "_CPPv414TMC2226TypeDef"]], "tmc2226typedef::config (c++ member)": [[0, "_CPPv4N14TMC2226TypeDef6configE"]], "tmc2226typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2226TypeDef14registerAccessE"]], "tmc2226typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2226TypeDef18registerResetStateE"]], "tmc2226typedef::slaveaddress (c++ member)": [[0, "_CPPv4N14TMC2226TypeDef12slaveAddressE"]], "tmc2226_address_mask (c macro)": [[0, "c.TMC2226_ADDRESS_MASK"]], "tmc2226_chopconf (c macro)": [[0, "c.TMC2226_CHOPCONF"]], "tmc2226_coolconf (c macro)": [[0, "c.TMC2226_COOLCONF"]], "tmc2226_cs_actual_mask (c macro)": [[0, "c.TMC2226_CS_ACTUAL_MASK"]], "tmc2226_cs_actual_shift (c macro)": [[0, "c.TMC2226_CS_ACTUAL_SHIFT"]], "tmc2226_cur_a_mask (c macro)": [[0, "c.TMC2226_CUR_A_MASK"]], "tmc2226_cur_a_shift (c macro)": [[0, "c.TMC2226_CUR_A_SHIFT"]], "tmc2226_cur_b_mask (c macro)": [[0, "c.TMC2226_CUR_B_MASK"]], "tmc2226_cur_b_shift (c macro)": [[0, "c.TMC2226_CUR_B_SHIFT"]], "tmc2226_dedge_mask (c macro)": [[0, "c.TMC2226_DEDGE_MASK"]], "tmc2226_dedge_shift (c macro)": [[0, "c.TMC2226_DEDGE_SHIFT"]], "tmc2226_diag_mask (c macro)": [[0, "c.TMC2226_DIAG_MASK"]], "tmc2226_diag_shift (c macro)": [[0, "c.TMC2226_DIAG_SHIFT"]], "tmc2226_dir_mask (c macro)": [[0, "c.TMC2226_DIR_MASK"]], "tmc2226_dir_shift (c macro)": [[0, "c.TMC2226_DIR_SHIFT"]], "tmc2226_diss2g_mask (c macro)": [[0, "c.TMC2226_DISS2G_MASK"]], "tmc2226_diss2g_shift (c macro)": [[0, "c.TMC2226_DISS2G_SHIFT"]], "tmc2226_diss2vs_mask (c macro)": [[0, "c.TMC2226_DISS2VS_MASK"]], "tmc2226_diss2vs_shift (c macro)": [[0, "c.TMC2226_DISS2VS_SHIFT"]], "tmc2226_drvstatus (c macro)": [[0, "c.TMC2226_DRVSTATUS"]], "tmc2226_drv_err_mask (c macro)": [[0, "c.TMC2226_DRV_ERR_MASK"]], "tmc2226_drv_err_shift (c macro)": [[0, "c.TMC2226_DRV_ERR_SHIFT"]], "tmc2226_enn_mask (c macro)": [[0, "c.TMC2226_ENN_MASK"]], "tmc2226_enn_shift (c macro)": [[0, "c.TMC2226_ENN_SHIFT"]], "tmc2226_en_spreadcycle_mask (c macro)": [[0, "c.TMC2226_EN_SPREADCYCLE_MASK"]], "tmc2226_en_spreadcycle_shift (c macro)": [[0, "c.TMC2226_EN_SPREADCYCLE_SHIFT"]], "tmc2226_factory_conf (c macro)": [[0, "c.TMC2226_FACTORY_CONF"]], "tmc2226_fclktrim_mask (c macro)": [[0, "c.TMC2226_FCLKTRIM_MASK"]], "tmc2226_fclktrim_shift (c macro)": [[0, "c.TMC2226_FCLKTRIM_SHIFT"]], "tmc2226_field_read (c macro)": [[0, "c.TMC2226_FIELD_READ"]], "tmc2226_field_update (c macro)": [[0, "c.TMC2226_FIELD_UPDATE"]], "tmc2226_freewheel_mask (c macro)": [[0, "c.TMC2226_FREEWHEEL_MASK"]], "tmc2226_freewheel_shift (c macro)": [[0, "c.TMC2226_FREEWHEEL_SHIFT"]], "tmc2226_gconf (c macro)": [[0, "c.TMC2226_GCONF"]], "tmc2226_gstat (c macro)": [[0, "c.TMC2226_GSTAT"]], "tmc2226_hend_mask (c macro)": [[0, "c.TMC2226_HEND_MASK"]], "tmc2226_hend_shift (c macro)": [[0, "c.TMC2226_HEND_SHIFT"]], "tmc2226_hstrt_mask (c macro)": [[0, "c.TMC2226_HSTRT_MASK"]], "tmc2226_hstrt_shift (c macro)": [[0, "c.TMC2226_HSTRT_SHIFT"]], "tmc2226_ifcnt (c macro)": [[0, "c.TMC2226_IFCNT"]], "tmc2226_ifcnt_mask (c macro)": [[0, "c.TMC2226_IFCNT_MASK"]], "tmc2226_ifcnt_shift (c macro)": [[0, "c.TMC2226_IFCNT_SHIFT"]], "tmc2226_iholddelay_mask (c macro)": [[0, "c.TMC2226_IHOLDDELAY_MASK"]], "tmc2226_iholddelay_shift (c macro)": [[0, "c.TMC2226_IHOLDDELAY_SHIFT"]], "tmc2226_ihold_irun (c macro)": [[0, "c.TMC2226_IHOLD_IRUN"]], "tmc2226_ihold_mask (c macro)": [[0, "c.TMC2226_IHOLD_MASK"]], "tmc2226_ihold_shift (c macro)": [[0, "c.TMC2226_IHOLD_SHIFT"]], "tmc2226_index_otpw_mask (c macro)": [[0, "c.TMC2226_INDEX_OTPW_MASK"]], "tmc2226_index_otpw_shift (c macro)": [[0, "c.TMC2226_INDEX_OTPW_SHIFT"]], "tmc2226_index_step_mask (c macro)": [[0, "c.TMC2226_INDEX_STEP_MASK"]], "tmc2226_index_step_shift (c macro)": [[0, "c.TMC2226_INDEX_STEP_SHIFT"]], "tmc2226_internal_rsense_mask (c macro)": [[0, "c.TMC2226_INTERNAL_RSENSE_MASK"]], "tmc2226_internal_rsense_shift (c macro)": [[0, "c.TMC2226_INTERNAL_RSENSE_SHIFT"]], "tmc2226_intpol_mask (c macro)": [[0, "c.TMC2226_INTPOL_MASK"]], "tmc2226_intpol_shift (c macro)": [[0, "c.TMC2226_INTPOL_SHIFT"]], "tmc2226_ioin (c macro)": [[0, "c.TMC2226_IOIN"]], "tmc2226_irun_mask (c macro)": [[0, "c.TMC2226_IRUN_MASK"]], "tmc2226_irun_shift (c macro)": [[0, "c.TMC2226_IRUN_SHIFT"]], "tmc2226_i_scale_analog_mask (c macro)": [[0, "c.TMC2226_I_SCALE_ANALOG_MASK"]], "tmc2226_i_scale_analog_shift (c macro)": [[0, "c.TMC2226_I_SCALE_ANALOG_SHIFT"]], "tmc2226_max_acceleration (c macro)": [[0, "c.TMC2226_MAX_ACCELERATION"]], "tmc2226_max_velocity (c macro)": [[0, "c.TMC2226_MAX_VELOCITY"]], "tmc2226_motors (c macro)": [[0, "c.TMC2226_MOTORS"]], "tmc2226_mres_mask (c macro)": [[0, "c.TMC2226_MRES_MASK"]], "tmc2226_mres_shift (c macro)": [[0, "c.TMC2226_MRES_SHIFT"]], "tmc2226_ms1_mask (c macro)": [[0, "c.TMC2226_MS1_MASK"]], "tmc2226_ms1_shift (c macro)": [[0, "c.TMC2226_MS1_SHIFT"]], "tmc2226_ms2_mask (c macro)": [[0, "c.TMC2226_MS2_MASK"]], "tmc2226_ms2_shift (c macro)": [[0, "c.TMC2226_MS2_SHIFT"]], "tmc2226_mscnt (c macro)": [[0, "c.TMC2226_MSCNT"]], "tmc2226_mscnt_mask (c macro)": [[0, "c.TMC2226_MSCNT_MASK"]], "tmc2226_mscnt_shift (c macro)": [[0, "c.TMC2226_MSCNT_SHIFT"]], "tmc2226_mscuract (c macro)": [[0, "c.TMC2226_MSCURACT"]], "tmc2226_mstep_reg_select_mask (c macro)": [[0, "c.TMC2226_MSTEP_REG_SELECT_MASK"]], "tmc2226_mstep_reg_select_shift (c macro)": [[0, "c.TMC2226_MSTEP_REG_SELECT_SHIFT"]], "tmc2226_multistep_filt_mask (c macro)": [[0, "c.TMC2226_MULTISTEP_FILT_MASK"]], "tmc2226_multistep_filt_shift (c macro)": [[0, "c.TMC2226_MULTISTEP_FILT_SHIFT"]], "tmc2226_ola_mask (c macro)": [[0, "c.TMC2226_OLA_MASK"]], "tmc2226_ola_shift (c macro)": [[0, "c.TMC2226_OLA_SHIFT"]], "tmc2226_olb_mask (c macro)": [[0, "c.TMC2226_OLB_MASK"]], "tmc2226_olb_shift (c macro)": [[0, "c.TMC2226_OLB_SHIFT"]], "tmc2226_otp0_byte_0_read_data_mask (c macro)": [[0, "c.TMC2226_OTP0_BYTE_0_READ_DATA_MASK"]], "tmc2226_otp0_byte_0_read_data_shift (c macro)": [[0, "c.TMC2226_OTP0_BYTE_0_READ_DATA_SHIFT"]], "tmc2226_otp1_byte_1_read_data_mask (c macro)": [[0, "c.TMC2226_OTP1_BYTE_1_READ_DATA_MASK"]], "tmc2226_otp1_byte_1_read_data_shift (c macro)": [[0, "c.TMC2226_OTP1_BYTE_1_READ_DATA_SHIFT"]], "tmc2226_otp2_byte_2_read_data_mask (c macro)": [[0, "c.TMC2226_OTP2_BYTE_2_READ_DATA_MASK"]], "tmc2226_otp2_byte_2_read_data_shift (c macro)": [[0, "c.TMC2226_OTP2_BYTE_2_READ_DATA_SHIFT"]], "tmc2226_otpbit_mask (c macro)": [[0, "c.TMC2226_OTPBIT_MASK"]], "tmc2226_otpbit_shift (c macro)": [[0, "c.TMC2226_OTPBIT_SHIFT"]], "tmc2226_otpbyte_mask (c macro)": [[0, "c.TMC2226_OTPBYTE_MASK"]], "tmc2226_otpbyte_shift (c macro)": [[0, "c.TMC2226_OTPBYTE_SHIFT"]], "tmc2226_otpmagic_mask (c macro)": [[0, "c.TMC2226_OTPMAGIC_MASK"]], "tmc2226_otpmagic_shift (c macro)": [[0, "c.TMC2226_OTPMAGIC_SHIFT"]], "tmc2226_otpw_mask (c macro)": [[0, "c.TMC2226_OTPW_MASK"]], "tmc2226_otpw_shift (c macro)": [[0, "c.TMC2226_OTPW_SHIFT"]], "tmc2226_otp_prog (c macro)": [[0, "c.TMC2226_OTP_PROG"]], "tmc2226_otp_read (c macro)": [[0, "c.TMC2226_OTP_READ"]], "tmc2226_ottrim_mask (c macro)": [[0, "c.TMC2226_OTTRIM_MASK"]], "tmc2226_ottrim_shift (c macro)": [[0, "c.TMC2226_OTTRIM_SHIFT"]], "tmc2226_ot_mask (c macro)": [[0, "c.TMC2226_OT_MASK"]], "tmc2226_ot_shift (c macro)": [[0, "c.TMC2226_OT_SHIFT"]], "tmc2226_pdn_disable_mask (c macro)": [[0, "c.TMC2226_PDN_DISABLE_MASK"]], "tmc2226_pdn_disable_shift (c macro)": [[0, "c.TMC2226_PDN_DISABLE_SHIFT"]], "tmc2226_pdn_uart_mask (c macro)": [[0, "c.TMC2226_PDN_UART_MASK"]], "tmc2226_pdn_uart_shift (c macro)": [[0, "c.TMC2226_PDN_UART_SHIFT"]], "tmc2226_pwmconf (c macro)": [[0, "c.TMC2226_PWMCONF"]], "tmc2226_pwmscale (c macro)": [[0, "c.TMC2226_PWMSCALE"]], "tmc2226_pwm_auto (c macro)": [[0, "c.TMC2226_PWM_AUTO"]], "tmc2226_pwm_autograd_mask (c macro)": [[0, "c.TMC2226_PWM_AUTOGRAD_MASK"]], "tmc2226_pwm_autograd_shift (c macro)": [[0, "c.TMC2226_PWM_AUTOGRAD_SHIFT"]], "tmc2226_pwm_autoscale_mask (c macro)": [[0, "c.TMC2226_PWM_AUTOSCALE_MASK"]], "tmc2226_pwm_autoscale_shift (c macro)": [[0, "c.TMC2226_PWM_AUTOSCALE_SHIFT"]], "tmc2226_pwm_freq_mask (c macro)": [[0, "c.TMC2226_PWM_FREQ_MASK"]], "tmc2226_pwm_freq_shift (c macro)": [[0, "c.TMC2226_PWM_FREQ_SHIFT"]], "tmc2226_pwm_grad_auto_mask (c macro)": [[0, "c.TMC2226_PWM_GRAD_AUTO_MASK"]], "tmc2226_pwm_grad_auto_shift (c macro)": [[0, "c.TMC2226_PWM_GRAD_AUTO_SHIFT"]], "tmc2226_pwm_grad_mask (c macro)": [[0, "c.TMC2226_PWM_GRAD_MASK"]], "tmc2226_pwm_grad_shift (c macro)": [[0, "c.TMC2226_PWM_GRAD_SHIFT"]], "tmc2226_pwm_lim_mask (c macro)": [[0, "c.TMC2226_PWM_LIM_MASK"]], "tmc2226_pwm_lim_shift (c macro)": [[0, "c.TMC2226_PWM_LIM_SHIFT"]], "tmc2226_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC2226_PWM_OFS_AUTO_MASK"]], "tmc2226_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC2226_PWM_OFS_AUTO_SHIFT"]], "tmc2226_pwm_ofs_mask (c macro)": [[0, "c.TMC2226_PWM_OFS_MASK"]], "tmc2226_pwm_ofs_shift (c macro)": [[0, "c.TMC2226_PWM_OFS_SHIFT"]], "tmc2226_pwm_reg_mask (c macro)": [[0, "c.TMC2226_PWM_REG_MASK"]], "tmc2226_pwm_reg_shift (c macro)": [[0, "c.TMC2226_PWM_REG_SHIFT"]], "tmc2226_pwm_scale_auto_mask (c macro)": [[0, "c.TMC2226_PWM_SCALE_AUTO_MASK"]], "tmc2226_pwm_scale_auto_shift (c macro)": [[0, "c.TMC2226_PWM_SCALE_AUTO_SHIFT"]], "tmc2226_pwm_scale_sum_mask (c macro)": [[0, "c.TMC2226_PWM_SCALE_SUM_MASK"]], "tmc2226_pwm_scale_sum_shift (c macro)": [[0, "c.TMC2226_PWM_SCALE_SUM_SHIFT"]], "tmc2226_register_count (c macro)": [[0, "c.TMC2226_REGISTER_COUNT"]], "tmc2226_reset_mask (c macro)": [[0, "c.TMC2226_RESET_MASK"]], "tmc2226_reset_shift (c macro)": [[0, "c.TMC2226_RESET_SHIFT"]], "tmc2226_s2ga_mask (c macro)": [[0, "c.TMC2226_S2GA_MASK"]], "tmc2226_s2ga_shift (c macro)": [[0, "c.TMC2226_S2GA_SHIFT"]], "tmc2226_s2gb_mask (c macro)": [[0, "c.TMC2226_S2GB_MASK"]], "tmc2226_s2gb_shift (c macro)": [[0, "c.TMC2226_S2GB_SHIFT"]], "tmc2226_s2vsa_mask (c macro)": [[0, "c.TMC2226_S2VSA_MASK"]], "tmc2226_s2vsa_shift (c macro)": [[0, "c.TMC2226_S2VSA_SHIFT"]], "tmc2226_s2vsb_mask (c macro)": [[0, "c.TMC2226_S2VSB_MASK"]], "tmc2226_s2vsb_shift (c macro)": [[0, "c.TMC2226_S2VSB_SHIFT"]], "tmc2226_sedn_mask (c macro)": [[0, "c.TMC2226_SEDN_MASK"]], "tmc2226_sedn_shift (c macro)": [[0, "c.TMC2226_SEDN_SHIFT"]], "tmc2226_seimin_mask (c macro)": [[0, "c.TMC2226_SEIMIN_MASK"]], "tmc2226_seimin_shift (c macro)": [[0, "c.TMC2226_SEIMIN_SHIFT"]], "tmc2226_sel_a_mask (c macro)": [[0, "c.TMC2226_SEL_A_MASK"]], "tmc2226_sel_a_shift (c macro)": [[0, "c.TMC2226_SEL_A_SHIFT"]], "tmc2226_semax_mask (c macro)": [[0, "c.TMC2226_SEMAX_MASK"]], "tmc2226_semax_shift (c macro)": [[0, "c.TMC2226_SEMAX_SHIFT"]], "tmc2226_semin_mask (c macro)": [[0, "c.TMC2226_SEMIN_MASK"]], "tmc2226_semin_shift (c macro)": [[0, "c.TMC2226_SEMIN_SHIFT"]], "tmc2226_seup_mask (c macro)": [[0, "c.TMC2226_SEUP_MASK"]], "tmc2226_seup_shift (c macro)": [[0, "c.TMC2226_SEUP_SHIFT"]], "tmc2226_sgthrs (c macro)": [[0, "c.TMC2226_SGTHRS"]], "tmc2226_sg_result (c macro)": [[0, "c.TMC2226_SG_RESULT"]], "tmc2226_shaft_mask (c macro)": [[0, "c.TMC2226_SHAFT_MASK"]], "tmc2226_shaft_shift (c macro)": [[0, "c.TMC2226_SHAFT_SHIFT"]], "tmc2226_slaveconf (c macro)": [[0, "c.TMC2226_SLAVECONF"]], "tmc2226_slaveconf_mask (c macro)": [[0, "c.TMC2226_SLAVECONF_MASK"]], "tmc2226_slaveconf_shift (c macro)": [[0, "c.TMC2226_SLAVECONF_SHIFT"]], "tmc2226_stealth_mask (c macro)": [[0, "c.TMC2226_STEALTH_MASK"]], "tmc2226_stealth_shift (c macro)": [[0, "c.TMC2226_STEALTH_SHIFT"]], "tmc2226_step_mask (c macro)": [[0, "c.TMC2226_STEP_MASK"]], "tmc2226_step_shift (c macro)": [[0, "c.TMC2226_STEP_SHIFT"]], "tmc2226_stst_mask (c macro)": [[0, "c.TMC2226_STST_MASK"]], "tmc2226_stst_shift (c macro)": [[0, "c.TMC2226_STST_SHIFT"]], "tmc2226_t120_mask (c macro)": [[0, "c.TMC2226_T120_MASK"]], "tmc2226_t120_shift (c macro)": [[0, "c.TMC2226_T120_SHIFT"]], "tmc2226_t143_mask (c macro)": [[0, "c.TMC2226_T143_MASK"]], "tmc2226_t143_shift (c macro)": [[0, "c.TMC2226_T143_SHIFT"]], "tmc2226_t150_mask (c macro)": [[0, "c.TMC2226_T150_MASK"]], "tmc2226_t150_shift (c macro)": [[0, "c.TMC2226_T150_SHIFT"]], "tmc2226_t157_mask (c macro)": [[0, "c.TMC2226_T157_MASK"]], "tmc2226_t157_shift (c macro)": [[0, "c.TMC2226_T157_SHIFT"]], "tmc2226_tbl_mask (c macro)": [[0, "c.TMC2226_TBL_MASK"]], "tmc2226_tbl_shift (c macro)": [[0, "c.TMC2226_TBL_SHIFT"]], "tmc2226_tcoolthrs (c macro)": [[0, "c.TMC2226_TCOOLTHRS"]], "tmc2226_test_mode_mask (c macro)": [[0, "c.TMC2226_TEST_MODE_MASK"]], "tmc2226_test_mode_shift (c macro)": [[0, "c.TMC2226_TEST_MODE_SHIFT"]], "tmc2226_toff_mask (c macro)": [[0, "c.TMC2226_TOFF_MASK"]], "tmc2226_toff_shift (c macro)": [[0, "c.TMC2226_TOFF_SHIFT"]], "tmc2226_tpowerdown (c macro)": [[0, "c.TMC2226_TPOWERDOWN"]], "tmc2226_tpowerdown_mask (c macro)": [[0, "c.TMC2226_TPOWERDOWN_MASK"]], "tmc2226_tpowerdown_shift (c macro)": [[0, "c.TMC2226_TPOWERDOWN_SHIFT"]], "tmc2226_tpwmthrs (c macro)": [[0, "c.TMC2226_TPWMTHRS"]], "tmc2226_tpwmthrs_mask (c macro)": [[0, "c.TMC2226_TPWMTHRS_MASK"]], "tmc2226_tpwmthrs_shift (c macro)": [[0, "c.TMC2226_TPWMTHRS_SHIFT"]], "tmc2226_tstep (c macro)": [[0, "c.TMC2226_TSTEP"]], "tmc2226_tstep_mask (c macro)": [[0, "c.TMC2226_TSTEP_MASK"]], "tmc2226_tstep_shift (c macro)": [[0, "c.TMC2226_TSTEP_SHIFT"]], "tmc2226_uv_cp_mask (c macro)": [[0, "c.TMC2226_UV_CP_MASK"]], "tmc2226_uv_cp_shift (c macro)": [[0, "c.TMC2226_UV_CP_SHIFT"]], "tmc2226_vactual (c macro)": [[0, "c.TMC2226_VACTUAL"]], "tmc2226_vactual_mask (c macro)": [[0, "c.TMC2226_VACTUAL_MASK"]], "tmc2226_vactual_shift (c macro)": [[0, "c.TMC2226_VACTUAL_SHIFT"]], "tmc2226_version_mask (c macro)": [[0, "c.TMC2226_VERSION_MASK"]], "tmc2226_version_shift (c macro)": [[0, "c.TMC2226_VERSION_SHIFT"]], "tmc2226_vsense_mask (c macro)": [[0, "c.TMC2226_VSENSE_MASK"]], "tmc2226_vsense_shift (c macro)": [[0, "c.TMC2226_VSENSE_SHIFT"]], "tmc2226_write_bit (c macro)": [[0, "c.TMC2226_WRITE_BIT"]], "tmc2240typedef (c++ struct)": [[0, "_CPPv414TMC2240TypeDef"]], "tmc2240typedef::config (c++ member)": [[0, "_CPPv4N14TMC2240TypeDef6configE"]], "tmc2240typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC2240TypeDef7oldTickE"]], "tmc2240typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC2240TypeDef4oldXE"]], "tmc2240typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2240TypeDef14registerAccessE"]], "tmc2240typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2240TypeDef18registerResetStateE"]], "tmc2240typedef::slaveaddress (c++ member)": [[0, "_CPPv4N14TMC2240TypeDef12slaveAddressE"]], "tmc2240typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC2240TypeDef8velocityE"]], "tmc2240_adc_ain_mask (c macro)": [[0, "c.TMC2240_ADC_AIN_MASK"]], "tmc2240_adc_ain_shift (c macro)": [[0, "c.TMC2240_ADC_AIN_SHIFT"]], "tmc2240_adc_err_mask (c macro)": [[0, "c.TMC2240_ADC_ERR_MASK"]], "tmc2240_adc_err_shift (c macro)": [[0, "c.TMC2240_ADC_ERR_SHIFT"]], "tmc2240_adc_temp (c macro)": [[0, "c.TMC2240_ADC_TEMP"]], "tmc2240_adc_temp_mask (c macro)": [[0, "c.TMC2240_ADC_TEMP_MASK"]], "tmc2240_adc_temp_shift (c macro)": [[0, "c.TMC2240_ADC_TEMP_SHIFT"]], "tmc2240_adc_vsupply_ain (c macro)": [[0, "c.TMC2240_ADC_VSUPPLY_AIN"]], "tmc2240_adc_vsupply_mask (c macro)": [[0, "c.TMC2240_ADC_VSUPPLY_MASK"]], "tmc2240_adc_vsupply_shift (c macro)": [[0, "c.TMC2240_ADC_VSUPPLY_SHIFT"]], "tmc2240_address_mask (c macro)": [[0, "c.TMC2240_ADDRESS_MASK"]], "tmc2240_chm_mask (c macro)": [[0, "c.TMC2240_CHM_MASK"]], "tmc2240_chm_shift (c macro)": [[0, "c.TMC2240_CHM_SHIFT"]], "tmc2240_chopconf (c macro)": [[0, "c.TMC2240_CHOPCONF"]], "tmc2240_clr_cont_mask (c macro)": [[0, "c.TMC2240_CLR_CONT_MASK"]], "tmc2240_clr_cont_shift (c macro)": [[0, "c.TMC2240_CLR_CONT_SHIFT"]], "tmc2240_clr_enc_x_mask (c macro)": [[0, "c.TMC2240_CLR_ENC_X_MASK"]], "tmc2240_clr_enc_x_shift (c macro)": [[0, "c.TMC2240_CLR_ENC_X_SHIFT"]], "tmc2240_clr_once_mask (c macro)": [[0, "c.TMC2240_CLR_ONCE_MASK"]], "tmc2240_clr_once_shift (c macro)": [[0, "c.TMC2240_CLR_ONCE_SHIFT"]], "tmc2240_comp_a1_a2_mask (c macro)": [[0, "c.TMC2240_COMP_A1_A2_MASK"]], "tmc2240_comp_a1_a2_shift (c macro)": [[0, "c.TMC2240_COMP_A1_A2_SHIFT"]], "tmc2240_comp_a_mask (c macro)": [[0, "c.TMC2240_COMP_A_MASK"]], "tmc2240_comp_a_shift (c macro)": [[0, "c.TMC2240_COMP_A_SHIFT"]], "tmc2240_comp_b1_b2_mask (c macro)": [[0, "c.TMC2240_COMP_B1_B2_MASK"]], "tmc2240_comp_b1_b2_shift (c macro)": [[0, "c.TMC2240_COMP_B1_B2_SHIFT"]], "tmc2240_comp_b_mask (c macro)": [[0, "c.TMC2240_COMP_B_MASK"]], "tmc2240_comp_b_shift (c macro)": [[0, "c.TMC2240_COMP_B_SHIFT"]], "tmc2240_coolconf (c macro)": [[0, "c.TMC2240_COOLCONF"]], "tmc2240_cs_actual_mask (c macro)": [[0, "c.TMC2240_CS_ACTUAL_MASK"]], "tmc2240_cs_actual_shift (c macro)": [[0, "c.TMC2240_CS_ACTUAL_SHIFT"]], "tmc2240_current_range_mask (c macro)": [[0, "c.TMC2240_CURRENT_RANGE_MASK"]], "tmc2240_current_range_shift (c macro)": [[0, "c.TMC2240_CURRENT_RANGE_SHIFT"]], "tmc2240_cur_a_mask (c macro)": [[0, "c.TMC2240_CUR_A_MASK"]], "tmc2240_cur_a_shift (c macro)": [[0, "c.TMC2240_CUR_A_SHIFT"]], "tmc2240_cur_b_mask (c macro)": [[0, "c.TMC2240_CUR_B_MASK"]], "tmc2240_cur_b_shift (c macro)": [[0, "c.TMC2240_CUR_B_SHIFT"]], "tmc2240_dcctrl (c macro)": [[0, "c.TMC2240_DCCTRL"]], "tmc2240_dc_sg_mask (c macro)": [[0, "c.TMC2240_DC_SG_MASK"]], "tmc2240_dc_sg_shift (c macro)": [[0, "c.TMC2240_DC_SG_SHIFT"]], "tmc2240_dc_time_mask (c macro)": [[0, "c.TMC2240_DC_TIME_MASK"]], "tmc2240_dc_time_shift (c macro)": [[0, "c.TMC2240_DC_TIME_SHIFT"]], "tmc2240_dedge_mask (c macro)": [[0, "c.TMC2240_DEDGE_MASK"]], "tmc2240_dedge_shift (c macro)": [[0, "c.TMC2240_DEDGE_SHIFT"]], "tmc2240_deviation_warn_mask (c macro)": [[0, "c.TMC2240_DEVIATION_WARN_MASK"]], "tmc2240_deviation_warn_shift (c macro)": [[0, "c.TMC2240_DEVIATION_WARN_SHIFT"]], "tmc2240_diag0_error_mask (c macro)": [[0, "c.TMC2240_DIAG0_ERROR_MASK"]], "tmc2240_diag0_error_shift (c macro)": [[0, "c.TMC2240_DIAG0_ERROR_SHIFT"]], "tmc2240_diag0_otpw_mask (c macro)": [[0, "c.TMC2240_DIAG0_OTPW_MASK"]], "tmc2240_diag0_otpw_shift (c macro)": [[0, "c.TMC2240_DIAG0_OTPW_SHIFT"]], "tmc2240_diag0_pushpull_mask (c macro)": [[0, "c.TMC2240_DIAG0_PUSHPULL_MASK"]], "tmc2240_diag0_pushpull_shift (c macro)": [[0, "c.TMC2240_DIAG0_PUSHPULL_SHIFT"]], "tmc2240_diag0_stall_mask (c macro)": [[0, "c.TMC2240_DIAG0_STALL_MASK"]], "tmc2240_diag0_stall_shift (c macro)": [[0, "c.TMC2240_DIAG0_STALL_SHIFT"]], "tmc2240_diag1_index_mask (c macro)": [[0, "c.TMC2240_DIAG1_INDEX_MASK"]], "tmc2240_diag1_index_shift (c macro)": [[0, "c.TMC2240_DIAG1_INDEX_SHIFT"]], "tmc2240_diag1_onstate_mask (c macro)": [[0, "c.TMC2240_DIAG1_ONSTATE_MASK"]], "tmc2240_diag1_onstate_shift (c macro)": [[0, "c.TMC2240_DIAG1_ONSTATE_SHIFT"]], "tmc2240_diag1_pushpull_mask (c macro)": [[0, "c.TMC2240_DIAG1_PUSHPULL_MASK"]], "tmc2240_diag1_pushpull_shift (c macro)": [[0, "c.TMC2240_DIAG1_PUSHPULL_SHIFT"]], "tmc2240_diag1_stall_mask (c macro)": [[0, "c.TMC2240_DIAG1_STALL_MASK"]], "tmc2240_diag1_stall_shift (c macro)": [[0, "c.TMC2240_DIAG1_STALL_SHIFT"]], "tmc2240_direct_coil_a_mask (c macro)": [[0, "c.TMC2240_DIRECT_COIL_A_MASK"]], "tmc2240_direct_coil_a_shift (c macro)": [[0, "c.TMC2240_DIRECT_COIL_A_SHIFT"]], "tmc2240_direct_coil_b_mask (c macro)": [[0, "c.TMC2240_DIRECT_COIL_B_MASK"]], "tmc2240_direct_coil_b_shift (c macro)": [[0, "c.TMC2240_DIRECT_COIL_B_SHIFT"]], "tmc2240_direct_mode (c macro)": [[0, "c.TMC2240_DIRECT_MODE"]], "tmc2240_direct_mode_mask (c macro)": [[0, "c.TMC2240_DIRECT_MODE_MASK"]], "tmc2240_direct_mode_shift (c macro)": [[0, "c.TMC2240_DIRECT_MODE_SHIFT"]], "tmc2240_disfdcc_mask (c macro)": [[0, "c.TMC2240_DISFDCC_MASK"]], "tmc2240_disfdcc_shift (c macro)": [[0, "c.TMC2240_DISFDCC_SHIFT"]], "tmc2240_diss2g_mask (c macro)": [[0, "c.TMC2240_DISS2G_MASK"]], "tmc2240_diss2g_shift (c macro)": [[0, "c.TMC2240_DISS2G_SHIFT"]], "tmc2240_diss2vs_mask (c macro)": [[0, "c.TMC2240_DISS2VS_MASK"]], "tmc2240_diss2vs_shift (c macro)": [[0, "c.TMC2240_DISS2VS_SHIFT"]], "tmc2240_drvstatus (c macro)": [[0, "c.TMC2240_DRVSTATUS"]], "tmc2240_drv_conf (c macro)": [[0, "c.TMC2240_DRV_CONF"]], "tmc2240_drv_enn_mask (c macro)": [[0, "c.TMC2240_DRV_ENN_MASK"]], "tmc2240_drv_enn_shift (c macro)": [[0, "c.TMC2240_DRV_ENN_SHIFT"]], "tmc2240_drv_err_mask (c macro)": [[0, "c.TMC2240_DRV_ERR_MASK"]], "tmc2240_drv_err_shift (c macro)": [[0, "c.TMC2240_DRV_ERR_SHIFT"]], "tmc2240_em_clr_cont (c macro)": [[0, "c.TMC2240_EM_CLR_CONT"]], "tmc2240_em_clr_once (c macro)": [[0, "c.TMC2240_EM_CLR_ONCE"]], "tmc2240_em_clr_xenc (c macro)": [[0, "c.TMC2240_EM_CLR_XENC"]], "tmc2240_em_decimal (c macro)": [[0, "c.TMC2240_EM_DECIMAL"]], "tmc2240_em_ignore_ab (c macro)": [[0, "c.TMC2240_EM_IGNORE_AB"]], "tmc2240_em_latch_xact (c macro)": [[0, "c.TMC2240_EM_LATCH_XACT"]], "tmc2240_em_neg_edge (c macro)": [[0, "c.TMC2240_EM_NEG_EDGE"]], "tmc2240_em_pol_a (c macro)": [[0, "c.TMC2240_EM_POL_A"]], "tmc2240_em_pol_b (c macro)": [[0, "c.TMC2240_EM_POL_B"]], "tmc2240_em_pol_n (c macro)": [[0, "c.TMC2240_EM_POL_N"]], "tmc2240_em_pos_edge (c macro)": [[0, "c.TMC2240_EM_POS_EDGE"]], "tmc2240_enca_cfg5_mask (c macro)": [[0, "c.TMC2240_ENCA_CFG5_MASK"]], "tmc2240_enca_cfg5_shift (c macro)": [[0, "c.TMC2240_ENCA_CFG5_SHIFT"]], "tmc2240_encb_cfg4_mask (c macro)": [[0, "c.TMC2240_ENCB_CFG4_MASK"]], "tmc2240_encb_cfg4_shift (c macro)": [[0, "c.TMC2240_ENCB_CFG4_SHIFT"]], "tmc2240_encmode (c macro)": [[0, "c.TMC2240_ENCMODE"]], "tmc2240_encn_cfg6_mask (c macro)": [[0, "c.TMC2240_ENCN_CFG6_MASK"]], "tmc2240_encn_cfg6_shift (c macro)": [[0, "c.TMC2240_ENCN_CFG6_SHIFT"]], "tmc2240_enc_const (c macro)": [[0, "c.TMC2240_ENC_CONST"]], "tmc2240_enc_const_mask (c macro)": [[0, "c.TMC2240_ENC_CONST_MASK"]], "tmc2240_enc_const_shift (c macro)": [[0, "c.TMC2240_ENC_CONST_SHIFT"]], "tmc2240_enc_latch (c macro)": [[0, "c.TMC2240_ENC_LATCH"]], "tmc2240_enc_latch_mask (c macro)": [[0, "c.TMC2240_ENC_LATCH_MASK"]], "tmc2240_enc_latch_shift (c macro)": [[0, "c.TMC2240_ENC_LATCH_SHIFT"]], "tmc2240_enc_sel_decimal_mask (c macro)": [[0, "c.TMC2240_ENC_SEL_DECIMAL_MASK"]], "tmc2240_enc_sel_decimal_shift (c macro)": [[0, "c.TMC2240_ENC_SEL_DECIMAL_SHIFT"]], "tmc2240_enc_status (c macro)": [[0, "c.TMC2240_ENC_STATUS"]], "tmc2240_en_pwm_mode_mask (c macro)": [[0, "c.TMC2240_EN_PWM_MODE_MASK"]], "tmc2240_en_pwm_mode_shift (c macro)": [[0, "c.TMC2240_EN_PWM_MODE_SHIFT"]], "tmc2240_ext_clk_mask (c macro)": [[0, "c.TMC2240_EXT_CLK_MASK"]], "tmc2240_ext_clk_shift (c macro)": [[0, "c.TMC2240_EXT_CLK_SHIFT"]], "tmc2240_ext_res_det_mask (c macro)": [[0, "c.TMC2240_EXT_RES_DET_MASK"]], "tmc2240_ext_res_det_shift (c macro)": [[0, "c.TMC2240_EXT_RES_DET_SHIFT"]], "tmc2240_fast_standstill_mask (c macro)": [[0, "c.TMC2240_FAST_STANDSTILL_MASK"]], "tmc2240_fast_standstill_shift (c macro)": [[0, "c.TMC2240_FAST_STANDSTILL_SHIFT"]], "tmc2240_fd3_mask (c macro)": [[0, "c.TMC2240_FD3_MASK"]], "tmc2240_fd3_shift (c macro)": [[0, "c.TMC2240_FD3_SHIFT"]], "tmc2240_field_read (c macro)": [[0, "c.TMC2240_FIELD_READ"]], "tmc2240_field_write (c macro)": [[0, "c.TMC2240_FIELD_WRITE"]], "tmc2240_freewheel_mask (c macro)": [[0, "c.TMC2240_FREEWHEEL_MASK"]], "tmc2240_freewheel_shift (c macro)": [[0, "c.TMC2240_FREEWHEEL_SHIFT"]], "tmc2240_fsactive_mask (c macro)": [[0, "c.TMC2240_FSACTIVE_MASK"]], "tmc2240_fsactive_shift (c macro)": [[0, "c.TMC2240_FSACTIVE_SHIFT"]], "tmc2240_gconf (c macro)": [[0, "c.TMC2240_GCONF"]], "tmc2240_globalscaler_mask (c macro)": [[0, "c.TMC2240_GLOBALSCALER_MASK"]], "tmc2240_globalscaler_shift (c macro)": [[0, "c.TMC2240_GLOBALSCALER_SHIFT"]], "tmc2240_global_scaler (c macro)": [[0, "c.TMC2240_GLOBAL_SCALER"]], "tmc2240_gstat (c macro)": [[0, "c.TMC2240_GSTAT"]], "tmc2240_hend_offset_mask (c macro)": [[0, "c.TMC2240_HEND_OFFSET_MASK"]], "tmc2240_hend_offset_shift (c macro)": [[0, "c.TMC2240_HEND_OFFSET_SHIFT"]], "tmc2240_hstrt_tfd210_mask (c macro)": [[0, "c.TMC2240_HSTRT_TFD210_MASK"]], "tmc2240_hstrt_tfd210_shift (c macro)": [[0, "c.TMC2240_HSTRT_TFD210_SHIFT"]], "tmc2240_ifcnt (c macro)": [[0, "c.TMC2240_IFCNT"]], "tmc2240_ifcnt_mask (c macro)": [[0, "c.TMC2240_IFCNT_MASK"]], "tmc2240_ifcnt_shift (c macro)": [[0, "c.TMC2240_IFCNT_SHIFT"]], "tmc2240_ignore_ab_mask (c macro)": [[0, "c.TMC2240_IGNORE_AB_MASK"]], "tmc2240_ignore_ab_shift (c macro)": [[0, "c.TMC2240_IGNORE_AB_SHIFT"]], "tmc2240_iholddelay_mask (c macro)": [[0, "c.TMC2240_IHOLDDELAY_MASK"]], "tmc2240_iholddelay_shift (c macro)": [[0, "c.TMC2240_IHOLDDELAY_SHIFT"]], "tmc2240_ihold_irun (c macro)": [[0, "c.TMC2240_IHOLD_IRUN"]], "tmc2240_ihold_mask (c macro)": [[0, "c.TMC2240_IHOLD_MASK"]], "tmc2240_ihold_shift (c macro)": [[0, "c.TMC2240_IHOLD_SHIFT"]], "tmc2240_intpol_mask (c macro)": [[0, "c.TMC2240_INTPOL_MASK"]], "tmc2240_intpol_shift (c macro)": [[0, "c.TMC2240_INTPOL_SHIFT"]], "tmc2240_ioin (c macro)": [[0, "c.TMC2240_IOIN"]], "tmc2240_irundelay_mask (c macro)": [[0, "c.TMC2240_IRUNDELAY_MASK"]], "tmc2240_irundelay_shift (c macro)": [[0, "c.TMC2240_IRUNDELAY_SHIFT"]], "tmc2240_irun_mask (c macro)": [[0, "c.TMC2240_IRUN_MASK"]], "tmc2240_irun_shift (c macro)": [[0, "c.TMC2240_IRUN_SHIFT"]], "tmc2240_latch_x_act_mask (c macro)": [[0, "c.TMC2240_LATCH_X_ACT_MASK"]], "tmc2240_latch_x_act_shift (c macro)": [[0, "c.TMC2240_LATCH_X_ACT_SHIFT"]], "tmc2240_max_acceleration (c macro)": [[0, "c.TMC2240_MAX_ACCELERATION"]], "tmc2240_max_velocity (c macro)": [[0, "c.TMC2240_MAX_VELOCITY"]], "tmc2240_mode_hold (c macro)": [[0, "c.TMC2240_MODE_HOLD"]], "tmc2240_mode_position (c macro)": [[0, "c.TMC2240_MODE_POSITION"]], "tmc2240_mode_velneg (c macro)": [[0, "c.TMC2240_MODE_VELNEG"]], "tmc2240_mode_velpos (c macro)": [[0, "c.TMC2240_MODE_VELPOS"]], "tmc2240_motors (c macro)": [[0, "c.TMC2240_MOTORS"]], "tmc2240_mres_mask (c macro)": [[0, "c.TMC2240_MRES_MASK"]], "tmc2240_mres_shift (c macro)": [[0, "c.TMC2240_MRES_SHIFT"]], "tmc2240_mscnt (c macro)": [[0, "c.TMC2240_MSCNT"]], "tmc2240_mscnt_mask (c macro)": [[0, "c.TMC2240_MSCNT_MASK"]], "tmc2240_mscnt_shift (c macro)": [[0, "c.TMC2240_MSCNT_SHIFT"]], "tmc2240_mscuract (c macro)": [[0, "c.TMC2240_MSCURACT"]], "tmc2240_mslut0 (c macro)": [[0, "c.TMC2240_MSLUT0"]], "tmc2240_mslut1 (c macro)": [[0, "c.TMC2240_MSLUT1"]], "tmc2240_mslut2 (c macro)": [[0, "c.TMC2240_MSLUT2"]], "tmc2240_mslut3 (c macro)": [[0, "c.TMC2240_MSLUT3"]], "tmc2240_mslut4 (c macro)": [[0, "c.TMC2240_MSLUT4"]], "tmc2240_mslut5 (c macro)": [[0, "c.TMC2240_MSLUT5"]], "tmc2240_mslut6 (c macro)": [[0, "c.TMC2240_MSLUT6"]], "tmc2240_mslut7 (c macro)": [[0, "c.TMC2240_MSLUT7"]], "tmc2240_mslutsel (c macro)": [[0, "c.TMC2240_MSLUTSEL"]], "tmc2240_mslutstart (c macro)": [[0, "c.TMC2240_MSLUTSTART"]], "tmc2240_mslut_0_mask (c macro)": [[0, "c.TMC2240_MSLUT_0_MASK"]], "tmc2240_mslut_0_shift (c macro)": [[0, "c.TMC2240_MSLUT_0_SHIFT"]], "tmc2240_mslut_1_mask (c macro)": [[0, "c.TMC2240_MSLUT_1_MASK"]], "tmc2240_mslut_1_shift (c macro)": [[0, "c.TMC2240_MSLUT_1_SHIFT"]], "tmc2240_mslut_2_mask (c macro)": [[0, "c.TMC2240_MSLUT_2_MASK"]], "tmc2240_mslut_2_shift (c macro)": [[0, "c.TMC2240_MSLUT_2_SHIFT"]], "tmc2240_mslut_3_mask (c macro)": [[0, "c.TMC2240_MSLUT_3_MASK"]], "tmc2240_mslut_3_shift (c macro)": [[0, "c.TMC2240_MSLUT_3_SHIFT"]], "tmc2240_mslut_4_mask (c macro)": [[0, "c.TMC2240_MSLUT_4_MASK"]], "tmc2240_mslut_4_shift (c macro)": [[0, "c.TMC2240_MSLUT_4_SHIFT"]], "tmc2240_mslut_5_mask (c macro)": [[0, "c.TMC2240_MSLUT_5_MASK"]], "tmc2240_mslut_5_shift (c macro)": [[0, "c.TMC2240_MSLUT_5_SHIFT"]], "tmc2240_mslut_6_mask (c macro)": [[0, "c.TMC2240_MSLUT_6_MASK"]], "tmc2240_mslut_6_shift (c macro)": [[0, "c.TMC2240_MSLUT_6_SHIFT"]], "tmc2240_mslut_7_mask (c macro)": [[0, "c.TMC2240_MSLUT_7_MASK"]], "tmc2240_mslut_7_shift (c macro)": [[0, "c.TMC2240_MSLUT_7_SHIFT"]], "tmc2240_multistep_filt_mask (c macro)": [[0, "c.TMC2240_MULTISTEP_FILT_MASK"]], "tmc2240_multistep_filt_shift (c macro)": [[0, "c.TMC2240_MULTISTEP_FILT_SHIFT"]], "tmc2240_n_event_mask (c macro)": [[0, "c.TMC2240_N_EVENT_MASK"]], "tmc2240_n_event_shift (c macro)": [[0, "c.TMC2240_N_EVENT_SHIFT"]], "tmc2240_offset_sin90_mask (c macro)": [[0, "c.TMC2240_OFFSET_SIN90_MASK"]], "tmc2240_offset_sin90_shift (c macro)": [[0, "c.TMC2240_OFFSET_SIN90_SHIFT"]], "tmc2240_ola_mask (c macro)": [[0, "c.TMC2240_OLA_MASK"]], "tmc2240_ola_shift (c macro)": [[0, "c.TMC2240_OLA_SHIFT"]], "tmc2240_olb_mask (c macro)": [[0, "c.TMC2240_OLB_MASK"]], "tmc2240_olb_shift (c macro)": [[0, "c.TMC2240_OLB_SHIFT"]], "tmc2240_otpw_mask (c macro)": [[0, "c.TMC2240_OTPW_MASK"]], "tmc2240_otpw_shift (c macro)": [[0, "c.TMC2240_OTPW_SHIFT"]], "tmc2240_otw_ov_vth (c macro)": [[0, "c.TMC2240_OTW_OV_VTH"]], "tmc2240_ot_mask (c macro)": [[0, "c.TMC2240_OT_MASK"]], "tmc2240_ot_shift (c macro)": [[0, "c.TMC2240_OT_SHIFT"]], "tmc2240_output_mask (c macro)": [[0, "c.TMC2240_OUTPUT_MASK"]], "tmc2240_output_shift (c macro)": [[0, "c.TMC2240_OUTPUT_SHIFT"]], "tmc2240_overtempprewarning_vth_mask (c macro)": [[0, "c.TMC2240_OVERTEMPPREWARNING_VTH_MASK"]], "tmc2240_overtempprewarning_vth_shift (c macro)": [[0, "c.TMC2240_OVERTEMPPREWARNING_VTH_SHIFT"]], "tmc2240_overvoltage_vth_mask (c macro)": [[0, "c.TMC2240_OVERVOLTAGE_VTH_MASK"]], "tmc2240_overvoltage_vth_shift (c macro)": [[0, "c.TMC2240_OVERVOLTAGE_VTH_SHIFT"]], "tmc2240_pol_a_mask (c macro)": [[0, "c.TMC2240_POL_A_MASK"]], "tmc2240_pol_a_shift (c macro)": [[0, "c.TMC2240_POL_A_SHIFT"]], "tmc2240_pol_b_mask (c macro)": [[0, "c.TMC2240_POL_B_MASK"]], "tmc2240_pol_b_shift (c macro)": [[0, "c.TMC2240_POL_B_SHIFT"]], "tmc2240_pol_n_mask (c macro)": [[0, "c.TMC2240_POL_N_MASK"]], "tmc2240_pol_n_shift (c macro)": [[0, "c.TMC2240_POL_N_SHIFT"]], "tmc2240_pos_neg_edge_mask (c macro)": [[0, "c.TMC2240_POS_NEG_EDGE_MASK"]], "tmc2240_pos_neg_edge_shift (c macro)": [[0, "c.TMC2240_POS_NEG_EDGE_SHIFT"]], "tmc2240_pwmconf (c macro)": [[0, "c.TMC2240_PWMCONF"]], "tmc2240_pwmscale (c macro)": [[0, "c.TMC2240_PWMSCALE"]], "tmc2240_pwm_auto (c macro)": [[0, "c.TMC2240_PWM_AUTO"]], "tmc2240_pwm_autograd_mask (c macro)": [[0, "c.TMC2240_PWM_AUTOGRAD_MASK"]], "tmc2240_pwm_autograd_shift (c macro)": [[0, "c.TMC2240_PWM_AUTOGRAD_SHIFT"]], "tmc2240_pwm_autoscale_mask (c macro)": [[0, "c.TMC2240_PWM_AUTOSCALE_MASK"]], "tmc2240_pwm_autoscale_shift (c macro)": [[0, "c.TMC2240_PWM_AUTOSCALE_SHIFT"]], "tmc2240_pwm_dis_reg_stst_mask (c macro)": [[0, "c.TMC2240_PWM_DIS_REG_STST_MASK"]], "tmc2240_pwm_dis_reg_stst_shift (c macro)": [[0, "c.TMC2240_PWM_DIS_REG_STST_SHIFT"]], "tmc2240_pwm_freq_mask (c macro)": [[0, "c.TMC2240_PWM_FREQ_MASK"]], "tmc2240_pwm_freq_shift (c macro)": [[0, "c.TMC2240_PWM_FREQ_SHIFT"]], "tmc2240_pwm_grad_auto_mask (c macro)": [[0, "c.TMC2240_PWM_GRAD_AUTO_MASK"]], "tmc2240_pwm_grad_auto_shift (c macro)": [[0, "c.TMC2240_PWM_GRAD_AUTO_SHIFT"]], "tmc2240_pwm_grad_mask (c macro)": [[0, "c.TMC2240_PWM_GRAD_MASK"]], "tmc2240_pwm_grad_shift (c macro)": [[0, "c.TMC2240_PWM_GRAD_SHIFT"]], "tmc2240_pwm_lim_mask (c macro)": [[0, "c.TMC2240_PWM_LIM_MASK"]], "tmc2240_pwm_lim_shift (c macro)": [[0, "c.TMC2240_PWM_LIM_SHIFT"]], "tmc2240_pwm_meas_sd_enable_mask (c macro)": [[0, "c.TMC2240_PWM_MEAS_SD_ENABLE_MASK"]], "tmc2240_pwm_meas_sd_enable_shift (c macro)": [[0, "c.TMC2240_PWM_MEAS_SD_ENABLE_SHIFT"]], "tmc2240_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC2240_PWM_OFS_AUTO_MASK"]], "tmc2240_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC2240_PWM_OFS_AUTO_SHIFT"]], "tmc2240_pwm_ofs_mask (c macro)": [[0, "c.TMC2240_PWM_OFS_MASK"]], "tmc2240_pwm_ofs_shift (c macro)": [[0, "c.TMC2240_PWM_OFS_SHIFT"]], "tmc2240_pwm_reg_mask (c macro)": [[0, "c.TMC2240_PWM_REG_MASK"]], "tmc2240_pwm_reg_shift (c macro)": [[0, "c.TMC2240_PWM_REG_SHIFT"]], "tmc2240_pwm_scale_auto_mask (c macro)": [[0, "c.TMC2240_PWM_SCALE_AUTO_MASK"]], "tmc2240_pwm_scale_auto_shift (c macro)": [[0, "c.TMC2240_PWM_SCALE_AUTO_SHIFT"]], "tmc2240_pwm_scale_sum_mask (c macro)": [[0, "c.TMC2240_PWM_SCALE_SUM_MASK"]], "tmc2240_pwm_scale_sum_shift (c macro)": [[0, "c.TMC2240_PWM_SCALE_SUM_SHIFT"]], "tmc2240_refl_step_mask (c macro)": [[0, "c.TMC2240_REFL_STEP_MASK"]], "tmc2240_refl_step_shift (c macro)": [[0, "c.TMC2240_REFL_STEP_SHIFT"]], "tmc2240_refr_dir_mask (c macro)": [[0, "c.TMC2240_REFR_DIR_MASK"]], "tmc2240_refr_dir_shift (c macro)": [[0, "c.TMC2240_REFR_DIR_SHIFT"]], "tmc2240_register_count (c macro)": [[0, "c.TMC2240_REGISTER_COUNT"]], "tmc2240_register_reset_mask (c macro)": [[0, "c.TMC2240_REGISTER_RESET_MASK"]], "tmc2240_register_reset_shift (c macro)": [[0, "c.TMC2240_REGISTER_RESET_SHIFT"]], "tmc2240_reset_mask (c macro)": [[0, "c.TMC2240_RESET_MASK"]], "tmc2240_reset_shift (c macro)": [[0, "c.TMC2240_RESET_SHIFT"]], "tmc2240_rs_ev_posreached (c macro)": [[0, "c.TMC2240_RS_EV_POSREACHED"]], "tmc2240_rs_ev_stopl (c macro)": [[0, "c.TMC2240_RS_EV_STOPL"]], "tmc2240_rs_ev_stopr (c macro)": [[0, "c.TMC2240_RS_EV_STOPR"]], "tmc2240_rs_ev_stop_sg (c macro)": [[0, "c.TMC2240_RS_EV_STOP_SG"]], "tmc2240_rs_latchl (c macro)": [[0, "c.TMC2240_RS_LATCHL"]], "tmc2240_rs_latchr (c macro)": [[0, "c.TMC2240_RS_LATCHR"]], "tmc2240_rs_posreached (c macro)": [[0, "c.TMC2240_RS_POSREACHED"]], "tmc2240_rs_secondmove (c macro)": [[0, "c.TMC2240_RS_SECONDMOVE"]], "tmc2240_rs_sg (c macro)": [[0, "c.TMC2240_RS_SG"]], "tmc2240_rs_stopl (c macro)": [[0, "c.TMC2240_RS_STOPL"]], "tmc2240_rs_stopr (c macro)": [[0, "c.TMC2240_RS_STOPR"]], "tmc2240_rs_velreached (c macro)": [[0, "c.TMC2240_RS_VELREACHED"]], "tmc2240_rs_vzero (c macro)": [[0, "c.TMC2240_RS_VZERO"]], "tmc2240_rs_zerowait (c macro)": [[0, "c.TMC2240_RS_ZEROWAIT"]], "tmc2240_s2ga_mask (c macro)": [[0, "c.TMC2240_S2GA_MASK"]], "tmc2240_s2ga_shift (c macro)": [[0, "c.TMC2240_S2GA_SHIFT"]], "tmc2240_s2gb_mask (c macro)": [[0, "c.TMC2240_S2GB_MASK"]], "tmc2240_s2gb_shift (c macro)": [[0, "c.TMC2240_S2GB_SHIFT"]], "tmc2240_s2vsa_mask (c macro)": [[0, "c.TMC2240_S2VSA_MASK"]], "tmc2240_s2vsa_shift (c macro)": [[0, "c.TMC2240_S2VSA_SHIFT"]], "tmc2240_s2vsb_mask (c macro)": [[0, "c.TMC2240_S2VSB_MASK"]], "tmc2240_s2vsb_shift (c macro)": [[0, "c.TMC2240_S2VSB_SHIFT"]], "tmc2240_sedn_mask (c macro)": [[0, "c.TMC2240_SEDN_MASK"]], "tmc2240_sedn_shift (c macro)": [[0, "c.TMC2240_SEDN_SHIFT"]], "tmc2240_seimin_mask (c macro)": [[0, "c.TMC2240_SEIMIN_MASK"]], "tmc2240_seimin_shift (c macro)": [[0, "c.TMC2240_SEIMIN_SHIFT"]], "tmc2240_semax_mask (c macro)": [[0, "c.TMC2240_SEMAX_MASK"]], "tmc2240_semax_shift (c macro)": [[0, "c.TMC2240_SEMAX_SHIFT"]], "tmc2240_semin_mask (c macro)": [[0, "c.TMC2240_SEMIN_MASK"]], "tmc2240_semin_shift (c macro)": [[0, "c.TMC2240_SEMIN_SHIFT"]], "tmc2240_senddelay_mask (c macro)": [[0, "c.TMC2240_SENDDELAY_MASK"]], "tmc2240_senddelay_shift (c macro)": [[0, "c.TMC2240_SENDDELAY_SHIFT"]], "tmc2240_seup_mask (c macro)": [[0, "c.TMC2240_SEUP_MASK"]], "tmc2240_seup_shift (c macro)": [[0, "c.TMC2240_SEUP_SHIFT"]], "tmc2240_sfilt_mask (c macro)": [[0, "c.TMC2240_SFILT_MASK"]], "tmc2240_sfilt_shift (c macro)": [[0, "c.TMC2240_SFILT_SHIFT"]], "tmc2240_sg4_filt_en_mask (c macro)": [[0, "c.TMC2240_SG4_FILT_EN_MASK"]], "tmc2240_sg4_filt_en_shift (c macro)": [[0, "c.TMC2240_SG4_FILT_EN_SHIFT"]], "tmc2240_sg4_ind (c macro)": [[0, "c.TMC2240_SG4_IND"]], "tmc2240_sg4_ind_0_mask (c macro)": [[0, "c.TMC2240_SG4_IND_0_MASK"]], "tmc2240_sg4_ind_0_shift (c macro)": [[0, "c.TMC2240_SG4_IND_0_SHIFT"]], "tmc2240_sg4_ind_1_mask (c macro)": [[0, "c.TMC2240_SG4_IND_1_MASK"]], "tmc2240_sg4_ind_1_shift (c macro)": [[0, "c.TMC2240_SG4_IND_1_SHIFT"]], "tmc2240_sg4_ind_2_mask (c macro)": [[0, "c.TMC2240_SG4_IND_2_MASK"]], "tmc2240_sg4_ind_2_shift (c macro)": [[0, "c.TMC2240_SG4_IND_2_SHIFT"]], "tmc2240_sg4_ind_3_mask (c macro)": [[0, "c.TMC2240_SG4_IND_3_MASK"]], "tmc2240_sg4_ind_3_shift (c macro)": [[0, "c.TMC2240_SG4_IND_3_SHIFT"]], "tmc2240_sg4_result (c macro)": [[0, "c.TMC2240_SG4_RESULT"]], "tmc2240_sg4_result_mask (c macro)": [[0, "c.TMC2240_SG4_RESULT_MASK"]], "tmc2240_sg4_result_shift (c macro)": [[0, "c.TMC2240_SG4_RESULT_SHIFT"]], "tmc2240_sg4_thrs (c macro)": [[0, "c.TMC2240_SG4_THRS"]], "tmc2240_sg4_thrs_mask (c macro)": [[0, "c.TMC2240_SG4_THRS_MASK"]], "tmc2240_sg4_thrs_shift (c macro)": [[0, "c.TMC2240_SG4_THRS_SHIFT"]], "tmc2240_sgt_mask (c macro)": [[0, "c.TMC2240_SGT_MASK"]], "tmc2240_sgt_shift (c macro)": [[0, "c.TMC2240_SGT_SHIFT"]], "tmc2240_sg_angle_offset_mask (c macro)": [[0, "c.TMC2240_SG_ANGLE_OFFSET_MASK"]], "tmc2240_sg_angle_offset_shift (c macro)": [[0, "c.TMC2240_SG_ANGLE_OFFSET_SHIFT"]], "tmc2240_sg_result_mask (c macro)": [[0, "c.TMC2240_SG_RESULT_MASK"]], "tmc2240_sg_result_shift (c macro)": [[0, "c.TMC2240_SG_RESULT_SHIFT"]], "tmc2240_shaft_mask (c macro)": [[0, "c.TMC2240_SHAFT_MASK"]], "tmc2240_shaft_shift (c macro)": [[0, "c.TMC2240_SHAFT_SHIFT"]], "tmc2240_silicon_rv_mask (c macro)": [[0, "c.TMC2240_SILICON_RV_MASK"]], "tmc2240_silicon_rv_shift (c macro)": [[0, "c.TMC2240_SILICON_RV_SHIFT"]], "tmc2240_slaveaddr_mask (c macro)": [[0, "c.TMC2240_SLAVEADDR_MASK"]], "tmc2240_slaveaddr_shift (c macro)": [[0, "c.TMC2240_SLAVEADDR_SHIFT"]], "tmc2240_slaveconf (c macro)": [[0, "c.TMC2240_SLAVECONF"]], "tmc2240_slope_control_mask (c macro)": [[0, "c.TMC2240_SLOPE_CONTROL_MASK"]], "tmc2240_slope_control_shift (c macro)": [[0, "c.TMC2240_SLOPE_CONTROL_SHIFT"]], "tmc2240_small_hysteresis_mask (c macro)": [[0, "c.TMC2240_SMALL_HYSTERESIS_MASK"]], "tmc2240_small_hysteresis_shift (c macro)": [[0, "c.TMC2240_SMALL_HYSTERESIS_SHIFT"]], "tmc2240_spi_status_driver_error_mask (c macro)": [[0, "c.TMC2240_SPI_STATUS_DRIVER_ERROR_MASK"]], "tmc2240_spi_status_driver_error_shift (c macro)": [[0, "c.TMC2240_SPI_STATUS_DRIVER_ERROR_SHIFT"]], "tmc2240_spi_status_position_reached_mask (c macro)": [[0, "c.TMC2240_SPI_STATUS_POSITION_REACHED_MASK"]], "tmc2240_spi_status_position_reached_shift (c macro)": [[0, "c.TMC2240_SPI_STATUS_POSITION_REACHED_SHIFT"]], "tmc2240_spi_status_reset_flag_mask (c macro)": [[0, "c.TMC2240_SPI_STATUS_RESET_FLAG_MASK"]], "tmc2240_spi_status_reset_flag_shift (c macro)": [[0, "c.TMC2240_SPI_STATUS_RESET_FLAG_SHIFT"]], "tmc2240_spi_status_sg2_mask (c macro)": [[0, "c.TMC2240_SPI_STATUS_SG2_MASK"]], "tmc2240_spi_status_sg2_shift (c macro)": [[0, "c.TMC2240_SPI_STATUS_SG2_SHIFT"]], "tmc2240_spi_status_standstill_mask (c macro)": [[0, "c.TMC2240_SPI_STATUS_STANDSTILL_MASK"]], "tmc2240_spi_status_standstill_shift (c macro)": [[0, "c.TMC2240_SPI_STATUS_STANDSTILL_SHIFT"]], "tmc2240_spi_status_status_stop_l_mask (c macro)": [[0, "c.TMC2240_SPI_STATUS_STATUS_STOP_L_MASK"]], "tmc2240_spi_status_status_stop_l_shift (c macro)": [[0, "c.TMC2240_SPI_STATUS_STATUS_STOP_L_SHIFT"]], "tmc2240_spi_status_status_stop_r_mask (c macro)": [[0, "c.TMC2240_SPI_STATUS_STATUS_STOP_R_MASK"]], "tmc2240_spi_status_status_stop_r_shift (c macro)": [[0, "c.TMC2240_SPI_STATUS_STATUS_STOP_R_SHIFT"]], "tmc2240_spi_status_velocity_reached_mask (c macro)": [[0, "c.TMC2240_SPI_STATUS_VELOCITY_REACHED_MASK"]], "tmc2240_spi_status_velocity_reached_shift (c macro)": [[0, "c.TMC2240_SPI_STATUS_VELOCITY_REACHED_SHIFT"]], "tmc2240_stallguard_mask (c macro)": [[0, "c.TMC2240_STALLGUARD_MASK"]], "tmc2240_stallguard_shift (c macro)": [[0, "c.TMC2240_STALLGUARD_SHIFT"]], "tmc2240_start_sin90_mask (c macro)": [[0, "c.TMC2240_START_SIN90_MASK"]], "tmc2240_start_sin90_shift (c macro)": [[0, "c.TMC2240_START_SIN90_SHIFT"]], "tmc2240_start_sin_mask (c macro)": [[0, "c.TMC2240_START_SIN_MASK"]], "tmc2240_start_sin_shift (c macro)": [[0, "c.TMC2240_START_SIN_SHIFT"]], "tmc2240_stealth_mask (c macro)": [[0, "c.TMC2240_STEALTH_MASK"]], "tmc2240_stealth_shift (c macro)": [[0, "c.TMC2240_STEALTH_SHIFT"]], "tmc2240_stop_enable_mask (c macro)": [[0, "c.TMC2240_STOP_ENABLE_MASK"]], "tmc2240_stop_enable_shift (c macro)": [[0, "c.TMC2240_STOP_ENABLE_SHIFT"]], "tmc2240_stst_mask (c macro)": [[0, "c.TMC2240_STST_MASK"]], "tmc2240_stst_shift (c macro)": [[0, "c.TMC2240_STST_SHIFT"]], "tmc2240_sw_latch_enc (c macro)": [[0, "c.TMC2240_SW_LATCH_ENC"]], "tmc2240_sw_latch_l_act (c macro)": [[0, "c.TMC2240_SW_LATCH_L_ACT"]], "tmc2240_sw_latch_l_inact (c macro)": [[0, "c.TMC2240_SW_LATCH_L_INACT"]], "tmc2240_sw_latch_r_act (c macro)": [[0, "c.TMC2240_SW_LATCH_R_ACT"]], "tmc2240_sw_latch_r_inact (c macro)": [[0, "c.TMC2240_SW_LATCH_R_INACT"]], "tmc2240_sw_sg_stop (c macro)": [[0, "c.TMC2240_SW_SG_STOP"]], "tmc2240_sw_softstop (c macro)": [[0, "c.TMC2240_SW_SOFTSTOP"]], "tmc2240_sw_stopl_enable (c macro)": [[0, "c.TMC2240_SW_STOPL_ENABLE"]], "tmc2240_sw_stopl_polarity (c macro)": [[0, "c.TMC2240_SW_STOPL_POLARITY"]], "tmc2240_sw_stopr_enable (c macro)": [[0, "c.TMC2240_SW_STOPR_ENABLE"]], "tmc2240_sw_stopr_polarity (c macro)": [[0, "c.TMC2240_SW_STOPR_POLARITY"]], "tmc2240_sw_swap_lr (c macro)": [[0, "c.TMC2240_SW_SWAP_LR"]], "tmc2240_tbl_mask (c macro)": [[0, "c.TMC2240_TBL_MASK"]], "tmc2240_tbl_shift (c macro)": [[0, "c.TMC2240_TBL_SHIFT"]], "tmc2240_tcoolthrs (c macro)": [[0, "c.TMC2240_TCOOLTHRS"]], "tmc2240_tcoolthrs_mask (c macro)": [[0, "c.TMC2240_TCOOLTHRS_MASK"]], "tmc2240_tcoolthrs_shift (c macro)": [[0, "c.TMC2240_TCOOLTHRS_SHIFT"]], "tmc2240_thigh (c macro)": [[0, "c.TMC2240_THIGH"]], "tmc2240_thigh_mask (c macro)": [[0, "c.TMC2240_THIGH_MASK"]], "tmc2240_thigh_shift (c macro)": [[0, "c.TMC2240_THIGH_SHIFT"]], "tmc2240_toff_mask (c macro)": [[0, "c.TMC2240_TOFF_MASK"]], "tmc2240_toff_shift (c macro)": [[0, "c.TMC2240_TOFF_SHIFT"]], "tmc2240_tpfd_mask (c macro)": [[0, "c.TMC2240_TPFD_MASK"]], "tmc2240_tpfd_shift (c macro)": [[0, "c.TMC2240_TPFD_SHIFT"]], "tmc2240_tpowerdown (c macro)": [[0, "c.TMC2240_TPOWERDOWN"]], "tmc2240_tpowerdown_mask (c macro)": [[0, "c.TMC2240_TPOWERDOWN_MASK"]], "tmc2240_tpowerdown_shift (c macro)": [[0, "c.TMC2240_TPOWERDOWN_SHIFT"]], "tmc2240_tpwmthrs (c macro)": [[0, "c.TMC2240_TPWMTHRS"]], "tmc2240_tpwmthrs_mask (c macro)": [[0, "c.TMC2240_TPWMTHRS_MASK"]], "tmc2240_tpwmthrs_shift (c macro)": [[0, "c.TMC2240_TPWMTHRS_SHIFT"]], "tmc2240_tstep (c macro)": [[0, "c.TMC2240_TSTEP"]], "tmc2240_tstep_mask (c macro)": [[0, "c.TMC2240_TSTEP_MASK"]], "tmc2240_tstep_shift (c macro)": [[0, "c.TMC2240_TSTEP_SHIFT"]], "tmc2240_uart_en_mask (c macro)": [[0, "c.TMC2240_UART_EN_MASK"]], "tmc2240_uart_en_shift (c macro)": [[0, "c.TMC2240_UART_EN_SHIFT"]], "tmc2240_uv_cp_mask (c macro)": [[0, "c.TMC2240_UV_CP_MASK"]], "tmc2240_uv_cp_shift (c macro)": [[0, "c.TMC2240_UV_CP_SHIFT"]], "tmc2240_version_mask (c macro)": [[0, "c.TMC2240_VERSION_MASK"]], "tmc2240_version_shift (c macro)": [[0, "c.TMC2240_VERSION_SHIFT"]], "tmc2240_vhighchm_mask (c macro)": [[0, "c.TMC2240_VHIGHCHM_MASK"]], "tmc2240_vhighchm_shift (c macro)": [[0, "c.TMC2240_VHIGHCHM_SHIFT"]], "tmc2240_vhighfs_mask (c macro)": [[0, "c.TMC2240_VHIGHFS_MASK"]], "tmc2240_vhighfs_shift (c macro)": [[0, "c.TMC2240_VHIGHFS_SHIFT"]], "tmc2240_vm_uvlo_mask (c macro)": [[0, "c.TMC2240_VM_UVLO_MASK"]], "tmc2240_vm_uvlo_shift (c macro)": [[0, "c.TMC2240_VM_UVLO_SHIFT"]], "tmc2240_w0_mask (c macro)": [[0, "c.TMC2240_W0_MASK"]], "tmc2240_w0_shift (c macro)": [[0, "c.TMC2240_W0_SHIFT"]], "tmc2240_w1_mask (c macro)": [[0, "c.TMC2240_W1_MASK"]], "tmc2240_w1_shift (c macro)": [[0, "c.TMC2240_W1_SHIFT"]], "tmc2240_w2_mask (c macro)": [[0, "c.TMC2240_W2_MASK"]], "tmc2240_w2_shift (c macro)": [[0, "c.TMC2240_W2_SHIFT"]], "tmc2240_w3_mask (c macro)": [[0, "c.TMC2240_W3_MASK"]], "tmc2240_w3_shift (c macro)": [[0, "c.TMC2240_W3_SHIFT"]], "tmc2240_write_bit (c macro)": [[0, "c.TMC2240_WRITE_BIT"]], "tmc2240_x1_mask (c macro)": [[0, "c.TMC2240_X1_MASK"]], "tmc2240_x1_shift (c macro)": [[0, "c.TMC2240_X1_SHIFT"]], "tmc2240_x2_mask (c macro)": [[0, "c.TMC2240_X2_MASK"]], "tmc2240_x2_shift (c macro)": [[0, "c.TMC2240_X2_SHIFT"]], "tmc2240_x3_mask (c macro)": [[0, "c.TMC2240_X3_MASK"]], "tmc2240_x3_shift (c macro)": [[0, "c.TMC2240_X3_SHIFT"]], "tmc2240_xenc (c macro)": [[0, "c.TMC2240_XENC"]], "tmc2240_x_enc_mask (c macro)": [[0, "c.TMC2240_X_ENC_MASK"]], "tmc2240_x_enc_shift (c macro)": [[0, "c.TMC2240_X_ENC_SHIFT"]], "tmc2300typedef (c++ struct)": [[0, "_CPPv414TMC2300TypeDef"]], "tmc2300typedef::config (c++ member)": [[0, "_CPPv4N14TMC2300TypeDef6configE"]], "tmc2300typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2300TypeDef14registerAccessE"]], "tmc2300typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2300TypeDef18registerResetStateE"]], "tmc2300typedef::slaveaddress (c++ member)": [[0, "_CPPv4N14TMC2300TypeDef12slaveAddressE"]], "tmc2300typedef::standbyenabled (c++ member)": [[0, "_CPPv4N14TMC2300TypeDef14standbyEnabledE"]], "tmc2300_address_mask (c macro)": [[0, "c.TMC2300_ADDRESS_MASK"]], "tmc2300_chopconf (c macro)": [[0, "c.TMC2300_CHOPCONF"]], "tmc2300_comp_a1a2_mask (c macro)": [[0, "c.TMC2300_COMP_A1A2_MASK"]], "tmc2300_comp_a1a2_shift (c macro)": [[0, "c.TMC2300_COMP_A1A2_SHIFT"]], "tmc2300_comp_b1b2_mask (c macro)": [[0, "c.TMC2300_COMP_B1B2_MASK"]], "tmc2300_comp_b1b2_shift (c macro)": [[0, "c.TMC2300_COMP_B1B2_SHIFT"]], "tmc2300_coolconf (c macro)": [[0, "c.TMC2300_COOLCONF"]], "tmc2300_cs_actual_mask (c macro)": [[0, "c.TMC2300_CS_ACTUAL_MASK"]], "tmc2300_cs_actual_shift (c macro)": [[0, "c.TMC2300_CS_ACTUAL_SHIFT"]], "tmc2300_cur_a_mask (c macro)": [[0, "c.TMC2300_CUR_A_MASK"]], "tmc2300_cur_a_shift (c macro)": [[0, "c.TMC2300_CUR_A_SHIFT"]], "tmc2300_cur_b_mask (c macro)": [[0, "c.TMC2300_CUR_B_MASK"]], "tmc2300_cur_b_shift (c macro)": [[0, "c.TMC2300_CUR_B_SHIFT"]], "tmc2300_dedge_mask (c macro)": [[0, "c.TMC2300_DEDGE_MASK"]], "tmc2300_dedge_shift (c macro)": [[0, "c.TMC2300_DEDGE_SHIFT"]], "tmc2300_diag_index_mask (c macro)": [[0, "c.TMC2300_DIAG_INDEX_MASK"]], "tmc2300_diag_index_shift (c macro)": [[0, "c.TMC2300_DIAG_INDEX_SHIFT"]], "tmc2300_diag_mask (c macro)": [[0, "c.TMC2300_DIAG_MASK"]], "tmc2300_diag_shift (c macro)": [[0, "c.TMC2300_DIAG_SHIFT"]], "tmc2300_diag_step_mask (c macro)": [[0, "c.TMC2300_DIAG_STEP_MASK"]], "tmc2300_diag_step_shift (c macro)": [[0, "c.TMC2300_DIAG_STEP_SHIFT"]], "tmc2300_dir_mask (c macro)": [[0, "c.TMC2300_DIR_MASK"]], "tmc2300_dir_shift (c macro)": [[0, "c.TMC2300_DIR_SHIFT"]], "tmc2300_diss2g_mask (c macro)": [[0, "c.TMC2300_DISS2G_MASK"]], "tmc2300_diss2g_shift (c macro)": [[0, "c.TMC2300_DISS2G_SHIFT"]], "tmc2300_diss2vs_mask (c macro)": [[0, "c.TMC2300_DISS2VS_MASK"]], "tmc2300_diss2vs_shift (c macro)": [[0, "c.TMC2300_DISS2VS_SHIFT"]], "tmc2300_drvstatus (c macro)": [[0, "c.TMC2300_DRVSTATUS"]], "tmc2300_drv_err_mask (c macro)": [[0, "c.TMC2300_DRV_ERR_MASK"]], "tmc2300_drv_err_shift (c macro)": [[0, "c.TMC2300_DRV_ERR_SHIFT"]], "tmc2300_enabledrv_mask (c macro)": [[0, "c.TMC2300_ENABLEDRV_MASK"]], "tmc2300_enabledrv_shift (c macro)": [[0, "c.TMC2300_ENABLEDRV_SHIFT"]], "tmc2300_en_mask (c macro)": [[0, "c.TMC2300_EN_MASK"]], "tmc2300_en_shift (c macro)": [[0, "c.TMC2300_EN_SHIFT"]], "tmc2300_en_spreadcycle_mask (c macro)": [[0, "c.TMC2300_EN_SPREADCYCLE_MASK"]], "tmc2300_en_spreadcycle_shift (c macro)": [[0, "c.TMC2300_EN_SPREADCYCLE_SHIFT"]], "tmc2300_extcap_mask (c macro)": [[0, "c.TMC2300_EXTCAP_MASK"]], "tmc2300_extcap_shift (c macro)": [[0, "c.TMC2300_EXTCAP_SHIFT"]], "tmc2300_field_read (c macro)": [[0, "c.TMC2300_FIELD_READ"]], "tmc2300_field_write (c macro)": [[0, "c.TMC2300_FIELD_WRITE"]], "tmc2300_freewheel_mask (c macro)": [[0, "c.TMC2300_FREEWHEEL_MASK"]], "tmc2300_freewheel_shift (c macro)": [[0, "c.TMC2300_FREEWHEEL_SHIFT"]], "tmc2300_gconf (c macro)": [[0, "c.TMC2300_GCONF"]], "tmc2300_gstat (c macro)": [[0, "c.TMC2300_GSTAT"]], "tmc2300_ifcnt (c macro)": [[0, "c.TMC2300_IFCNT"]], "tmc2300_ifcnt_mask (c macro)": [[0, "c.TMC2300_IFCNT_MASK"]], "tmc2300_ifcnt_shift (c macro)": [[0, "c.TMC2300_IFCNT_SHIFT"]], "tmc2300_iholddelay_mask (c macro)": [[0, "c.TMC2300_IHOLDDELAY_MASK"]], "tmc2300_iholddelay_shift (c macro)": [[0, "c.TMC2300_IHOLDDELAY_SHIFT"]], "tmc2300_ihold_irun (c macro)": [[0, "c.TMC2300_IHOLD_IRUN"]], "tmc2300_ihold_mask (c macro)": [[0, "c.TMC2300_IHOLD_MASK"]], "tmc2300_ihold_shift (c macro)": [[0, "c.TMC2300_IHOLD_SHIFT"]], "tmc2300_intpol_mask (c macro)": [[0, "c.TMC2300_INTPOL_MASK"]], "tmc2300_intpol_shift (c macro)": [[0, "c.TMC2300_INTPOL_SHIFT"]], "tmc2300_ioin (c macro)": [[0, "c.TMC2300_IOIN"]], "tmc2300_irun_mask (c macro)": [[0, "c.TMC2300_IRUN_MASK"]], "tmc2300_irun_shift (c macro)": [[0, "c.TMC2300_IRUN_SHIFT"]], "tmc2300_max_acceleration (c macro)": [[0, "c.TMC2300_MAX_ACCELERATION"]], "tmc2300_max_velocity (c macro)": [[0, "c.TMC2300_MAX_VELOCITY"]], "tmc2300_mode_input_mask (c macro)": [[0, "c.TMC2300_MODE_INPUT_MASK"]], "tmc2300_mode_input_shift (c macro)": [[0, "c.TMC2300_MODE_INPUT_SHIFT"]], "tmc2300_motors (c macro)": [[0, "c.TMC2300_MOTORS"]], "tmc2300_mres_mask (c macro)": [[0, "c.TMC2300_MRES_MASK"]], "tmc2300_mres_shift (c macro)": [[0, "c.TMC2300_MRES_SHIFT"]], "tmc2300_ms1_mask (c macro)": [[0, "c.TMC2300_MS1_MASK"]], "tmc2300_ms1_shift (c macro)": [[0, "c.TMC2300_MS1_SHIFT"]], "tmc2300_ms2_mask (c macro)": [[0, "c.TMC2300_MS2_MASK"]], "tmc2300_ms2_shift (c macro)": [[0, "c.TMC2300_MS2_SHIFT"]], "tmc2300_mscnt (c macro)": [[0, "c.TMC2300_MSCNT"]], "tmc2300_mscnt_mask (c macro)": [[0, "c.TMC2300_MSCNT_MASK"]], "tmc2300_mscnt_shift (c macro)": [[0, "c.TMC2300_MSCNT_SHIFT"]], "tmc2300_mstep_reg_select_mask (c macro)": [[0, "c.TMC2300_MSTEP_REG_SELECT_MASK"]], "tmc2300_mstep_reg_select_shift (c macro)": [[0, "c.TMC2300_MSTEP_REG_SELECT_SHIFT"]], "tmc2300_multistep_filt_mask (c macro)": [[0, "c.TMC2300_MULTISTEP_FILT_MASK"]], "tmc2300_multistep_filt_shift (c macro)": [[0, "c.TMC2300_MULTISTEP_FILT_SHIFT"]], "tmc2300_nstdby_mask (c macro)": [[0, "c.TMC2300_NSTDBY_MASK"]], "tmc2300_nstdby_shift (c macro)": [[0, "c.TMC2300_NSTDBY_SHIFT"]], "tmc2300_ola_mask (c macro)": [[0, "c.TMC2300_OLA_MASK"]], "tmc2300_ola_shift (c macro)": [[0, "c.TMC2300_OLA_SHIFT"]], "tmc2300_olb_mask (c macro)": [[0, "c.TMC2300_OLB_MASK"]], "tmc2300_olb_shift (c macro)": [[0, "c.TMC2300_OLB_SHIFT"]], "tmc2300_otpw_mask (c macro)": [[0, "c.TMC2300_OTPW_MASK"]], "tmc2300_otpw_shift (c macro)": [[0, "c.TMC2300_OTPW_SHIFT"]], "tmc2300_ot_mask (c macro)": [[0, "c.TMC2300_OT_MASK"]], "tmc2300_ot_shift (c macro)": [[0, "c.TMC2300_OT_SHIFT"]], "tmc2300_pdn_disable_mask (c macro)": [[0, "c.TMC2300_PDN_DISABLE_MASK"]], "tmc2300_pdn_disable_shift (c macro)": [[0, "c.TMC2300_PDN_DISABLE_SHIFT"]], "tmc2300_pdn_uart_mask (c macro)": [[0, "c.TMC2300_PDN_UART_MASK"]], "tmc2300_pdn_uart_shift (c macro)": [[0, "c.TMC2300_PDN_UART_SHIFT"]], "tmc2300_pwmconf (c macro)": [[0, "c.TMC2300_PWMCONF"]], "tmc2300_pwmscale (c macro)": [[0, "c.TMC2300_PWMSCALE"]], "tmc2300_pwm_auto (c macro)": [[0, "c.TMC2300_PWM_AUTO"]], "tmc2300_pwm_autograd_mask (c macro)": [[0, "c.TMC2300_PWM_AUTOGRAD_MASK"]], "tmc2300_pwm_autograd_shift (c macro)": [[0, "c.TMC2300_PWM_AUTOGRAD_SHIFT"]], "tmc2300_pwm_autoscale_mask (c macro)": [[0, "c.TMC2300_PWM_AUTOSCALE_MASK"]], "tmc2300_pwm_autoscale_shift (c macro)": [[0, "c.TMC2300_PWM_AUTOSCALE_SHIFT"]], "tmc2300_pwm_direct_mask (c macro)": [[0, "c.TMC2300_PWM_DIRECT_MASK"]], "tmc2300_pwm_direct_shift (c macro)": [[0, "c.TMC2300_PWM_DIRECT_SHIFT"]], "tmc2300_pwm_freq_mask (c macro)": [[0, "c.TMC2300_PWM_FREQ_MASK"]], "tmc2300_pwm_freq_shift (c macro)": [[0, "c.TMC2300_PWM_FREQ_SHIFT"]], "tmc2300_pwm_grad_auto_mask (c macro)": [[0, "c.TMC2300_PWM_GRAD_AUTO_MASK"]], "tmc2300_pwm_grad_auto_shift (c macro)": [[0, "c.TMC2300_PWM_GRAD_AUTO_SHIFT"]], "tmc2300_pwm_grad_mask (c macro)": [[0, "c.TMC2300_PWM_GRAD_MASK"]], "tmc2300_pwm_grad_shift (c macro)": [[0, "c.TMC2300_PWM_GRAD_SHIFT"]], "tmc2300_pwm_lim_mask (c macro)": [[0, "c.TMC2300_PWM_LIM_MASK"]], "tmc2300_pwm_lim_shift (c macro)": [[0, "c.TMC2300_PWM_LIM_SHIFT"]], "tmc2300_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC2300_PWM_OFS_AUTO_MASK"]], "tmc2300_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC2300_PWM_OFS_AUTO_SHIFT"]], "tmc2300_pwm_ofs_mask (c macro)": [[0, "c.TMC2300_PWM_OFS_MASK"]], "tmc2300_pwm_ofs_shift (c macro)": [[0, "c.TMC2300_PWM_OFS_SHIFT"]], "tmc2300_pwm_reg_mask (c macro)": [[0, "c.TMC2300_PWM_REG_MASK"]], "tmc2300_pwm_reg_shift (c macro)": [[0, "c.TMC2300_PWM_REG_SHIFT"]], "tmc2300_pwm_scale_auto_mask (c macro)": [[0, "c.TMC2300_PWM_SCALE_AUTO_MASK"]], "tmc2300_pwm_scale_auto_shift (c macro)": [[0, "c.TMC2300_PWM_SCALE_AUTO_SHIFT"]], "tmc2300_pwm_scale_sum_mask (c macro)": [[0, "c.TMC2300_PWM_SCALE_SUM_MASK"]], "tmc2300_pwm_scale_sum_shift (c macro)": [[0, "c.TMC2300_PWM_SCALE_SUM_SHIFT"]], "tmc2300_register_count (c macro)": [[0, "c.TMC2300_REGISTER_COUNT"]], "tmc2300_reset_mask (c macro)": [[0, "c.TMC2300_RESET_MASK"]], "tmc2300_reset_shift (c macro)": [[0, "c.TMC2300_RESET_SHIFT"]], "tmc2300_s2ga_mask (c macro)": [[0, "c.TMC2300_S2GA_MASK"]], "tmc2300_s2ga_shift (c macro)": [[0, "c.TMC2300_S2GA_SHIFT"]], "tmc2300_s2gb_mask (c macro)": [[0, "c.TMC2300_S2GB_MASK"]], "tmc2300_s2gb_shift (c macro)": [[0, "c.TMC2300_S2GB_SHIFT"]], "tmc2300_s2vsa_mask (c macro)": [[0, "c.TMC2300_S2VSA_MASK"]], "tmc2300_s2vsa_shift (c macro)": [[0, "c.TMC2300_S2VSA_SHIFT"]], "tmc2300_s2vsb_mask (c macro)": [[0, "c.TMC2300_S2VSB_MASK"]], "tmc2300_s2vsb_shift (c macro)": [[0, "c.TMC2300_S2VSB_SHIFT"]], "tmc2300_sedn_mask (c macro)": [[0, "c.TMC2300_SEDN_MASK"]], "tmc2300_sedn_shift (c macro)": [[0, "c.TMC2300_SEDN_SHIFT"]], "tmc2300_seimin_mask (c macro)": [[0, "c.TMC2300_SEIMIN_MASK"]], "tmc2300_seimin_shift (c macro)": [[0, "c.TMC2300_SEIMIN_SHIFT"]], "tmc2300_semax_mask (c macro)": [[0, "c.TMC2300_SEMAX_MASK"]], "tmc2300_semax_shift (c macro)": [[0, "c.TMC2300_SEMAX_SHIFT"]], "tmc2300_semin_mask (c macro)": [[0, "c.TMC2300_SEMIN_MASK"]], "tmc2300_semin_shift (c macro)": [[0, "c.TMC2300_SEMIN_SHIFT"]], "tmc2300_seup_mask (c macro)": [[0, "c.TMC2300_SEUP_MASK"]], "tmc2300_seup_shift (c macro)": [[0, "c.TMC2300_SEUP_SHIFT"]], "tmc2300_sgthrs (c macro)": [[0, "c.TMC2300_SGTHRS"]], "tmc2300_sgthrs_mask (c macro)": [[0, "c.TMC2300_SGTHRS_MASK"]], "tmc2300_sgthrs_shift (c macro)": [[0, "c.TMC2300_SGTHRS_SHIFT"]], "tmc2300_sg_value (c macro)": [[0, "c.TMC2300_SG_VALUE"]], "tmc2300_sg_value_mask (c macro)": [[0, "c.TMC2300_SG_VALUE_MASK"]], "tmc2300_sg_value_shift (c macro)": [[0, "c.TMC2300_SG_VALUE_SHIFT"]], "tmc2300_shaft_mask (c macro)": [[0, "c.TMC2300_SHAFT_MASK"]], "tmc2300_shaft_shift (c macro)": [[0, "c.TMC2300_SHAFT_SHIFT"]], "tmc2300_slaveconf (c macro)": [[0, "c.TMC2300_SLAVECONF"]], "tmc2300_slaveconf_mask (c macro)": [[0, "c.TMC2300_SLAVECONF_MASK"]], "tmc2300_slaveconf_shift (c macro)": [[0, "c.TMC2300_SLAVECONF_SHIFT"]], "tmc2300_stepperclk_input_mask (c macro)": [[0, "c.TMC2300_STEPPERCLK_INPUT_MASK"]], "tmc2300_stepperclk_input_shift (c macro)": [[0, "c.TMC2300_STEPPERCLK_INPUT_SHIFT"]], "tmc2300_step_mask (c macro)": [[0, "c.TMC2300_STEP_MASK"]], "tmc2300_step_shift (c macro)": [[0, "c.TMC2300_STEP_SHIFT"]], "tmc2300_stst_mask (c macro)": [[0, "c.TMC2300_STST_MASK"]], "tmc2300_stst_shift (c macro)": [[0, "c.TMC2300_STST_SHIFT"]], "tmc2300_t120_mask (c macro)": [[0, "c.TMC2300_T120_MASK"]], "tmc2300_t120_shift (c macro)": [[0, "c.TMC2300_T120_SHIFT"]], "tmc2300_t143_mask (c macro)": [[0, "c.TMC2300_T143_MASK"]], "tmc2300_t143_shift (c macro)": [[0, "c.TMC2300_T143_SHIFT"]], "tmc2300_t150_mask (c macro)": [[0, "c.TMC2300_T150_MASK"]], "tmc2300_t150_shift (c macro)": [[0, "c.TMC2300_T150_SHIFT"]], "tmc2300_t157_mask (c macro)": [[0, "c.TMC2300_T157_MASK"]], "tmc2300_t157_shift (c macro)": [[0, "c.TMC2300_T157_SHIFT"]], "tmc2300_tbl_mask (c macro)": [[0, "c.TMC2300_TBL_MASK"]], "tmc2300_tbl_shift (c macro)": [[0, "c.TMC2300_TBL_SHIFT"]], "tmc2300_tcoolthrs (c macro)": [[0, "c.TMC2300_TCOOLTHRS"]], "tmc2300_tcoolthrs_mask (c macro)": [[0, "c.TMC2300_TCOOLTHRS_MASK"]], "tmc2300_tcoolthrs_shift (c macro)": [[0, "c.TMC2300_TCOOLTHRS_SHIFT"]], "tmc2300_test_mode_mask (c macro)": [[0, "c.TMC2300_TEST_MODE_MASK"]], "tmc2300_test_mode_shift (c macro)": [[0, "c.TMC2300_TEST_MODE_SHIFT"]], "tmc2300_tpowerdown (c macro)": [[0, "c.TMC2300_TPOWERDOWN"]], "tmc2300_tpowerdown_mask (c macro)": [[0, "c.TMC2300_TPOWERDOWN_MASK"]], "tmc2300_tpowerdown_shift (c macro)": [[0, "c.TMC2300_TPOWERDOWN_SHIFT"]], "tmc2300_tstep (c macro)": [[0, "c.TMC2300_TSTEP"]], "tmc2300_tstep_mask (c macro)": [[0, "c.TMC2300_TSTEP_MASK"]], "tmc2300_tstep_shift (c macro)": [[0, "c.TMC2300_TSTEP_SHIFT"]], "tmc2300_u3v5_mask (c macro)": [[0, "c.TMC2300_U3V5_MASK"]], "tmc2300_u3v5_shift (c macro)": [[0, "c.TMC2300_U3V5_SHIFT"]], "tmc2300_vactual (c macro)": [[0, "c.TMC2300_VACTUAL"]], "tmc2300_vactual_mask (c macro)": [[0, "c.TMC2300_VACTUAL_MASK"]], "tmc2300_vactual_shift (c macro)": [[0, "c.TMC2300_VACTUAL_SHIFT"]], "tmc2300_version_mask (c macro)": [[0, "c.TMC2300_VERSION_MASK"]], "tmc2300_version_shift (c macro)": [[0, "c.TMC2300_VERSION_SHIFT"]], "tmc2300_write_bit (c macro)": [[0, "c.TMC2300_WRITE_BIT"]], "tmc2300_xdirect (c macro)": [[0, "c.TMC2300_XDIRECT"]], "tmc2590typedef (c++ struct)": [[0, "_CPPv414TMC2590TypeDef"]], "tmc2590typedef::config (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef6configE"]], "tmc2590typedef::continuousmodeenable (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef20continuousModeEnableE"]], "tmc2590typedef::coolstepactivevalue (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef19coolStepActiveValueE"]], "tmc2590typedef::coolstepinactivevalue (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef21coolStepInactiveValueE"]], "tmc2590typedef::coolstepthreshold (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef17coolStepThresholdE"]], "tmc2590typedef::isstandstillcurrent (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef19isStandStillCurrentE"]], "tmc2590typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef14registerAccessE"]], "tmc2590typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef18registerResetStateE"]], "tmc2590typedef::runcurrentscale (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef15runCurrentScaleE"]], "tmc2590typedef::standstillcurrentscale (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef22standStillCurrentScaleE"]], "tmc2590typedef::standstilltick (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef14standStillTickE"]], "tmc2590typedef::standstilltimeout (c++ member)": [[0, "_CPPv4N14TMC2590TypeDef17standStillTimeoutE"]], "tmc2590_address_mask (c macro)": [[0, "c.TMC2590_ADDRESS_MASK"]], "tmc2590_address_shift (c macro)": [[0, "c.TMC2590_ADDRESS_SHIFT"]], "tmc2590_ca_mask (c macro)": [[0, "c.TMC2590_CA_MASK"]], "tmc2590_ca_shift (c macro)": [[0, "c.TMC2590_CA_SHIFT"]], "tmc2590_cb_mask (c macro)": [[0, "c.TMC2590_CB_MASK"]], "tmc2590_cb_shift (c macro)": [[0, "c.TMC2590_CB_SHIFT"]], "tmc2590_chm_mask (c macro)": [[0, "c.TMC2590_CHM_MASK"]], "tmc2590_chm_shift (c macro)": [[0, "c.TMC2590_CHM_SHIFT"]], "tmc2590_chopconf (c macro)": [[0, "c.TMC2590_CHOPCONF"]], "tmc2590_chopconf_mask (c macro)": [[0, "c.TMC2590_CHOPCONF_MASK"]], "tmc2590_cs_mask (c macro)": [[0, "c.TMC2590_CS_MASK"]], "tmc2590_cs_shift (c macro)": [[0, "c.TMC2590_CS_SHIFT"]], "tmc2590_dedge_mask (c macro)": [[0, "c.TMC2590_DEDGE_MASK"]], "tmc2590_dedge_shift (c macro)": [[0, "c.TMC2590_DEDGE_SHIFT"]], "tmc2590_diss2g_mask (c macro)": [[0, "c.TMC2590_DISS2G_MASK"]], "tmc2590_diss2g_shift (c macro)": [[0, "c.TMC2590_DISS2G_SHIFT"]], "tmc2590_drvconf (c macro)": [[0, "c.TMC2590_DRVCONF"]], "tmc2590_drvconf_mask (c macro)": [[0, "c.TMC2590_DRVCONF_MASK"]], "tmc2590_drvctrl (c macro)": [[0, "c.TMC2590_DRVCTRL"]], "tmc2590_drvctrl_mask (c macro)": [[0, "c.TMC2590_DRVCTRL_MASK"]], "tmc2590_drvctrl_sdoff_mask (c macro)": [[0, "c.TMC2590_DRVCTRL_SDOFF_MASK"]], "tmc2590_field_read (c macro)": [[0, "c.TMC2590_FIELD_READ"]], "tmc2590_field_write (c macro)": [[0, "c.TMC2590_FIELD_WRITE"]], "tmc2590_get_address (c macro)": [[0, "c.TMC2590_GET_ADDRESS"]], "tmc2590_get_ca (c macro)": [[0, "c.TMC2590_GET_CA"]], "tmc2590_get_cb (c macro)": [[0, "c.TMC2590_GET_CB"]], "tmc2590_get_chm (c macro)": [[0, "c.TMC2590_GET_CHM"]], "tmc2590_get_cs (c macro)": [[0, "c.TMC2590_GET_CS"]], "tmc2590_get_dedge (c macro)": [[0, "c.TMC2590_GET_DEDGE"]], "tmc2590_get_diss2g (c macro)": [[0, "c.TMC2590_GET_DISS2G"]], "tmc2590_get_hdec (c macro)": [[0, "c.TMC2590_GET_HDEC"]], "tmc2590_get_hend (c macro)": [[0, "c.TMC2590_GET_HEND"]], "tmc2590_get_hstrt (c macro)": [[0, "c.TMC2590_GET_HSTRT"]], "tmc2590_get_interpol (c macro)": [[0, "c.TMC2590_GET_INTERPOL"]], "tmc2590_get_mres (c macro)": [[0, "c.TMC2590_GET_MRES"]], "tmc2590_get_mstep (c macro)": [[0, "c.TMC2590_GET_MSTEP"]], "tmc2590_get_ola (c macro)": [[0, "c.TMC2590_GET_OLA"]], "tmc2590_get_olb (c macro)": [[0, "c.TMC2590_GET_OLB"]], "tmc2590_get_ot (c macro)": [[0, "c.TMC2590_GET_OT"]], "tmc2590_get_otpw (c macro)": [[0, "c.TMC2590_GET_OTPW"]], "tmc2590_get_pha (c macro)": [[0, "c.TMC2590_GET_PHA"]], "tmc2590_get_phb (c macro)": [[0, "c.TMC2590_GET_PHB"]], "tmc2590_get_rdsel (c macro)": [[0, "c.TMC2590_GET_RDSEL"]], "tmc2590_get_rndtf (c macro)": [[0, "c.TMC2590_GET_RNDTF"]], "tmc2590_get_s2ga (c macro)": [[0, "c.TMC2590_GET_S2GA"]], "tmc2590_get_s2gb (c macro)": [[0, "c.TMC2590_GET_S2GB"]], "tmc2590_get_sdoff (c macro)": [[0, "c.TMC2590_GET_SDOFF"]], "tmc2590_get_se (c macro)": [[0, "c.TMC2590_GET_SE"]], "tmc2590_get_sedn (c macro)": [[0, "c.TMC2590_GET_SEDN"]], "tmc2590_get_seimin (c macro)": [[0, "c.TMC2590_GET_SEIMIN"]], "tmc2590_get_semax (c macro)": [[0, "c.TMC2590_GET_SEMAX"]], "tmc2590_get_semin (c macro)": [[0, "c.TMC2590_GET_SEMIN"]], "tmc2590_get_seup (c macro)": [[0, "c.TMC2590_GET_SEUP"]], "tmc2590_get_sfilt (c macro)": [[0, "c.TMC2590_GET_SFILT"]], "tmc2590_get_sg (c macro)": [[0, "c.TMC2590_GET_SG"]], "tmc2590_get_sgf (c macro)": [[0, "c.TMC2590_GET_SGF"]], "tmc2590_get_sgt (c macro)": [[0, "c.TMC2590_GET_SGT"]], "tmc2590_get_sgu (c macro)": [[0, "c.TMC2590_GET_SGU"]], "tmc2590_get_slph (c macro)": [[0, "c.TMC2590_GET_SLPH"]], "tmc2590_get_slpl (c macro)": [[0, "c.TMC2590_GET_SLPL"]], "tmc2590_get_stst (c macro)": [[0, "c.TMC2590_GET_STST"]], "tmc2590_get_tbl (c macro)": [[0, "c.TMC2590_GET_TBL"]], "tmc2590_get_toff (c macro)": [[0, "c.TMC2590_GET_TOFF"]], "tmc2590_get_ts2g (c macro)": [[0, "c.TMC2590_GET_TS2G"]], "tmc2590_get_tst (c macro)": [[0, "c.TMC2590_GET_TST"]], "tmc2590_get_vsense (c macro)": [[0, "c.TMC2590_GET_VSENSE"]], "tmc2590_hdec0_mask (c macro)": [[0, "c.TMC2590_HDEC0_MASK"]], "tmc2590_hdec0_shift (c macro)": [[0, "c.TMC2590_HDEC0_SHIFT"]], "tmc2590_hdec1_mask (c macro)": [[0, "c.TMC2590_HDEC1_MASK"]], "tmc2590_hdec1_shift (c macro)": [[0, "c.TMC2590_HDEC1_SHIFT"]], "tmc2590_hdec_mask (c macro)": [[0, "c.TMC2590_HDEC_MASK"]], "tmc2590_hdec_shift (c macro)": [[0, "c.TMC2590_HDEC_SHIFT"]], "tmc2590_hend_mask (c macro)": [[0, "c.TMC2590_HEND_MASK"]], "tmc2590_hend_shift (c macro)": [[0, "c.TMC2590_HEND_SHIFT"]], "tmc2590_hstrt_mask (c macro)": [[0, "c.TMC2590_HSTRT_MASK"]], "tmc2590_hstrt_shift (c macro)": [[0, "c.TMC2590_HSTRT_SHIFT"]], "tmc2590_intpol_mask (c macro)": [[0, "c.TMC2590_INTPOL_MASK"]], "tmc2590_intpol_shift (c macro)": [[0, "c.TMC2590_INTPOL_SHIFT"]], "tmc2590_max_acceleration (c macro)": [[0, "c.TMC2590_MAX_ACCELERATION"]], "tmc2590_max_velocity (c macro)": [[0, "c.TMC2590_MAX_VELOCITY"]], "tmc2590_motors (c macro)": [[0, "c.TMC2590_MOTORS"]], "tmc2590_mres_mask (c macro)": [[0, "c.TMC2590_MRES_MASK"]], "tmc2590_mres_shift (c macro)": [[0, "c.TMC2590_MRES_SHIFT"]], "tmc2590_mstep_mask (c macro)": [[0, "c.TMC2590_MSTEP_MASK"]], "tmc2590_mstep_shift (c macro)": [[0, "c.TMC2590_MSTEP_SHIFT"]], "tmc2590_ola_mask (c macro)": [[0, "c.TMC2590_OLA_MASK"]], "tmc2590_ola_shift (c macro)": [[0, "c.TMC2590_OLA_SHIFT"]], "tmc2590_olb_mask (c macro)": [[0, "c.TMC2590_OLB_MASK"]], "tmc2590_olb_shift (c macro)": [[0, "c.TMC2590_OLB_SHIFT"]], "tmc2590_otpw_mask (c macro)": [[0, "c.TMC2590_OTPW_MASK"]], "tmc2590_otpw_shift (c macro)": [[0, "c.TMC2590_OTPW_SHIFT"]], "tmc2590_ot_mask (c macro)": [[0, "c.TMC2590_OT_MASK"]], "tmc2590_ot_shift (c macro)": [[0, "c.TMC2590_OT_SHIFT"]], "tmc2590_pha_mask (c macro)": [[0, "c.TMC2590_PHA_MASK"]], "tmc2590_pha_shift (c macro)": [[0, "c.TMC2590_PHA_SHIFT"]], "tmc2590_phb_mask (c macro)": [[0, "c.TMC2590_PHB_MASK"]], "tmc2590_phb_shift (c macro)": [[0, "c.TMC2590_PHB_SHIFT"]], "tmc2590_rdsel_mask (c macro)": [[0, "c.TMC2590_RDSEL_MASK"]], "tmc2590_rdsel_shift (c macro)": [[0, "c.TMC2590_RDSEL_SHIFT"]], "tmc2590_register_address_bits_mask (c macro)": [[0, "c.TMC2590_REGISTER_ADDRESS_BITS_MASK"]], "tmc2590_register_address_bits_shift (c macro)": [[0, "c.TMC2590_REGISTER_ADDRESS_BITS_SHIFT"]], "tmc2590_register_count (c macro)": [[0, "c.TMC2590_REGISTER_COUNT"]], "tmc2590_response0 (c macro)": [[0, "c.TMC2590_RESPONSE0"]], "tmc2590_response1 (c macro)": [[0, "c.TMC2590_RESPONSE1"]], "tmc2590_response2 (c macro)": [[0, "c.TMC2590_RESPONSE2"]], "tmc2590_response_latest (c macro)": [[0, "c.TMC2590_RESPONSE_LATEST"]], "tmc2590_rndtf_mask (c macro)": [[0, "c.TMC2590_RNDTF_MASK"]], "tmc2590_rndtf_shift (c macro)": [[0, "c.TMC2590_RNDTF_SHIFT"]], "tmc2590_s2ga_mask (c macro)": [[0, "c.TMC2590_S2GA_MASK"]], "tmc2590_s2ga_shift (c macro)": [[0, "c.TMC2590_S2GA_SHIFT"]], "tmc2590_s2gb_mask (c macro)": [[0, "c.TMC2590_S2GB_MASK"]], "tmc2590_s2gb_shift (c macro)": [[0, "c.TMC2590_S2GB_SHIFT"]], "tmc2590_sdoff_mask (c macro)": [[0, "c.TMC2590_SDOFF_MASK"]], "tmc2590_sdoff_shift (c macro)": [[0, "c.TMC2590_SDOFF_SHIFT"]], "tmc2590_sedn_mask (c macro)": [[0, "c.TMC2590_SEDN_MASK"]], "tmc2590_sedn_shift (c macro)": [[0, "c.TMC2590_SEDN_SHIFT"]], "tmc2590_seimin_mask (c macro)": [[0, "c.TMC2590_SEIMIN_MASK"]], "tmc2590_seimin_shift (c macro)": [[0, "c.TMC2590_SEIMIN_SHIFT"]], "tmc2590_semax_mask (c macro)": [[0, "c.TMC2590_SEMAX_MASK"]], "tmc2590_semax_shift (c macro)": [[0, "c.TMC2590_SEMAX_SHIFT"]], "tmc2590_semin_mask (c macro)": [[0, "c.TMC2590_SEMIN_MASK"]], "tmc2590_semin_shift (c macro)": [[0, "c.TMC2590_SEMIN_SHIFT"]], "tmc2590_set_ca (c macro)": [[0, "c.TMC2590_SET_CA"]], "tmc2590_set_cb (c macro)": [[0, "c.TMC2590_SET_CB"]], "tmc2590_set_chm (c macro)": [[0, "c.TMC2590_SET_CHM"]], "tmc2590_set_cs (c macro)": [[0, "c.TMC2590_SET_CS"]], "tmc2590_set_dedge (c macro)": [[0, "c.TMC2590_SET_DEDGE"]], "tmc2590_set_diss2g (c macro)": [[0, "c.TMC2590_SET_DISS2G"]], "tmc2590_set_hdec (c macro)": [[0, "c.TMC2590_SET_HDEC"]], "tmc2590_set_hend (c macro)": [[0, "c.TMC2590_SET_HEND"]], "tmc2590_set_hstrt (c macro)": [[0, "c.TMC2590_SET_HSTRT"]], "tmc2590_set_interpol (c macro)": [[0, "c.TMC2590_SET_INTERPOL"]], "tmc2590_set_mres (c macro)": [[0, "c.TMC2590_SET_MRES"]], "tmc2590_set_pha (c macro)": [[0, "c.TMC2590_SET_PHA"]], "tmc2590_set_phb (c macro)": [[0, "c.TMC2590_SET_PHB"]], "tmc2590_set_rdsel (c macro)": [[0, "c.TMC2590_SET_RDSEL"]], "tmc2590_set_rndtf (c macro)": [[0, "c.TMC2590_SET_RNDTF"]], "tmc2590_set_sdoff (c macro)": [[0, "c.TMC2590_SET_SDOFF"]], "tmc2590_set_sedn (c macro)": [[0, "c.TMC2590_SET_SEDN"]], "tmc2590_set_seimin (c macro)": [[0, "c.TMC2590_SET_SEIMIN"]], "tmc2590_set_semax (c macro)": [[0, "c.TMC2590_SET_SEMAX"]], "tmc2590_set_semin (c macro)": [[0, "c.TMC2590_SET_SEMIN"]], "tmc2590_set_seup (c macro)": [[0, "c.TMC2590_SET_SEUP"]], "tmc2590_set_sfilt (c macro)": [[0, "c.TMC2590_SET_SFILT"]], "tmc2590_set_sgt (c macro)": [[0, "c.TMC2590_SET_SGT"]], "tmc2590_set_slph (c macro)": [[0, "c.TMC2590_SET_SLPH"]], "tmc2590_set_slpl (c macro)": [[0, "c.TMC2590_SET_SLPL"]], "tmc2590_set_tbl (c macro)": [[0, "c.TMC2590_SET_TBL"]], "tmc2590_set_toff (c macro)": [[0, "c.TMC2590_SET_TOFF"]], "tmc2590_set_ts2g (c macro)": [[0, "c.TMC2590_SET_TS2G"]], "tmc2590_set_tst (c macro)": [[0, "c.TMC2590_SET_TST"]], "tmc2590_set_vsense (c macro)": [[0, "c.TMC2590_SET_VSENSE"]], "tmc2590_seup_mask (c macro)": [[0, "c.TMC2590_SEUP_MASK"]], "tmc2590_seup_shift (c macro)": [[0, "c.TMC2590_SEUP_SHIFT"]], "tmc2590_se_mask (c macro)": [[0, "c.TMC2590_SE_MASK"]], "tmc2590_se_shift (c macro)": [[0, "c.TMC2590_SE_SHIFT"]], "tmc2590_sfilt_mask (c macro)": [[0, "c.TMC2590_SFILT_MASK"]], "tmc2590_sfilt_shift (c macro)": [[0, "c.TMC2590_SFILT_SHIFT"]], "tmc2590_sg2_mask (c macro)": [[0, "c.TMC2590_SG2_MASK"]], "tmc2590_sg2_shift (c macro)": [[0, "c.TMC2590_SG2_SHIFT"]], "tmc2590_sgcsconf (c macro)": [[0, "c.TMC2590_SGCSCONF"]], "tmc2590_sgcsconf_mask (c macro)": [[0, "c.TMC2590_SGCSCONF_MASK"]], "tmc2590_sgt_mask (c macro)": [[0, "c.TMC2590_SGT_MASK"]], "tmc2590_sgt_shift (c macro)": [[0, "c.TMC2590_SGT_SHIFT"]], "tmc2590_sgu_mask (c macro)": [[0, "c.TMC2590_SGU_MASK"]], "tmc2590_sgu_shift (c macro)": [[0, "c.TMC2590_SGU_SHIFT"]], "tmc2590_sg_mask (c macro)": [[0, "c.TMC2590_SG_MASK"]], "tmc2590_sg_shift (c macro)": [[0, "c.TMC2590_SG_SHIFT"]], "tmc2590_slph_mask (c macro)": [[0, "c.TMC2590_SLPH_MASK"]], "tmc2590_slph_shift (c macro)": [[0, "c.TMC2590_SLPH_SHIFT"]], "tmc2590_slpl_mask (c macro)": [[0, "c.TMC2590_SLPL_MASK"]], "tmc2590_slpl_shift (c macro)": [[0, "c.TMC2590_SLPL_SHIFT"]], "tmc2590_smarten (c macro)": [[0, "c.TMC2590_SMARTEN"]], "tmc2590_smarten_mask (c macro)": [[0, "c.TMC2590_SMARTEN_MASK"]], "tmc2590_status_mask (c macro)": [[0, "c.TMC2590_STATUS_MASK"]], "tmc2590_status_shift (c macro)": [[0, "c.TMC2590_STATUS_SHIFT"]], "tmc2590_stst_mask (c macro)": [[0, "c.TMC2590_STST_MASK"]], "tmc2590_stst_shift (c macro)": [[0, "c.TMC2590_STST_SHIFT"]], "tmc2590_tbl_mask (c macro)": [[0, "c.TMC2590_TBL_MASK"]], "tmc2590_tbl_shift (c macro)": [[0, "c.TMC2590_TBL_SHIFT"]], "tmc2590_toff_mask (c macro)": [[0, "c.TMC2590_TOFF_MASK"]], "tmc2590_toff_shift (c macro)": [[0, "c.TMC2590_TOFF_SHIFT"]], "tmc2590_ts2g_mask (c macro)": [[0, "c.TMC2590_TS2G_MASK"]], "tmc2590_ts2g_shift (c macro)": [[0, "c.TMC2590_TS2G_SHIFT"]], "tmc2590_tst_mask (c macro)": [[0, "c.TMC2590_TST_MASK"]], "tmc2590_tst_shift (c macro)": [[0, "c.TMC2590_TST_SHIFT"]], "tmc2590_value (c macro)": [[0, "c.TMC2590_VALUE"]], "tmc2590_vsense_mask (c macro)": [[0, "c.TMC2590_VSENSE_MASK"]], "tmc2590_vsense_shift (c macro)": [[0, "c.TMC2590_VSENSE_SHIFT"]], "tmc2590_write_bit (c macro)": [[0, "c.TMC2590_WRITE_BIT"]], "tmc262_chopconf (c macro)": [[0, "c.TMC262_CHOPCONF"]], "tmc262_chopconf_mask (c macro)": [[0, "c.TMC262_CHOPCONF_MASK"]], "tmc262_drvconf (c macro)": [[0, "c.TMC262_DRVCONF"]], "tmc262_drvconf_mask (c macro)": [[0, "c.TMC262_DRVCONF_MASK"]], "tmc262_drvctrl (c macro)": [[0, "c.TMC262_DRVCTRL"]], "tmc262_drvctrl_mask (c macro)": [[0, "c.TMC262_DRVCTRL_MASK"]], "tmc262_drvctrl_sdoff_mask (c macro)": [[0, "c.TMC262_DRVCTRL_SDOFF_MASK"]], "tmc262_flag_ola (c macro)": [[0, "c.TMC262_FLAG_OLA"]], "tmc262_flag_olb (c macro)": [[0, "c.TMC262_FLAG_OLB"]], "tmc262_flag_ot (c macro)": [[0, "c.TMC262_FLAG_OT"]], "tmc262_flag_otpw (c macro)": [[0, "c.TMC262_FLAG_OTPW"]], "tmc262_flag_s2ga (c macro)": [[0, "c.TMC262_FLAG_S2GA"]], "tmc262_flag_s2gb (c macro)": [[0, "c.TMC262_FLAG_S2GB"]], "tmc262_flag_sg (c macro)": [[0, "c.TMC262_FLAG_SG"]], "tmc262_flag_stst (c macro)": [[0, "c.TMC262_FLAG_STST"]], "tmc262_get_address (c macro)": [[0, "c.TMC262_GET_ADDRESS"]], "tmc262_get_ca (c macro)": [[0, "c.TMC262_GET_CA"]], "tmc262_get_cb (c macro)": [[0, "c.TMC262_GET_CB"]], "tmc262_get_chm (c macro)": [[0, "c.TMC262_GET_CHM"]], "tmc262_get_cs (c macro)": [[0, "c.TMC262_GET_CS"]], "tmc262_get_dedge (c macro)": [[0, "c.TMC262_GET_DEDGE"]], "tmc262_get_diss2g (c macro)": [[0, "c.TMC262_GET_DISS2G"]], "tmc262_get_hdec (c macro)": [[0, "c.TMC262_GET_HDEC"]], "tmc262_get_hend (c macro)": [[0, "c.TMC262_GET_HEND"]], "tmc262_get_hstrt (c macro)": [[0, "c.TMC262_GET_HSTRT"]], "tmc262_get_interpol (c macro)": [[0, "c.TMC262_GET_INTERPOL"]], "tmc262_get_mres (c macro)": [[0, "c.TMC262_GET_MRES"]], "tmc262_get_mstep (c macro)": [[0, "c.TMC262_GET_MSTEP"]], "tmc262_get_ola (c macro)": [[0, "c.TMC262_GET_OLA"]], "tmc262_get_olb (c macro)": [[0, "c.TMC262_GET_OLB"]], "tmc262_get_ot (c macro)": [[0, "c.TMC262_GET_OT"]], "tmc262_get_otpw (c macro)": [[0, "c.TMC262_GET_OTPW"]], "tmc262_get_pha (c macro)": [[0, "c.TMC262_GET_PHA"]], "tmc262_get_phb (c macro)": [[0, "c.TMC262_GET_PHB"]], "tmc262_get_rdsel (c macro)": [[0, "c.TMC262_GET_RDSEL"]], "tmc262_get_rndtf (c macro)": [[0, "c.TMC262_GET_RNDTF"]], "tmc262_get_s2ga (c macro)": [[0, "c.TMC262_GET_S2GA"]], "tmc262_get_s2gb (c macro)": [[0, "c.TMC262_GET_S2GB"]], "tmc262_get_sdoff (c macro)": [[0, "c.TMC262_GET_SDOFF"]], "tmc262_get_se (c macro)": [[0, "c.TMC262_GET_SE"]], "tmc262_get_sedn (c macro)": [[0, "c.TMC262_GET_SEDN"]], "tmc262_get_seimin (c macro)": [[0, "c.TMC262_GET_SEIMIN"]], "tmc262_get_semax (c macro)": [[0, "c.TMC262_GET_SEMAX"]], "tmc262_get_semin (c macro)": [[0, "c.TMC262_GET_SEMIN"]], "tmc262_get_seup (c macro)": [[0, "c.TMC262_GET_SEUP"]], "tmc262_get_sfilt (c macro)": [[0, "c.TMC262_GET_SFILT"]], "tmc262_get_sg (c macro)": [[0, "c.TMC262_GET_SG"]], "tmc262_get_sgf (c macro)": [[0, "c.TMC262_GET_SGF"]], "tmc262_get_sgt (c macro)": [[0, "c.TMC262_GET_SGT"]], "tmc262_get_sgu (c macro)": [[0, "c.TMC262_GET_SGU"]], "tmc262_get_slph (c macro)": [[0, "c.TMC262_GET_SLPH"]], "tmc262_get_slpl (c macro)": [[0, "c.TMC262_GET_SLPL"]], "tmc262_get_stst (c macro)": [[0, "c.TMC262_GET_STST"]], "tmc262_get_tbl (c macro)": [[0, "c.TMC262_GET_TBL"]], "tmc262_get_toff (c macro)": [[0, "c.TMC262_GET_TOFF"]], "tmc262_get_ts2g (c macro)": [[0, "c.TMC262_GET_TS2G"]], "tmc262_get_tst (c macro)": [[0, "c.TMC262_GET_TST"]], "tmc262_get_vsense (c macro)": [[0, "c.TMC262_GET_VSENSE"]], "tmc262_rb_encoder (c macro)": [[0, "c.TMC262_RB_ENCODER"]], "tmc262_rb_mstep (c macro)": [[0, "c.TMC262_RB_MSTEP"]], "tmc262_rb_smart_energy (c macro)": [[0, "c.TMC262_RB_SMART_ENERGY"]], "tmc262_rb_stall_guard (c macro)": [[0, "c.TMC262_RB_STALL_GUARD"]], "tmc262_response0 (c macro)": [[0, "c.TMC262_RESPONSE0"]], "tmc262_response1 (c macro)": [[0, "c.TMC262_RESPONSE1"]], "tmc262_response2 (c macro)": [[0, "c.TMC262_RESPONSE2"]], "tmc262_response_latest (c macro)": [[0, "c.TMC262_RESPONSE_LATEST"]], "tmc262_set_ca (c macro)": [[0, "c.TMC262_SET_CA"]], "tmc262_set_cb (c macro)": [[0, "c.TMC262_SET_CB"]], "tmc262_set_chm (c macro)": [[0, "c.TMC262_SET_CHM"]], "tmc262_set_cs (c macro)": [[0, "c.TMC262_SET_CS"]], "tmc262_set_dedge (c macro)": [[0, "c.TMC262_SET_DEDGE"]], "tmc262_set_diss2g (c macro)": [[0, "c.TMC262_SET_DISS2G"]], "tmc262_set_hdec (c macro)": [[0, "c.TMC262_SET_HDEC"]], "tmc262_set_hend (c macro)": [[0, "c.TMC262_SET_HEND"]], "tmc262_set_hstrt (c macro)": [[0, "c.TMC262_SET_HSTRT"]], "tmc262_set_interpol (c macro)": [[0, "c.TMC262_SET_INTERPOL"]], "tmc262_set_mres (c macro)": [[0, "c.TMC262_SET_MRES"]], "tmc262_set_pha (c macro)": [[0, "c.TMC262_SET_PHA"]], "tmc262_set_phb (c macro)": [[0, "c.TMC262_SET_PHB"]], "tmc262_set_rdsel (c macro)": [[0, "c.TMC262_SET_RDSEL"]], "tmc262_set_rndtf (c macro)": [[0, "c.TMC262_SET_RNDTF"]], "tmc262_set_sdoff (c macro)": [[0, "c.TMC262_SET_SDOFF"]], "tmc262_set_sedn (c macro)": [[0, "c.TMC262_SET_SEDN"]], "tmc262_set_seimin (c macro)": [[0, "c.TMC262_SET_SEIMIN"]], "tmc262_set_semax (c macro)": [[0, "c.TMC262_SET_SEMAX"]], "tmc262_set_semin (c macro)": [[0, "c.TMC262_SET_SEMIN"]], "tmc262_set_seup (c macro)": [[0, "c.TMC262_SET_SEUP"]], "tmc262_set_sfilt (c macro)": [[0, "c.TMC262_SET_SFILT"]], "tmc262_set_sgt (c macro)": [[0, "c.TMC262_SET_SGT"]], "tmc262_set_slph (c macro)": [[0, "c.TMC262_SET_SLPH"]], "tmc262_set_slpl (c macro)": [[0, "c.TMC262_SET_SLPL"]], "tmc262_set_tbl (c macro)": [[0, "c.TMC262_SET_TBL"]], "tmc262_set_toff (c macro)": [[0, "c.TMC262_SET_TOFF"]], "tmc262_set_ts2g (c macro)": [[0, "c.TMC262_SET_TS2G"]], "tmc262_set_tst (c macro)": [[0, "c.TMC262_SET_TST"]], "tmc262_set_vsense (c macro)": [[0, "c.TMC262_SET_VSENSE"]], "tmc262_sgcsconf (c macro)": [[0, "c.TMC262_SGCSCONF"]], "tmc262_sgcsconf_mask (c macro)": [[0, "c.TMC262_SGCSCONF_MASK"]], "tmc262_smarten (c macro)": [[0, "c.TMC262_SMARTEN"]], "tmc262_smarten_mask (c macro)": [[0, "c.TMC262_SMARTEN_MASK"]], "tmc262_write (c macro)": [[0, "c.TMC262_WRITE"]], "tmc2660typedef (c++ struct)": [[0, "_CPPv414TMC2660TypeDef"]], "tmc2660typedef::continuousmodeenable (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef20continuousModeEnableE"]], "tmc2660typedef::coolstepactivevalue (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef19coolStepActiveValueE"]], "tmc2660typedef::coolstepinactivevalue (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef21coolStepInactiveValueE"]], "tmc2660typedef::coolstepthreshold (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef17coolStepThresholdE"]], "tmc2660typedef::isstandstillcurrentlimit (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef24isStandStillCurrentLimitE"]], "tmc2660typedef::isstandstillovercurrent (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef23isStandStillOverCurrentE"]], "tmc2660typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef7oldTickE"]], "tmc2660typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef4oldXE"]], "tmc2660typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef14registerAccessE"]], "tmc2660typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef18registerResetStateE"]], "tmc2660typedef::runcurrentscale (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef15runCurrentScaleE"]], "tmc2660typedef::standstillcurrentscale (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef22standStillCurrentScaleE"]], "tmc2660typedef::standstilltimeout (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef17standStillTimeoutE"]], "tmc2660typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC2660TypeDef8velocityE"]], "tmc2660_address (c macro)": [[0, "c.TMC2660_ADDRESS"]], "tmc2660_address_mask (c macro)": [[0, "c.TMC2660_ADDRESS_MASK"]], "tmc2660_address_shift (c macro)": [[0, "c.TMC2660_ADDRESS_SHIFT"]], "tmc2660_ca_mask (c macro)": [[0, "c.TMC2660_CA_MASK"]], "tmc2660_ca_shift (c macro)": [[0, "c.TMC2660_CA_SHIFT"]], "tmc2660_cb_mask (c macro)": [[0, "c.TMC2660_CB_MASK"]], "tmc2660_cb_shift (c macro)": [[0, "c.TMC2660_CB_SHIFT"]], "tmc2660_chm_mask (c macro)": [[0, "c.TMC2660_CHM_MASK"]], "tmc2660_chm_shift (c macro)": [[0, "c.TMC2660_CHM_SHIFT"]], "tmc2660_chopconf (c macro)": [[0, "c.TMC2660_CHOPCONF"]], "tmc2660_chopconf_mask (c macro)": [[0, "c.TMC2660_CHOPCONF_MASK"]], "tmc2660_cs_mask (c macro)": [[0, "c.TMC2660_CS_MASK"]], "tmc2660_cs_shift (c macro)": [[0, "c.TMC2660_CS_SHIFT"]], "tmc2660_datagram (c macro)": [[0, "c.TMC2660_DATAGRAM"]], "tmc2660_dedge_mask (c macro)": [[0, "c.TMC2660_DEDGE_MASK"]], "tmc2660_dedge_shift (c macro)": [[0, "c.TMC2660_DEDGE_SHIFT"]], "tmc2660_diss2g_mask (c macro)": [[0, "c.TMC2660_DISS2G_MASK"]], "tmc2660_diss2g_shift (c macro)": [[0, "c.TMC2660_DISS2G_SHIFT"]], "tmc2660_drvconf (c macro)": [[0, "c.TMC2660_DRVCONF"]], "tmc2660_drvconf_mask (c macro)": [[0, "c.TMC2660_DRVCONF_MASK"]], "tmc2660_drvctrl (c macro)": [[0, "c.TMC2660_DRVCTRL"]], "tmc2660_drvctrl_mask (c macro)": [[0, "c.TMC2660_DRVCTRL_MASK"]], "tmc2660_drvctrl_sdoff_mask (c macro)": [[0, "c.TMC2660_DRVCTRL_SDOFF_MASK"]], "tmc2660_field_read (c macro)": [[0, "c.TMC2660_FIELD_READ"]], "tmc2660_field_update (c macro)": [[0, "c.TMC2660_FIELD_UPDATE"]], "tmc2660_field_write (c macro)": [[0, "c.TMC2660_FIELD_WRITE"]], "tmc2660_get_address (c macro)": [[0, "c.TMC2660_GET_ADDRESS"]], "tmc2660_get_ca (c macro)": [[0, "c.TMC2660_GET_CA"]], "tmc2660_get_cb (c macro)": [[0, "c.TMC2660_GET_CB"]], "tmc2660_get_chm (c macro)": [[0, "c.TMC2660_GET_CHM"]], "tmc2660_get_cs (c macro)": [[0, "c.TMC2660_GET_CS"]], "tmc2660_get_dedge (c macro)": [[0, "c.TMC2660_GET_DEDGE"]], "tmc2660_get_diss2g (c macro)": [[0, "c.TMC2660_GET_DISS2G"]], "tmc2660_get_hdec (c macro)": [[0, "c.TMC2660_GET_HDEC"]], "tmc2660_get_hend (c macro)": [[0, "c.TMC2660_GET_HEND"]], "tmc2660_get_hstrt (c macro)": [[0, "c.TMC2660_GET_HSTRT"]], "tmc2660_get_interpol (c macro)": [[0, "c.TMC2660_GET_INTERPOL"]], "tmc2660_get_mres (c macro)": [[0, "c.TMC2660_GET_MRES"]], "tmc2660_get_mstep (c macro)": [[0, "c.TMC2660_GET_MSTEP"]], "tmc2660_get_ola (c macro)": [[0, "c.TMC2660_GET_OLA"]], "tmc2660_get_olb (c macro)": [[0, "c.TMC2660_GET_OLB"]], "tmc2660_get_ot (c macro)": [[0, "c.TMC2660_GET_OT"]], "tmc2660_get_otpw (c macro)": [[0, "c.TMC2660_GET_OTPW"]], "tmc2660_get_pha (c macro)": [[0, "c.TMC2660_GET_PHA"]], "tmc2660_get_phb (c macro)": [[0, "c.TMC2660_GET_PHB"]], "tmc2660_get_rdsel (c macro)": [[0, "c.TMC2660_GET_RDSEL"]], "tmc2660_get_rndtf (c macro)": [[0, "c.TMC2660_GET_RNDTF"]], "tmc2660_get_s2ga (c macro)": [[0, "c.TMC2660_GET_S2GA"]], "tmc2660_get_s2gb (c macro)": [[0, "c.TMC2660_GET_S2GB"]], "tmc2660_get_sdoff (c macro)": [[0, "c.TMC2660_GET_SDOFF"]], "tmc2660_get_se (c macro)": [[0, "c.TMC2660_GET_SE"]], "tmc2660_get_sedn (c macro)": [[0, "c.TMC2660_GET_SEDN"]], "tmc2660_get_seimin (c macro)": [[0, "c.TMC2660_GET_SEIMIN"]], "tmc2660_get_semax (c macro)": [[0, "c.TMC2660_GET_SEMAX"]], "tmc2660_get_semin (c macro)": [[0, "c.TMC2660_GET_SEMIN"]], "tmc2660_get_seup (c macro)": [[0, "c.TMC2660_GET_SEUP"]], "tmc2660_get_sfilt (c macro)": [[0, "c.TMC2660_GET_SFILT"]], "tmc2660_get_sg (c macro)": [[0, "c.TMC2660_GET_SG"]], "tmc2660_get_sgf (c macro)": [[0, "c.TMC2660_GET_SGF"]], "tmc2660_get_sgt (c macro)": [[0, "c.TMC2660_GET_SGT"]], "tmc2660_get_sgu (c macro)": [[0, "c.TMC2660_GET_SGU"]], "tmc2660_get_slph (c macro)": [[0, "c.TMC2660_GET_SLPH"]], "tmc2660_get_slpl (c macro)": [[0, "c.TMC2660_GET_SLPL"]], "tmc2660_get_stst (c macro)": [[0, "c.TMC2660_GET_STST"]], "tmc2660_get_tbl (c macro)": [[0, "c.TMC2660_GET_TBL"]], "tmc2660_get_toff (c macro)": [[0, "c.TMC2660_GET_TOFF"]], "tmc2660_get_ts2g (c macro)": [[0, "c.TMC2660_GET_TS2G"]], "tmc2660_get_tst (c macro)": [[0, "c.TMC2660_GET_TST"]], "tmc2660_get_vsense (c macro)": [[0, "c.TMC2660_GET_VSENSE"]], "tmc2660_hdec0_mask (c macro)": [[0, "c.TMC2660_HDEC0_MASK"]], "tmc2660_hdec0_shift (c macro)": [[0, "c.TMC2660_HDEC0_SHIFT"]], "tmc2660_hdec1_mask (c macro)": [[0, "c.TMC2660_HDEC1_MASK"]], "tmc2660_hdec1_shift (c macro)": [[0, "c.TMC2660_HDEC1_SHIFT"]], "tmc2660_hdec_mask (c macro)": [[0, "c.TMC2660_HDEC_MASK"]], "tmc2660_hdec_shift (c macro)": [[0, "c.TMC2660_HDEC_SHIFT"]], "tmc2660_hend_mask (c macro)": [[0, "c.TMC2660_HEND_MASK"]], "tmc2660_hend_shift (c macro)": [[0, "c.TMC2660_HEND_SHIFT"]], "tmc2660_hstrt_mask (c macro)": [[0, "c.TMC2660_HSTRT_MASK"]], "tmc2660_hstrt_shift (c macro)": [[0, "c.TMC2660_HSTRT_SHIFT"]], "tmc2660_intpol_mask (c macro)": [[0, "c.TMC2660_INTPOL_MASK"]], "tmc2660_intpol_shift (c macro)": [[0, "c.TMC2660_INTPOL_SHIFT"]], "tmc2660_is_write (c macro)": [[0, "c.TMC2660_IS_WRITE"]], "tmc2660_max_acceleration (c macro)": [[0, "c.TMC2660_MAX_ACCELERATION"]], "tmc2660_max_velocity (c macro)": [[0, "c.TMC2660_MAX_VELOCITY"]], "tmc2660_motors (c macro)": [[0, "c.TMC2660_MOTORS"]], "tmc2660_mres_mask (c macro)": [[0, "c.TMC2660_MRES_MASK"]], "tmc2660_mres_shift (c macro)": [[0, "c.TMC2660_MRES_SHIFT"]], "tmc2660_mstep_mask (c macro)": [[0, "c.TMC2660_MSTEP_MASK"]], "tmc2660_mstep_shift (c macro)": [[0, "c.TMC2660_MSTEP_SHIFT"]], "tmc2660_ola_mask (c macro)": [[0, "c.TMC2660_OLA_MASK"]], "tmc2660_ola_shift (c macro)": [[0, "c.TMC2660_OLA_SHIFT"]], "tmc2660_olb_mask (c macro)": [[0, "c.TMC2660_OLB_MASK"]], "tmc2660_olb_shift (c macro)": [[0, "c.TMC2660_OLB_SHIFT"]], "tmc2660_otpw_mask (c macro)": [[0, "c.TMC2660_OTPW_MASK"]], "tmc2660_otpw_shift (c macro)": [[0, "c.TMC2660_OTPW_SHIFT"]], "tmc2660_ot_mask (c macro)": [[0, "c.TMC2660_OT_MASK"]], "tmc2660_ot_shift (c macro)": [[0, "c.TMC2660_OT_SHIFT"]], "tmc2660_pha_mask (c macro)": [[0, "c.TMC2660_PHA_MASK"]], "tmc2660_pha_shift (c macro)": [[0, "c.TMC2660_PHA_SHIFT"]], "tmc2660_phb_mask (c macro)": [[0, "c.TMC2660_PHB_MASK"]], "tmc2660_phb_shift (c macro)": [[0, "c.TMC2660_PHB_SHIFT"]], "tmc2660_rdsel_mask (c macro)": [[0, "c.TMC2660_RDSEL_MASK"]], "tmc2660_rdsel_shift (c macro)": [[0, "c.TMC2660_RDSEL_SHIFT"]], "tmc2660_register_address_bits_mask (c macro)": [[0, "c.TMC2660_REGISTER_ADDRESS_BITS_MASK"]], "tmc2660_register_address_bits_shift (c macro)": [[0, "c.TMC2660_REGISTER_ADDRESS_BITS_SHIFT"]], "tmc2660_register_count (c macro)": [[0, "c.TMC2660_REGISTER_COUNT"]], "tmc2660_response0 (c macro)": [[0, "c.TMC2660_RESPONSE0"]], "tmc2660_response1 (c macro)": [[0, "c.TMC2660_RESPONSE1"]], "tmc2660_response2 (c macro)": [[0, "c.TMC2660_RESPONSE2"]], "tmc2660_response_latest (c macro)": [[0, "c.TMC2660_RESPONSE_LATEST"]], "tmc2660_rndtf_mask (c macro)": [[0, "c.TMC2660_RNDTF_MASK"]], "tmc2660_rndtf_shift (c macro)": [[0, "c.TMC2660_RNDTF_SHIFT"]], "tmc2660_s2ga_mask (c macro)": [[0, "c.TMC2660_S2GA_MASK"]], "tmc2660_s2ga_shift (c macro)": [[0, "c.TMC2660_S2GA_SHIFT"]], "tmc2660_s2gb_mask (c macro)": [[0, "c.TMC2660_S2GB_MASK"]], "tmc2660_s2gb_shift (c macro)": [[0, "c.TMC2660_S2GB_SHIFT"]], "tmc2660_sdoff_mask (c macro)": [[0, "c.TMC2660_SDOFF_MASK"]], "tmc2660_sdoff_shift (c macro)": [[0, "c.TMC2660_SDOFF_SHIFT"]], "tmc2660_sedn_mask (c macro)": [[0, "c.TMC2660_SEDN_MASK"]], "tmc2660_sedn_shift (c macro)": [[0, "c.TMC2660_SEDN_SHIFT"]], "tmc2660_seimin_mask (c macro)": [[0, "c.TMC2660_SEIMIN_MASK"]], "tmc2660_seimin_shift (c macro)": [[0, "c.TMC2660_SEIMIN_SHIFT"]], "tmc2660_semax_mask (c macro)": [[0, "c.TMC2660_SEMAX_MASK"]], "tmc2660_semax_shift (c macro)": [[0, "c.TMC2660_SEMAX_SHIFT"]], "tmc2660_semin_mask (c macro)": [[0, "c.TMC2660_SEMIN_MASK"]], "tmc2660_semin_shift (c macro)": [[0, "c.TMC2660_SEMIN_SHIFT"]], "tmc2660_set_ca (c macro)": [[0, "c.TMC2660_SET_CA"]], "tmc2660_set_cb (c macro)": [[0, "c.TMC2660_SET_CB"]], "tmc2660_set_chm (c macro)": [[0, "c.TMC2660_SET_CHM"]], "tmc2660_set_cs (c macro)": [[0, "c.TMC2660_SET_CS"]], "tmc2660_set_dedge (c macro)": [[0, "c.TMC2660_SET_DEDGE"]], "tmc2660_set_diss2g (c macro)": [[0, "c.TMC2660_SET_DISS2G"]], "tmc2660_set_hdec (c macro)": [[0, "c.TMC2660_SET_HDEC"]], "tmc2660_set_hend (c macro)": [[0, "c.TMC2660_SET_HEND"]], "tmc2660_set_hstrt (c macro)": [[0, "c.TMC2660_SET_HSTRT"]], "tmc2660_set_interpol (c macro)": [[0, "c.TMC2660_SET_INTERPOL"]], "tmc2660_set_mres (c macro)": [[0, "c.TMC2660_SET_MRES"]], "tmc2660_set_pha (c macro)": [[0, "c.TMC2660_SET_PHA"]], "tmc2660_set_phb (c macro)": [[0, "c.TMC2660_SET_PHB"]], "tmc2660_set_rdsel (c macro)": [[0, "c.TMC2660_SET_RDSEL"]], "tmc2660_set_rndtf (c macro)": [[0, "c.TMC2660_SET_RNDTF"]], "tmc2660_set_sdoff (c macro)": [[0, "c.TMC2660_SET_SDOFF"]], "tmc2660_set_sedn (c macro)": [[0, "c.TMC2660_SET_SEDN"]], "tmc2660_set_seimin (c macro)": [[0, "c.TMC2660_SET_SEIMIN"]], "tmc2660_set_semax (c macro)": [[0, "c.TMC2660_SET_SEMAX"]], "tmc2660_set_semin (c macro)": [[0, "c.TMC2660_SET_SEMIN"]], "tmc2660_set_seup (c macro)": [[0, "c.TMC2660_SET_SEUP"]], "tmc2660_set_sfilt (c macro)": [[0, "c.TMC2660_SET_SFILT"]], "tmc2660_set_sgt (c macro)": [[0, "c.TMC2660_SET_SGT"]], "tmc2660_set_slph (c macro)": [[0, "c.TMC2660_SET_SLPH"]], "tmc2660_set_slpl (c macro)": [[0, "c.TMC2660_SET_SLPL"]], "tmc2660_set_tbl (c macro)": [[0, "c.TMC2660_SET_TBL"]], "tmc2660_set_toff (c macro)": [[0, "c.TMC2660_SET_TOFF"]], "tmc2660_set_ts2g (c macro)": [[0, "c.TMC2660_SET_TS2G"]], "tmc2660_set_tst (c macro)": [[0, "c.TMC2660_SET_TST"]], "tmc2660_set_vsense (c macro)": [[0, "c.TMC2660_SET_VSENSE"]], "tmc2660_seup_mask (c macro)": [[0, "c.TMC2660_SEUP_MASK"]], "tmc2660_seup_shift (c macro)": [[0, "c.TMC2660_SEUP_SHIFT"]], "tmc2660_se_mask (c macro)": [[0, "c.TMC2660_SE_MASK"]], "tmc2660_se_shift (c macro)": [[0, "c.TMC2660_SE_SHIFT"]], "tmc2660_sfilt_mask (c macro)": [[0, "c.TMC2660_SFILT_MASK"]], "tmc2660_sfilt_shift (c macro)": [[0, "c.TMC2660_SFILT_SHIFT"]], "tmc2660_sg2_mask (c macro)": [[0, "c.TMC2660_SG2_MASK"]], "tmc2660_sg2_shift (c macro)": [[0, "c.TMC2660_SG2_SHIFT"]], "tmc2660_sgcsconf (c macro)": [[0, "c.TMC2660_SGCSCONF"]], "tmc2660_sgcsconf_mask (c macro)": [[0, "c.TMC2660_SGCSCONF_MASK"]], "tmc2660_sgt_mask (c macro)": [[0, "c.TMC2660_SGT_MASK"]], "tmc2660_sgt_shift (c macro)": [[0, "c.TMC2660_SGT_SHIFT"]], "tmc2660_sgu_mask (c macro)": [[0, "c.TMC2660_SGU_MASK"]], "tmc2660_sgu_shift (c macro)": [[0, "c.TMC2660_SGU_SHIFT"]], "tmc2660_sg_mask (c macro)": [[0, "c.TMC2660_SG_MASK"]], "tmc2660_sg_shift (c macro)": [[0, "c.TMC2660_SG_SHIFT"]], "tmc2660_slph_mask (c macro)": [[0, "c.TMC2660_SLPH_MASK"]], "tmc2660_slph_shift (c macro)": [[0, "c.TMC2660_SLPH_SHIFT"]], "tmc2660_slpl_mask (c macro)": [[0, "c.TMC2660_SLPL_MASK"]], "tmc2660_slpl_shift (c macro)": [[0, "c.TMC2660_SLPL_SHIFT"]], "tmc2660_smarten (c macro)": [[0, "c.TMC2660_SMARTEN"]], "tmc2660_smarten_mask (c macro)": [[0, "c.TMC2660_SMARTEN_MASK"]], "tmc2660_status_mask (c macro)": [[0, "c.TMC2660_STATUS_MASK"]], "tmc2660_status_shift (c macro)": [[0, "c.TMC2660_STATUS_SHIFT"]], "tmc2660_stst_mask (c macro)": [[0, "c.TMC2660_STST_MASK"]], "tmc2660_stst_shift (c macro)": [[0, "c.TMC2660_STST_SHIFT"]], "tmc2660_tbl_mask (c macro)": [[0, "c.TMC2660_TBL_MASK"]], "tmc2660_tbl_shift (c macro)": [[0, "c.TMC2660_TBL_SHIFT"]], "tmc2660_toff_mask (c macro)": [[0, "c.TMC2660_TOFF_MASK"]], "tmc2660_toff_shift (c macro)": [[0, "c.TMC2660_TOFF_SHIFT"]], "tmc2660_ts2g_mask (c macro)": [[0, "c.TMC2660_TS2G_MASK"]], "tmc2660_ts2g_shift (c macro)": [[0, "c.TMC2660_TS2G_SHIFT"]], "tmc2660_tst_mask (c macro)": [[0, "c.TMC2660_TST_MASK"]], "tmc2660_tst_shift (c macro)": [[0, "c.TMC2660_TST_SHIFT"]], "tmc2660_value (c macro)": [[0, "c.TMC2660_VALUE"]], "tmc2660_value_mask (c macro)": [[0, "c.TMC2660_VALUE_MASK"]], "tmc2660_value_shift (c macro)": [[0, "c.TMC2660_VALUE_SHIFT"]], "tmc2660_vsense_mask (c macro)": [[0, "c.TMC2660_VSENSE_MASK"]], "tmc2660_vsense_shift (c macro)": [[0, "c.TMC2660_VSENSE_SHIFT"]], "tmc2660_write_bit (c macro)": [[0, "c.TMC2660_WRITE_BIT"]], "tmc389_chopconf (c macro)": [[0, "c.TMC389_CHOPCONF"]], "tmc389_chopconf_mask (c macro)": [[0, "c.TMC389_CHOPCONF_MASK"]], "tmc389_drvconf (c macro)": [[0, "c.TMC389_DRVCONF"]], "tmc389_drvconf_mask (c macro)": [[0, "c.TMC389_DRVCONF_MASK"]], "tmc389_drvctrl (c macro)": [[0, "c.TMC389_DRVCTRL"]], "tmc389_drvctrl_mask (c macro)": [[0, "c.TMC389_DRVCTRL_MASK"]], "tmc389_drvctrl_sdoff_mask (c macro)": [[0, "c.TMC389_DRVCTRL_SDOFF_MASK"]], "tmc389_get_address (c macro)": [[0, "c.TMC389_GET_ADDRESS"]], "tmc389_get_cdir (c macro)": [[0, "c.TMC389_GET_CDIR"]], "tmc389_get_cs (c macro)": [[0, "c.TMC389_GET_CS"]], "tmc389_get_csync (c macro)": [[0, "c.TMC389_GET_CSYNC"]], "tmc389_get_cu (c macro)": [[0, "c.TMC389_GET_CU"]], "tmc389_get_cv (c macro)": [[0, "c.TMC389_GET_CV"]], "tmc389_get_dedge (c macro)": [[0, "c.TMC389_GET_DEDGE"]], "tmc389_get_diss2g (c macro)": [[0, "c.TMC389_GET_DISS2G"]], "tmc389_get_hyst (c macro)": [[0, "c.TMC389_GET_HYST"]], "tmc389_get_interpol (c macro)": [[0, "c.TMC389_GET_INTERPOL"]], "tmc389_get_mres (c macro)": [[0, "c.TMC389_GET_MRES"]], "tmc389_get_mstep (c macro)": [[0, "c.TMC389_GET_MSTEP"]], "tmc389_get_nosd (c macro)": [[0, "c.TMC389_GET_NOSD"]], "tmc389_get_ol (c macro)": [[0, "c.TMC389_GET_OL"]], "tmc389_get_ot (c macro)": [[0, "c.TMC389_GET_OT"]], "tmc389_get_otpw (c macro)": [[0, "c.TMC389_GET_OTPW"]], "tmc389_get_phu (c macro)": [[0, "c.TMC389_GET_PHU"]], "tmc389_get_phv (c macro)": [[0, "c.TMC389_GET_PHV"]], "tmc389_get_rdsel (c macro)": [[0, "c.TMC389_GET_RDSEL"]], "tmc389_get_rndtf (c macro)": [[0, "c.TMC389_GET_RNDTF"]], "tmc389_get_s2g (c macro)": [[0, "c.TMC389_GET_S2G"]], "tmc389_get_sdoff (c macro)": [[0, "c.TMC389_GET_SDOFF"]], "tmc389_get_se (c macro)": [[0, "c.TMC389_GET_SE"]], "tmc389_get_sedn (c macro)": [[0, "c.TMC389_GET_SEDN"]], "tmc389_get_seimin (c macro)": [[0, "c.TMC389_GET_SEIMIN"]], "tmc389_get_semax (c macro)": [[0, "c.TMC389_GET_SEMAX"]], "tmc389_get_semin (c macro)": [[0, "c.TMC389_GET_SEMIN"]], "tmc389_get_seup (c macro)": [[0, "c.TMC389_GET_SEUP"]], "tmc389_get_sfilt (c macro)": [[0, "c.TMC389_GET_SFILT"]], "tmc389_get_sg (c macro)": [[0, "c.TMC389_GET_SG"]], "tmc389_get_sgt (c macro)": [[0, "c.TMC389_GET_SGT"]], "tmc389_get_sgu (c macro)": [[0, "c.TMC389_GET_SGU"]], "tmc389_get_slph (c macro)": [[0, "c.TMC389_GET_SLPH"]], "tmc389_get_slpl (c macro)": [[0, "c.TMC389_GET_SLPL"]], "tmc389_get_sspd (c macro)": [[0, "c.TMC389_GET_SSPD"]], "tmc389_get_stst (c macro)": [[0, "c.TMC389_GET_STST"]], "tmc389_get_tbl (c macro)": [[0, "c.TMC389_GET_TBL"]], "tmc389_get_toff (c macro)": [[0, "c.TMC389_GET_TOFF"]], "tmc389_get_ts2g (c macro)": [[0, "c.TMC389_GET_TS2G"]], "tmc389_get_tst (c macro)": [[0, "c.TMC389_GET_TST"]], "tmc389_get_vsense (c macro)": [[0, "c.TMC389_GET_VSENSE"]], "tmc389_response0 (c macro)": [[0, "c.TMC389_RESPONSE0"]], "tmc389_response1 (c macro)": [[0, "c.TMC389_RESPONSE1"]], "tmc389_response2 (c macro)": [[0, "c.TMC389_RESPONSE2"]], "tmc389_response_latest (c macro)": [[0, "c.TMC389_RESPONSE_LATEST"]], "tmc389_set_cdir (c macro)": [[0, "c.TMC389_SET_CDIR"]], "tmc389_set_cs (c macro)": [[0, "c.TMC389_SET_CS"]], "tmc389_set_csync (c macro)": [[0, "c.TMC389_SET_CSYNC"]], "tmc389_set_cu (c macro)": [[0, "c.TMC389_SET_CU"]], "tmc389_set_cv (c macro)": [[0, "c.TMC389_SET_CV"]], "tmc389_set_dedge (c macro)": [[0, "c.TMC389_SET_DEDGE"]], "tmc389_set_diss2g (c macro)": [[0, "c.TMC389_SET_DISS2G"]], "tmc389_set_hyst (c macro)": [[0, "c.TMC389_SET_HYST"]], "tmc389_set_interpol (c macro)": [[0, "c.TMC389_SET_INTERPOL"]], "tmc389_set_mres (c macro)": [[0, "c.TMC389_SET_MRES"]], "tmc389_set_nosd (c macro)": [[0, "c.TMC389_SET_NOSD"]], "tmc389_set_phu (c macro)": [[0, "c.TMC389_SET_PHU"]], "tmc389_set_phv (c macro)": [[0, "c.TMC389_SET_PHV"]], "tmc389_set_rdsel (c macro)": [[0, "c.TMC389_SET_RDSEL"]], "tmc389_set_rndtf (c macro)": [[0, "c.TMC389_SET_RNDTF"]], "tmc389_set_sdoff (c macro)": [[0, "c.TMC389_SET_SDOFF"]], "tmc389_set_sedn (c macro)": [[0, "c.TMC389_SET_SEDN"]], "tmc389_set_seimin (c macro)": [[0, "c.TMC389_SET_SEIMIN"]], "tmc389_set_semax (c macro)": [[0, "c.TMC389_SET_SEMAX"]], "tmc389_set_semin (c macro)": [[0, "c.TMC389_SET_SEMIN"]], "tmc389_set_seup (c macro)": [[0, "c.TMC389_SET_SEUP"]], "tmc389_set_sfilt (c macro)": [[0, "c.TMC389_SET_SFILT"]], "tmc389_set_sgt (c macro)": [[0, "c.TMC389_SET_SGT"]], "tmc389_set_slph (c macro)": [[0, "c.TMC389_SET_SLPH"]], "tmc389_set_slpl (c macro)": [[0, "c.TMC389_SET_SLPL"]], "tmc389_set_sspd (c macro)": [[0, "c.TMC389_SET_SSPD"]], "tmc389_set_tbl (c macro)": [[0, "c.TMC389_SET_TBL"]], "tmc389_set_toff (c macro)": [[0, "c.TMC389_SET_TOFF"]], "tmc389_set_ts2g (c macro)": [[0, "c.TMC389_SET_TS2G"]], "tmc389_set_tst (c macro)": [[0, "c.TMC389_SET_TST"]], "tmc389_set_vsense (c macro)": [[0, "c.TMC389_SET_VSENSE"]], "tmc389_sgcsconf (c macro)": [[0, "c.TMC389_SGCSCONF"]], "tmc389_sgcsconf_mask (c macro)": [[0, "c.TMC389_SGCSCONF_MASK"]], "tmc389_smarten (c macro)": [[0, "c.TMC389_SMARTEN"]], "tmc389_smarten_mask (c macro)": [[0, "c.TMC389_SMARTEN_MASK"]], "tmc389_write (c macro)": [[0, "c.TMC389_WRITE"]], "tmc4210_hard_limit (c macro)": [[0, "c.TMC4210_HARD_LIMIT"]], "tmc4210_idx_aactual (c macro)": [[0, "c.TMC4210_IDX_AACTUAL"]], "tmc4210_idx_agtat_aleat (c macro)": [[0, "c.TMC4210_IDX_AGTAT_ALEAT"]], "tmc4210_idx_amax (c macro)": [[0, "c.TMC4210_IDX_AMAX"]], "tmc4210_idx_cover_data (c macro)": [[0, "c.TMC4210_IDX_COVER_DATA"]], "tmc4210_idx_cover_pos_len (c macro)": [[0, "c.TMC4210_IDX_COVER_POS_LEN"]], "tmc4210_idx_dx_reftolerance (c macro)": [[0, "c.TMC4210_IDX_DX_REFTOLERANCE"]], "tmc4210_idx_high_word (c macro)": [[0, "c.TMC4210_IDX_HIGH_WORD"]], "tmc4210_idx_if_config_4210 (c macro)": [[0, "c.TMC4210_IDX_IF_CONFIG_4210"]], "tmc4210_idx_imask_iflags (c macro)": [[0, "c.TMC4210_IDX_IMASK_IFLAGS"]], "tmc4210_idx_low_word (c macro)": [[0, "c.TMC4210_IDX_LOW_WORD"]], "tmc4210_idx_pmul_pdiv (c macro)": [[0, "c.TMC4210_IDX_PMUL_PDIV"]], "tmc4210_idx_pos_comp_4210 (c macro)": [[0, "c.TMC4210_IDX_POS_COMP_4210"]], "tmc4210_idx_pos_comp_int_4210 (c macro)": [[0, "c.TMC4210_IDX_POS_COMP_INT_4210"]], "tmc4210_idx_pulsediv_rampdiv (c macro)": [[0, "c.TMC4210_IDX_PULSEDIV_RAMPDIV"]], "tmc4210_idx_refconf_rm (c macro)": [[0, "c.TMC4210_IDX_REFCONF_RM"]], "tmc4210_idx_ref_switches (c macro)": [[0, "c.TMC4210_IDX_REF_SWITCHES"]], "tmc4210_idx_smgp (c macro)": [[0, "c.TMC4210_IDX_SMGP"]], "tmc4210_idx_type_version_4210 (c macro)": [[0, "c.TMC4210_IDX_TYPE_VERSION_4210"]], "tmc4210_idx_ustep_count_4210 (c macro)": [[0, "c.TMC4210_IDX_USTEP_COUNT_4210"]], "tmc4210_idx_vactual (c macro)": [[0, "c.TMC4210_IDX_VACTUAL"]], "tmc4210_idx_vmax (c macro)": [[0, "c.TMC4210_IDX_VMAX"]], "tmc4210_idx_vmin (c macro)": [[0, "c.TMC4210_IDX_VMIN"]], "tmc4210_idx_vtarget (c macro)": [[0, "c.TMC4210_IDX_VTARGET"]], "tmc4210_idx_xactual (c macro)": [[0, "c.TMC4210_IDX_XACTUAL"]], "tmc4210_idx_xlatched (c macro)": [[0, "c.TMC4210_IDX_XLATCHED"]], "tmc4210_idx_xtarget (c macro)": [[0, "c.TMC4210_IDX_XTARGET"]], "tmc4210_ifconf_en_refr (c macro)": [[0, "c.TMC4210_IFCONF_EN_REFR"]], "tmc4210_ifconf_en_sd (c macro)": [[0, "c.TMC4210_IFCONF_EN_SD"]], "tmc4210_ifconf_inv_dir (c macro)": [[0, "c.TMC4210_IFCONF_INV_DIR"]], "tmc4210_ifconf_inv_ref (c macro)": [[0, "c.TMC4210_IFCONF_INV_REF"]], "tmc4210_ifconf_inv_step (c macro)": [[0, "c.TMC4210_IFCONF_INV_STEP"]], "tmc4210_ifconf_pos_comp_0 (c macro)": [[0, "c.TMC4210_IFCONF_POS_COMP_0"]], "tmc4210_ifconf_pos_comp_1 (c macro)": [[0, "c.TMC4210_IFCONF_POS_COMP_1"]], "tmc4210_ifconf_pos_comp_2 (c macro)": [[0, "c.TMC4210_IFCONF_POS_COMP_2"]], "tmc4210_ifconf_pos_comp_off (c macro)": [[0, "c.TMC4210_IFCONF_POS_COMP_OFF"]], "tmc4210_ifconf_sdo_int (c macro)": [[0, "c.TMC4210_IFCONF_SDO_INT"]], "tmc4210_ifconf_step_half (c macro)": [[0, "c.TMC4210_IFCONF_STEP_HALF"]], "tmc4210_iflag_pos_reached (c macro)": [[0, "c.TMC4210_IFLAG_POS_REACHED"]], "tmc4210_iflag_ref_miss (c macro)": [[0, "c.TMC4210_IFLAG_REF_MISS"]], "tmc4210_iflag_ref_wrong (c macro)": [[0, "c.TMC4210_IFLAG_REF_WRONG"]], "tmc4210_iflag_stop (c macro)": [[0, "c.TMC4210_IFLAG_STOP"]], "tmc4210_iflag_stop_left_high (c macro)": [[0, "c.TMC4210_IFLAG_STOP_LEFT_HIGH"]], "tmc4210_iflag_stop_left_low (c macro)": [[0, "c.TMC4210_IFLAG_STOP_LEFT_LOW"]], "tmc4210_iflag_stop_right_high (c macro)": [[0, "c.TMC4210_IFLAG_STOP_RIGHT_HIGH"]], "tmc4210_iflag_stop_right_low (c macro)": [[0, "c.TMC4210_IFLAG_STOP_RIGHT_LOW"]], "tmc4210_no_limit (c macro)": [[0, "c.TMC4210_NO_LIMIT"]], "tmc4210_no_ref (c macro)": [[0, "c.TMC4210_NO_REF"]], "tmc4210_pos_reached (c macro)": [[0, "c.TMC4210_POS_REACHED"]], "tmc4210_read (c macro)": [[0, "c.TMC4210_READ"]], "tmc4210_refsw_left (c macro)": [[0, "c.TMC4210_REFSW_LEFT"]], "tmc4210_refsw_right (c macro)": [[0, "c.TMC4210_REFSW_RIGHT"]], "tmc4210_rm_hold (c macro)": [[0, "c.TMC4210_RM_HOLD"]], "tmc4210_rm_ramp (c macro)": [[0, "c.TMC4210_RM_RAMP"]], "tmc4210_rm_soft (c macro)": [[0, "c.TMC4210_RM_SOFT"]], "tmc4210_rm_velocity (c macro)": [[0, "c.TMC4210_RM_VELOCITY"]], "tmc4210_soft_limit (c macro)": [[0, "c.TMC4210_SOFT_LIMIT"]], "tmc4210_soft_ref (c macro)": [[0, "c.TMC4210_SOFT_REF"]], "tmc4210_status_cdgw (c macro)": [[0, "c.TMC4210_STATUS_CDGW"]], "tmc4210_status_int (c macro)": [[0, "c.TMC4210_STATUS_INT"]], "tmc424_add_ccw (c macro)": [[0, "c.TMC424_ADD_CCW"]], "tmc424_clear_on_n (c macro)": [[0, "c.TMC424_CLEAR_ON_N"]], "tmc424_clr_flags (c macro)": [[0, "c.TMC424_CLR_FLAGS"]], "tmc424_enc_conf_1 (c macro)": [[0, "c.TMC424_ENC_CONF_1"]], "tmc424_enc_conf_2 (c macro)": [[0, "c.TMC424_ENC_CONF_2"]], "tmc424_enc_conf_3 (c macro)": [[0, "c.TMC424_ENC_CONF_3"]], "tmc424_enc_conf_all (c macro)": [[0, "c.TMC424_ENC_CONF_ALL"]], "tmc424_enc_data_1 (c macro)": [[0, "c.TMC424_ENC_DATA_1"]], "tmc424_enc_data_2 (c macro)": [[0, "c.TMC424_ENC_DATA_2"]], "tmc424_enc_data_3 (c macro)": [[0, "c.TMC424_ENC_DATA_3"]], "tmc424_freeze (c macro)": [[0, "c.TMC424_FREEZE"]], "tmc424_hold_on_n (c macro)": [[0, "c.TMC424_HOLD_ON_N"]], "tmc424_int_ctrl (c macro)": [[0, "c.TMC424_INT_CTRL"]], "tmc424_int_on_n (c macro)": [[0, "c.TMC424_INT_ON_N"]], "tmc424_pol_acthi (c macro)": [[0, "c.TMC424_POL_ACTHI"]], "tmc424_step_pulse_delay (c macro)": [[0, "c.TMC424_STEP_PULSE_DELAY"]], "tmc424_trig_always (c macro)": [[0, "c.TMC424_TRIG_ALWAYS"]], "tmc424_write (c macro)": [[0, "c.TMC424_WRITE"]], "tmc429_hard_limit (c macro)": [[0, "c.TMC429_HARD_LIMIT"]], "tmc429_idx_aactual (c macro)": [[0, "c.TMC429_IDX_AACTUAL"]], "tmc429_idx_agtat_aleat (c macro)": [[0, "c.TMC429_IDX_AGTAT_ALEAT"]], "tmc429_idx_amax (c macro)": [[0, "c.TMC429_IDX_AMAX"]], "tmc429_idx_cover_data (c macro)": [[0, "c.TMC429_IDX_COVER_DATA"]], "tmc429_idx_cover_pos_len (c macro)": [[0, "c.TMC429_IDX_COVER_POS_LEN"]], "tmc429_idx_dx_reftolerance (c macro)": [[0, "c.TMC429_IDX_DX_REFTOLERANCE"]], "tmc429_idx_high_word (c macro)": [[0, "c.TMC429_IDX_HIGH_WORD"]], "tmc429_idx_if_config_429 (c macro)": [[0, "c.TMC429_IDX_IF_CONFIG_429"]], "tmc429_idx_imask_iflags (c macro)": [[0, "c.TMC429_IDX_IMASK_IFLAGS"]], "tmc429_idx_low_word (c macro)": [[0, "c.TMC429_IDX_LOW_WORD"]], "tmc429_idx_pmul_pdiv (c macro)": [[0, "c.TMC429_IDX_PMUL_PDIV"]], "tmc429_idx_pos_comp_429 (c macro)": [[0, "c.TMC429_IDX_POS_COMP_429"]], "tmc429_idx_pos_comp_int_429 (c macro)": [[0, "c.TMC429_IDX_POS_COMP_INT_429"]], "tmc429_idx_pulsediv_rampdiv (c macro)": [[0, "c.TMC429_IDX_PULSEDIV_RAMPDIV"]], "tmc429_idx_refconf_rm (c macro)": [[0, "c.TMC429_IDX_REFCONF_RM"]], "tmc429_idx_ref_switches (c macro)": [[0, "c.TMC429_IDX_REF_SWITCHES"]], "tmc429_idx_smgp (c macro)": [[0, "c.TMC429_IDX_SMGP"]], "tmc429_idx_type_version_429 (c macro)": [[0, "c.TMC429_IDX_TYPE_VERSION_429"]], "tmc429_idx_ustep_count_429 (c macro)": [[0, "c.TMC429_IDX_USTEP_COUNT_429"]], "tmc429_idx_vactual (c macro)": [[0, "c.TMC429_IDX_VACTUAL"]], "tmc429_idx_vmax (c macro)": [[0, "c.TMC429_IDX_VMAX"]], "tmc429_idx_vmin (c macro)": [[0, "c.TMC429_IDX_VMIN"]], "tmc429_idx_vtarget (c macro)": [[0, "c.TMC429_IDX_VTARGET"]], "tmc429_idx_xactual (c macro)": [[0, "c.TMC429_IDX_XACTUAL"]], "tmc429_idx_xlatched (c macro)": [[0, "c.TMC429_IDX_XLATCHED"]], "tmc429_idx_xtarget (c macro)": [[0, "c.TMC429_IDX_XTARGET"]], "tmc429_ifconf_en_refr (c macro)": [[0, "c.TMC429_IFCONF_EN_REFR"]], "tmc429_ifconf_en_sd (c macro)": [[0, "c.TMC429_IFCONF_EN_SD"]], "tmc429_ifconf_inv_dir (c macro)": [[0, "c.TMC429_IFCONF_INV_DIR"]], "tmc429_ifconf_inv_ref (c macro)": [[0, "c.TMC429_IFCONF_INV_REF"]], "tmc429_ifconf_inv_step (c macro)": [[0, "c.TMC429_IFCONF_INV_STEP"]], "tmc429_ifconf_pos_comp_0 (c macro)": [[0, "c.TMC429_IFCONF_POS_COMP_0"]], "tmc429_ifconf_pos_comp_1 (c macro)": [[0, "c.TMC429_IFCONF_POS_COMP_1"]], "tmc429_ifconf_pos_comp_2 (c macro)": [[0, "c.TMC429_IFCONF_POS_COMP_2"]], "tmc429_ifconf_pos_comp_off (c macro)": [[0, "c.TMC429_IFCONF_POS_COMP_OFF"]], "tmc429_ifconf_sdo_int (c macro)": [[0, "c.TMC429_IFCONF_SDO_INT"]], "tmc429_ifconf_step_half (c macro)": [[0, "c.TMC429_IFCONF_STEP_HALF"]], "tmc429_iflag_pos_reached (c macro)": [[0, "c.TMC429_IFLAG_POS_REACHED"]], "tmc429_iflag_ref_miss (c macro)": [[0, "c.TMC429_IFLAG_REF_MISS"]], "tmc429_iflag_ref_wrong (c macro)": [[0, "c.TMC429_IFLAG_REF_WRONG"]], "tmc429_iflag_stop (c macro)": [[0, "c.TMC429_IFLAG_STOP"]], "tmc429_iflag_stop_left_high (c macro)": [[0, "c.TMC429_IFLAG_STOP_LEFT_HIGH"]], "tmc429_iflag_stop_left_low (c macro)": [[0, "c.TMC429_IFLAG_STOP_LEFT_LOW"]], "tmc429_iflag_stop_right_high (c macro)": [[0, "c.TMC429_IFLAG_STOP_RIGHT_HIGH"]], "tmc429_iflag_stop_right_low (c macro)": [[0, "c.TMC429_IFLAG_STOP_RIGHT_LOW"]], "tmc429_m0_pos_reached (c macro)": [[0, "c.TMC429_M0_POS_REACHED"]], "tmc429_m1_pos_reached (c macro)": [[0, "c.TMC429_M1_POS_REACHED"]], "tmc429_m2_pos_reached (c macro)": [[0, "c.TMC429_M2_POS_REACHED"]], "tmc429_motor (c macro)": [[0, "c.TMC429_MOTOR"]], "tmc429_motor0 (c macro)": [[0, "c.TMC429_MOTOR0"]], "tmc429_motor1 (c macro)": [[0, "c.TMC429_MOTOR1"]], "tmc429_motor2 (c macro)": [[0, "c.TMC429_MOTOR2"]], "tmc429_no_limit (c macro)": [[0, "c.TMC429_NO_LIMIT"]], "tmc429_no_ref (c macro)": [[0, "c.TMC429_NO_REF"]], "tmc429_read (c macro)": [[0, "c.TMC429_READ"]], "tmc429_refsw_left (c macro)": [[0, "c.TMC429_REFSW_LEFT"]], "tmc429_refsw_right (c macro)": [[0, "c.TMC429_REFSW_RIGHT"]], "tmc429_rm_hold (c macro)": [[0, "c.TMC429_RM_HOLD"]], "tmc429_rm_ramp (c macro)": [[0, "c.TMC429_RM_RAMP"]], "tmc429_rm_soft (c macro)": [[0, "c.TMC429_RM_SOFT"]], "tmc429_rm_velocity (c macro)": [[0, "c.TMC429_RM_VELOCITY"]], "tmc429_soft_limit (c macro)": [[0, "c.TMC429_SOFT_LIMIT"]], "tmc429_soft_ref (c macro)": [[0, "c.TMC429_SOFT_REF"]], "tmc429_status_cdgw (c macro)": [[0, "c.TMC429_STATUS_CDGW"]], "tmc429_status_int (c macro)": [[0, "c.TMC429_STATUS_INT"]], "tmc4330typedef (c++ struct)": [[0, "_CPPv414TMC4330TypeDef"]], "tmc4330typedef::config (c++ member)": [[0, "_CPPv4N14TMC4330TypeDef6configE"]], "tmc4330typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC4330TypeDef7oldTickE"]], "tmc4330typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC4330TypeDef4oldXE"]], "tmc4330typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC4330TypeDef14registerAccessE"]], "tmc4330typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC4330TypeDef18registerResetStateE"]], "tmc4330typedef::status (c++ member)": [[0, "_CPPv4N14TMC4330TypeDef6statusE"]], "tmc4330typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC4330TypeDef8velocityE"]], "tmc4330_aactual (c macro)": [[0, "c.TMC4330_AACTUAL"]], "tmc4330_aactual_mask (c macro)": [[0, "c.TMC4330_AACTUAL_MASK"]], "tmc4330_aactual_shift (c macro)": [[0, "c.TMC4330_AACTUAL_SHIFT"]], "tmc4330_address_mask (c macro)": [[0, "c.TMC4330_ADDRESS_MASK"]], "tmc4330_addr_from_enc (c macro)": [[0, "c.TMC4330_ADDR_FROM_ENC"]], "tmc4330_addr_from_enc_mask (c macro)": [[0, "c.TMC4330_ADDR_FROM_ENC_MASK"]], "tmc4330_addr_from_enc_shift (c macro)": [[0, "c.TMC4330_ADDR_FROM_ENC_SHIFT"]], "tmc4330_addr_to_enc (c macro)": [[0, "c.TMC4330_ADDR_TO_ENC"]], "tmc4330_addr_to_enc_mask (c macro)": [[0, "c.TMC4330_ADDR_TO_ENC_MASK"]], "tmc4330_addr_to_enc_shift (c macro)": [[0, "c.TMC4330_ADDR_TO_ENC_SHIFT"]], "tmc4330_amax (c macro)": [[0, "c.TMC4330_AMAX"]], "tmc4330_astart (c macro)": [[0, "c.TMC4330_ASTART"]], "tmc4330_automatic_direct_sdin_switch_off_mask (c macro)": [[0, "c.TMC4330_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK"]], "tmc4330_automatic_direct_sdin_switch_off_shift (c macro)": [[0, "c.TMC4330_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT"]], "tmc4330_bow1 (c macro)": [[0, "c.TMC4330_BOW1"]], "tmc4330_bow2 (c macro)": [[0, "c.TMC4330_BOW2"]], "tmc4330_bow3 (c macro)": [[0, "c.TMC4330_BOW3"]], "tmc4330_bow4 (c macro)": [[0, "c.TMC4330_BOW4"]], "tmc4330_busy_state_en_mask (c macro)": [[0, "c.TMC4330_BUSY_STATE_EN_MASK"]], "tmc4330_busy_state_en_shift (c macro)": [[0, "c.TMC4330_BUSY_STATE_EN_SHIFT"]], "tmc4330_calc_multi_turn_behav_mask (c macro)": [[0, "c.TMC4330_CALC_MULTI_TURN_BEHAV_MASK"]], "tmc4330_calc_multi_turn_behav_shift (c macro)": [[0, "c.TMC4330_CALC_MULTI_TURN_BEHAV_SHIFT"]], "tmc4330_circular_cnt_as_xlatch_mask (c macro)": [[0, "c.TMC4330_CIRCULAR_CNT_AS_XLATCH_MASK"]], "tmc4330_circular_cnt_as_xlatch_shift (c macro)": [[0, "c.TMC4330_CIRCULAR_CNT_AS_XLATCH_SHIFT"]], "tmc4330_circular_dec_mask (c macro)": [[0, "c.TMC4330_CIRCULAR_DEC_MASK"]], "tmc4330_circular_dec_shift (c macro)": [[0, "c.TMC4330_CIRCULAR_DEC_SHIFT"]], "tmc4330_circular_dec_wr (c macro)": [[0, "c.TMC4330_CIRCULAR_DEC_WR"]], "tmc4330_circular_enc_en_mask (c macro)": [[0, "c.TMC4330_CIRCULAR_ENC_EN_MASK"]], "tmc4330_circular_enc_en_shift (c macro)": [[0, "c.TMC4330_CIRCULAR_ENC_EN_SHIFT"]], "tmc4330_circular_movement_en_mask (c macro)": [[0, "c.TMC4330_CIRCULAR_MOVEMENT_EN_MASK"]], "tmc4330_circular_movement_en_shift (c macro)": [[0, "c.TMC4330_CIRCULAR_MOVEMENT_EN_SHIFT"]], "tmc4330_clear_on_n_mask (c macro)": [[0, "c.TMC4330_CLEAR_ON_N_MASK"]], "tmc4330_clear_on_n_shift (c macro)": [[0, "c.TMC4330_CLEAR_ON_N_SHIFT"]], "tmc4330_clk_freq (c macro)": [[0, "c.TMC4330_CLK_FREQ"]], "tmc4330_clk_freq_mask (c macro)": [[0, "c.TMC4330_CLK_FREQ_MASK"]], "tmc4330_clk_freq_shift (c macro)": [[0, "c.TMC4330_CLK_FREQ_SHIFT"]], "tmc4330_clk_gating_delay (c macro)": [[0, "c.TMC4330_CLK_GATING_DELAY"]], "tmc4330_clk_gating_delay_mask (c macro)": [[0, "c.TMC4330_CLK_GATING_DELAY_MASK"]], "tmc4330_clk_gating_delay_shift (c macro)": [[0, "c.TMC4330_CLK_GATING_DELAY_SHIFT"]], "tmc4330_clk_gating_reg (c macro)": [[0, "c.TMC4330_CLK_GATING_REG"]], "tmc4330_clk_gating_reg_mask (c macro)": [[0, "c.TMC4330_CLK_GATING_REG_MASK"]], "tmc4330_clk_gating_reg_shift (c macro)": [[0, "c.TMC4330_CLK_GATING_REG_SHIFT"]], "tmc4330_clr_latch_cont_on_n_mask (c macro)": [[0, "c.TMC4330_CLR_LATCH_CONT_ON_N_MASK"]], "tmc4330_clr_latch_cont_on_n_shift (c macro)": [[0, "c.TMC4330_CLR_LATCH_CONT_ON_N_SHIFT"]], "tmc4330_clr_latch_once_on_n_mask (c macro)": [[0, "c.TMC4330_CLR_LATCH_ONCE_ON_N_MASK"]], "tmc4330_clr_latch_once_on_n_shift (c macro)": [[0, "c.TMC4330_CLR_LATCH_ONCE_ON_N_SHIFT"]], "tmc4330_clr_pos_at_target_mask (c macro)": [[0, "c.TMC4330_CLR_POS_AT_TARGET_MASK"]], "tmc4330_clr_pos_at_target_shift (c macro)": [[0, "c.TMC4330_CLR_POS_AT_TARGET_SHIFT"]], "tmc4330_cl_beta (c macro)": [[0, "c.TMC4330_CL_BETA"]], "tmc4330_cl_beta_mask (c macro)": [[0, "c.TMC4330_CL_BETA_MASK"]], "tmc4330_cl_beta_shift (c macro)": [[0, "c.TMC4330_CL_BETA_SHIFT"]], "tmc4330_cl_calibration_en_mask (c macro)": [[0, "c.TMC4330_CL_CALIBRATION_EN_MASK"]], "tmc4330_cl_calibration_en_shift (c macro)": [[0, "c.TMC4330_CL_CALIBRATION_EN_SHIFT"]], "tmc4330_cl_clr_xact_mask (c macro)": [[0, "c.TMC4330_CL_CLR_XACT_MASK"]], "tmc4330_cl_clr_xact_shift (c macro)": [[0, "c.TMC4330_CL_CLR_XACT_SHIFT"]], "tmc4330_cl_cycle_mask (c macro)": [[0, "c.TMC4330_CL_CYCLE_MASK"]], "tmc4330_cl_cycle_shift (c macro)": [[0, "c.TMC4330_CL_CYCLE_SHIFT"]], "tmc4330_cl_delta_p_mask (c macro)": [[0, "c.TMC4330_CL_DELTA_P_MASK"]], "tmc4330_cl_delta_p_shift (c macro)": [[0, "c.TMC4330_CL_DELTA_P_SHIFT"]], "tmc4330_cl_delta_p_wr (c macro)": [[0, "c.TMC4330_CL_DELTA_P_WR"]], "tmc4330_cl_emf_en_mask (c macro)": [[0, "c.TMC4330_CL_EMF_EN_MASK"]], "tmc4330_cl_emf_en_shift (c macro)": [[0, "c.TMC4330_CL_EMF_EN_SHIFT"]], "tmc4330_cl_fit_mask (c macro)": [[0, "c.TMC4330_CL_FIT_MASK"]], "tmc4330_cl_fit_shift (c macro)": [[0, "c.TMC4330_CL_FIT_SHIFT"]], "tmc4330_cl_gamma (c macro)": [[0, "c.TMC4330_CL_GAMMA"]], "tmc4330_cl_gamma_mask (c macro)": [[0, "c.TMC4330_CL_GAMMA_MASK"]], "tmc4330_cl_gamma_shift (c macro)": [[0, "c.TMC4330_CL_GAMMA_SHIFT"]], "tmc4330_cl_max_mask (c macro)": [[0, "c.TMC4330_CL_MAX_MASK"]], "tmc4330_cl_max_shift (c macro)": [[0, "c.TMC4330_CL_MAX_SHIFT"]], "tmc4330_cl_offset (c macro)": [[0, "c.TMC4330_CL_OFFSET"]], "tmc4330_cl_offset_mask (c macro)": [[0, "c.TMC4330_CL_OFFSET_MASK"]], "tmc4330_cl_offset_shift (c macro)": [[0, "c.TMC4330_CL_OFFSET_SHIFT"]], "tmc4330_cl_tolerance_mask (c macro)": [[0, "c.TMC4330_CL_TOLERANCE_MASK"]], "tmc4330_cl_tolerance_shift (c macro)": [[0, "c.TMC4330_CL_TOLERANCE_SHIFT"]], "tmc4330_cl_tolerance_wr (c macro)": [[0, "c.TMC4330_CL_TOLERANCE_WR"]], "tmc4330_cl_tr_tolerance_mask (c macro)": [[0, "c.TMC4330_CL_TR_TOLERANCE_MASK"]], "tmc4330_cl_tr_tolerance_shift (c macro)": [[0, "c.TMC4330_CL_TR_TOLERANCE_SHIFT"]], "tmc4330_cl_tr_tolerance_wr (c macro)": [[0, "c.TMC4330_CL_TR_TOLERANCE_WR"]], "tmc4330_cl_vadd_emf (c macro)": [[0, "c.TMC4330_CL_VADD_EMF"]], "tmc4330_cl_vadd_emf_mask (c macro)": [[0, "c.TMC4330_CL_VADD_EMF_MASK"]], "tmc4330_cl_vadd_emf_shift (c macro)": [[0, "c.TMC4330_CL_VADD_EMF_SHIFT"]], "tmc4330_cl_velocity_mode_en_mask (c macro)": [[0, "c.TMC4330_CL_VELOCITY_MODE_EN_MASK"]], "tmc4330_cl_velocity_mode_en_shift (c macro)": [[0, "c.TMC4330_CL_VELOCITY_MODE_EN_SHIFT"]], "tmc4330_cl_vlimit_en_mask (c macro)": [[0, "c.TMC4330_CL_VLIMIT_EN_MASK"]], "tmc4330_cl_vlimit_en_shift (c macro)": [[0, "c.TMC4330_CL_VLIMIT_EN_SHIFT"]], "tmc4330_cl_vmax_calc_i_mask (c macro)": [[0, "c.TMC4330_CL_VMAX_CALC_I_MASK"]], "tmc4330_cl_vmax_calc_i_shift (c macro)": [[0, "c.TMC4330_CL_VMAX_CALC_I_SHIFT"]], "tmc4330_cl_vmax_calc_i_wr (c macro)": [[0, "c.TMC4330_CL_VMAX_CALC_I_WR"]], "tmc4330_cl_vmax_calc_p_mask (c macro)": [[0, "c.TMC4330_CL_VMAX_CALC_P_MASK"]], "tmc4330_cl_vmax_calc_p_shift (c macro)": [[0, "c.TMC4330_CL_VMAX_CALC_P_SHIFT"]], "tmc4330_cl_vmax_calc_p_wr (c macro)": [[0, "c.TMC4330_CL_VMAX_CALC_P_WR"]], "tmc4330_cl_vmin_emf_mask (c macro)": [[0, "c.TMC4330_CL_VMIN_EMF_MASK"]], "tmc4330_cl_vmin_emf_shift (c macro)": [[0, "c.TMC4330_CL_VMIN_EMF_SHIFT"]], "tmc4330_cl_vmin_emf_wr (c macro)": [[0, "c.TMC4330_CL_VMIN_EMF_WR"]], "tmc4330_currenta_mask (c macro)": [[0, "c.TMC4330_CURRENTA_MASK"]], "tmc4330_currenta_shift (c macro)": [[0, "c.TMC4330_CURRENTA_SHIFT"]], "tmc4330_currenta_spi_mask (c macro)": [[0, "c.TMC4330_CURRENTA_SPI_MASK"]], "tmc4330_currenta_spi_shift (c macro)": [[0, "c.TMC4330_CURRENTA_SPI_SHIFT"]], "tmc4330_currentb_mask (c macro)": [[0, "c.TMC4330_CURRENTB_MASK"]], "tmc4330_currentb_shift (c macro)": [[0, "c.TMC4330_CURRENTB_SHIFT"]], "tmc4330_currentb_spi_mask (c macro)": [[0, "c.TMC4330_CURRENTB_SPI_MASK"]], "tmc4330_currentb_spi_shift (c macro)": [[0, "c.TMC4330_CURRENTB_SPI_SHIFT"]], "tmc4330_cyclic_shadow_regs_mask (c macro)": [[0, "c.TMC4330_CYCLIC_SHADOW_REGS_MASK"]], "tmc4330_cyclic_shadow_regs_shift (c macro)": [[0, "c.TMC4330_CYCLIC_SHADOW_REGS_SHIFT"]], "tmc4330_data_from_enc (c macro)": [[0, "c.TMC4330_DATA_FROM_ENC"]], "tmc4330_data_from_enc_mask (c macro)": [[0, "c.TMC4330_DATA_FROM_ENC_MASK"]], "tmc4330_data_from_enc_shift (c macro)": [[0, "c.TMC4330_DATA_FROM_ENC_SHIFT"]], "tmc4330_data_to_enc (c macro)": [[0, "c.TMC4330_DATA_TO_ENC"]], "tmc4330_data_to_enc_mask (c macro)": [[0, "c.TMC4330_DATA_TO_ENC_MASK"]], "tmc4330_data_to_enc_shift (c macro)": [[0, "c.TMC4330_DATA_TO_ENC_SHIFT"]], "tmc4330_dfinal (c macro)": [[0, "c.TMC4330_DFINAL"]], "tmc4330_diff_enc_in_disable_mask (c macro)": [[0, "c.TMC4330_DIFF_ENC_IN_DISABLE_MASK"]], "tmc4330_diff_enc_in_disable_shift (c macro)": [[0, "c.TMC4330_DIFF_ENC_IN_DISABLE_SHIFT"]], "tmc4330_direct_acc_val_en_mask (c macro)": [[0, "c.TMC4330_DIRECT_ACC_VAL_EN_MASK"]], "tmc4330_direct_acc_val_en_shift (c macro)": [[0, "c.TMC4330_DIRECT_ACC_VAL_EN_SHIFT"]], "tmc4330_direct_bow_val_en_mask (c macro)": [[0, "c.TMC4330_DIRECT_BOW_VAL_EN_MASK"]], "tmc4330_direct_bow_val_en_shift (c macro)": [[0, "c.TMC4330_DIRECT_BOW_VAL_EN_SHIFT"]], "tmc4330_direct_mode_mask (c macro)": [[0, "c.TMC4330_DIRECT_MODE_MASK"]], "tmc4330_direct_mode_shift (c macro)": [[0, "c.TMC4330_DIRECT_MODE_SHIFT"]], "tmc4330_dir_setup_time (c macro)": [[0, "c.TMC4330_DIR_SETUP_TIME"]], "tmc4330_dir_setup_time_mask (c macro)": [[0, "c.TMC4330_DIR_SETUP_TIME_MASK"]], "tmc4330_dir_setup_time_shift (c macro)": [[0, "c.TMC4330_DIR_SETUP_TIME_SHIFT"]], "tmc4330_dmax (c macro)": [[0, "c.TMC4330_DMAX"]], "tmc4330_dstop (c macro)": [[0, "c.TMC4330_DSTOP"]], "tmc4330_enc_comp_ampl (c macro)": [[0, "c.TMC4330_ENC_COMP_AMPL"]], "tmc4330_enc_comp_xoffset (c macro)": [[0, "c.TMC4330_ENC_COMP_XOFFSET"]], "tmc4330_enc_comp_xoffset_mask (c macro)": [[0, "c.TMC4330_ENC_COMP_XOFFSET_MASK"]], "tmc4330_enc_comp_xoffset_shift (c macro)": [[0, "c.TMC4330_ENC_COMP_XOFFSET_SHIFT"]], "tmc4330_enc_comp_yoffset (c macro)": [[0, "c.TMC4330_ENC_COMP_YOFFSET"]], "tmc4330_enc_comp_yoffset_mask (c macro)": [[0, "c.TMC4330_ENC_COMP_YOFFSET_MASK"]], "tmc4330_enc_comp_yoffset_shift (c macro)": [[0, "c.TMC4330_ENC_COMP_YOFFSET_SHIFT"]], "tmc4330_enc_const_mask (c macro)": [[0, "c.TMC4330_ENC_CONST_MASK"]], "tmc4330_enc_const_rd (c macro)": [[0, "c.TMC4330_ENC_CONST_RD"]], "tmc4330_enc_const_shift (c macro)": [[0, "c.TMC4330_ENC_CONST_SHIFT"]], "tmc4330_enc_done_mask (c macro)": [[0, "c.TMC4330_ENC_DONE_MASK"]], "tmc4330_enc_done_shift (c macro)": [[0, "c.TMC4330_ENC_DONE_SHIFT"]], "tmc4330_enc_fail_f_mask (c macro)": [[0, "c.TMC4330_ENC_FAIL_F_MASK"]], "tmc4330_enc_fail_f_shift (c macro)": [[0, "c.TMC4330_ENC_FAIL_F_SHIFT"]], "tmc4330_enc_fail_mask (c macro)": [[0, "c.TMC4330_ENC_FAIL_MASK"]], "tmc4330_enc_fail_shift (c macro)": [[0, "c.TMC4330_ENC_FAIL_SHIFT"]], "tmc4330_enc_in_conf (c macro)": [[0, "c.TMC4330_ENC_IN_CONF"]], "tmc4330_enc_in_data (c macro)": [[0, "c.TMC4330_ENC_IN_DATA"]], "tmc4330_enc_in_res_mask (c macro)": [[0, "c.TMC4330_ENC_IN_RES_MASK"]], "tmc4330_enc_in_res_shift (c macro)": [[0, "c.TMC4330_ENC_IN_RES_SHIFT"]], "tmc4330_enc_in_res_wr (c macro)": [[0, "c.TMC4330_ENC_IN_RES_WR"]], "tmc4330_enc_latch_f_mask (c macro)": [[0, "c.TMC4330_ENC_LATCH_F_MASK"]], "tmc4330_enc_latch_f_shift (c macro)": [[0, "c.TMC4330_ENC_LATCH_F_SHIFT"]], "tmc4330_enc_latch_mask (c macro)": [[0, "c.TMC4330_ENC_LATCH_MASK"]], "tmc4330_enc_latch_rd (c macro)": [[0, "c.TMC4330_ENC_LATCH_RD"]], "tmc4330_enc_latch_shift (c macro)": [[0, "c.TMC4330_ENC_LATCH_SHIFT"]], "tmc4330_enc_out_res (c macro)": [[0, "c.TMC4330_ENC_OUT_RES"]], "tmc4330_enc_out_res_mask (c macro)": [[0, "c.TMC4330_ENC_OUT_RES_MASK"]], "tmc4330_enc_out_res_shift (c macro)": [[0, "c.TMC4330_ENC_OUT_RES_SHIFT"]], "tmc4330_enc_pos (c macro)": [[0, "c.TMC4330_ENC_POS"]], "tmc4330_enc_pos_dev_mask (c macro)": [[0, "c.TMC4330_ENC_POS_DEV_MASK"]], "tmc4330_enc_pos_dev_rd (c macro)": [[0, "c.TMC4330_ENC_POS_DEV_RD"]], "tmc4330_enc_pos_dev_shift (c macro)": [[0, "c.TMC4330_ENC_POS_DEV_SHIFT"]], "tmc4330_enc_pos_dev_tol_mask (c macro)": [[0, "c.TMC4330_ENC_POS_DEV_TOL_MASK"]], "tmc4330_enc_pos_dev_tol_shift (c macro)": [[0, "c.TMC4330_ENC_POS_DEV_TOL_SHIFT"]], "tmc4330_enc_pos_dev_tol_wr (c macro)": [[0, "c.TMC4330_ENC_POS_DEV_TOL_WR"]], "tmc4330_enc_pos_mask (c macro)": [[0, "c.TMC4330_ENC_POS_MASK"]], "tmc4330_enc_pos_shift (c macro)": [[0, "c.TMC4330_ENC_POS_SHIFT"]], "tmc4330_enc_reset_val_mask (c macro)": [[0, "c.TMC4330_ENC_RESET_VAL_MASK"]], "tmc4330_enc_reset_val_shift (c macro)": [[0, "c.TMC4330_ENC_RESET_VAL_SHIFT"]], "tmc4330_enc_reset_val_wr (c macro)": [[0, "c.TMC4330_ENC_RESET_VAL_WR"]], "tmc4330_enc_sel_decimal_mask (c macro)": [[0, "c.TMC4330_ENC_SEL_DECIMAL_MASK"]], "tmc4330_enc_sel_decimal_shift (c macro)": [[0, "c.TMC4330_ENC_SEL_DECIMAL_SHIFT"]], "tmc4330_enc_vel0_mask (c macro)": [[0, "c.TMC4330_ENC_VEL0_MASK"]], "tmc4330_enc_vel0_shift (c macro)": [[0, "c.TMC4330_ENC_VEL0_SHIFT"]], "tmc4330_enc_vel_zero_mask (c macro)": [[0, "c.TMC4330_ENC_VEL_ZERO_MASK"]], "tmc4330_enc_vel_zero_shift (c macro)": [[0, "c.TMC4330_ENC_VEL_ZERO_SHIFT"]], "tmc4330_enc_vel_zero_wr (c macro)": [[0, "c.TMC4330_ENC_VEL_ZERO_WR"]], "tmc4330_enc_vmean_filter_mask (c macro)": [[0, "c.TMC4330_ENC_VMEAN_FILTER_MASK"]], "tmc4330_enc_vmean_filter_shift (c macro)": [[0, "c.TMC4330_ENC_VMEAN_FILTER_SHIFT"]], "tmc4330_enc_vmean_filter_wr (c macro)": [[0, "c.TMC4330_ENC_VMEAN_FILTER_WR"]], "tmc4330_enc_vmean_int_mask (c macro)": [[0, "c.TMC4330_ENC_VMEAN_INT_MASK"]], "tmc4330_enc_vmean_int_shift (c macro)": [[0, "c.TMC4330_ENC_VMEAN_INT_SHIFT"]], "tmc4330_enc_vmean_int_wr (c macro)": [[0, "c.TMC4330_ENC_VMEAN_INT_WR"]], "tmc4330_enc_vmean_wait_mask (c macro)": [[0, "c.TMC4330_ENC_VMEAN_WAIT_MASK"]], "tmc4330_enc_vmean_wait_shift (c macro)": [[0, "c.TMC4330_ENC_VMEAN_WAIT_SHIFT"]], "tmc4330_enc_vmean_wait_wr (c macro)": [[0, "c.TMC4330_ENC_VMEAN_WAIT_WR"]], "tmc4330_events (c macro)": [[0, "c.TMC4330_EVENTS"]], "tmc4330_event_clear_conf (c macro)": [[0, "c.TMC4330_EVENT_CLEAR_CONF"]], "tmc4330_field_read (c macro)": [[0, "c.TMC4330_FIELD_READ"]], "tmc4330_field_update (c macro)": [[0, "c.TMC4330_FIELD_UPDATE"]], "tmc4330_filt_l_enc_in_mask (c macro)": [[0, "c.TMC4330_FILT_L_ENC_IN_MASK"]], "tmc4330_filt_l_enc_in_shift (c macro)": [[0, "c.TMC4330_FILT_L_ENC_IN_SHIFT"]], "tmc4330_filt_l_ref_mask (c macro)": [[0, "c.TMC4330_FILT_L_REF_MASK"]], "tmc4330_filt_l_ref_shift (c macro)": [[0, "c.TMC4330_FILT_L_REF_SHIFT"]], "tmc4330_filt_l_sd_in_mask (c macro)": [[0, "c.TMC4330_FILT_L_SD_IN_MASK"]], "tmc4330_filt_l_sd_in_shift (c macro)": [[0, "c.TMC4330_FILT_L_SD_IN_SHIFT"]], "tmc4330_filt_l_s_mask (c macro)": [[0, "c.TMC4330_FILT_L_S_MASK"]], "tmc4330_filt_l_s_shift (c macro)": [[0, "c.TMC4330_FILT_L_S_SHIFT"]], "tmc4330_frequency_mode_mask (c macro)": [[0, "c.TMC4330_FREQUENCY_MODE_MASK"]], "tmc4330_frequency_mode_shift (c macro)": [[0, "c.TMC4330_FREQUENCY_MODE_SHIFT"]], "tmc4330_fs_active_mask (c macro)": [[0, "c.TMC4330_FS_ACTIVE_MASK"]], "tmc4330_fs_active_shift (c macro)": [[0, "c.TMC4330_FS_ACTIVE_SHIFT"]], "tmc4330_fs_per_rev_mask (c macro)": [[0, "c.TMC4330_FS_PER_REV_MASK"]], "tmc4330_fs_per_rev_shift (c macro)": [[0, "c.TMC4330_FS_PER_REV_SHIFT"]], "tmc4330_fs_vel_wr (c macro)": [[0, "c.TMC4330_FS_VEL_WR"]], "tmc4330_gear_ratio (c macro)": [[0, "c.TMC4330_GEAR_RATIO"]], "tmc4330_gear_ratio_mask (c macro)": [[0, "c.TMC4330_GEAR_RATIO_MASK"]], "tmc4330_gear_ratio_shift (c macro)": [[0, "c.TMC4330_GEAR_RATIO_SHIFT"]], "tmc4330_general_conf (c macro)": [[0, "c.TMC4330_GENERAL_CONF"]], "tmc4330_home_error_f_mask (c macro)": [[0, "c.TMC4330_HOME_ERROR_F_MASK"]], "tmc4330_home_error_f_shift (c macro)": [[0, "c.TMC4330_HOME_ERROR_F_SHIFT"]], "tmc4330_home_error_mask (c macro)": [[0, "c.TMC4330_HOME_ERROR_MASK"]], "tmc4330_home_error_shift (c macro)": [[0, "c.TMC4330_HOME_ERROR_SHIFT"]], "tmc4330_home_event_mask (c macro)": [[0, "c.TMC4330_HOME_EVENT_MASK"]], "tmc4330_home_event_shift (c macro)": [[0, "c.TMC4330_HOME_EVENT_SHIFT"]], "tmc4330_home_safety_margin (c macro)": [[0, "c.TMC4330_HOME_SAFETY_MARGIN"]], "tmc4330_home_safety_margin_mask (c macro)": [[0, "c.TMC4330_HOME_SAFETY_MARGIN_MASK"]], "tmc4330_home_safety_margin_shift (c macro)": [[0, "c.TMC4330_HOME_SAFETY_MARGIN_SHIFT"]], "tmc4330_ignore_ab_mask (c macro)": [[0, "c.TMC4330_IGNORE_AB_MASK"]], "tmc4330_ignore_ab_shift (c macro)": [[0, "c.TMC4330_IGNORE_AB_SHIFT"]], "tmc4330_immediate_start_in_mask (c macro)": [[0, "c.TMC4330_IMMEDIATE_START_IN_MASK"]], "tmc4330_immediate_start_in_shift (c macro)": [[0, "c.TMC4330_IMMEDIATE_START_IN_SHIFT"]], "tmc4330_input_filt_conf (c macro)": [[0, "c.TMC4330_INPUT_FILT_CONF"]], "tmc4330_intr_as_wired_and_mask (c macro)": [[0, "c.TMC4330_INTR_AS_WIRED_AND_MASK"]], "tmc4330_intr_as_wired_and_shift (c macro)": [[0, "c.TMC4330_INTR_AS_WIRED_AND_SHIFT"]], "tmc4330_intr_conf (c macro)": [[0, "c.TMC4330_INTR_CONF"]], "tmc4330_intr_pol_mask (c macro)": [[0, "c.TMC4330_INTR_POL_MASK"]], "tmc4330_intr_pol_shift (c macro)": [[0, "c.TMC4330_INTR_POL_SHIFT"]], "tmc4330_intr_tr_pu_pd_en_mask (c macro)": [[0, "c.TMC4330_INTR_TR_PU_PD_EN_MASK"]], "tmc4330_intr_tr_pu_pd_en_shift (c macro)": [[0, "c.TMC4330_INTR_TR_PU_PD_EN_SHIFT"]], "tmc4330_invert_enc_dir_mask (c macro)": [[0, "c.TMC4330_INVERT_ENC_DIR_MASK"]], "tmc4330_invert_enc_dir_shift (c macro)": [[0, "c.TMC4330_INVERT_ENC_DIR_SHIFT"]], "tmc4330_invert_pol_target_reached_mask (c macro)": [[0, "c.TMC4330_INVERT_POL_TARGET_REACHED_MASK"]], "tmc4330_invert_pol_target_reached_shift (c macro)": [[0, "c.TMC4330_INVERT_POL_TARGET_REACHED_SHIFT"]], "tmc4330_invert_stop_direction_mask (c macro)": [[0, "c.TMC4330_INVERT_STOP_DIRECTION_MASK"]], "tmc4330_invert_stop_direction_shift (c macro)": [[0, "c.TMC4330_INVERT_STOP_DIRECTION_SHIFT"]], "tmc4330_latch_enc_on_n_mask (c macro)": [[0, "c.TMC4330_LATCH_ENC_ON_N_MASK"]], "tmc4330_latch_enc_on_n_shift (c macro)": [[0, "c.TMC4330_LATCH_ENC_ON_N_SHIFT"]], "tmc4330_latch_x_on_active_l_mask (c macro)": [[0, "c.TMC4330_LATCH_X_ON_ACTIVE_L_MASK"]], "tmc4330_latch_x_on_active_l_shift (c macro)": [[0, "c.TMC4330_LATCH_X_ON_ACTIVE_L_SHIFT"]], "tmc4330_latch_x_on_active_r_mask (c macro)": [[0, "c.TMC4330_LATCH_X_ON_ACTIVE_R_MASK"]], "tmc4330_latch_x_on_active_r_shift (c macro)": [[0, "c.TMC4330_LATCH_X_ON_ACTIVE_R_SHIFT"]], "tmc4330_latch_x_on_inactive_l_mask (c macro)": [[0, "c.TMC4330_LATCH_X_ON_INACTIVE_L_MASK"]], "tmc4330_latch_x_on_inactive_l_shift (c macro)": [[0, "c.TMC4330_LATCH_X_ON_INACTIVE_L_SHIFT"]], "tmc4330_latch_x_on_inactive_r_mask (c macro)": [[0, "c.TMC4330_LATCH_X_ON_INACTIVE_R_MASK"]], "tmc4330_latch_x_on_inactive_r_shift (c macro)": [[0, "c.TMC4330_LATCH_X_ON_INACTIVE_R_SHIFT"]], "tmc4330_latch_x_on_n_mask (c macro)": [[0, "c.TMC4330_LATCH_X_ON_N_MASK"]], "tmc4330_latch_x_on_n_shift (c macro)": [[0, "c.TMC4330_LATCH_X_ON_N_SHIFT"]], "tmc4330_left_aligned_data_mask (c macro)": [[0, "c.TMC4330_LEFT_ALIGNED_DATA_MASK"]], "tmc4330_left_aligned_data_shift (c macro)": [[0, "c.TMC4330_LEFT_ALIGNED_DATA_SHIFT"]], "tmc4330_manual_enc_const0 (c macro)": [[0, "c.TMC4330_MANUAL_ENC_CONST0"]], "tmc4330_manual_enc_const_mask (c macro)": [[0, "c.TMC4330_MANUAL_ENC_CONST_MASK"]], "tmc4330_manual_enc_const_shift (c macro)": [[0, "c.TMC4330_MANUAL_ENC_CONST_SHIFT"]], "tmc4330_max_acceleration (c macro)": [[0, "c.TMC4330_MAX_ACCELERATION"]], "tmc4330_max_phase_trap_mask (c macro)": [[0, "c.TMC4330_MAX_PHASE_TRAP_MASK"]], "tmc4330_max_phase_trap_shift (c macro)": [[0, "c.TMC4330_MAX_PHASE_TRAP_SHIFT"]], "tmc4330_max_velocity (c macro)": [[0, "c.TMC4330_MAX_VELOCITY"]], "tmc4330_modified_pos_copare_mask (c macro)": [[0, "c.TMC4330_MODIFIED_POS_COPARE_MASK"]], "tmc4330_modified_pos_copare_shift (c macro)": [[0, "c.TMC4330_MODIFIED_POS_COPARE_SHIFT"]], "tmc4330_motors (c macro)": [[0, "c.TMC4330_MOTORS"]], "tmc4330_mscnt_mask (c macro)": [[0, "c.TMC4330_MSCNT_MASK"]], "tmc4330_mscnt_rd (c macro)": [[0, "c.TMC4330_MSCNT_RD"]], "tmc4330_mscnt_shift (c macro)": [[0, "c.TMC4330_MSCNT_SHIFT"]], "tmc4330_mslutsel_mask (c macro)": [[0, "c.TMC4330_MSLUTSEL_MASK"]], "tmc4330_mslutsel_shift (c macro)": [[0, "c.TMC4330_MSLUTSEL_SHIFT"]], "tmc4330_mslutsel_wr (c macro)": [[0, "c.TMC4330_MSLUTSEL_WR"]], "tmc4330_mslut_0_mask (c macro)": [[0, "c.TMC4330_MSLUT_0_MASK"]], "tmc4330_mslut_0_shift (c macro)": [[0, "c.TMC4330_MSLUT_0_SHIFT"]], "tmc4330_mslut_0_wr (c macro)": [[0, "c.TMC4330_MSLUT_0_WR"]], "tmc4330_mslut_1_mask (c macro)": [[0, "c.TMC4330_MSLUT_1_MASK"]], "tmc4330_mslut_1_shift (c macro)": [[0, "c.TMC4330_MSLUT_1_SHIFT"]], "tmc4330_mslut_1_wr (c macro)": [[0, "c.TMC4330_MSLUT_1_WR"]], "tmc4330_mslut_2_mask (c macro)": [[0, "c.TMC4330_MSLUT_2_MASK"]], "tmc4330_mslut_2_shift (c macro)": [[0, "c.TMC4330_MSLUT_2_SHIFT"]], "tmc4330_mslut_2_wr (c macro)": [[0, "c.TMC4330_MSLUT_2_WR"]], "tmc4330_mslut_3_mask (c macro)": [[0, "c.TMC4330_MSLUT_3_MASK"]], "tmc4330_mslut_3_shift (c macro)": [[0, "c.TMC4330_MSLUT_3_SHIFT"]], "tmc4330_mslut_3_wr (c macro)": [[0, "c.TMC4330_MSLUT_3_WR"]], "tmc4330_mslut_4_mask (c macro)": [[0, "c.TMC4330_MSLUT_4_MASK"]], "tmc4330_mslut_4_shift (c macro)": [[0, "c.TMC4330_MSLUT_4_SHIFT"]], "tmc4330_mslut_4_wr (c macro)": [[0, "c.TMC4330_MSLUT_4_WR"]], "tmc4330_mslut_5_mask (c macro)": [[0, "c.TMC4330_MSLUT_5_MASK"]], "tmc4330_mslut_5_shift (c macro)": [[0, "c.TMC4330_MSLUT_5_SHIFT"]], "tmc4330_mslut_5_wr (c macro)": [[0, "c.TMC4330_MSLUT_5_WR"]], "tmc4330_mslut_6_mask (c macro)": [[0, "c.TMC4330_MSLUT_6_MASK"]], "tmc4330_mslut_6_shift (c macro)": [[0, "c.TMC4330_MSLUT_6_SHIFT"]], "tmc4330_mslut_6_wr (c macro)": [[0, "c.TMC4330_MSLUT_6_WR"]], "tmc4330_mslut_7_mask (c macro)": [[0, "c.TMC4330_MSLUT_7_MASK"]], "tmc4330_mslut_7_shift (c macro)": [[0, "c.TMC4330_MSLUT_7_SHIFT"]], "tmc4330_mslut_7_wr (c macro)": [[0, "c.TMC4330_MSLUT_7_WR"]], "tmc4330_mstep_per_fs_mask (c macro)": [[0, "c.TMC4330_MSTEP_PER_FS_MASK"]], "tmc4330_mstep_per_fs_shift (c macro)": [[0, "c.TMC4330_MSTEP_PER_FS_SHIFT"]], "tmc4330_multi_cycle_fail_f__ser_enc_var_f_mask (c macro)": [[0, "c.TMC4330_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_MASK"]], "tmc4330_multi_cycle_fail_f__ser_enc_var_f_shift (c macro)": [[0, "c.TMC4330_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_SHIFT"]], "tmc4330_multi_turn_in_en_mask (c macro)": [[0, "c.TMC4330_MULTI_TURN_IN_EN_MASK"]], "tmc4330_multi_turn_in_en_shift (c macro)": [[0, "c.TMC4330_MULTI_TURN_IN_EN_SHIFT"]], "tmc4330_multi_turn_in_signed_mask (c macro)": [[0, "c.TMC4330_MULTI_TURN_IN_SIGNED_MASK"]], "tmc4330_multi_turn_in_signed_shift (c macro)": [[0, "c.TMC4330_MULTI_TURN_IN_SIGNED_SHIFT"]], "tmc4330_multi_turn_res_mask (c macro)": [[0, "c.TMC4330_MULTI_TURN_RES_MASK"]], "tmc4330_multi_turn_res_shift (c macro)": [[0, "c.TMC4330_MULTI_TURN_RES_SHIFT"]], "tmc4330_no_enc_vel_preproc_mask (c macro)": [[0, "c.TMC4330_NO_ENC_VEL_PREPROC_MASK"]], "tmc4330_no_enc_vel_preproc_shift (c macro)": [[0, "c.TMC4330_NO_ENC_VEL_PREPROC_SHIFT"]], "tmc4330_n_active_f_mask (c macro)": [[0, "c.TMC4330_N_ACTIVE_F_MASK"]], "tmc4330_n_active_f_shift (c macro)": [[0, "c.TMC4330_N_ACTIVE_F_SHIFT"]], "tmc4330_n_active_mask (c macro)": [[0, "c.TMC4330_N_ACTIVE_MASK"]], "tmc4330_n_active_shift (c macro)": [[0, "c.TMC4330_N_ACTIVE_SHIFT"]], "tmc4330_n_chan_sensitivity_mask (c macro)": [[0, "c.TMC4330_N_CHAN_SENSITIVITY_MASK"]], "tmc4330_n_chan_sensitivity_shift (c macro)": [[0, "c.TMC4330_N_CHAN_SENSITIVITY_SHIFT"]], "tmc4330_operation_mode_mask (c macro)": [[0, "c.TMC4330_OPERATION_MODE_MASK"]], "tmc4330_operation_mode_shift (c macro)": [[0, "c.TMC4330_OPERATION_MODE_SHIFT"]], "tmc4330_pid_dv_clip_mask (c macro)": [[0, "c.TMC4330_PID_DV_CLIP_MASK"]], "tmc4330_pid_dv_clip_shift (c macro)": [[0, "c.TMC4330_PID_DV_CLIP_SHIFT"]], "tmc4330_pid_dv_clip_wr (c macro)": [[0, "c.TMC4330_PID_DV_CLIP_WR"]], "tmc4330_pid_d_clkdiv_mask (c macro)": [[0, "c.TMC4330_PID_D_CLKDIV_MASK"]], "tmc4330_pid_d_clkdiv_shift (c macro)": [[0, "c.TMC4330_PID_D_CLKDIV_SHIFT"]], "tmc4330_pid_d_clkdiv_wr (c macro)": [[0, "c.TMC4330_PID_D_CLKDIV_WR"]], "tmc4330_pid_d_mask (c macro)": [[0, "c.TMC4330_PID_D_MASK"]], "tmc4330_pid_d_shift (c macro)": [[0, "c.TMC4330_PID_D_SHIFT"]], "tmc4330_pid_d_wr (c macro)": [[0, "c.TMC4330_PID_D_WR"]], "tmc4330_pid_e_mask (c macro)": [[0, "c.TMC4330_PID_E_MASK"]], "tmc4330_pid_e_rd (c macro)": [[0, "c.TMC4330_PID_E_RD"]], "tmc4330_pid_e_shift (c macro)": [[0, "c.TMC4330_PID_E_SHIFT"]], "tmc4330_pid_isum_rd (c macro)": [[0, "c.TMC4330_PID_ISUM_RD"]], "tmc4330_pid_isum_rd_mask (c macro)": [[0, "c.TMC4330_PID_ISUM_RD_MASK"]], "tmc4330_pid_isum_rd_shift (c macro)": [[0, "c.TMC4330_PID_ISUM_RD_SHIFT"]], "tmc4330_pid_i_clip_mask (c macro)": [[0, "c.TMC4330_PID_I_CLIP_MASK"]], "tmc4330_pid_i_clip_shift (c macro)": [[0, "c.TMC4330_PID_I_CLIP_SHIFT"]], "tmc4330_pid_i_clip_wr (c macro)": [[0, "c.TMC4330_PID_I_CLIP_WR"]], "tmc4330_pid_i_mask (c macro)": [[0, "c.TMC4330_PID_I_MASK"]], "tmc4330_pid_i_shift (c macro)": [[0, "c.TMC4330_PID_I_SHIFT"]], "tmc4330_pid_i_wr (c macro)": [[0, "c.TMC4330_PID_I_WR"]], "tmc4330_pid_p_mask (c macro)": [[0, "c.TMC4330_PID_P_MASK"]], "tmc4330_pid_p_shift (c macro)": [[0, "c.TMC4330_PID_P_SHIFT"]], "tmc4330_pid_p_wr (c macro)": [[0, "c.TMC4330_PID_P_WR"]], "tmc4330_pid_tolerance_mask (c macro)": [[0, "c.TMC4330_PID_TOLERANCE_MASK"]], "tmc4330_pid_tolerance_shift (c macro)": [[0, "c.TMC4330_PID_TOLERANCE_SHIFT"]], "tmc4330_pid_tolerance_wr (c macro)": [[0, "c.TMC4330_PID_TOLERANCE_WR"]], "tmc4330_pid_vel_mask (c macro)": [[0, "c.TMC4330_PID_VEL_MASK"]], "tmc4330_pid_vel_rd (c macro)": [[0, "c.TMC4330_PID_VEL_RD"]], "tmc4330_pid_vel_shift (c macro)": [[0, "c.TMC4330_PID_VEL_SHIFT"]], "tmc4330_pipeline_en0_mask (c macro)": [[0, "c.TMC4330_PIPELINE_EN0_MASK"]], "tmc4330_pipeline_en0_shift (c macro)": [[0, "c.TMC4330_PIPELINE_EN0_SHIFT"]], "tmc4330_pipeline_en1_mask (c macro)": [[0, "c.TMC4330_PIPELINE_EN1_MASK"]], "tmc4330_pipeline_en1_shift (c macro)": [[0, "c.TMC4330_PIPELINE_EN1_SHIFT"]], "tmc4330_pipeline_en2_mask (c macro)": [[0, "c.TMC4330_PIPELINE_EN2_MASK"]], "tmc4330_pipeline_en2_shift (c macro)": [[0, "c.TMC4330_PIPELINE_EN2_SHIFT"]], "tmc4330_pipeline_en3_mask (c macro)": [[0, "c.TMC4330_PIPELINE_EN3_MASK"]], "tmc4330_pipeline_en3_shift (c macro)": [[0, "c.TMC4330_PIPELINE_EN3_SHIFT"]], "tmc4330_pol_a_for_n_mask (c macro)": [[0, "c.TMC4330_POL_A_FOR_N_MASK"]], "tmc4330_pol_a_for_n_shift (c macro)": [[0, "c.TMC4330_POL_A_FOR_N_SHIFT"]], "tmc4330_pol_b_for_n_mask (c macro)": [[0, "c.TMC4330_POL_B_FOR_N_MASK"]], "tmc4330_pol_b_for_n_shift (c macro)": [[0, "c.TMC4330_POL_B_FOR_N_SHIFT"]], "tmc4330_pol_dir_in_mask (c macro)": [[0, "c.TMC4330_POL_DIR_IN_MASK"]], "tmc4330_pol_dir_in_shift (c macro)": [[0, "c.TMC4330_POL_DIR_IN_SHIFT"]], "tmc4330_pol_dir_out_mask (c macro)": [[0, "c.TMC4330_POL_DIR_OUT_MASK"]], "tmc4330_pol_dir_out_shift (c macro)": [[0, "c.TMC4330_POL_DIR_OUT_SHIFT"]], "tmc4330_pol_n_mask (c macro)": [[0, "c.TMC4330_POL_N_MASK"]], "tmc4330_pol_n_shift (c macro)": [[0, "c.TMC4330_POL_N_SHIFT"]], "tmc4330_pol_start_signal_mask (c macro)": [[0, "c.TMC4330_POL_START_SIGNAL_MASK"]], "tmc4330_pol_start_signal_shift (c macro)": [[0, "c.TMC4330_POL_START_SIGNAL_SHIFT"]], "tmc4330_pol_stop_left_mask (c macro)": [[0, "c.TMC4330_POL_STOP_LEFT_MASK"]], "tmc4330_pol_stop_left_shift (c macro)": [[0, "c.TMC4330_POL_STOP_LEFT_SHIFT"]], "tmc4330_pol_stop_right_mask (c macro)": [[0, "c.TMC4330_POL_STOP_RIGHT_MASK"]], "tmc4330_pol_stop_right_shift (c macro)": [[0, "c.TMC4330_POL_STOP_RIGHT_SHIFT"]], "tmc4330_pos_comp (c macro)": [[0, "c.TMC4330_POS_COMP"]], "tmc4330_pos_comp_mask (c macro)": [[0, "c.TMC4330_POS_COMP_MASK"]], "tmc4330_pos_comp_output_mask (c macro)": [[0, "c.TMC4330_POS_COMP_OUTPUT_MASK"]], "tmc4330_pos_comp_output_shift (c macro)": [[0, "c.TMC4330_POS_COMP_OUTPUT_SHIFT"]], "tmc4330_pos_comp_reached_f_mask (c macro)": [[0, "c.TMC4330_POS_COMP_REACHED_F_MASK"]], "tmc4330_pos_comp_reached_f_shift (c macro)": [[0, "c.TMC4330_POS_COMP_REACHED_F_SHIFT"]], "tmc4330_pos_comp_reached_mask (c macro)": [[0, "c.TMC4330_POS_COMP_REACHED_MASK"]], "tmc4330_pos_comp_reached_shift (c macro)": [[0, "c.TMC4330_POS_COMP_REACHED_SHIFT"]], "tmc4330_pos_comp_shift (c macro)": [[0, "c.TMC4330_POS_COMP_SHIFT"]], "tmc4330_pos_comp_source_mask (c macro)": [[0, "c.TMC4330_POS_COMP_SOURCE_MASK"]], "tmc4330_pos_comp_source_shift (c macro)": [[0, "c.TMC4330_POS_COMP_SOURCE_SHIFT"]], "tmc4330_pwm_ampl_mask (c macro)": [[0, "c.TMC4330_PWM_AMPL_MASK"]], "tmc4330_pwm_ampl_shift (c macro)": [[0, "c.TMC4330_PWM_AMPL_SHIFT"]], "tmc4330_pwm_freq (c macro)": [[0, "c.TMC4330_PWM_FREQ"]], "tmc4330_pwm_freq_mask (c macro)": [[0, "c.TMC4330_PWM_FREQ_MASK"]], "tmc4330_pwm_freq_shift (c macro)": [[0, "c.TMC4330_PWM_FREQ_SHIFT"]], "tmc4330_pwm_out_en_mask (c macro)": [[0, "c.TMC4330_PWM_OUT_EN_MASK"]], "tmc4330_pwm_out_en_shift (c macro)": [[0, "c.TMC4330_PWM_OUT_EN_SHIFT"]], "tmc4330_pwm_scale_en_mask (c macro)": [[0, "c.TMC4330_PWM_SCALE_EN_MASK"]], "tmc4330_pwm_scale_en_shift (c macro)": [[0, "c.TMC4330_PWM_SCALE_EN_SHIFT"]], "tmc4330_pwm_vmax (c macro)": [[0, "c.TMC4330_PWM_VMAX"]], "tmc4330_pwm_vmax_mask (c macro)": [[0, "c.TMC4330_PWM_VMAX_MASK"]], "tmc4330_pwm_vmax_shift (c macro)": [[0, "c.TMC4330_PWM_VMAX_SHIFT"]], "tmc4330_rampmode (c macro)": [[0, "c.TMC4330_RAMPMODE"]], "tmc4330_ramp_hold (c macro)": [[0, "c.TMC4330_RAMP_HOLD"]], "tmc4330_ramp_position (c macro)": [[0, "c.TMC4330_RAMP_POSITION"]], "tmc4330_ramp_profile_mask (c macro)": [[0, "c.TMC4330_RAMP_PROFILE_MASK"]], "tmc4330_ramp_profile_shift (c macro)": [[0, "c.TMC4330_RAMP_PROFILE_SHIFT"]], "tmc4330_ramp_sshape (c macro)": [[0, "c.TMC4330_RAMP_SSHAPE"]], "tmc4330_ramp_state_00_mask (c macro)": [[0, "c.TMC4330_RAMP_STATE_00_MASK"]], "tmc4330_ramp_state_00_shift (c macro)": [[0, "c.TMC4330_RAMP_STATE_00_SHIFT"]], "tmc4330_ramp_state_01_mask (c macro)": [[0, "c.TMC4330_RAMP_STATE_01_MASK"]], "tmc4330_ramp_state_01_shift (c macro)": [[0, "c.TMC4330_RAMP_STATE_01_SHIFT"]], "tmc4330_ramp_state_10_mask (c macro)": [[0, "c.TMC4330_RAMP_STATE_10_MASK"]], "tmc4330_ramp_state_10_shift (c macro)": [[0, "c.TMC4330_RAMP_STATE_10_SHIFT"]], "tmc4330_ramp_state_f_mask (c macro)": [[0, "c.TMC4330_RAMP_STATE_F_MASK"]], "tmc4330_ramp_state_f_shift (c macro)": [[0, "c.TMC4330_RAMP_STATE_F_SHIFT"]], "tmc4330_ramp_trapez (c macro)": [[0, "c.TMC4330_RAMP_TRAPEZ"]], "tmc4330_reference_conf (c macro)": [[0, "c.TMC4330_REFERENCE_CONF"]], "tmc4330_register_count (c macro)": [[0, "c.TMC4330_REGISTER_COUNT"]], "tmc4330_regulation_modus_mask (c macro)": [[0, "c.TMC4330_REGULATION_MODUS_MASK"]], "tmc4330_regulation_modus_shift (c macro)": [[0, "c.TMC4330_REGULATION_MODUS_SHIFT"]], "tmc4330_reset_reg (c macro)": [[0, "c.TMC4330_RESET_REG"]], "tmc4330_reset_reg_mask (c macro)": [[0, "c.TMC4330_RESET_REG_MASK"]], "tmc4330_reset_reg_shift (c macro)": [[0, "c.TMC4330_RESET_REG_SHIFT"]], "tmc4330_reverse_motor_dir_mask (c macro)": [[0, "c.TMC4330_REVERSE_MOTOR_DIR_MASK"]], "tmc4330_reverse_motor_dir_shift (c macro)": [[0, "c.TMC4330_REVERSE_MOTOR_DIR_SHIFT"]], "tmc4330_rev_cnt_mask (c macro)": [[0, "c.TMC4330_REV_CNT_MASK"]], "tmc4330_rev_cnt_rd (c macro)": [[0, "c.TMC4330_REV_CNT_RD"]], "tmc4330_rev_cnt_shift (c macro)": [[0, "c.TMC4330_REV_CNT_SHIFT"]], "tmc4330_rst_ev_mask (c macro)": [[0, "c.TMC4330_RST_EV_MASK"]], "tmc4330_rst_ev_shift (c macro)": [[0, "c.TMC4330_RST_EV_SHIFT"]], "tmc4330_scale_values (c macro)": [[0, "c.TMC4330_SCALE_VALUES"]], "tmc4330_sdin_mode_mask (c macro)": [[0, "c.TMC4330_SDIN_MODE_MASK"]], "tmc4330_sdin_mode_shift (c macro)": [[0, "c.TMC4330_SDIN_MODE_SHIFT"]], "tmc4330_sd_filt_on_mask (c macro)": [[0, "c.TMC4330_SD_FILT_ON_MASK"]], "tmc4330_sd_filt_on_shift (c macro)": [[0, "c.TMC4330_SD_FILT_ON_SHIFT"]], "tmc4330_sd_indirect_control_mask (c macro)": [[0, "c.TMC4330_SD_INDIRECT_CONTROL_MASK"]], "tmc4330_sd_indirect_control_shift (c macro)": [[0, "c.TMC4330_SD_INDIRECT_CONTROL_SHIFT"]], "tmc4330_serial_addr_bits_mask (c macro)": [[0, "c.TMC4330_SERIAL_ADDR_BITS_MASK"]], "tmc4330_serial_addr_bits_shift (c macro)": [[0, "c.TMC4330_SERIAL_ADDR_BITS_SHIFT"]], "tmc4330_serial_data_bits_mask (c macro)": [[0, "c.TMC4330_SERIAL_DATA_BITS_MASK"]], "tmc4330_serial_data_bits_shift (c macro)": [[0, "c.TMC4330_SERIAL_DATA_BITS_SHIFT"]], "tmc4330_serial_enc_flags_mask (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAGS_MASK"]], "tmc4330_serial_enc_flags_shift (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAGS_SHIFT"]], "tmc4330_serial_enc_flag_0_mask (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAG_0_MASK"]], "tmc4330_serial_enc_flag_0_shift (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAG_0_SHIFT"]], "tmc4330_serial_enc_flag_1_mask (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAG_1_MASK"]], "tmc4330_serial_enc_flag_1_shift (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAG_1_SHIFT"]], "tmc4330_serial_enc_flag_2_mask (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAG_2_MASK"]], "tmc4330_serial_enc_flag_2_shift (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAG_2_SHIFT"]], "tmc4330_serial_enc_flag_3_mask (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAG_3_MASK"]], "tmc4330_serial_enc_flag_3_shift (c macro)": [[0, "c.TMC4330_SERIAL_ENC_FLAG_3_SHIFT"]], "tmc4330_serial_enc_in_mode_mask (c macro)": [[0, "c.TMC4330_SERIAL_ENC_IN_MODE_MASK"]], "tmc4330_serial_enc_in_mode_shift (c macro)": [[0, "c.TMC4330_SERIAL_ENC_IN_MODE_SHIFT"]], "tmc4330_serial_enc_variation_limit_mask (c macro)": [[0, "c.TMC4330_SERIAL_ENC_VARIATION_LIMIT_MASK"]], "tmc4330_serial_enc_variation_limit_shift (c macro)": [[0, "c.TMC4330_SERIAL_ENC_VARIATION_LIMIT_SHIFT"]], "tmc4330_ser_clk_in_high_mask (c macro)": [[0, "c.TMC4330_SER_CLK_IN_HIGH_MASK"]], "tmc4330_ser_clk_in_high_shift (c macro)": [[0, "c.TMC4330_SER_CLK_IN_HIGH_SHIFT"]], "tmc4330_ser_clk_in_high_wr (c macro)": [[0, "c.TMC4330_SER_CLK_IN_HIGH_WR"]], "tmc4330_ser_clk_in_low_mask (c macro)": [[0, "c.TMC4330_SER_CLK_IN_LOW_MASK"]], "tmc4330_ser_clk_in_low_shift (c macro)": [[0, "c.TMC4330_SER_CLK_IN_LOW_SHIFT"]], "tmc4330_ser_clk_in_low_wr (c macro)": [[0, "c.TMC4330_SER_CLK_IN_LOW_WR"]], "tmc4330_ser_data_done_mask (c macro)": [[0, "c.TMC4330_SER_DATA_DONE_MASK"]], "tmc4330_ser_data_done_shift (c macro)": [[0, "c.TMC4330_SER_DATA_DONE_SHIFT"]], "tmc4330_ser_enc_data_fail_mask (c macro)": [[0, "c.TMC4330_SER_ENC_DATA_FAIL_MASK"]], "tmc4330_ser_enc_data_fail_shift (c macro)": [[0, "c.TMC4330_SER_ENC_DATA_FAIL_SHIFT"]], "tmc4330_ser_enc_variation_mask (c macro)": [[0, "c.TMC4330_SER_ENC_VARIATION_MASK"]], "tmc4330_ser_enc_variation_shift (c macro)": [[0, "c.TMC4330_SER_ENC_VARIATION_SHIFT"]], "tmc4330_ser_ptime_mask (c macro)": [[0, "c.TMC4330_SER_PTIME_MASK"]], "tmc4330_ser_ptime_shift (c macro)": [[0, "c.TMC4330_SER_PTIME_SHIFT"]], "tmc4330_ser_ptime_wr (c macro)": [[0, "c.TMC4330_SER_PTIME_WR"]], "tmc4330_shadow_miss_cnt_mask (c macro)": [[0, "c.TMC4330_SHADOW_MISS_CNT_MASK"]], "tmc4330_shadow_miss_cnt_shift (c macro)": [[0, "c.TMC4330_SHADOW_MISS_CNT_SHIFT"]], "tmc4330_shadow_option_mask (c macro)": [[0, "c.TMC4330_SHADOW_OPTION_MASK"]], "tmc4330_shadow_option_shift (c macro)": [[0, "c.TMC4330_SHADOW_OPTION_SHIFT"]], "tmc4330_sh_reg0 (c macro)": [[0, "c.TMC4330_SH_REG0"]], "tmc4330_sh_reg0_vmax_mask (c macro)": [[0, "c.TMC4330_SH_REG0_VMAX_MASK"]], "tmc4330_sh_reg0_vmax_shift (c macro)": [[0, "c.TMC4330_SH_REG0_VMAX_SHIFT"]], "tmc4330_sh_reg1 (c macro)": [[0, "c.TMC4330_SH_REG1"]], "tmc4330_sh_reg10 (c macro)": [[0, "c.TMC4330_SH_REG10"]], "tmc4330_sh_reg10_astart_mask (c macro)": [[0, "c.TMC4330_SH_REG10_ASTART_MASK"]], "tmc4330_sh_reg10_astart_shift (c macro)": [[0, "c.TMC4330_SH_REG10_ASTART_SHIFT"]], "tmc4330_sh_reg10_bow1_mask (c macro)": [[0, "c.TMC4330_SH_REG10_BOW1_MASK"]], "tmc4330_sh_reg10_bow1_shift (c macro)": [[0, "c.TMC4330_SH_REG10_BOW1_SHIFT"]], "tmc4330_sh_reg10_bow3_mask (c macro)": [[0, "c.TMC4330_SH_REG10_BOW3_MASK"]], "tmc4330_sh_reg10_bow3_shift (c macro)": [[0, "c.TMC4330_SH_REG10_BOW3_SHIFT"]], "tmc4330_sh_reg11 (c macro)": [[0, "c.TMC4330_SH_REG11"]], "tmc4330_sh_reg11_bow2_mask (c macro)": [[0, "c.TMC4330_SH_REG11_BOW2_MASK"]], "tmc4330_sh_reg11_bow2_shift (c macro)": [[0, "c.TMC4330_SH_REG11_BOW2_SHIFT"]], "tmc4330_sh_reg11_bow4_mask (c macro)": [[0, "c.TMC4330_SH_REG11_BOW4_MASK"]], "tmc4330_sh_reg11_bow4_shift (c macro)": [[0, "c.TMC4330_SH_REG11_BOW4_SHIFT"]], "tmc4330_sh_reg11_dfinal_mask (c macro)": [[0, "c.TMC4330_SH_REG11_DFINAL_MASK"]], "tmc4330_sh_reg11_dfinal_shift (c macro)": [[0, "c.TMC4330_SH_REG11_DFINAL_SHIFT"]], "tmc4330_sh_reg12 (c macro)": [[0, "c.TMC4330_SH_REG12"]], "tmc4330_sh_reg12_bow3_mask (c macro)": [[0, "c.TMC4330_SH_REG12_BOW3_MASK"]], "tmc4330_sh_reg12_bow3_shift (c macro)": [[0, "c.TMC4330_SH_REG12_BOW3_SHIFT"]], "tmc4330_sh_reg12_vbreak_mask (c macro)": [[0, "c.TMC4330_SH_REG12_VBREAK_MASK"]], "tmc4330_sh_reg12_vbreak_shift (c macro)": [[0, "c.TMC4330_SH_REG12_VBREAK_SHIFT"]], "tmc4330_sh_reg13 (c macro)": [[0, "c.TMC4330_SH_REG13"]], "tmc4330_sh_reg13_bow4_mask (c macro)": [[0, "c.TMC4330_SH_REG13_BOW4_MASK"]], "tmc4330_sh_reg13_bow4_shift (c macro)": [[0, "c.TMC4330_SH_REG13_BOW4_SHIFT"]], "tmc4330_sh_reg13_vstart_mask (c macro)": [[0, "c.TMC4330_SH_REG13_VSTART_MASK"]], "tmc4330_sh_reg13_vstart_shift (c macro)": [[0, "c.TMC4330_SH_REG13_VSTART_SHIFT"]], "tmc4330_sh_reg13_vstop_mask (c macro)": [[0, "c.TMC4330_SH_REG13_VSTOP_MASK"]], "tmc4330_sh_reg13_vstop_shift (c macro)": [[0, "c.TMC4330_SH_REG13_VSTOP_SHIFT"]], "tmc4330_sh_reg1_amax_mask (c macro)": [[0, "c.TMC4330_SH_REG1_AMAX_MASK"]], "tmc4330_sh_reg1_amax_shift (c macro)": [[0, "c.TMC4330_SH_REG1_AMAX_SHIFT"]], "tmc4330_sh_reg2 (c macro)": [[0, "c.TMC4330_SH_REG2"]], "tmc4330_sh_reg2_dmax_mask (c macro)": [[0, "c.TMC4330_SH_REG2_DMAX_MASK"]], "tmc4330_sh_reg2_dmax_shift (c macro)": [[0, "c.TMC4330_SH_REG2_DMAX_SHIFT"]], "tmc4330_sh_reg3 (c macro)": [[0, "c.TMC4330_SH_REG3"]], "tmc4330_sh_reg3_astart_mask (c macro)": [[0, "c.TMC4330_SH_REG3_ASTART_MASK"]], "tmc4330_sh_reg3_astart_shift (c macro)": [[0, "c.TMC4330_SH_REG3_ASTART_SHIFT"]], "tmc4330_sh_reg3_bow1_mask (c macro)": [[0, "c.TMC4330_SH_REG3_BOW1_MASK"]], "tmc4330_sh_reg3_bow1_shift (c macro)": [[0, "c.TMC4330_SH_REG3_BOW1_SHIFT"]], "tmc4330_sh_reg4 (c macro)": [[0, "c.TMC4330_SH_REG4"]], "tmc4330_sh_reg4_bow2_mask (c macro)": [[0, "c.TMC4330_SH_REG4_BOW2_MASK"]], "tmc4330_sh_reg4_bow2_shift (c macro)": [[0, "c.TMC4330_SH_REG4_BOW2_SHIFT"]], "tmc4330_sh_reg4_dfinal_mask (c macro)": [[0, "c.TMC4330_SH_REG4_DFINAL_MASK"]], "tmc4330_sh_reg4_dfinal_shift (c macro)": [[0, "c.TMC4330_SH_REG4_DFINAL_SHIFT"]], "tmc4330_sh_reg5 (c macro)": [[0, "c.TMC4330_SH_REG5"]], "tmc4330_sh_reg5_bow3_mask (c macro)": [[0, "c.TMC4330_SH_REG5_BOW3_MASK"]], "tmc4330_sh_reg5_bow3_shift (c macro)": [[0, "c.TMC4330_SH_REG5_BOW3_SHIFT"]], "tmc4330_sh_reg5_vbreak_mask (c macro)": [[0, "c.TMC4330_SH_REG5_VBREAK_MASK"]], "tmc4330_sh_reg5_vbreak_shift (c macro)": [[0, "c.TMC4330_SH_REG5_VBREAK_SHIFT"]], "tmc4330_sh_reg6 (c macro)": [[0, "c.TMC4330_SH_REG6"]], "tmc4330_sh_reg6_bow4_mask (c macro)": [[0, "c.TMC4330_SH_REG6_BOW4_MASK"]], "tmc4330_sh_reg6_bow4_shift (c macro)": [[0, "c.TMC4330_SH_REG6_BOW4_SHIFT"]], "tmc4330_sh_reg6_vstart_mask (c macro)": [[0, "c.TMC4330_SH_REG6_VSTART_MASK"]], "tmc4330_sh_reg6_vstart_shift (c macro)": [[0, "c.TMC4330_SH_REG6_VSTART_SHIFT"]], "tmc4330_sh_reg6_vstop_mask (c macro)": [[0, "c.TMC4330_SH_REG6_VSTOP_MASK"]], "tmc4330_sh_reg6_vstop_shift (c macro)": [[0, "c.TMC4330_SH_REG6_VSTOP_SHIFT"]], "tmc4330_sh_reg7 (c macro)": [[0, "c.TMC4330_SH_REG7"]], "tmc4330_sh_reg7_vmax_mask (c macro)": [[0, "c.TMC4330_SH_REG7_VMAX_MASK"]], "tmc4330_sh_reg7_vmax_shift (c macro)": [[0, "c.TMC4330_SH_REG7_VMAX_SHIFT"]], "tmc4330_sh_reg7_vstop_mask (c macro)": [[0, "c.TMC4330_SH_REG7_VSTOP_MASK"]], "tmc4330_sh_reg7_vstop_shift (c macro)": [[0, "c.TMC4330_SH_REG7_VSTOP_SHIFT"]], "tmc4330_sh_reg8 (c macro)": [[0, "c.TMC4330_SH_REG8"]], "tmc4330_sh_reg8_amax_mask (c macro)": [[0, "c.TMC4330_SH_REG8_AMAX_MASK"]], "tmc4330_sh_reg8_amax_shift (c macro)": [[0, "c.TMC4330_SH_REG8_AMAX_SHIFT"]], "tmc4330_sh_reg8_bow1_mask (c macro)": [[0, "c.TMC4330_SH_REG8_BOW1_MASK"]], "tmc4330_sh_reg8_bow1_shift (c macro)": [[0, "c.TMC4330_SH_REG8_BOW1_SHIFT"]], "tmc4330_sh_reg9 (c macro)": [[0, "c.TMC4330_SH_REG9"]], "tmc4330_sh_reg9_bow2_mask (c macro)": [[0, "c.TMC4330_SH_REG9_BOW2_MASK"]], "tmc4330_sh_reg9_bow2_shift (c macro)": [[0, "c.TMC4330_SH_REG9_BOW2_SHIFT"]], "tmc4330_sh_reg9_dmax_mask (c macro)": [[0, "c.TMC4330_SH_REG9_DMAX_MASK"]], "tmc4330_sh_reg9_dmax_shift (c macro)": [[0, "c.TMC4330_SH_REG9_DMAX_SHIFT"]], "tmc4330_sign_aact (c macro)": [[0, "c.TMC4330_SIGN_AACT"]], "tmc4330_sign_aact_mask (c macro)": [[0, "c.TMC4330_SIGN_AACT_MASK"]], "tmc4330_sign_aact_shift (c macro)": [[0, "c.TMC4330_SIGN_AACT_SHIFT"]], "tmc4330_single_turn_res_mask (c macro)": [[0, "c.TMC4330_SINGLE_TURN_RES_MASK"]], "tmc4330_single_turn_res_shift (c macro)": [[0, "c.TMC4330_SINGLE_TURN_RES_SHIFT"]], "tmc4330_soft_stop_en_mask (c macro)": [[0, "c.TMC4330_SOFT_STOP_EN_MASK"]], "tmc4330_soft_stop_en_shift (c macro)": [[0, "c.TMC4330_SOFT_STOP_EN_SHIFT"]], "tmc4330_spi_data_on_cs_mask (c macro)": [[0, "c.TMC4330_SPI_DATA_ON_CS_MASK"]], "tmc4330_spi_data_on_cs_shift (c macro)": [[0, "c.TMC4330_SPI_DATA_ON_CS_SHIFT"]], "tmc4330_spi_low_before_cs_mask (c macro)": [[0, "c.TMC4330_SPI_LOW_BEFORE_CS_MASK"]], "tmc4330_spi_low_before_cs_shift (c macro)": [[0, "c.TMC4330_SPI_LOW_BEFORE_CS_SHIFT"]], "tmc4330_spi_status_selection (c macro)": [[0, "c.TMC4330_SPI_STATUS_SELECTION"]], "tmc4330_sr_enc_in_mask (c macro)": [[0, "c.TMC4330_SR_ENC_IN_MASK"]], "tmc4330_sr_enc_in_shift (c macro)": [[0, "c.TMC4330_SR_ENC_IN_SHIFT"]], "tmc4330_sr_ref_mask (c macro)": [[0, "c.TMC4330_SR_REF_MASK"]], "tmc4330_sr_ref_shift (c macro)": [[0, "c.TMC4330_SR_REF_SHIFT"]], "tmc4330_sr_sd_in_mask (c macro)": [[0, "c.TMC4330_SR_SD_IN_MASK"]], "tmc4330_sr_sd_in_shift (c macro)": [[0, "c.TMC4330_SR_SD_IN_SHIFT"]], "tmc4330_sr_s_mask (c macro)": [[0, "c.TMC4330_SR_S_MASK"]], "tmc4330_sr_s_shift (c macro)": [[0, "c.TMC4330_SR_S_SHIFT"]], "tmc4330_ssi_gray_code_en_mask (c macro)": [[0, "c.TMC4330_SSI_GRAY_CODE_EN_MASK"]], "tmc4330_ssi_gray_code_en_shift (c macro)": [[0, "c.TMC4330_SSI_GRAY_CODE_EN_SHIFT"]], "tmc4330_ssi_in_clk_delay_mask (c macro)": [[0, "c.TMC4330_SSI_IN_CLK_DELAY_MASK"]], "tmc4330_ssi_in_clk_delay_shift (c macro)": [[0, "c.TMC4330_SSI_IN_CLK_DELAY_SHIFT"]], "tmc4330_ssi_in_clk_delay_wr (c macro)": [[0, "c.TMC4330_SSI_IN_CLK_DELAY_WR"]], "tmc4330_ssi_in_wtime_mask (c macro)": [[0, "c.TMC4330_SSI_IN_WTIME_MASK"]], "tmc4330_ssi_in_wtime_shift (c macro)": [[0, "c.TMC4330_SSI_IN_WTIME_SHIFT"]], "tmc4330_ssi_in_wtime_wr (c macro)": [[0, "c.TMC4330_SSI_IN_WTIME_WR"]], "tmc4330_ssi_multi_cycle_data_mask (c macro)": [[0, "c.TMC4330_SSI_MULTI_CYCLE_DATA_MASK"]], "tmc4330_ssi_multi_cycle_data_shift (c macro)": [[0, "c.TMC4330_SSI_MULTI_CYCLE_DATA_SHIFT"]], "tmc4330_start_conf (c macro)": [[0, "c.TMC4330_START_CONF"]], "tmc4330_start_delay (c macro)": [[0, "c.TMC4330_START_DELAY"]], "tmc4330_start_delay_mask (c macro)": [[0, "c.TMC4330_START_DELAY_MASK"]], "tmc4330_start_delay_shift (c macro)": [[0, "c.TMC4330_START_DELAY_SHIFT"]], "tmc4330_start_en0_mask (c macro)": [[0, "c.TMC4330_START_EN0_MASK"]], "tmc4330_start_en0_shift (c macro)": [[0, "c.TMC4330_START_EN0_SHIFT"]], "tmc4330_start_en1_mask (c macro)": [[0, "c.TMC4330_START_EN1_MASK"]], "tmc4330_start_en1_shift (c macro)": [[0, "c.TMC4330_START_EN1_SHIFT"]], "tmc4330_start_en2_mask (c macro)": [[0, "c.TMC4330_START_EN2_MASK"]], "tmc4330_start_en2_shift (c macro)": [[0, "c.TMC4330_START_EN2_SHIFT"]], "tmc4330_start_en3_mask (c macro)": [[0, "c.TMC4330_START_EN3_MASK"]], "tmc4330_start_en3_shift (c macro)": [[0, "c.TMC4330_START_EN3_SHIFT"]], "tmc4330_start_en4_mask (c macro)": [[0, "c.TMC4330_START_EN4_MASK"]], "tmc4330_start_en4_shift (c macro)": [[0, "c.TMC4330_START_EN4_SHIFT"]], "tmc4330_start_home_tracking_mask (c macro)": [[0, "c.TMC4330_START_HOME_TRACKING_MASK"]], "tmc4330_start_home_tracking_shift (c macro)": [[0, "c.TMC4330_START_HOME_TRACKING_SHIFT"]], "tmc4330_start_out_add (c macro)": [[0, "c.TMC4330_START_OUT_ADD"]], "tmc4330_start_out_add_mask (c macro)": [[0, "c.TMC4330_START_OUT_ADD_MASK"]], "tmc4330_start_out_add_shift (c macro)": [[0, "c.TMC4330_START_OUT_ADD_SHIFT"]], "tmc4330_start_sin90_120_mask (c macro)": [[0, "c.TMC4330_START_SIN90_120_MASK"]], "tmc4330_start_sin90_120_shift (c macro)": [[0, "c.TMC4330_START_SIN90_120_SHIFT"]], "tmc4330_start_sin90_wr (c macro)": [[0, "c.TMC4330_START_SIN90_WR"]], "tmc4330_start_sin_mask (c macro)": [[0, "c.TMC4330_START_SIN_MASK"]], "tmc4330_start_sin_shift (c macro)": [[0, "c.TMC4330_START_SIN_SHIFT"]], "tmc4330_start_sin_wr (c macro)": [[0, "c.TMC4330_START_SIN_WR"]], "tmc4330_status (c macro)": [[0, "c.TMC4330_STATUS"]], "tmc4330_status_bit_cnt_mask (c macro)": [[0, "c.TMC4330_STATUS_BIT_CNT_MASK"]], "tmc4330_status_bit_cnt_shift (c macro)": [[0, "c.TMC4330_STATUS_BIT_CNT_SHIFT"]], "tmc4330_stdby_delay (c macro)": [[0, "c.TMC4330_STDBY_DELAY"]], "tmc4330_stdby_delay_mask (c macro)": [[0, "c.TMC4330_STDBY_DELAY_MASK"]], "tmc4330_stdby_delay_shift (c macro)": [[0, "c.TMC4330_STDBY_DELAY_SHIFT"]], "tmc4330_stdby_en_mask (c macro)": [[0, "c.TMC4330_STDBY_EN_MASK"]], "tmc4330_stdby_en_shift (c macro)": [[0, "c.TMC4330_STDBY_EN_SHIFT"]], "tmc4330_step_conf (c macro)": [[0, "c.TMC4330_STEP_CONF"]], "tmc4330_step_inactive_pol_mask (c macro)": [[0, "c.TMC4330_STEP_INACTIVE_POL_MASK"]], "tmc4330_step_inactive_pol_shift (c macro)": [[0, "c.TMC4330_STEP_INACTIVE_POL_SHIFT"]], "tmc4330_stopl_active_f_mask (c macro)": [[0, "c.TMC4330_STOPL_ACTIVE_F_MASK"]], "tmc4330_stopl_active_f_shift (c macro)": [[0, "c.TMC4330_STOPL_ACTIVE_F_SHIFT"]], "tmc4330_stopl_event_mask (c macro)": [[0, "c.TMC4330_STOPL_EVENT_MASK"]], "tmc4330_stopl_event_shift (c macro)": [[0, "c.TMC4330_STOPL_EVENT_SHIFT"]], "tmc4330_stopr_active_f_mask (c macro)": [[0, "c.TMC4330_STOPR_ACTIVE_F_MASK"]], "tmc4330_stopr_active_f_shift (c macro)": [[0, "c.TMC4330_STOPR_ACTIVE_F_SHIFT"]], "tmc4330_stopr_event_mask (c macro)": [[0, "c.TMC4330_STOPR_EVENT_MASK"]], "tmc4330_stopr_event_shift (c macro)": [[0, "c.TMC4330_STOPR_EVENT_SHIFT"]], "tmc4330_stop_left_en_mask (c macro)": [[0, "c.TMC4330_STOP_LEFT_EN_MASK"]], "tmc4330_stop_left_en_shift (c macro)": [[0, "c.TMC4330_STOP_LEFT_EN_SHIFT"]], "tmc4330_stop_left_is_home_mask (c macro)": [[0, "c.TMC4330_STOP_LEFT_IS_HOME_MASK"]], "tmc4330_stop_left_is_home_shift (c macro)": [[0, "c.TMC4330_STOP_LEFT_IS_HOME_SHIFT"]], "tmc4330_stop_right_en_mask (c macro)": [[0, "c.TMC4330_STOP_RIGHT_EN_MASK"]], "tmc4330_stop_right_en_shift (c macro)": [[0, "c.TMC4330_STOP_RIGHT_EN_SHIFT"]], "tmc4330_stp_length_add (c macro)": [[0, "c.TMC4330_STP_LENGTH_ADD"]], "tmc4330_stp_length_add_mask (c macro)": [[0, "c.TMC4330_STP_LENGTH_ADD_MASK"]], "tmc4330_stp_length_add_shift (c macro)": [[0, "c.TMC4330_STP_LENGTH_ADD_SHIFT"]], "tmc4330_synchro_set (c macro)": [[0, "c.TMC4330_SYNCHRO_SET"]], "tmc4330_target_reached_f_mask (c macro)": [[0, "c.TMC4330_TARGET_REACHED_F_MASK"]], "tmc4330_target_reached_f_shift (c macro)": [[0, "c.TMC4330_TARGET_REACHED_F_SHIFT"]], "tmc4330_target_reached_mask (c macro)": [[0, "c.TMC4330_TARGET_REACHED_MASK"]], "tmc4330_target_reached_shift (c macro)": [[0, "c.TMC4330_TARGET_REACHED_SHIFT"]], "tmc4330_toggle_step_mask (c macro)": [[0, "c.TMC4330_TOGGLE_STEP_MASK"]], "tmc4330_toggle_step_shift (c macro)": [[0, "c.TMC4330_TOGGLE_STEP_SHIFT"]], "tmc4330_trigger_events0_mask (c macro)": [[0, "c.TMC4330_TRIGGER_EVENTS0_MASK"]], "tmc4330_trigger_events0_shift (c macro)": [[0, "c.TMC4330_TRIGGER_EVENTS0_SHIFT"]], "tmc4330_trigger_events1_mask (c macro)": [[0, "c.TMC4330_TRIGGER_EVENTS1_MASK"]], "tmc4330_trigger_events1_shift (c macro)": [[0, "c.TMC4330_TRIGGER_EVENTS1_SHIFT"]], "tmc4330_trigger_events2_mask (c macro)": [[0, "c.TMC4330_TRIGGER_EVENTS2_MASK"]], "tmc4330_trigger_events2_shift (c macro)": [[0, "c.TMC4330_TRIGGER_EVENTS2_SHIFT"]], "tmc4330_trigger_events3_mask (c macro)": [[0, "c.TMC4330_TRIGGER_EVENTS3_MASK"]], "tmc4330_trigger_events3_shift (c macro)": [[0, "c.TMC4330_TRIGGER_EVENTS3_SHIFT"]], "tmc4330_tr_as_wired_and_mask (c macro)": [[0, "c.TMC4330_TR_AS_WIRED_AND_MASK"]], "tmc4330_tr_as_wired_and_shift (c macro)": [[0, "c.TMC4330_TR_AS_WIRED_AND_SHIFT"]], "tmc4330_tzerowait_mask (c macro)": [[0, "c.TMC4330_TZEROWAIT_MASK"]], "tmc4330_tzerowait_shift (c macro)": [[0, "c.TMC4330_TZEROWAIT_SHIFT"]], "tmc4330_tzerowait_wr (c macro)": [[0, "c.TMC4330_TZEROWAIT_WR"]], "tmc4330_use_astart_and_vstart_mask (c macro)": [[0, "c.TMC4330_USE_ASTART_AND_VSTART_MASK"]], "tmc4330_use_astart_and_vstart_shift (c macro)": [[0, "c.TMC4330_USE_ASTART_AND_VSTART_SHIFT"]], "tmc4330_use_usteps_instead_of_xrange_mask (c macro)": [[0, "c.TMC4330_USE_USTEPS_INSTEAD_OF_XRANGE_MASK"]], "tmc4330_use_usteps_instead_of_xrange_shift (c macro)": [[0, "c.TMC4330_USE_USTEPS_INSTEAD_OF_XRANGE_SHIFT"]], "tmc4330_ustepa_rd (c macro)": [[0, "c.TMC4330_USTEPA_RD"]], "tmc4330_ustepa_scale_rd (c macro)": [[0, "c.TMC4330_USTEPA_SCALE_RD"]], "tmc4330_ustepb_rd (c macro)": [[0, "c.TMC4330_USTEPB_RD"]], "tmc4330_ustepb_scale_rd (c macro)": [[0, "c.TMC4330_USTEPB_SCALE_RD"]], "tmc4330_vactual (c macro)": [[0, "c.TMC4330_VACTUAL"]], "tmc4330_vactual_mask (c macro)": [[0, "c.TMC4330_VACTUAL_MASK"]], "tmc4330_vactual_shift (c macro)": [[0, "c.TMC4330_VACTUAL_SHIFT"]], "tmc4330_vbreak (c macro)": [[0, "c.TMC4330_VBREAK"]], "tmc4330_vbreak_mask (c macro)": [[0, "c.TMC4330_VBREAK_MASK"]], "tmc4330_vbreak_shift (c macro)": [[0, "c.TMC4330_VBREAK_SHIFT"]], "tmc4330_vel_reached_f_mask (c macro)": [[0, "c.TMC4330_VEL_REACHED_F_MASK"]], "tmc4330_vel_reached_f_shift (c macro)": [[0, "c.TMC4330_VEL_REACHED_F_SHIFT"]], "tmc4330_vel_reached_mask (c macro)": [[0, "c.TMC4330_VEL_REACHED_MASK"]], "tmc4330_vel_reached_shift (c macro)": [[0, "c.TMC4330_VEL_REACHED_SHIFT"]], "tmc4330_vel_state_00_mask (c macro)": [[0, "c.TMC4330_VEL_STATE_00_MASK"]], "tmc4330_vel_state_00_shift (c macro)": [[0, "c.TMC4330_VEL_STATE_00_SHIFT"]], "tmc4330_vel_state_01_mask (c macro)": [[0, "c.TMC4330_VEL_STATE_01_MASK"]], "tmc4330_vel_state_01_shift (c macro)": [[0, "c.TMC4330_VEL_STATE_01_SHIFT"]], "tmc4330_vel_state_10_mask (c macro)": [[0, "c.TMC4330_VEL_STATE_10_MASK"]], "tmc4330_vel_state_10_shift (c macro)": [[0, "c.TMC4330_VEL_STATE_10_SHIFT"]], "tmc4330_vel_state_f_mask (c macro)": [[0, "c.TMC4330_VEL_STATE_F_MASK"]], "tmc4330_vel_state_f_shift (c macro)": [[0, "c.TMC4330_VEL_STATE_F_SHIFT"]], "tmc4330_version_no_mask (c macro)": [[0, "c.TMC4330_VERSION_NO_MASK"]], "tmc4330_version_no_rd (c macro)": [[0, "c.TMC4330_VERSION_NO_RD"]], "tmc4330_version_no_shift (c macro)": [[0, "c.TMC4330_VERSION_NO_SHIFT"]], "tmc4330_virtual_left_limit_en_mask (c macro)": [[0, "c.TMC4330_VIRTUAL_LEFT_LIMIT_EN_MASK"]], "tmc4330_virtual_left_limit_en_shift (c macro)": [[0, "c.TMC4330_VIRTUAL_LEFT_LIMIT_EN_SHIFT"]], "tmc4330_virtual_right_limit_en_mask (c macro)": [[0, "c.TMC4330_VIRTUAL_RIGHT_LIMIT_EN_MASK"]], "tmc4330_virtual_right_limit_en_shift (c macro)": [[0, "c.TMC4330_VIRTUAL_RIGHT_LIMIT_EN_SHIFT"]], "tmc4330_virt_stop_left (c macro)": [[0, "c.TMC4330_VIRT_STOP_LEFT"]], "tmc4330_virt_stop_left_mask (c macro)": [[0, "c.TMC4330_VIRT_STOP_LEFT_MASK"]], "tmc4330_virt_stop_left_shift (c macro)": [[0, "c.TMC4330_VIRT_STOP_LEFT_SHIFT"]], "tmc4330_virt_stop_mode_mask (c macro)": [[0, "c.TMC4330_VIRT_STOP_MODE_MASK"]], "tmc4330_virt_stop_mode_shift (c macro)": [[0, "c.TMC4330_VIRT_STOP_MODE_SHIFT"]], "tmc4330_virt_stop_right (c macro)": [[0, "c.TMC4330_VIRT_STOP_RIGHT"]], "tmc4330_virt_stop_right_mask (c macro)": [[0, "c.TMC4330_VIRT_STOP_RIGHT_MASK"]], "tmc4330_virt_stop_right_shift (c macro)": [[0, "c.TMC4330_VIRT_STOP_RIGHT_SHIFT"]], "tmc4330_vmax (c macro)": [[0, "c.TMC4330_VMAX"]], "tmc4330_vmax_mask (c macro)": [[0, "c.TMC4330_VMAX_MASK"]], "tmc4330_vmax_shift (c macro)": [[0, "c.TMC4330_VMAX_SHIFT"]], "tmc4330_vstart (c macro)": [[0, "c.TMC4330_VSTART"]], "tmc4330_vstart_mask (c macro)": [[0, "c.TMC4330_VSTART_MASK"]], "tmc4330_vstart_shift (c macro)": [[0, "c.TMC4330_VSTART_SHIFT"]], "tmc4330_vstop (c macro)": [[0, "c.TMC4330_VSTOP"]], "tmc4330_vstopl_active_f_mask (c macro)": [[0, "c.TMC4330_VSTOPL_ACTIVE_F_MASK"]], "tmc4330_vstopl_active_f_shift (c macro)": [[0, "c.TMC4330_VSTOPL_ACTIVE_F_SHIFT"]], "tmc4330_vstopl_active_mask (c macro)": [[0, "c.TMC4330_VSTOPL_ACTIVE_MASK"]], "tmc4330_vstopl_active_shift (c macro)": [[0, "c.TMC4330_VSTOPL_ACTIVE_SHIFT"]], "tmc4330_vstopr_active_f_mask (c macro)": [[0, "c.TMC4330_VSTOPR_ACTIVE_F_MASK"]], "tmc4330_vstopr_active_f_shift (c macro)": [[0, "c.TMC4330_VSTOPR_ACTIVE_F_SHIFT"]], "tmc4330_vstop_mask (c macro)": [[0, "c.TMC4330_VSTOP_MASK"]], "tmc4330_vstop_shift (c macro)": [[0, "c.TMC4330_VSTOP_SHIFT"]], "tmc4330_v_enc_mask (c macro)": [[0, "c.TMC4330_V_ENC_MASK"]], "tmc4330_v_enc_mean_mask (c macro)": [[0, "c.TMC4330_V_ENC_MEAN_MASK"]], "tmc4330_v_enc_mean_rd (c macro)": [[0, "c.TMC4330_V_ENC_MEAN_RD"]], "tmc4330_v_enc_mean_shift (c macro)": [[0, "c.TMC4330_V_ENC_MEAN_SHIFT"]], "tmc4330_v_enc_rd (c macro)": [[0, "c.TMC4330_V_ENC_RD"]], "tmc4330_v_enc_shift (c macro)": [[0, "c.TMC4330_V_ENC_SHIFT"]], "tmc4330_write_bit (c macro)": [[0, "c.TMC4330_WRITE_BIT"]], "tmc4330_xactual (c macro)": [[0, "c.TMC4330_XACTUAL"]], "tmc4330_xactual_mask (c macro)": [[0, "c.TMC4330_XACTUAL_MASK"]], "tmc4330_xactual_shift (c macro)": [[0, "c.TMC4330_XACTUAL_SHIFT"]], "tmc4330_xlatch_done_mask (c macro)": [[0, "c.TMC4330_XLATCH_DONE_MASK"]], "tmc4330_xlatch_done_shift (c macro)": [[0, "c.TMC4330_XLATCH_DONE_SHIFT"]], "tmc4330_xpipe_rewrite_reg0_mask (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG0_MASK"]], "tmc4330_xpipe_rewrite_reg0_shift (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG0_SHIFT"]], "tmc4330_xpipe_rewrite_reg1_mask (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG1_MASK"]], "tmc4330_xpipe_rewrite_reg1_shift (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG1_SHIFT"]], "tmc4330_xpipe_rewrite_reg2_mask (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG2_MASK"]], "tmc4330_xpipe_rewrite_reg2_shift (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG2_SHIFT"]], "tmc4330_xpipe_rewrite_reg3_mask (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG3_MASK"]], "tmc4330_xpipe_rewrite_reg3_shift (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG3_SHIFT"]], "tmc4330_xpipe_rewrite_reg4_mask (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG4_MASK"]], "tmc4330_xpipe_rewrite_reg4_shift (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG4_SHIFT"]], "tmc4330_xpipe_rewrite_reg5_mask (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG5_MASK"]], "tmc4330_xpipe_rewrite_reg5_shift (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG5_SHIFT"]], "tmc4330_xpipe_rewrite_reg6_mask (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG6_MASK"]], "tmc4330_xpipe_rewrite_reg6_shift (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG6_SHIFT"]], "tmc4330_xpipe_rewrite_reg7_mask (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG7_MASK"]], "tmc4330_xpipe_rewrite_reg7_shift (c macro)": [[0, "c.TMC4330_XPIPE_REWRITE_REG7_SHIFT"]], "tmc4330_xtarget_mask (c macro)": [[0, "c.TMC4330_XTARGET_MASK"]], "tmc4330_xtarget_shift (c macro)": [[0, "c.TMC4330_XTARGET_SHIFT"]], "tmc4330_x_home (c macro)": [[0, "c.TMC4330_X_HOME"]], "tmc4330_x_home_mask (c macro)": [[0, "c.TMC4330_X_HOME_MASK"]], "tmc4330_x_home_shift (c macro)": [[0, "c.TMC4330_X_HOME_SHIFT"]], "tmc4330_x_latch_mask (c macro)": [[0, "c.TMC4330_X_LATCH_MASK"]], "tmc4330_x_latch_rd (c macro)": [[0, "c.TMC4330_X_LATCH_RD"]], "tmc4330_x_latch_shift (c macro)": [[0, "c.TMC4330_X_LATCH_SHIFT"]], "tmc4330_x_pipe0 (c macro)": [[0, "c.TMC4330_X_PIPE0"]], "tmc4330_x_pipe0_mask (c macro)": [[0, "c.TMC4330_X_PIPE0_MASK"]], "tmc4330_x_pipe0_shift (c macro)": [[0, "c.TMC4330_X_PIPE0_SHIFT"]], "tmc4330_x_pipe1 (c macro)": [[0, "c.TMC4330_X_PIPE1"]], "tmc4330_x_pipe1_mask (c macro)": [[0, "c.TMC4330_X_PIPE1_MASK"]], "tmc4330_x_pipe1_shift (c macro)": [[0, "c.TMC4330_X_PIPE1_SHIFT"]], "tmc4330_x_pipe2 (c macro)": [[0, "c.TMC4330_X_PIPE2"]], "tmc4330_x_pipe2_mask (c macro)": [[0, "c.TMC4330_X_PIPE2_MASK"]], "tmc4330_x_pipe2_shift (c macro)": [[0, "c.TMC4330_X_PIPE2_SHIFT"]], "tmc4330_x_pipe3 (c macro)": [[0, "c.TMC4330_X_PIPE3"]], "tmc4330_x_pipe3_mask (c macro)": [[0, "c.TMC4330_X_PIPE3_MASK"]], "tmc4330_x_pipe3_shift (c macro)": [[0, "c.TMC4330_X_PIPE3_SHIFT"]], "tmc4330_x_pipe4 (c macro)": [[0, "c.TMC4330_X_PIPE4"]], "tmc4330_x_pipe4_mask (c macro)": [[0, "c.TMC4330_X_PIPE4_MASK"]], "tmc4330_x_pipe4_shift (c macro)": [[0, "c.TMC4330_X_PIPE4_SHIFT"]], "tmc4330_x_pipe5 (c macro)": [[0, "c.TMC4330_X_PIPE5"]], "tmc4330_x_pipe5_mask (c macro)": [[0, "c.TMC4330_X_PIPE5_MASK"]], "tmc4330_x_pipe5_shift (c macro)": [[0, "c.TMC4330_X_PIPE5_SHIFT"]], "tmc4330_x_pipe6 (c macro)": [[0, "c.TMC4330_X_PIPE6"]], "tmc4330_x_pipe6_mask (c macro)": [[0, "c.TMC4330_X_PIPE6_MASK"]], "tmc4330_x_pipe6_shift (c macro)": [[0, "c.TMC4330_X_PIPE6_SHIFT"]], "tmc4330_x_pipe7 (c macro)": [[0, "c.TMC4330_X_PIPE7"]], "tmc4330_x_pipe7_mask (c macro)": [[0, "c.TMC4330_X_PIPE7_MASK"]], "tmc4330_x_pipe7_shift (c macro)": [[0, "c.TMC4330_X_PIPE7_SHIFT"]], "tmc4330_x_range_mask (c macro)": [[0, "c.TMC4330_X_RANGE_MASK"]], "tmc4330_x_range_shift (c macro)": [[0, "c.TMC4330_X_RANGE_SHIFT"]], "tmc4330_x_range_wr (c macro)": [[0, "c.TMC4330_X_RANGE_WR"]], "tmc4330_x_target (c macro)": [[0, "c.TMC4330_X_TARGET"]], "tmc4331a_aactual (c macro)": [[0, "c.TMC4331A_AACTUAL"]], "tmc4331a_amax (c macro)": [[0, "c.TMC4331A_AMAX"]], "tmc4331a_astart (c macro)": [[0, "c.TMC4331A_ASTART"]], "tmc4331a_boost_time (c macro)": [[0, "c.TMC4331A_BOOST_TIME"]], "tmc4331a_bow1 (c macro)": [[0, "c.TMC4331A_BOW1"]], "tmc4331a_bow2 (c macro)": [[0, "c.TMC4331A_BOW2"]], "tmc4331a_bow3 (c macro)": [[0, "c.TMC4331A_BOW3"]], "tmc4331a_bow4 (c macro)": [[0, "c.TMC4331A_BOW4"]], "tmc4331a_chopsync_div (c macro)": [[0, "c.TMC4331A_CHOPSYNC_DIV"]], "tmc4331a_circular_dec_wr (c macro)": [[0, "c.TMC4331A_CIRCULAR_DEC_WR"]], "tmc4331a_clk_freq (c macro)": [[0, "c.TMC4331A_CLK_FREQ"]], "tmc4331a_clk_gating_delay (c macro)": [[0, "c.TMC4331A_CLK_GATING_DELAY"]], "tmc4331a_clk_gating_reg (c macro)": [[0, "c.TMC4331A_CLK_GATING_REG"]], "tmc4331a_cover_done (c macro)": [[0, "c.TMC4331A_COVER_DONE"]], "tmc4331a_cover_drv_high_rd (c macro)": [[0, "c.TMC4331A_COVER_DRV_HIGH_RD"]], "tmc4331a_cover_drv_low_rd (c macro)": [[0, "c.TMC4331A_COVER_DRV_LOW_RD"]], "tmc4331a_cover_high_wr (c macro)": [[0, "c.TMC4331A_COVER_HIGH_WR"]], "tmc4331a_cover_low_wr (c macro)": [[0, "c.TMC4331A_COVER_LOW_WR"]], "tmc4331a_currenta_rd (c macro)": [[0, "c.TMC4331A_CURRENTA_RD"]], "tmc4331a_currenta_spi_rd (c macro)": [[0, "c.TMC4331A_CURRENTA_SPI_RD"]], "tmc4331a_currentb_rd (c macro)": [[0, "c.TMC4331A_CURRENTB_RD"]], "tmc4331a_currentb_spi_rd (c macro)": [[0, "c.TMC4331A_CURRENTB_SPI_RD"]], "tmc4331a_current_conf (c macro)": [[0, "c.TMC4331A_CURRENT_CONF"]], "tmc4331a_dac_addr_a (c macro)": [[0, "c.TMC4331A_DAC_ADDR_A"]], "tmc4331a_dac_addr_b (c macro)": [[0, "c.TMC4331A_DAC_ADDR_B"]], "tmc4331a_dac_offset_wr (c macro)": [[0, "c.TMC4331A_DAC_OFFSET_WR"]], "tmc4331a_dc_blktime_wr (c macro)": [[0, "c.TMC4331A_DC_BLKTIME_WR"]], "tmc4331a_dc_lsptm_wr (c macro)": [[0, "c.TMC4331A_DC_LSPTM_WR"]], "tmc4331a_dc_sg_wr (c macro)": [[0, "c.TMC4331A_DC_SG_WR"]], "tmc4331a_dc_time_wr (c macro)": [[0, "c.TMC4331A_DC_TIME_WR"]], "tmc4331a_dc_vel_wr (c macro)": [[0, "c.TMC4331A_DC_VEL_WR"]], "tmc4331a_dfinal (c macro)": [[0, "c.TMC4331A_DFINAL"]], "tmc4331a_dir_setup_time (c macro)": [[0, "c.TMC4331A_DIR_SETUP_TIME"]], "tmc4331a_dmax (c macro)": [[0, "c.TMC4331A_DMAX"]], "tmc4331a_drv_scale_delay (c macro)": [[0, "c.TMC4331A_DRV_SCALE_DELAY"]], "tmc4331a_dstop (c macro)": [[0, "c.TMC4331A_DSTOP"]], "tmc4331a_events (c macro)": [[0, "c.TMC4331A_EVENTS"]], "tmc4331a_event_clear_conf (c macro)": [[0, "c.TMC4331A_EVENT_CLEAR_CONF"]], "tmc4331a_freewheel_delay (c macro)": [[0, "c.TMC4331A_FREEWHEEL_DELAY"]], "tmc4331a_fs_vel_wr (c macro)": [[0, "c.TMC4331A_FS_VEL_WR"]], "tmc4331a_gear_ratio (c macro)": [[0, "c.TMC4331A_GEAR_RATIO"]], "tmc4331a_general_conf (c macro)": [[0, "c.TMC4331A_GENERAL_CONF"]], "tmc4331a_hold_scale_delay (c macro)": [[0, "c.TMC4331A_HOLD_SCALE_DELAY"]], "tmc4331a_home_safety_margin (c macro)": [[0, "c.TMC4331A_HOME_SAFETY_MARGIN"]], "tmc4331a_input_filt_conf (c macro)": [[0, "c.TMC4331A_INPUT_FILT_CONF"]], "tmc4331a_intr_conf (c macro)": [[0, "c.TMC4331A_INTR_CONF"]], "tmc4331a_mscnt_rd (c macro)": [[0, "c.TMC4331A_MSCNT_RD"]], "tmc4331a_mslutsel_wr (c macro)": [[0, "c.TMC4331A_MSLUTSEL_WR"]], "tmc4331a_mslut_0_wr (c macro)": [[0, "c.TMC4331A_MSLUT_0_WR"]], "tmc4331a_mslut_1_wr (c macro)": [[0, "c.TMC4331A_MSLUT_1_WR"]], "tmc4331a_mslut_2_wr (c macro)": [[0, "c.TMC4331A_MSLUT_2_WR"]], "tmc4331a_mslut_3_wr (c macro)": [[0, "c.TMC4331A_MSLUT_3_WR"]], "tmc4331a_mslut_4_wr (c macro)": [[0, "c.TMC4331A_MSLUT_4_WR"]], "tmc4331a_mslut_5_wr (c macro)": [[0, "c.TMC4331A_MSLUT_5_WR"]], "tmc4331a_mslut_6_wr (c macro)": [[0, "c.TMC4331A_MSLUT_6_WR"]], "tmc4331a_mslut_7_wr (c macro)": [[0, "c.TMC4331A_MSLUT_7_WR"]], "tmc4331a_msoffset_wr (c macro)": [[0, "c.TMC4331A_MSOFFSET_WR"]], "tmc4331a_polling_reg_wr (c macro)": [[0, "c.TMC4331A_POLLING_REG_WR"]], "tmc4331a_polling_status_rd (c macro)": [[0, "c.TMC4331A_POLLING_STATUS_RD"]], "tmc4331a_pos_comp (c macro)": [[0, "c.TMC4331A_POS_COMP"]], "tmc4331a_pwm_freq (c macro)": [[0, "c.TMC4331A_PWM_FREQ"]], "tmc4331a_pwm_vmax (c macro)": [[0, "c.TMC4331A_PWM_VMAX"]], "tmc4331a_rampmode (c macro)": [[0, "c.TMC4331A_RAMPMODE"]], "tmc4331a_ramp_hold (c macro)": [[0, "c.TMC4331A_RAMP_HOLD"]], "tmc4331a_ramp_position (c macro)": [[0, "c.TMC4331A_RAMP_POSITION"]], "tmc4331a_ramp_sshape (c macro)": [[0, "c.TMC4331A_RAMP_SSHAPE"]], "tmc4331a_ramp_trapez (c macro)": [[0, "c.TMC4331A_RAMP_TRAPEZ"]], "tmc4331a_reference_conf (c macro)": [[0, "c.TMC4331A_REFERENCE_CONF"]], "tmc4331a_reset_reg (c macro)": [[0, "c.TMC4331A_RESET_REG"]], "tmc4331a_rev_cnt_rd (c macro)": [[0, "c.TMC4331A_REV_CNT_RD"]], "tmc4331a_scale_param_rd (c macro)": [[0, "c.TMC4331A_SCALE_PARAM_RD"]], "tmc4331a_scale_values (c macro)": [[0, "c.TMC4331A_SCALE_VALUES"]], "tmc4331a_sh_reg0 (c macro)": [[0, "c.TMC4331A_SH_REG0"]], "tmc4331a_sh_reg1 (c macro)": [[0, "c.TMC4331A_SH_REG1"]], "tmc4331a_sh_reg10 (c macro)": [[0, "c.TMC4331A_SH_REG10"]], "tmc4331a_sh_reg11 (c macro)": [[0, "c.TMC4331A_SH_REG11"]], "tmc4331a_sh_reg12 (c macro)": [[0, "c.TMC4331A_SH_REG12"]], "tmc4331a_sh_reg13 (c macro)": [[0, "c.TMC4331A_SH_REG13"]], "tmc4331a_sh_reg2 (c macro)": [[0, "c.TMC4331A_SH_REG2"]], "tmc4331a_sh_reg3 (c macro)": [[0, "c.TMC4331A_SH_REG3"]], "tmc4331a_sh_reg4 (c macro)": [[0, "c.TMC4331A_SH_REG4"]], "tmc4331a_sh_reg5 (c macro)": [[0, "c.TMC4331A_SH_REG5"]], "tmc4331a_sh_reg6 (c macro)": [[0, "c.TMC4331A_SH_REG6"]], "tmc4331a_sh_reg7 (c macro)": [[0, "c.TMC4331A_SH_REG7"]], "tmc4331a_sh_reg8 (c macro)": [[0, "c.TMC4331A_SH_REG8"]], "tmc4331a_sh_reg9 (c macro)": [[0, "c.TMC4331A_SH_REG9"]], "tmc4331a_sign_aact (c macro)": [[0, "c.TMC4331A_SIGN_AACT"]], "tmc4331a_spiout_conf (c macro)": [[0, "c.TMC4331A_SPIOUT_CONF"]], "tmc4331a_spi_status_selection (c macro)": [[0, "c.TMC4331A_SPI_STATUS_SELECTION"]], "tmc4331a_spi_switch_vel (c macro)": [[0, "c.TMC4331A_SPI_SWITCH_VEL"]], "tmc4331a_start_conf (c macro)": [[0, "c.TMC4331A_START_CONF"]], "tmc4331a_start_delay (c macro)": [[0, "c.TMC4331A_START_DELAY"]], "tmc4331a_start_out_add (c macro)": [[0, "c.TMC4331A_START_OUT_ADD"]], "tmc4331a_start_sin90_120_wr (c macro)": [[0, "c.TMC4331A_START_SIN90_120_WR"]], "tmc4331a_start_sin_wr (c macro)": [[0, "c.TMC4331A_START_SIN_WR"]], "tmc4331a_status (c macro)": [[0, "c.TMC4331A_STATUS"]], "tmc4331a_stdby_delay (c macro)": [[0, "c.TMC4331A_STDBY_DELAY"]], "tmc4331a_step_conf (c macro)": [[0, "c.TMC4331A_STEP_CONF"]], "tmc4331a_stp_length_add (c macro)": [[0, "c.TMC4331A_STP_LENGTH_ADD"]], "tmc4331a_synchro_set (c macro)": [[0, "c.TMC4331A_SYNCHRO_SET"]], "tmc4331a_tzerowait_wr (c macro)": [[0, "c.TMC4331A_TZEROWAIT_WR"]], "tmc4331a_up_scale_delay (c macro)": [[0, "c.TMC4331A_UP_SCALE_DELAY"]], "tmc4331a_vactual (c macro)": [[0, "c.TMC4331A_VACTUAL"]], "tmc4331a_vbreak (c macro)": [[0, "c.TMC4331A_VBREAK"]], "tmc4331a_vdrv_scale_limit (c macro)": [[0, "c.TMC4331A_VDRV_SCALE_LIMIT"]], "tmc4331a_version_no_rd (c macro)": [[0, "c.TMC4331A_VERSION_NO_RD"]], "tmc4331a_virt_stop_left (c macro)": [[0, "c.TMC4331A_VIRT_STOP_LEFT"]], "tmc4331a_virt_stop_right (c macro)": [[0, "c.TMC4331A_VIRT_STOP_RIGHT"]], "tmc4331a_vmax (c macro)": [[0, "c.TMC4331A_VMAX"]], "tmc4331a_vstall_limit_wr (c macro)": [[0, "c.TMC4331A_VSTALL_LIMIT_WR"]], "tmc4331a_vstart (c macro)": [[0, "c.TMC4331A_VSTART"]], "tmc4331a_vstop (c macro)": [[0, "c.TMC4331A_VSTOP"]], "tmc4331a_xactual (c macro)": [[0, "c.TMC4331A_XACTUAL"]], "tmc4331a_x_home (c macro)": [[0, "c.TMC4331A_X_HOME"]], "tmc4331a_x_latch_rd (c macro)": [[0, "c.TMC4331A_X_LATCH_RD"]], "tmc4331a_x_pipe0 (c macro)": [[0, "c.TMC4331A_X_PIPE0"]], "tmc4331a_x_pipe1 (c macro)": [[0, "c.TMC4331A_X_PIPE1"]], "tmc4331a_x_pipe2 (c macro)": [[0, "c.TMC4331A_X_PIPE2"]], "tmc4331a_x_pipe3 (c macro)": [[0, "c.TMC4331A_X_PIPE3"]], "tmc4331a_x_pipe4 (c macro)": [[0, "c.TMC4331A_X_PIPE4"]], "tmc4331a_x_pipe5 (c macro)": [[0, "c.TMC4331A_X_PIPE5"]], "tmc4331a_x_pipe6 (c macro)": [[0, "c.TMC4331A_X_PIPE6"]], "tmc4331a_x_pipe7 (c macro)": [[0, "c.TMC4331A_X_PIPE7"]], "tmc4331a_x_range_wr (c macro)": [[0, "c.TMC4331A_X_RANGE_WR"]], "tmc4331a_x_target (c macro)": [[0, "c.TMC4331A_X_TARGET"]], "tmc4331typedef (c++ struct)": [[0, "_CPPv414TMC4331TypeDef"]], "tmc4331typedef::config (c++ member)": [[0, "_CPPv4N14TMC4331TypeDef6configE"]], "tmc4331typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC4331TypeDef7oldTickE"]], "tmc4331typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC4331TypeDef4oldXE"]], "tmc4331typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC4331TypeDef14registerAccessE"]], "tmc4331typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC4331TypeDef18registerResetStateE"]], "tmc4331typedef::status (c++ member)": [[0, "_CPPv4N14TMC4331TypeDef6statusE"]], "tmc4331typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC4331TypeDef8velocityE"]], "tmc4331_aactual (c macro)": [[0, "c.TMC4331_AACTUAL"]], "tmc4331_aactual_mask (c macro)": [[0, "c.TMC4331_AACTUAL_MASK"]], "tmc4331_aactual_shift (c macro)": [[0, "c.TMC4331_AACTUAL_SHIFT"]], "tmc4331_active_stall_f_mask (c macro)": [[0, "c.TMC4331_ACTIVE_STALL_F_MASK"]], "tmc4331_active_stall_f_shift (c macro)": [[0, "c.TMC4331_ACTIVE_STALL_F_SHIFT"]], "tmc4331_address_mask (c macro)": [[0, "c.TMC4331_ADDRESS_MASK"]], "tmc4331_amax (c macro)": [[0, "c.TMC4331_AMAX"]], "tmc4331_astart (c macro)": [[0, "c.TMC4331_ASTART"]], "tmc4331_automatic_cover_mask (c macro)": [[0, "c.TMC4331_AUTOMATIC_COVER_MASK"]], "tmc4331_automatic_cover_shift (c macro)": [[0, "c.TMC4331_AUTOMATIC_COVER_SHIFT"]], "tmc4331_automatic_direct_sdin_switch_off_mask (c macro)": [[0, "c.TMC4331_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK"]], "tmc4331_automatic_direct_sdin_switch_off_shift (c macro)": [[0, "c.TMC4331_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT"]], "tmc4331_autorepeat_cover_en_mask (c macro)": [[0, "c.TMC4331_AUTOREPEAT_COVER_EN_MASK"]], "tmc4331_autorepeat_cover_en_shift (c macro)": [[0, "c.TMC4331_AUTOREPEAT_COVER_EN_SHIFT"]], "tmc4331_auto_double_chopsync_mask (c macro)": [[0, "c.TMC4331_AUTO_DOUBLE_CHOPSYNC_MASK"]], "tmc4331_auto_double_chopsync_shift (c macro)": [[0, "c.TMC4331_AUTO_DOUBLE_CHOPSYNC_SHIFT"]], "tmc4331_boost_current_after_start_en_mask (c macro)": [[0, "c.TMC4331_BOOST_CURRENT_AFTER_START_EN_MASK"]], "tmc4331_boost_current_after_start_en_shift (c macro)": [[0, "c.TMC4331_BOOST_CURRENT_AFTER_START_EN_SHIFT"]], "tmc4331_boost_current_on_acc_en_mask (c macro)": [[0, "c.TMC4331_BOOST_CURRENT_ON_ACC_EN_MASK"]], "tmc4331_boost_current_on_acc_en_shift (c macro)": [[0, "c.TMC4331_BOOST_CURRENT_ON_ACC_EN_SHIFT"]], "tmc4331_boost_current_on_dec_en_mask (c macro)": [[0, "c.TMC4331_BOOST_CURRENT_ON_DEC_EN_MASK"]], "tmc4331_boost_current_on_dec_en_shift (c macro)": [[0, "c.TMC4331_BOOST_CURRENT_ON_DEC_EN_SHIFT"]], "tmc4331_boost_scale_val_mask (c macro)": [[0, "c.TMC4331_BOOST_SCALE_VAL_MASK"]], "tmc4331_boost_scale_val_shift (c macro)": [[0, "c.TMC4331_BOOST_SCALE_VAL_SHIFT"]], "tmc4331_boost_time (c macro)": [[0, "c.TMC4331_BOOST_TIME"]], "tmc4331_boost_time_mask (c macro)": [[0, "c.TMC4331_BOOST_TIME_MASK"]], "tmc4331_boost_time_shift (c macro)": [[0, "c.TMC4331_BOOST_TIME_SHIFT"]], "tmc4331_bow1 (c macro)": [[0, "c.TMC4331_BOW1"]], "tmc4331_bow2 (c macro)": [[0, "c.TMC4331_BOW2"]], "tmc4331_bow3 (c macro)": [[0, "c.TMC4331_BOW3"]], "tmc4331_bow4 (c macro)": [[0, "c.TMC4331_BOW4"]], "tmc4331_busy_state_en_mask (c macro)": [[0, "c.TMC4331_BUSY_STATE_EN_MASK"]], "tmc4331_busy_state_en_shift (c macro)": [[0, "c.TMC4331_BUSY_STATE_EN_SHIFT"]], "tmc4331_chopsync_div (c macro)": [[0, "c.TMC4331_CHOPSYNC_DIV"]], "tmc4331_chopsync_div_mask (c macro)": [[0, "c.TMC4331_CHOPSYNC_DIV_MASK"]], "tmc4331_chopsync_div_shift (c macro)": [[0, "c.TMC4331_CHOPSYNC_DIV_SHIFT"]], "tmc4331_circular_cnt_as_xlatch_mask (c macro)": [[0, "c.TMC4331_CIRCULAR_CNT_AS_XLATCH_MASK"]], "tmc4331_circular_cnt_as_xlatch_shift (c macro)": [[0, "c.TMC4331_CIRCULAR_CNT_AS_XLATCH_SHIFT"]], "tmc4331_circular_dec_mask (c macro)": [[0, "c.TMC4331_CIRCULAR_DEC_MASK"]], "tmc4331_circular_dec_shift (c macro)": [[0, "c.TMC4331_CIRCULAR_DEC_SHIFT"]], "tmc4331_circular_dec_wr (c macro)": [[0, "c.TMC4331_CIRCULAR_DEC_WR"]], "tmc4331_circular_enc_en_mask (c macro)": [[0, "c.TMC4331_CIRCULAR_ENC_EN_MASK"]], "tmc4331_circular_enc_en_shift (c macro)": [[0, "c.TMC4331_CIRCULAR_ENC_EN_SHIFT"]], "tmc4331_circular_movement_en_mask (c macro)": [[0, "c.TMC4331_CIRCULAR_MOVEMENT_EN_MASK"]], "tmc4331_circular_movement_en_shift (c macro)": [[0, "c.TMC4331_CIRCULAR_MOVEMENT_EN_SHIFT"]], "tmc4331_clk_freq (c macro)": [[0, "c.TMC4331_CLK_FREQ"]], "tmc4331_clk_freq_mask (c macro)": [[0, "c.TMC4331_CLK_FREQ_MASK"]], "tmc4331_clk_freq_shift (c macro)": [[0, "c.TMC4331_CLK_FREQ_SHIFT"]], "tmc4331_clk_gating_delay (c macro)": [[0, "c.TMC4331_CLK_GATING_DELAY"]], "tmc4331_clk_gating_delay_mask (c macro)": [[0, "c.TMC4331_CLK_GATING_DELAY_MASK"]], "tmc4331_clk_gating_delay_shift (c macro)": [[0, "c.TMC4331_CLK_GATING_DELAY_SHIFT"]], "tmc4331_clk_gating_reg (c macro)": [[0, "c.TMC4331_CLK_GATING_REG"]], "tmc4331_clk_gating_reg_mask (c macro)": [[0, "c.TMC4331_CLK_GATING_REG_MASK"]], "tmc4331_clk_gating_reg_shift (c macro)": [[0, "c.TMC4331_CLK_GATING_REG_SHIFT"]], "tmc4331_clr_pos_at_target_mask (c macro)": [[0, "c.TMC4331_CLR_POS_AT_TARGET_MASK"]], "tmc4331_clr_pos_at_target_shift (c macro)": [[0, "c.TMC4331_CLR_POS_AT_TARGET_SHIFT"]], "tmc4331_cover_data_length_mask (c macro)": [[0, "c.TMC4331_COVER_DATA_LENGTH_MASK"]], "tmc4331_cover_data_length_shift (c macro)": [[0, "c.TMC4331_COVER_DATA_LENGTH_SHIFT"]], "tmc4331_cover_done (c macro)": [[0, "c.TMC4331_COVER_DONE"]], "tmc4331_cover_done_mask (c macro)": [[0, "c.TMC4331_COVER_DONE_MASK"]], "tmc4331_cover_done_only_for_cover_mask (c macro)": [[0, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_MASK"]], "tmc4331_cover_done_only_for_cover_shift (c macro)": [[0, "c.TMC4331_COVER_DONE_ONLY_FOR_COVER_SHIFT"]], "tmc4331_cover_done_shift (c macro)": [[0, "c.TMC4331_COVER_DONE_SHIFT"]], "tmc4331_cover_drv_high_mask (c macro)": [[0, "c.TMC4331_COVER_DRV_HIGH_MASK"]], "tmc4331_cover_drv_high_rd (c macro)": [[0, "c.TMC4331_COVER_DRV_HIGH_RD"]], "tmc4331_cover_drv_high_shift (c macro)": [[0, "c.TMC4331_COVER_DRV_HIGH_SHIFT"]], "tmc4331_cover_drv_low_mask (c macro)": [[0, "c.TMC4331_COVER_DRV_LOW_MASK"]], "tmc4331_cover_drv_low_rd (c macro)": [[0, "c.TMC4331_COVER_DRV_LOW_RD"]], "tmc4331_cover_drv_low_shift (c macro)": [[0, "c.TMC4331_COVER_DRV_LOW_SHIFT"]], "tmc4331_cover_high_mask (c macro)": [[0, "c.TMC4331_COVER_HIGH_MASK"]], "tmc4331_cover_high_shift (c macro)": [[0, "c.TMC4331_COVER_HIGH_SHIFT"]], "tmc4331_cover_high_wr (c macro)": [[0, "c.TMC4331_COVER_HIGH_WR"]], "tmc4331_cover_low_mask (c macro)": [[0, "c.TMC4331_COVER_LOW_MASK"]], "tmc4331_cover_low_shift (c macro)": [[0, "c.TMC4331_COVER_LOW_SHIFT"]], "tmc4331_cover_low_wr (c macro)": [[0, "c.TMC4331_COVER_LOW_WR"]], "tmc4331_curconf_boost_acc_en (c macro)": [[0, "c.TMC4331_CURCONF_BOOST_ACC_EN"]], "tmc4331_curconf_boost_dec_en (c macro)": [[0, "c.TMC4331_CURCONF_BOOST_DEC_EN"]], "tmc4331_curconf_boost_start_en (c macro)": [[0, "c.TMC4331_CURCONF_BOOST_START_EN"]], "tmc4331_curconf_cl_scale_en (c macro)": [[0, "c.TMC4331_CURCONF_CL_SCALE_EN"]], "tmc4331_curconf_drive_en (c macro)": [[0, "c.TMC4331_CURCONF_DRIVE_EN"]], "tmc4331_curconf_freewheeling_en (c macro)": [[0, "c.TMC4331_CURCONF_FREEWHEELING_EN"]], "tmc4331_curconf_hold_en (c macro)": [[0, "c.TMC4331_CURCONF_HOLD_EN"]], "tmc4331_curconf_pwm_ampl (c macro)": [[0, "c.TMC4331_CURCONF_PWM_AMPL"]], "tmc4331_curconf_pwm_scale_ref (c macro)": [[0, "c.TMC4331_CURCONF_PWM_SCALE_REF"]], "tmc4331_curconf_sec_drive_en (c macro)": [[0, "c.TMC4331_CURCONF_SEC_DRIVE_EN"]], "tmc4331_currenta_mask (c macro)": [[0, "c.TMC4331_CURRENTA_MASK"]], "tmc4331_currenta_rd (c macro)": [[0, "c.TMC4331_CURRENTA_RD"]], "tmc4331_currenta_shift (c macro)": [[0, "c.TMC4331_CURRENTA_SHIFT"]], "tmc4331_currenta_spi_mask (c macro)": [[0, "c.TMC4331_CURRENTA_SPI_MASK"]], "tmc4331_currenta_spi_rd (c macro)": [[0, "c.TMC4331_CURRENTA_SPI_RD"]], "tmc4331_currenta_spi_shift (c macro)": [[0, "c.TMC4331_CURRENTA_SPI_SHIFT"]], "tmc4331_currentb_mask (c macro)": [[0, "c.TMC4331_CURRENTB_MASK"]], "tmc4331_currentb_rd (c macro)": [[0, "c.TMC4331_CURRENTB_RD"]], "tmc4331_currentb_shift (c macro)": [[0, "c.TMC4331_CURRENTB_SHIFT"]], "tmc4331_currentb_spi_mask (c macro)": [[0, "c.TMC4331_CURRENTB_SPI_MASK"]], "tmc4331_currentb_spi_rd (c macro)": [[0, "c.TMC4331_CURRENTB_SPI_RD"]], "tmc4331_currentb_spi_shift (c macro)": [[0, "c.TMC4331_CURRENTB_SPI_SHIFT"]], "tmc4331_current_conf (c macro)": [[0, "c.TMC4331_CURRENT_CONF"]], "tmc4331_cyclic_shadow_regs_mask (c macro)": [[0, "c.TMC4331_CYCLIC_SHADOW_REGS_MASK"]], "tmc4331_cyclic_shadow_regs_shift (c macro)": [[0, "c.TMC4331_CYCLIC_SHADOW_REGS_SHIFT"]], "tmc4331_dac_addr_a (c macro)": [[0, "c.TMC4331_DAC_ADDR_A"]], "tmc4331_dac_addr_a_mask (c macro)": [[0, "c.TMC4331_DAC_ADDR_A_MASK"]], "tmc4331_dac_addr_a_shift (c macro)": [[0, "c.TMC4331_DAC_ADDR_A_SHIFT"]], "tmc4331_dac_addr_b (c macro)": [[0, "c.TMC4331_DAC_ADDR_B"]], "tmc4331_dac_addr_b_mask (c macro)": [[0, "c.TMC4331_DAC_ADDR_B_MASK"]], "tmc4331_dac_addr_b_shift (c macro)": [[0, "c.TMC4331_DAC_ADDR_B_SHIFT"]], "tmc4331_dac_cmd_length_mask (c macro)": [[0, "c.TMC4331_DAC_CMD_LENGTH_MASK"]], "tmc4331_dac_cmd_length_shift (c macro)": [[0, "c.TMC4331_DAC_CMD_LENGTH_SHIFT"]], "tmc4331_dac_offset_mask (c macro)": [[0, "c.TMC4331_DAC_OFFSET_MASK"]], "tmc4331_dac_offset_shift (c macro)": [[0, "c.TMC4331_DAC_OFFSET_SHIFT"]], "tmc4331_dac_offset_wr (c macro)": [[0, "c.TMC4331_DAC_OFFSET_WR"]], "tmc4331_dcstep_mode_mask (c macro)": [[0, "c.TMC4331_DCSTEP_MODE_MASK"]], "tmc4331_dcstep_mode_shift (c macro)": [[0, "c.TMC4331_DCSTEP_MODE_SHIFT"]], "tmc4331_dc_blktime_mask (c macro)": [[0, "c.TMC4331_DC_BLKTIME_MASK"]], "tmc4331_dc_blktime_shift (c macro)": [[0, "c.TMC4331_DC_BLKTIME_SHIFT"]], "tmc4331_dc_blktime_wr (c macro)": [[0, "c.TMC4331_DC_BLKTIME_WR"]], "tmc4331_dc_lsptm_mask (c macro)": [[0, "c.TMC4331_DC_LSPTM_MASK"]], "tmc4331_dc_lsptm_shift (c macro)": [[0, "c.TMC4331_DC_LSPTM_SHIFT"]], "tmc4331_dc_lsptm_wr (c macro)": [[0, "c.TMC4331_DC_LSPTM_WR"]], "tmc4331_dc_sg_mask (c macro)": [[0, "c.TMC4331_DC_SG_MASK"]], "tmc4331_dc_sg_shift (c macro)": [[0, "c.TMC4331_DC_SG_SHIFT"]], "tmc4331_dc_sg_wr (c macro)": [[0, "c.TMC4331_DC_SG_WR"]], "tmc4331_dc_time_mask (c macro)": [[0, "c.TMC4331_DC_TIME_MASK"]], "tmc4331_dc_time_shift (c macro)": [[0, "c.TMC4331_DC_TIME_SHIFT"]], "tmc4331_dc_time_wr (c macro)": [[0, "c.TMC4331_DC_TIME_WR"]], "tmc4331_dc_vel_mask (c macro)": [[0, "c.TMC4331_DC_VEL_MASK"]], "tmc4331_dc_vel_shift (c macro)": [[0, "c.TMC4331_DC_VEL_SHIFT"]], "tmc4331_dc_vel_wr (c macro)": [[0, "c.TMC4331_DC_VEL_WR"]], "tmc4331_dfinal (c macro)": [[0, "c.TMC4331_DFINAL"]], "tmc4331_direct_acc_val_en_mask (c macro)": [[0, "c.TMC4331_DIRECT_ACC_VAL_EN_MASK"]], "tmc4331_direct_acc_val_en_shift (c macro)": [[0, "c.TMC4331_DIRECT_ACC_VAL_EN_SHIFT"]], "tmc4331_direct_bow_val_en_mask (c macro)": [[0, "c.TMC4331_DIRECT_BOW_VAL_EN_MASK"]], "tmc4331_direct_bow_val_en_shift (c macro)": [[0, "c.TMC4331_DIRECT_BOW_VAL_EN_SHIFT"]], "tmc4331_direct_mode_mask (c macro)": [[0, "c.TMC4331_DIRECT_MODE_MASK"]], "tmc4331_direct_mode_shift (c macro)": [[0, "c.TMC4331_DIRECT_MODE_SHIFT"]], "tmc4331_dir_setup_time (c macro)": [[0, "c.TMC4331_DIR_SETUP_TIME"]], "tmc4331_dir_setup_time_mask (c macro)": [[0, "c.TMC4331_DIR_SETUP_TIME_MASK"]], "tmc4331_dir_setup_time_shift (c macro)": [[0, "c.TMC4331_DIR_SETUP_TIME_SHIFT"]], "tmc4331_disable_polling_mask (c macro)": [[0, "c.TMC4331_DISABLE_POLLING_MASK"]], "tmc4331_disable_polling_shift (c macro)": [[0, "c.TMC4331_DISABLE_POLLING_SHIFT"]], "tmc4331_dmax (c macro)": [[0, "c.TMC4331_DMAX"]], "tmc4331_drive_current_scale_en_mask (c macro)": [[0, "c.TMC4331_DRIVE_CURRENT_SCALE_EN_MASK"]], "tmc4331_drive_current_scale_en_shift (c macro)": [[0, "c.TMC4331_DRIVE_CURRENT_SCALE_EN_SHIFT"]], "tmc4331_drv1_scale_val_mask (c macro)": [[0, "c.TMC4331_DRV1_SCALE_VAL_MASK"]], "tmc4331_drv1_scale_val_shift (c macro)": [[0, "c.TMC4331_DRV1_SCALE_VAL_SHIFT"]], "tmc4331_drv2_scale_val_mask (c macro)": [[0, "c.TMC4331_DRV2_SCALE_VAL_MASK"]], "tmc4331_drv2_scale_val_shift (c macro)": [[0, "c.TMC4331_DRV2_SCALE_VAL_SHIFT"]], "tmc4331_drv_after_stall_mask (c macro)": [[0, "c.TMC4331_DRV_AFTER_STALL_MASK"]], "tmc4331_drv_after_stall_shift (c macro)": [[0, "c.TMC4331_DRV_AFTER_STALL_SHIFT"]], "tmc4331_drv_scale_delay (c macro)": [[0, "c.TMC4331_DRV_SCALE_DELAY"]], "tmc4331_drv_scale_delay_mask (c macro)": [[0, "c.TMC4331_DRV_SCALE_DELAY_MASK"]], "tmc4331_drv_scale_delay_shift (c macro)": [[0, "c.TMC4331_DRV_SCALE_DELAY_SHIFT"]], "tmc4331_dstop (c macro)": [[0, "c.TMC4331_DSTOP"]], "tmc4331_enc_in_cl_calibration_en (c macro)": [[0, "c.TMC4331_ENC_IN_CL_CALIBRATION_EN"]], "tmc4331_enc_in_cl_emf_en (c macro)": [[0, "c.TMC4331_ENC_IN_CL_EMF_EN"]], "tmc4331_enc_in_cl_velocity_en (c macro)": [[0, "c.TMC4331_ENC_IN_CL_VELOCITY_EN"]], "tmc4331_enc_in_cl_vlimit_en (c macro)": [[0, "c.TMC4331_ENC_IN_CL_VLIMIT_EN"]], "tmc4331_enc_in_conf (c macro)": [[0, "c.TMC4331_ENC_IN_CONF"]], "tmc4331_enc_in_mode (c macro)": [[0, "c.TMC4331_ENC_IN_MODE"]], "tmc4331_enc_in_mode_cl (c macro)": [[0, "c.TMC4331_ENC_IN_MODE_CL"]], "tmc4331_enc_in_mode_ol (c macro)": [[0, "c.TMC4331_ENC_IN_MODE_OL"]], "tmc4331_enc_in_mode_pid_0 (c macro)": [[0, "c.TMC4331_ENC_IN_MODE_PID_0"]], "tmc4331_enc_in_ser_var_limit (c macro)": [[0, "c.TMC4331_ENC_IN_SER_VAR_LIMIT"]], "tmc4331_events (c macro)": [[0, "c.TMC4331_EVENTS"]], "tmc4331_event_clear_conf (c macro)": [[0, "c.TMC4331_EVENT_CLEAR_CONF"]], "tmc4331_ev_anegative (c macro)": [[0, "c.TMC4331_EV_ANEGATIVE"]], "tmc4331_ev_apositive (c macro)": [[0, "c.TMC4331_EV_APOSITIVE"]], "tmc4331_ev_azero (c macro)": [[0, "c.TMC4331_EV_AZERO"]], "tmc4331_ev_biss_flag (c macro)": [[0, "c.TMC4331_EV_BISS_FLAG"]], "tmc4331_ev_cl_fit (c macro)": [[0, "c.TMC4331_EV_CL_FIT"]], "tmc4331_ev_cl_max (c macro)": [[0, "c.TMC4331_EV_CL_MAX"]], "tmc4331_ev_cover_done (c macro)": [[0, "c.TMC4331_EV_COVER_DONE"]], "tmc4331_ev_crc_fail (c macro)": [[0, "c.TMC4331_EV_CRC_FAIL"]], "tmc4331_ev_enc_done (c macro)": [[0, "c.TMC4331_EV_ENC_DONE"]], "tmc4331_ev_enc_fail (c macro)": [[0, "c.TMC4331_EV_ENC_FAIL"]], "tmc4331_ev_enc_vzero (c macro)": [[0, "c.TMC4331_EV_ENC_VZERO"]], "tmc4331_ev_frozen (c macro)": [[0, "c.TMC4331_EV_FROZEN"]], "tmc4331_ev_fs_active (c macro)": [[0, "c.TMC4331_EV_FS_ACTIVE"]], "tmc4331_ev_home_error (c macro)": [[0, "c.TMC4331_EV_HOME_ERROR"]], "tmc4331_ev_max_phase_trap (c macro)": [[0, "c.TMC4331_EV_MAX_PHASE_TRAP"]], "tmc4331_ev_motor (c macro)": [[0, "c.TMC4331_EV_MOTOR"]], "tmc4331_ev_n_active (c macro)": [[0, "c.TMC4331_EV_N_ACTIVE"]], "tmc4331_ev_poscomp_reached (c macro)": [[0, "c.TMC4331_EV_POSCOMP_REACHED"]], "tmc4331_ev_rst (c macro)": [[0, "c.TMC4331_EV_RST"]], "tmc4331_ev_ser_data_done (c macro)": [[0, "c.TMC4331_EV_SER_DATA_DONE"]], "tmc4331_ev_ser_enc_data_fail (c macro)": [[0, "c.TMC4331_EV_SER_ENC_DATA_FAIL"]], "tmc4331_ev_stop_left (c macro)": [[0, "c.TMC4331_EV_STOP_LEFT"]], "tmc4331_ev_stop_on_stall (c macro)": [[0, "c.TMC4331_EV_STOP_ON_STALL"]], "tmc4331_ev_stop_right (c macro)": [[0, "c.TMC4331_EV_STOP_RIGHT"]], "tmc4331_ev_target_reached (c macro)": [[0, "c.TMC4331_EV_TARGET_REACHED"]], "tmc4331_ev_velocity_reached (c macro)": [[0, "c.TMC4331_EV_VELOCITY_REACHED"]], "tmc4331_ev_virt_stop_left (c macro)": [[0, "c.TMC4331_EV_VIRT_STOP_LEFT"]], "tmc4331_ev_virt_stop_right (c macro)": [[0, "c.TMC4331_EV_VIRT_STOP_RIGHT"]], "tmc4331_ev_vnegative (c macro)": [[0, "c.TMC4331_EV_VNEGATIVE"]], "tmc4331_ev_vpositive (c macro)": [[0, "c.TMC4331_EV_VPOSITIVE"]], "tmc4331_ev_vzero (c macro)": [[0, "c.TMC4331_EV_VZERO"]], "tmc4331_ev_xlatch_done (c macro)": [[0, "c.TMC4331_EV_XLATCH_DONE"]], "tmc4331_field_read (c macro)": [[0, "c.TMC4331_FIELD_READ"]], "tmc4331_field_write (c macro)": [[0, "c.TMC4331_FIELD_WRITE"]], "tmc4331_filt_l_ref_mask (c macro)": [[0, "c.TMC4331_FILT_L_REF_MASK"]], "tmc4331_filt_l_ref_shift (c macro)": [[0, "c.TMC4331_FILT_L_REF_SHIFT"]], "tmc4331_filt_l_sd_in_mask (c macro)": [[0, "c.TMC4331_FILT_L_SD_IN_MASK"]], "tmc4331_filt_l_sd_in_shift (c macro)": [[0, "c.TMC4331_FILT_L_SD_IN_SHIFT"]], "tmc4331_filt_l_s_mask (c macro)": [[0, "c.TMC4331_FILT_L_S_MASK"]], "tmc4331_filt_l_s_shift (c macro)": [[0, "c.TMC4331_FILT_L_S_SHIFT"]], "tmc4331_freewheeling_en_mask (c macro)": [[0, "c.TMC4331_FREEWHEELING_EN_MASK"]], "tmc4331_freewheeling_en_shift (c macro)": [[0, "c.TMC4331_FREEWHEELING_EN_SHIFT"]], "tmc4331_freewheel_delay (c macro)": [[0, "c.TMC4331_FREEWHEEL_DELAY"]], "tmc4331_freewheel_delay_mask (c macro)": [[0, "c.TMC4331_FREEWHEEL_DELAY_MASK"]], "tmc4331_freewheel_delay_shift (c macro)": [[0, "c.TMC4331_FREEWHEEL_DELAY_SHIFT"]], "tmc4331_frequency_mode_mask (c macro)": [[0, "c.TMC4331_FREQUENCY_MODE_MASK"]], "tmc4331_frequency_mode_shift (c macro)": [[0, "c.TMC4331_FREQUENCY_MODE_SHIFT"]], "tmc4331_fs_active_f_mask (c macro)": [[0, "c.TMC4331_FS_ACTIVE_F_MASK"]], "tmc4331_fs_active_f_shift (c macro)": [[0, "c.TMC4331_FS_ACTIVE_F_SHIFT"]], "tmc4331_fs_active_mask (c macro)": [[0, "c.TMC4331_FS_ACTIVE_MASK"]], "tmc4331_fs_active_shift (c macro)": [[0, "c.TMC4331_FS_ACTIVE_SHIFT"]], "tmc4331_fs_en_mask (c macro)": [[0, "c.TMC4331_FS_EN_MASK"]], "tmc4331_fs_en_shift (c macro)": [[0, "c.TMC4331_FS_EN_SHIFT"]], "tmc4331_fs_per_rev_mask (c macro)": [[0, "c.TMC4331_FS_PER_REV_MASK"]], "tmc4331_fs_per_rev_shift (c macro)": [[0, "c.TMC4331_FS_PER_REV_SHIFT"]], "tmc4331_fs_sdout_mask (c macro)": [[0, "c.TMC4331_FS_SDOUT_MASK"]], "tmc4331_fs_sdout_shift (c macro)": [[0, "c.TMC4331_FS_SDOUT_SHIFT"]], "tmc4331_fs_vel_mask (c macro)": [[0, "c.TMC4331_FS_VEL_MASK"]], "tmc4331_fs_vel_shift (c macro)": [[0, "c.TMC4331_FS_VEL_SHIFT"]], "tmc4331_fs_vel_wr (c macro)": [[0, "c.TMC4331_FS_VEL_WR"]], "tmc4331_gconf_auto_direct_sd_off (c macro)": [[0, "c.TMC4331_GCONF_AUTO_DIRECT_SD_OFF"]], "tmc4331_gconf_circ_cnt_xlatch (c macro)": [[0, "c.TMC4331_GCONF_CIRC_CNT_XLATCH"]], "tmc4331_gconf_clk_gating_en (c macro)": [[0, "c.TMC4331_GCONF_CLK_GATING_EN"]], "tmc4331_gconf_clk_gating_stdby_en (c macro)": [[0, "c.TMC4331_GCONF_CLK_GATING_STDBY_EN"]], "tmc4331_gconf_dcstep_auto (c macro)": [[0, "c.TMC4331_GCONF_DCSTEP_AUTO"]], "tmc4331_gconf_dcstep_off (c macro)": [[0, "c.TMC4331_GCONF_DCSTEP_OFF"]], "tmc4331_gconf_dcstep_tmc21xx (c macro)": [[0, "c.TMC4331_GCONF_DCSTEP_TMC21xx"]], "tmc4331_gconf_dcstep_tmc26x (c macro)": [[0, "c.TMC4331_GCONF_DCSTEP_TMC26x"]], "tmc4331_gconf_direct_acc_en (c macro)": [[0, "c.TMC4331_GCONF_DIRECT_ACC_EN"]], "tmc4331_gconf_direct_bow_en (c macro)": [[0, "c.TMC4331_GCONF_DIRECT_BOW_EN"]], "tmc4331_gconf_dir_in_pol (c macro)": [[0, "c.TMC4331_GCONF_DIR_IN_POL"]], "tmc4331_gconf_enc_biss (c macro)": [[0, "c.TMC4331_GCONF_ENC_BISS"]], "tmc4331_gconf_enc_diff_dis (c macro)": [[0, "c.TMC4331_GCONF_ENC_DIFF_DIS"]], "tmc4331_gconf_enc_inc (c macro)": [[0, "c.TMC4331_GCONF_ENC_INC"]], "tmc4331_gconf_enc_spi (c macro)": [[0, "c.TMC4331_GCONF_ENC_SPI"]], "tmc4331_gconf_enc_ssi (c macro)": [[0, "c.TMC4331_GCONF_ENC_SSI"]], "tmc4331_gconf_ext_sd_high (c macro)": [[0, "c.TMC4331_GCONF_EXT_SD_HIGH"]], "tmc4331_gconf_ext_sd_low (c macro)": [[0, "c.TMC4331_GCONF_EXT_SD_LOW"]], "tmc4331_gconf_ext_sd_toggle (c macro)": [[0, "c.TMC4331_GCONF_EXT_SD_TOGGLE"]], "tmc4331_gconf_fs_en (c macro)": [[0, "c.TMC4331_GCONF_FS_EN"]], "tmc4331_gconf_fs_sdout (c macro)": [[0, "c.TMC4331_GCONF_FS_SDOUT"]], "tmc4331_gconf_intr_pol (c macro)": [[0, "c.TMC4331_GCONF_INTR_POL"]], "tmc4331_gconf_intr_tr_pu_pd_en (c macro)": [[0, "c.TMC4331_GCONF_INTR_TR_PU_PD_EN"]], "tmc4331_gconf_intr_wired_and (c macro)": [[0, "c.TMC4331_GCONF_INTR_WIRED_AND"]], "tmc4331_gconf_int_sd (c macro)": [[0, "c.TMC4331_GCONF_INT_SD"]], "tmc4331_gconf_pol_dir_out (c macro)": [[0, "c.TMC4331_GCONF_POL_DIR_OUT"]], "tmc4331_gconf_pwm_out_en (c macro)": [[0, "c.TMC4331_GCONF_PWM_OUT_EN"]], "tmc4331_gconf_rev_dir (c macro)": [[0, "c.TMC4331_GCONF_REV_DIR"]], "tmc4331_gconf_sd_indirect (c macro)": [[0, "c.TMC4331_GCONF_SD_INDIRECT"]], "tmc4331_gconf_ser_enc_out_diff (c macro)": [[0, "c.TMC4331_GCONF_SER_ENC_OUT_DIFF"]], "tmc4331_gconf_ser_enc_out_en (c macro)": [[0, "c.TMC4331_GCONF_SER_ENC_OUT_EN"]], "tmc4331_gconf_stdby_chopsync (c macro)": [[0, "c.TMC4331_GCONF_STDBY_CHOPSYNC"]], "tmc4331_gconf_stdby_clock_high (c macro)": [[0, "c.TMC4331_GCONF_STDBY_CLOCK_HIGH"]], "tmc4331_gconf_stdby_clock_int (c macro)": [[0, "c.TMC4331_GCONF_STDBY_CLOCK_INT"]], "tmc4331_gconf_stdby_clock_low (c macro)": [[0, "c.TMC4331_GCONF_STDBY_CLOCK_LOW"]], "tmc4331_gconf_step_inact_pol (c macro)": [[0, "c.TMC4331_GCONF_STEP_INACT_POL"]], "tmc4331_gconf_target_reached_pol (c macro)": [[0, "c.TMC4331_GCONF_TARGET_REACHED_POL"]], "tmc4331_gconf_toggle_step (c macro)": [[0, "c.TMC4331_GCONF_TOGGLE_STEP"]], "tmc4331_gconf_tr_wired_and (c macro)": [[0, "c.TMC4331_GCONF_TR_WIRED_AND"]], "tmc4331_gconf_use_avstart (c macro)": [[0, "c.TMC4331_GCONF_USE_AVSTART"]], "tmc4331_gear_ratio (c macro)": [[0, "c.TMC4331_GEAR_RATIO"]], "tmc4331_gear_ratio_mask (c macro)": [[0, "c.TMC4331_GEAR_RATIO_MASK"]], "tmc4331_gear_ratio_shift (c macro)": [[0, "c.TMC4331_GEAR_RATIO_SHIFT"]], "tmc4331_general_conf (c macro)": [[0, "c.TMC4331_GENERAL_CONF"]], "tmc4331_hold_current_scale_en_mask (c macro)": [[0, "c.TMC4331_HOLD_CURRENT_SCALE_EN_MASK"]], "tmc4331_hold_current_scale_en_shift (c macro)": [[0, "c.TMC4331_HOLD_CURRENT_SCALE_EN_SHIFT"]], "tmc4331_hold_scale_delay (c macro)": [[0, "c.TMC4331_HOLD_SCALE_DELAY"]], "tmc4331_hold_scale_delay_mask (c macro)": [[0, "c.TMC4331_HOLD_SCALE_DELAY_MASK"]], "tmc4331_hold_scale_delay_shift (c macro)": [[0, "c.TMC4331_HOLD_SCALE_DELAY_SHIFT"]], "tmc4331_hold_scale_val_mask (c macro)": [[0, "c.TMC4331_HOLD_SCALE_VAL_MASK"]], "tmc4331_hold_scale_val_shift (c macro)": [[0, "c.TMC4331_HOLD_SCALE_VAL_SHIFT"]], "tmc4331_home_error_f_mask (c macro)": [[0, "c.TMC4331_HOME_ERROR_F_MASK"]], "tmc4331_home_error_f_shift (c macro)": [[0, "c.TMC4331_HOME_ERROR_F_SHIFT"]], "tmc4331_home_error_mask (c macro)": [[0, "c.TMC4331_HOME_ERROR_MASK"]], "tmc4331_home_error_shift (c macro)": [[0, "c.TMC4331_HOME_ERROR_SHIFT"]], "tmc4331_home_event_mask (c macro)": [[0, "c.TMC4331_HOME_EVENT_MASK"]], "tmc4331_home_event_shift (c macro)": [[0, "c.TMC4331_HOME_EVENT_SHIFT"]], "tmc4331_home_safety_margin (c macro)": [[0, "c.TMC4331_HOME_SAFETY_MARGIN"]], "tmc4331_home_safety_margin_mask (c macro)": [[0, "c.TMC4331_HOME_SAFETY_MARGIN_MASK"]], "tmc4331_home_safety_margin_shift (c macro)": [[0, "c.TMC4331_HOME_SAFETY_MARGIN_SHIFT"]], "tmc4331_immediate_start_in_mask (c macro)": [[0, "c.TMC4331_IMMEDIATE_START_IN_MASK"]], "tmc4331_immediate_start_in_shift (c macro)": [[0, "c.TMC4331_IMMEDIATE_START_IN_SHIFT"]], "tmc4331_input_filt_conf (c macro)": [[0, "c.TMC4331_INPUT_FILT_CONF"]], "tmc4331_intr_as_wired_and_mask (c macro)": [[0, "c.TMC4331_INTR_AS_WIRED_AND_MASK"]], "tmc4331_intr_as_wired_and_shift (c macro)": [[0, "c.TMC4331_INTR_AS_WIRED_AND_SHIFT"]], "tmc4331_intr_conf (c macro)": [[0, "c.TMC4331_INTR_CONF"]], "tmc4331_intr_pol_mask (c macro)": [[0, "c.TMC4331_INTR_POL_MASK"]], "tmc4331_intr_pol_shift (c macro)": [[0, "c.TMC4331_INTR_POL_SHIFT"]], "tmc4331_intr_tr_pu_pd_en_mask (c macro)": [[0, "c.TMC4331_INTR_TR_PU_PD_EN_MASK"]], "tmc4331_intr_tr_pu_pd_en_shift (c macro)": [[0, "c.TMC4331_INTR_TR_PU_PD_EN_SHIFT"]], "tmc4331_invert_pol_target_reached_mask (c macro)": [[0, "c.TMC4331_INVERT_POL_TARGET_REACHED_MASK"]], "tmc4331_invert_pol_target_reached_shift (c macro)": [[0, "c.TMC4331_INVERT_POL_TARGET_REACHED_SHIFT"]], "tmc4331_invert_stop_direction_mask (c macro)": [[0, "c.TMC4331_INVERT_STOP_DIRECTION_MASK"]], "tmc4331_invert_stop_direction_shift (c macro)": [[0, "c.TMC4331_INVERT_STOP_DIRECTION_SHIFT"]], "tmc4331_latch_x_on_active_l_mask (c macro)": [[0, "c.TMC4331_LATCH_X_ON_ACTIVE_L_MASK"]], "tmc4331_latch_x_on_active_l_shift (c macro)": [[0, "c.TMC4331_LATCH_X_ON_ACTIVE_L_SHIFT"]], "tmc4331_latch_x_on_active_r_mask (c macro)": [[0, "c.TMC4331_LATCH_X_ON_ACTIVE_R_MASK"]], "tmc4331_latch_x_on_active_r_shift (c macro)": [[0, "c.TMC4331_LATCH_X_ON_ACTIVE_R_SHIFT"]], "tmc4331_latch_x_on_inactive_l_mask (c macro)": [[0, "c.TMC4331_LATCH_X_ON_INACTIVE_L_MASK"]], "tmc4331_latch_x_on_inactive_l_shift (c macro)": [[0, "c.TMC4331_LATCH_X_ON_INACTIVE_L_SHIFT"]], "tmc4331_latch_x_on_inactive_r_mask (c macro)": [[0, "c.TMC4331_LATCH_X_ON_INACTIVE_R_MASK"]], "tmc4331_latch_x_on_inactive_r_shift (c macro)": [[0, "c.TMC4331_LATCH_X_ON_INACTIVE_R_SHIFT"]], "tmc4331_max_acceleration (c macro)": [[0, "c.TMC4331_MAX_ACCELERATION"]], "tmc4331_max_phase_trap_mask (c macro)": [[0, "c.TMC4331_MAX_PHASE_TRAP_MASK"]], "tmc4331_max_phase_trap_shift (c macro)": [[0, "c.TMC4331_MAX_PHASE_TRAP_SHIFT"]], "tmc4331_max_velocity (c macro)": [[0, "c.TMC4331_MAX_VELOCITY"]], "tmc4331_mixed_decay_mask (c macro)": [[0, "c.TMC4331_MIXED_DECAY_MASK"]], "tmc4331_mixed_decay_shift (c macro)": [[0, "c.TMC4331_MIXED_DECAY_SHIFT"]], "tmc4331_modified_pos_copare_mask (c macro)": [[0, "c.TMC4331_MODIFIED_POS_COPARE_MASK"]], "tmc4331_modified_pos_copare_shift (c macro)": [[0, "c.TMC4331_MODIFIED_POS_COPARE_SHIFT"]], "tmc4331_motors (c macro)": [[0, "c.TMC4331_MOTORS"]], "tmc4331_motor_ev_mask (c macro)": [[0, "c.TMC4331_MOTOR_EV_MASK"]], "tmc4331_motor_ev_shift (c macro)": [[0, "c.TMC4331_MOTOR_EV_SHIFT"]], "tmc4331_mscnt_mask (c macro)": [[0, "c.TMC4331_MSCNT_MASK"]], "tmc4331_mscnt_rd (c macro)": [[0, "c.TMC4331_MSCNT_RD"]], "tmc4331_mscnt_shift (c macro)": [[0, "c.TMC4331_MSCNT_SHIFT"]], "tmc4331_mslutsel_mask (c macro)": [[0, "c.TMC4331_MSLUTSEL_MASK"]], "tmc4331_mslutsel_shift (c macro)": [[0, "c.TMC4331_MSLUTSEL_SHIFT"]], "tmc4331_mslutsel_wr (c macro)": [[0, "c.TMC4331_MSLUTSEL_WR"]], "tmc4331_mslut_0_mask (c macro)": [[0, "c.TMC4331_MSLUT_0_MASK"]], "tmc4331_mslut_0_shift (c macro)": [[0, "c.TMC4331_MSLUT_0_SHIFT"]], "tmc4331_mslut_0_wr (c macro)": [[0, "c.TMC4331_MSLUT_0_WR"]], "tmc4331_mslut_1_mask (c macro)": [[0, "c.TMC4331_MSLUT_1_MASK"]], "tmc4331_mslut_1_shift (c macro)": [[0, "c.TMC4331_MSLUT_1_SHIFT"]], "tmc4331_mslut_1_wr (c macro)": [[0, "c.TMC4331_MSLUT_1_WR"]], "tmc4331_mslut_2_mask (c macro)": [[0, "c.TMC4331_MSLUT_2_MASK"]], "tmc4331_mslut_2_shift (c macro)": [[0, "c.TMC4331_MSLUT_2_SHIFT"]], "tmc4331_mslut_2_wr (c macro)": [[0, "c.TMC4331_MSLUT_2_WR"]], "tmc4331_mslut_3_mask (c macro)": [[0, "c.TMC4331_MSLUT_3_MASK"]], "tmc4331_mslut_3_shift (c macro)": [[0, "c.TMC4331_MSLUT_3_SHIFT"]], "tmc4331_mslut_3_wr (c macro)": [[0, "c.TMC4331_MSLUT_3_WR"]], "tmc4331_mslut_4_mask (c macro)": [[0, "c.TMC4331_MSLUT_4_MASK"]], "tmc4331_mslut_4_shift (c macro)": [[0, "c.TMC4331_MSLUT_4_SHIFT"]], "tmc4331_mslut_4_wr (c macro)": [[0, "c.TMC4331_MSLUT_4_WR"]], "tmc4331_mslut_5_mask (c macro)": [[0, "c.TMC4331_MSLUT_5_MASK"]], "tmc4331_mslut_5_shift (c macro)": [[0, "c.TMC4331_MSLUT_5_SHIFT"]], "tmc4331_mslut_5_wr (c macro)": [[0, "c.TMC4331_MSLUT_5_WR"]], "tmc4331_mslut_6_mask (c macro)": [[0, "c.TMC4331_MSLUT_6_MASK"]], "tmc4331_mslut_6_shift (c macro)": [[0, "c.TMC4331_MSLUT_6_SHIFT"]], "tmc4331_mslut_6_wr (c macro)": [[0, "c.TMC4331_MSLUT_6_WR"]], "tmc4331_mslut_7_mask (c macro)": [[0, "c.TMC4331_MSLUT_7_MASK"]], "tmc4331_mslut_7_shift (c macro)": [[0, "c.TMC4331_MSLUT_7_SHIFT"]], "tmc4331_mslut_7_wr (c macro)": [[0, "c.TMC4331_MSLUT_7_WR"]], "tmc4331_msoffset_mask (c macro)": [[0, "c.TMC4331_MSOFFSET_MASK"]], "tmc4331_msoffset_shift (c macro)": [[0, "c.TMC4331_MSOFFSET_SHIFT"]], "tmc4331_msoffset_wr (c macro)": [[0, "c.TMC4331_MSOFFSET_WR"]], "tmc4331_mstep_per_fs_mask (c macro)": [[0, "c.TMC4331_MSTEP_PER_FS_MASK"]], "tmc4331_mstep_per_fs_shift (c macro)": [[0, "c.TMC4331_MSTEP_PER_FS_SHIFT"]], "tmc4331_new_out_bit_at_rise_mask (c macro)": [[0, "c.TMC4331_NEW_OUT_BIT_AT_RISE_MASK"]], "tmc4331_new_out_bit_at_rise_shift (c macro)": [[0, "c.TMC4331_NEW_OUT_BIT_AT_RISE_SHIFT"]], "tmc4331_oca_mask (c macro)": [[0, "c.TMC4331_OCA_MASK"]], "tmc4331_oca_shift (c macro)": [[0, "c.TMC4331_OCA_SHIFT"]], "tmc4331_ocb_mask (c macro)": [[0, "c.TMC4331_OCB_MASK"]], "tmc4331_ocb_shift (c macro)": [[0, "c.TMC4331_OCB_SHIFT"]], "tmc4331_ochs_mask (c macro)": [[0, "c.TMC4331_OCHS_MASK"]], "tmc4331_ochs_shift (c macro)": [[0, "c.TMC4331_OCHS_SHIFT"]], "tmc4331_ola_mask (c macro)": [[0, "c.TMC4331_OLA_MASK"]], "tmc4331_ola_shift (c macro)": [[0, "c.TMC4331_OLA_SHIFT"]], "tmc4331_olb_mask (c macro)": [[0, "c.TMC4331_OLB_MASK"]], "tmc4331_olb_shift (c macro)": [[0, "c.TMC4331_OLB_SHIFT"]], "tmc4331_operation_mode_mask (c macro)": [[0, "c.TMC4331_OPERATION_MODE_MASK"]], "tmc4331_operation_mode_shift (c macro)": [[0, "c.TMC4331_OPERATION_MODE_SHIFT"]], "tmc4331_otpw_mask (c macro)": [[0, "c.TMC4331_OTPW_MASK"]], "tmc4331_otpw_shift (c macro)": [[0, "c.TMC4331_OTPW_SHIFT"]], "tmc4331_ot_mask (c macro)": [[0, "c.TMC4331_OT_MASK"]], "tmc4331_ot_shift (c macro)": [[0, "c.TMC4331_OT_SHIFT"]], "tmc4331_pipeline_en0_mask (c macro)": [[0, "c.TMC4331_PIPELINE_EN0_MASK"]], "tmc4331_pipeline_en0_shift (c macro)": [[0, "c.TMC4331_PIPELINE_EN0_SHIFT"]], "tmc4331_pipeline_en1_mask (c macro)": [[0, "c.TMC4331_PIPELINE_EN1_MASK"]], "tmc4331_pipeline_en1_shift (c macro)": [[0, "c.TMC4331_PIPELINE_EN1_SHIFT"]], "tmc4331_pipeline_en2_mask (c macro)": [[0, "c.TMC4331_PIPELINE_EN2_MASK"]], "tmc4331_pipeline_en2_shift (c macro)": [[0, "c.TMC4331_PIPELINE_EN2_SHIFT"]], "tmc4331_pipeline_en3_mask (c macro)": [[0, "c.TMC4331_PIPELINE_EN3_MASK"]], "tmc4331_pipeline_en3_shift (c macro)": [[0, "c.TMC4331_PIPELINE_EN3_SHIFT"]], "tmc4331_polling_reg_gstat_mask (c macro)": [[0, "c.TMC4331_POLLING_REG_GSTAT_MASK"]], "tmc4331_polling_reg_gstat_shift (c macro)": [[0, "c.TMC4331_POLLING_REG_GSTAT_SHIFT"]], "tmc4331_polling_reg_lost_steps_mask (c macro)": [[0, "c.TMC4331_POLLING_REG_LOST_STEPS_MASK"]], "tmc4331_polling_reg_lost_steps_shift (c macro)": [[0, "c.TMC4331_POLLING_REG_LOST_STEPS_SHIFT"]], "tmc4331_polling_reg_pwm_scale_mask (c macro)": [[0, "c.TMC4331_POLLING_REG_PWM_SCALE_MASK"]], "tmc4331_polling_reg_pwm_scale_shift (c macro)": [[0, "c.TMC4331_POLLING_REG_PWM_SCALE_SHIFT"]], "tmc4331_polling_reg_wr (c macro)": [[0, "c.TMC4331_POLLING_REG_WR"]], "tmc4331_polling_status_mask (c macro)": [[0, "c.TMC4331_POLLING_STATUS_MASK"]], "tmc4331_polling_status_rd (c macro)": [[0, "c.TMC4331_POLLING_STATUS_RD"]], "tmc4331_polling_status_shift (c macro)": [[0, "c.TMC4331_POLLING_STATUS_SHIFT"]], "tmc4331_poll_block_exp_mask (c macro)": [[0, "c.TMC4331_POLL_BLOCK_EXP_MASK"]], "tmc4331_poll_block_exp_shift (c macro)": [[0, "c.TMC4331_POLL_BLOCK_EXP_SHIFT"]], "tmc4331_pol_dir_in_mask (c macro)": [[0, "c.TMC4331_POL_DIR_IN_MASK"]], "tmc4331_pol_dir_in_shift (c macro)": [[0, "c.TMC4331_POL_DIR_IN_SHIFT"]], "tmc4331_pol_dir_out_mask (c macro)": [[0, "c.TMC4331_POL_DIR_OUT_MASK"]], "tmc4331_pol_dir_out_shift (c macro)": [[0, "c.TMC4331_POL_DIR_OUT_SHIFT"]], "tmc4331_pol_start_signal_mask (c macro)": [[0, "c.TMC4331_POL_START_SIGNAL_MASK"]], "tmc4331_pol_start_signal_shift (c macro)": [[0, "c.TMC4331_POL_START_SIGNAL_SHIFT"]], "tmc4331_pol_stop_left_mask (c macro)": [[0, "c.TMC4331_POL_STOP_LEFT_MASK"]], "tmc4331_pol_stop_left_shift (c macro)": [[0, "c.TMC4331_POL_STOP_LEFT_SHIFT"]], "tmc4331_pol_stop_right_mask (c macro)": [[0, "c.TMC4331_POL_STOP_RIGHT_MASK"]], "tmc4331_pol_stop_right_shift (c macro)": [[0, "c.TMC4331_POL_STOP_RIGHT_SHIFT"]], "tmc4331_pos_comp (c macro)": [[0, "c.TMC4331_POS_COMP"]], "tmc4331_pos_comp_mask (c macro)": [[0, "c.TMC4331_POS_COMP_MASK"]], "tmc4331_pos_comp_output_mask (c macro)": [[0, "c.TMC4331_POS_COMP_OUTPUT_MASK"]], "tmc4331_pos_comp_output_shift (c macro)": [[0, "c.TMC4331_POS_COMP_OUTPUT_SHIFT"]], "tmc4331_pos_comp_reached_f_mask (c macro)": [[0, "c.TMC4331_POS_COMP_REACHED_F_MASK"]], "tmc4331_pos_comp_reached_f_shift (c macro)": [[0, "c.TMC4331_POS_COMP_REACHED_F_SHIFT"]], "tmc4331_pos_comp_reached_mask (c macro)": [[0, "c.TMC4331_POS_COMP_REACHED_MASK"]], "tmc4331_pos_comp_reached_shift (c macro)": [[0, "c.TMC4331_POS_COMP_REACHED_SHIFT"]], "tmc4331_pos_comp_shift (c macro)": [[0, "c.TMC4331_POS_COMP_SHIFT"]], "tmc4331_pwm_ampl_mask (c macro)": [[0, "c.TMC4331_PWM_AMPL_MASK"]], "tmc4331_pwm_ampl_shift (c macro)": [[0, "c.TMC4331_PWM_AMPL_SHIFT"]], "tmc4331_pwm_freq (c macro)": [[0, "c.TMC4331_PWM_FREQ"]], "tmc4331_pwm_freq_mask (c macro)": [[0, "c.TMC4331_PWM_FREQ_MASK"]], "tmc4331_pwm_freq_shift (c macro)": [[0, "c.TMC4331_PWM_FREQ_SHIFT"]], "tmc4331_pwm_out_en_mask (c macro)": [[0, "c.TMC4331_PWM_OUT_EN_MASK"]], "tmc4331_pwm_out_en_shift (c macro)": [[0, "c.TMC4331_PWM_OUT_EN_SHIFT"]], "tmc4331_pwm_phase_shft_en_mask (c macro)": [[0, "c.TMC4331_PWM_PHASE_SHFT_EN_MASK"]], "tmc4331_pwm_phase_shft_en_shift (c macro)": [[0, "c.TMC4331_PWM_PHASE_SHFT_EN_SHIFT"]], "tmc4331_pwm_scale_en_mask (c macro)": [[0, "c.TMC4331_PWM_SCALE_EN_MASK"]], "tmc4331_pwm_scale_en_shift (c macro)": [[0, "c.TMC4331_PWM_SCALE_EN_SHIFT"]], "tmc4331_pwm_vmax (c macro)": [[0, "c.TMC4331_PWM_VMAX"]], "tmc4331_pwm_vmax_mask (c macro)": [[0, "c.TMC4331_PWM_VMAX_MASK"]], "tmc4331_pwm_vmax_shift (c macro)": [[0, "c.TMC4331_PWM_VMAX_SHIFT"]], "tmc4331_rampmode (c macro)": [[0, "c.TMC4331_RAMPMODE"]], "tmc4331_rampmode_pos_hold (c macro)": [[0, "c.TMC4331_RAMPMODE_POS_HOLD"]], "tmc4331_rampmode_pos_sshape (c macro)": [[0, "c.TMC4331_RAMPMODE_POS_SSHAPE"]], "tmc4331_rampmode_pos_trapez (c macro)": [[0, "c.TMC4331_RAMPMODE_POS_TRAPEZ"]], "tmc4331_rampmode_vel_hold (c macro)": [[0, "c.TMC4331_RAMPMODE_VEL_HOLD"]], "tmc4331_rampmode_vel_sshape (c macro)": [[0, "c.TMC4331_RAMPMODE_VEL_SSHAPE"]], "tmc4331_rampmode_vel_trapez (c macro)": [[0, "c.TMC4331_RAMPMODE_VEL_TRAPEZ"]], "tmc4331_ramp_hold (c macro)": [[0, "c.TMC4331_RAMP_HOLD"]], "tmc4331_ramp_position (c macro)": [[0, "c.TMC4331_RAMP_POSITION"]], "tmc4331_ramp_profile_mask (c macro)": [[0, "c.TMC4331_RAMP_PROFILE_MASK"]], "tmc4331_ramp_profile_shift (c macro)": [[0, "c.TMC4331_RAMP_PROFILE_SHIFT"]], "tmc4331_ramp_sshape (c macro)": [[0, "c.TMC4331_RAMP_SSHAPE"]], "tmc4331_ramp_state_00_mask (c macro)": [[0, "c.TMC4331_RAMP_STATE_00_MASK"]], "tmc4331_ramp_state_00_shift (c macro)": [[0, "c.TMC4331_RAMP_STATE_00_SHIFT"]], "tmc4331_ramp_state_01_mask (c macro)": [[0, "c.TMC4331_RAMP_STATE_01_MASK"]], "tmc4331_ramp_state_01_shift (c macro)": [[0, "c.TMC4331_RAMP_STATE_01_SHIFT"]], "tmc4331_ramp_state_10_mask (c macro)": [[0, "c.TMC4331_RAMP_STATE_10_MASK"]], "tmc4331_ramp_state_10_shift (c macro)": [[0, "c.TMC4331_RAMP_STATE_10_SHIFT"]], "tmc4331_ramp_state_f_mask (c macro)": [[0, "c.TMC4331_RAMP_STATE_F_MASK"]], "tmc4331_ramp_state_f_shift (c macro)": [[0, "c.TMC4331_RAMP_STATE_F_SHIFT"]], "tmc4331_ramp_trapez (c macro)": [[0, "c.TMC4331_RAMP_TRAPEZ"]], "tmc4331_refconf_circular (c macro)": [[0, "c.TMC4331_REFCONF_CIRCULAR"]], "tmc4331_refconf_circular_enc_en (c macro)": [[0, "c.TMC4331_REFCONF_CIRCULAR_ENC_EN"]], "tmc4331_refconf_drv_after_stall (c macro)": [[0, "c.TMC4331_REFCONF_DRV_AFTER_STALL"]], "tmc4331_refconf_inv_stop_dir (c macro)": [[0, "c.TMC4331_REFCONF_INV_STOP_DIR"]], "tmc4331_refconf_pol_stop_left (c macro)": [[0, "c.TMC4331_REFCONF_POL_STOP_LEFT"]], "tmc4331_refconf_pol_stop_right (c macro)": [[0, "c.TMC4331_REFCONF_POL_STOP_RIGHT"]], "tmc4331_refconf_soft_stop_en (c macro)": [[0, "c.TMC4331_REFCONF_SOFT_STOP_EN"]], "tmc4331_refconf_stop_left_en (c macro)": [[0, "c.TMC4331_REFCONF_STOP_LEFT_EN"]], "tmc4331_refconf_stop_on_stall (c macro)": [[0, "c.TMC4331_REFCONF_STOP_ON_STALL"]], "tmc4331_refconf_stop_right_en (c macro)": [[0, "c.TMC4331_REFCONF_STOP_RIGHT_EN"]], "tmc4331_refconf_virt_left_lim_en (c macro)": [[0, "c.TMC4331_REFCONF_VIRT_LEFT_LIM_EN"]], "tmc4331_refconf_virt_right_lim_en (c macro)": [[0, "c.TMC4331_REFCONF_VIRT_RIGHT_LIM_EN"]], "tmc4331_refconf_virt_stop_hard (c macro)": [[0, "c.TMC4331_REFCONF_VIRT_STOP_HARD"]], "tmc4331_refconf_virt_stop_linear (c macro)": [[0, "c.TMC4331_REFCONF_VIRT_STOP_LINEAR"]], "tmc4331_reference_conf (c macro)": [[0, "c.TMC4331_REFERENCE_CONF"]], "tmc4331_register_count (c macro)": [[0, "c.TMC4331_REGISTER_COUNT"]], "tmc4331_reset_reg (c macro)": [[0, "c.TMC4331_RESET_REG"]], "tmc4331_reset_reg_mask (c macro)": [[0, "c.TMC4331_RESET_REG_MASK"]], "tmc4331_reset_reg_shift (c macro)": [[0, "c.TMC4331_RESET_REG_SHIFT"]], "tmc4331_reverse_motor_dir_mask (c macro)": [[0, "c.TMC4331_REVERSE_MOTOR_DIR_MASK"]], "tmc4331_reverse_motor_dir_shift (c macro)": [[0, "c.TMC4331_REVERSE_MOTOR_DIR_SHIFT"]], "tmc4331_rev_cnt_mask (c macro)": [[0, "c.TMC4331_REV_CNT_MASK"]], "tmc4331_rev_cnt_rd (c macro)": [[0, "c.TMC4331_REV_CNT_RD"]], "tmc4331_rev_cnt_shift (c macro)": [[0, "c.TMC4331_REV_CNT_SHIFT"]], "tmc4331_rst_ev_mask (c macro)": [[0, "c.TMC4331_RST_EV_MASK"]], "tmc4331_rst_ev_shift (c macro)": [[0, "c.TMC4331_RST_EV_SHIFT"]], "tmc4331_s2ga_mask (c macro)": [[0, "c.TMC4331_S2GA_MASK"]], "tmc4331_s2ga_shift (c macro)": [[0, "c.TMC4331_S2GA_SHIFT"]], "tmc4331_s2gb_mask (c macro)": [[0, "c.TMC4331_S2GB_MASK"]], "tmc4331_s2gb_shift (c macro)": [[0, "c.TMC4331_S2GB_SHIFT"]], "tmc4331_scaleval_boost (c macro)": [[0, "c.TMC4331_SCALEVAL_BOOST"]], "tmc4331_scaleval_drv1 (c macro)": [[0, "c.TMC4331_SCALEVAL_DRV1"]], "tmc4331_scaleval_drv2 (c macro)": [[0, "c.TMC4331_SCALEVAL_DRV2"]], "tmc4331_scaleval_hold (c macro)": [[0, "c.TMC4331_SCALEVAL_HOLD"]], "tmc4331_scale_param_mask (c macro)": [[0, "c.TMC4331_SCALE_PARAM_MASK"]], "tmc4331_scale_param_rd (c macro)": [[0, "c.TMC4331_SCALE_PARAM_RD"]], "tmc4331_scale_param_shift (c macro)": [[0, "c.TMC4331_SCALE_PARAM_SHIFT"]], "tmc4331_scale_vale_transfer_en_mask (c macro)": [[0, "c.TMC4331_SCALE_VALE_TRANSFER_EN_MASK"]], "tmc4331_scale_vale_transfer_en_shift (c macro)": [[0, "c.TMC4331_SCALE_VALE_TRANSFER_EN_SHIFT"]], "tmc4331_scale_values (c macro)": [[0, "c.TMC4331_SCALE_VALUES"]], "tmc4331_sck_low_before_csn_mask (c macro)": [[0, "c.TMC4331_SCK_LOW_BEFORE_CSN_MASK"]], "tmc4331_sck_low_before_csn_shift (c macro)": [[0, "c.TMC4331_SCK_LOW_BEFORE_CSN_SHIFT"]], "tmc4331_sdin_mode_mask (c macro)": [[0, "c.TMC4331_SDIN_MODE_MASK"]], "tmc4331_sdin_mode_shift (c macro)": [[0, "c.TMC4331_SDIN_MODE_SHIFT"]], "tmc4331_sd_indirect_control_mask (c macro)": [[0, "c.TMC4331_SD_INDIRECT_CONTROL_MASK"]], "tmc4331_sd_indirect_control_shift (c macro)": [[0, "c.TMC4331_SD_INDIRECT_CONTROL_SHIFT"]], "tmc4331_sec_drive_current_scale_en_mask (c macro)": [[0, "c.TMC4331_SEC_DRIVE_CURRENT_SCALE_EN_MASK"]], "tmc4331_sec_drive_current_scale_en_shift (c macro)": [[0, "c.TMC4331_SEC_DRIVE_CURRENT_SCALE_EN_SHIFT"]], "tmc4331_sg_mask (c macro)": [[0, "c.TMC4331_SG_MASK"]], "tmc4331_sg_shift (c macro)": [[0, "c.TMC4331_SG_SHIFT"]], "tmc4331_shadow_miss_cnt_mask (c macro)": [[0, "c.TMC4331_SHADOW_MISS_CNT_MASK"]], "tmc4331_shadow_miss_cnt_shift (c macro)": [[0, "c.TMC4331_SHADOW_MISS_CNT_SHIFT"]], "tmc4331_shadow_option_mask (c macro)": [[0, "c.TMC4331_SHADOW_OPTION_MASK"]], "tmc4331_shadow_option_shift (c macro)": [[0, "c.TMC4331_SHADOW_OPTION_SHIFT"]], "tmc4331_sh_reg0 (c macro)": [[0, "c.TMC4331_SH_REG0"]], "tmc4331_sh_reg0_vmax_mask (c macro)": [[0, "c.TMC4331_SH_REG0_VMAX_MASK"]], "tmc4331_sh_reg0_vmax_shift (c macro)": [[0, "c.TMC4331_SH_REG0_VMAX_SHIFT"]], "tmc4331_sh_reg1 (c macro)": [[0, "c.TMC4331_SH_REG1"]], "tmc4331_sh_reg10 (c macro)": [[0, "c.TMC4331_SH_REG10"]], "tmc4331_sh_reg10_astart_mask (c macro)": [[0, "c.TMC4331_SH_REG10_ASTART_MASK"]], "tmc4331_sh_reg10_astart_shift (c macro)": [[0, "c.TMC4331_SH_REG10_ASTART_SHIFT"]], "tmc4331_sh_reg10_bow1_mask (c macro)": [[0, "c.TMC4331_SH_REG10_BOW1_MASK"]], "tmc4331_sh_reg10_bow1_shift (c macro)": [[0, "c.TMC4331_SH_REG10_BOW1_SHIFT"]], "tmc4331_sh_reg10_bow3_mask (c macro)": [[0, "c.TMC4331_SH_REG10_BOW3_MASK"]], "tmc4331_sh_reg10_bow3_shift (c macro)": [[0, "c.TMC4331_SH_REG10_BOW3_SHIFT"]], "tmc4331_sh_reg11 (c macro)": [[0, "c.TMC4331_SH_REG11"]], "tmc4331_sh_reg11_bow2_mask (c macro)": [[0, "c.TMC4331_SH_REG11_BOW2_MASK"]], "tmc4331_sh_reg11_bow2_shift (c macro)": [[0, "c.TMC4331_SH_REG11_BOW2_SHIFT"]], "tmc4331_sh_reg11_bow4_mask (c macro)": [[0, "c.TMC4331_SH_REG11_BOW4_MASK"]], "tmc4331_sh_reg11_bow4_shift (c macro)": [[0, "c.TMC4331_SH_REG11_BOW4_SHIFT"]], "tmc4331_sh_reg11_dfinal_mask (c macro)": [[0, "c.TMC4331_SH_REG11_DFINAL_MASK"]], "tmc4331_sh_reg11_dfinal_shift (c macro)": [[0, "c.TMC4331_SH_REG11_DFINAL_SHIFT"]], "tmc4331_sh_reg12 (c macro)": [[0, "c.TMC4331_SH_REG12"]], "tmc4331_sh_reg12_bow3_mask (c macro)": [[0, "c.TMC4331_SH_REG12_BOW3_MASK"]], "tmc4331_sh_reg12_bow3_shift (c macro)": [[0, "c.TMC4331_SH_REG12_BOW3_SHIFT"]], "tmc4331_sh_reg12_vbreak_mask (c macro)": [[0, "c.TMC4331_SH_REG12_VBREAK_MASK"]], "tmc4331_sh_reg12_vbreak_shift (c macro)": [[0, "c.TMC4331_SH_REG12_VBREAK_SHIFT"]], "tmc4331_sh_reg13 (c macro)": [[0, "c.TMC4331_SH_REG13"]], "tmc4331_sh_reg13_bow4_mask (c macro)": [[0, "c.TMC4331_SH_REG13_BOW4_MASK"]], "tmc4331_sh_reg13_bow4_shift (c macro)": [[0, "c.TMC4331_SH_REG13_BOW4_SHIFT"]], "tmc4331_sh_reg13_vstart_mask (c macro)": [[0, "c.TMC4331_SH_REG13_VSTART_MASK"]], "tmc4331_sh_reg13_vstart_shift (c macro)": [[0, "c.TMC4331_SH_REG13_VSTART_SHIFT"]], "tmc4331_sh_reg13_vstop_mask (c macro)": [[0, "c.TMC4331_SH_REG13_VSTOP_MASK"]], "tmc4331_sh_reg13_vstop_shift (c macro)": [[0, "c.TMC4331_SH_REG13_VSTOP_SHIFT"]], "tmc4331_sh_reg1_amax_mask (c macro)": [[0, "c.TMC4331_SH_REG1_AMAX_MASK"]], "tmc4331_sh_reg1_amax_shift (c macro)": [[0, "c.TMC4331_SH_REG1_AMAX_SHIFT"]], "tmc4331_sh_reg2 (c macro)": [[0, "c.TMC4331_SH_REG2"]], "tmc4331_sh_reg2_dmax_mask (c macro)": [[0, "c.TMC4331_SH_REG2_DMAX_MASK"]], "tmc4331_sh_reg2_dmax_shift (c macro)": [[0, "c.TMC4331_SH_REG2_DMAX_SHIFT"]], "tmc4331_sh_reg3 (c macro)": [[0, "c.TMC4331_SH_REG3"]], "tmc4331_sh_reg3_astart_mask (c macro)": [[0, "c.TMC4331_SH_REG3_ASTART_MASK"]], "tmc4331_sh_reg3_astart_shift (c macro)": [[0, "c.TMC4331_SH_REG3_ASTART_SHIFT"]], "tmc4331_sh_reg3_bow1_mask (c macro)": [[0, "c.TMC4331_SH_REG3_BOW1_MASK"]], "tmc4331_sh_reg3_bow1_shift (c macro)": [[0, "c.TMC4331_SH_REG3_BOW1_SHIFT"]], "tmc4331_sh_reg4 (c macro)": [[0, "c.TMC4331_SH_REG4"]], "tmc4331_sh_reg4_bow2_mask (c macro)": [[0, "c.TMC4331_SH_REG4_BOW2_MASK"]], "tmc4331_sh_reg4_bow2_shift (c macro)": [[0, "c.TMC4331_SH_REG4_BOW2_SHIFT"]], "tmc4331_sh_reg4_dfinal_mask (c macro)": [[0, "c.TMC4331_SH_REG4_DFINAL_MASK"]], "tmc4331_sh_reg4_dfinal_shift (c macro)": [[0, "c.TMC4331_SH_REG4_DFINAL_SHIFT"]], "tmc4331_sh_reg5 (c macro)": [[0, "c.TMC4331_SH_REG5"]], "tmc4331_sh_reg5_bow3_mask (c macro)": [[0, "c.TMC4331_SH_REG5_BOW3_MASK"]], "tmc4331_sh_reg5_bow3_shift (c macro)": [[0, "c.TMC4331_SH_REG5_BOW3_SHIFT"]], "tmc4331_sh_reg5_vbreak_mask (c macro)": [[0, "c.TMC4331_SH_REG5_VBREAK_MASK"]], "tmc4331_sh_reg5_vbreak_shift (c macro)": [[0, "c.TMC4331_SH_REG5_VBREAK_SHIFT"]], "tmc4331_sh_reg6 (c macro)": [[0, "c.TMC4331_SH_REG6"]], "tmc4331_sh_reg6_bow4_mask (c macro)": [[0, "c.TMC4331_SH_REG6_BOW4_MASK"]], "tmc4331_sh_reg6_bow4_shift (c macro)": [[0, "c.TMC4331_SH_REG6_BOW4_SHIFT"]], "tmc4331_sh_reg6_vstart_mask (c macro)": [[0, "c.TMC4331_SH_REG6_VSTART_MASK"]], "tmc4331_sh_reg6_vstart_shift (c macro)": [[0, "c.TMC4331_SH_REG6_VSTART_SHIFT"]], "tmc4331_sh_reg6_vstop_mask (c macro)": [[0, "c.TMC4331_SH_REG6_VSTOP_MASK"]], "tmc4331_sh_reg6_vstop_shift (c macro)": [[0, "c.TMC4331_SH_REG6_VSTOP_SHIFT"]], "tmc4331_sh_reg7 (c macro)": [[0, "c.TMC4331_SH_REG7"]], "tmc4331_sh_reg7_vmax_mask (c macro)": [[0, "c.TMC4331_SH_REG7_VMAX_MASK"]], "tmc4331_sh_reg7_vmax_shift (c macro)": [[0, "c.TMC4331_SH_REG7_VMAX_SHIFT"]], "tmc4331_sh_reg7_vstop_mask (c macro)": [[0, "c.TMC4331_SH_REG7_VSTOP_MASK"]], "tmc4331_sh_reg7_vstop_shift (c macro)": [[0, "c.TMC4331_SH_REG7_VSTOP_SHIFT"]], "tmc4331_sh_reg8 (c macro)": [[0, "c.TMC4331_SH_REG8"]], "tmc4331_sh_reg8_amax_mask (c macro)": [[0, "c.TMC4331_SH_REG8_AMAX_MASK"]], "tmc4331_sh_reg8_amax_shift (c macro)": [[0, "c.TMC4331_SH_REG8_AMAX_SHIFT"]], "tmc4331_sh_reg8_bow1_mask (c macro)": [[0, "c.TMC4331_SH_REG8_BOW1_MASK"]], "tmc4331_sh_reg8_bow1_shift (c macro)": [[0, "c.TMC4331_SH_REG8_BOW1_SHIFT"]], "tmc4331_sh_reg9 (c macro)": [[0, "c.TMC4331_SH_REG9"]], "tmc4331_sh_reg9_bow2_mask (c macro)": [[0, "c.TMC4331_SH_REG9_BOW2_MASK"]], "tmc4331_sh_reg9_bow2_shift (c macro)": [[0, "c.TMC4331_SH_REG9_BOW2_SHIFT"]], "tmc4331_sh_reg9_dmax_mask (c macro)": [[0, "c.TMC4331_SH_REG9_DMAX_MASK"]], "tmc4331_sh_reg9_dmax_shift (c macro)": [[0, "c.TMC4331_SH_REG9_DMAX_SHIFT"]], "tmc4331_sign_aact (c macro)": [[0, "c.TMC4331_SIGN_AACT"]], "tmc4331_sign_aact_mask (c macro)": [[0, "c.TMC4331_SIGN_AACT_MASK"]], "tmc4331_sign_aact_shift (c macro)": [[0, "c.TMC4331_SIGN_AACT_SHIFT"]], "tmc4331_soft_stop_en_mask (c macro)": [[0, "c.TMC4331_SOFT_STOP_EN_MASK"]], "tmc4331_soft_stop_en_shift (c macro)": [[0, "c.TMC4331_SOFT_STOP_EN_SHIFT"]], "tmc4331_spiout_conf (c macro)": [[0, "c.TMC4331_SPIOUT_CONF"]], "tmc4331_spiout_cover_done_not_for_current (c macro)": [[0, "c.TMC4331_SPIOUT_COVER_DONE_NOT_FOR_CURRENT"]], "tmc4331_spiout_cover_only (c macro)": [[0, "c.TMC4331_SPIOUT_COVER_ONLY"]], "tmc4331_spiout_dac (c macro)": [[0, "c.TMC4331_SPIOUT_DAC"]], "tmc4331_spiout_dacaddr (c macro)": [[0, "c.TMC4331_SPIOUT_DACADDR"]], "tmc4331_spiout_dac_inv (c macro)": [[0, "c.TMC4331_SPIOUT_DAC_INV"]], "tmc4331_spiout_dac_mapped (c macro)": [[0, "c.TMC4331_SPIOUT_DAC_MAPPED"]], "tmc4331_spiout_disable_polling (c macro)": [[0, "c.TMC4331_SPIOUT_DISABLE_POLLING"]], "tmc4331_spiout_enable_shadow_datagrams (c macro)": [[0, "c.TMC4331_SPIOUT_ENABLE_SHADOW_DATAGRAMS"]], "tmc4331_spiout_md_always (c macro)": [[0, "c.TMC4331_SPIOUT_MD_ALWAYS"]], "tmc4331_spiout_md_falling (c macro)": [[0, "c.TMC4331_SPIOUT_MD_FALLING"]], "tmc4331_spiout_md_no_standby (c macro)": [[0, "c.TMC4331_SPIOUT_MD_NO_STANDBY"]], "tmc4331_spiout_md_off (c macro)": [[0, "c.TMC4331_SPIOUT_MD_OFF"]], "tmc4331_spiout_off (c macro)": [[0, "c.TMC4331_SPIOUT_OFF"]], "tmc4331_spiout_phase_shift (c macro)": [[0, "c.TMC4331_SPIOUT_PHASE_SHIFT"]], "tmc4331_spiout_poll_block_multi (c macro)": [[0, "c.TMC4331_SPIOUT_POLL_BLOCK_MULTI"]], "tmc4331_spiout_scale (c macro)": [[0, "c.TMC4331_SPIOUT_SCALE"]], "tmc4331_spiout_scale_val_tr_en (c macro)": [[0, "c.TMC4331_SPIOUT_SCALE_VAL_TR_EN"]], "tmc4331_spiout_sinlut (c macro)": [[0, "c.TMC4331_SPIOUT_SINLUT"]], "tmc4331_spiout_stall_flag (c macro)": [[0, "c.TMC4331_SPIOUT_STALL_FLAG"]], "tmc4331_spiout_stdby_on_stall (c macro)": [[0, "c.TMC4331_SPIOUT_STDBY_ON_STALL"]], "tmc4331_spiout_three_phase_en (c macro)": [[0, "c.TMC4331_SPIOUT_THREE_PHASE_EN"]], "tmc4331_spiout_tmc21xx (c macro)": [[0, "c.TMC4331_SPIOUT_TMC21xx"]], "tmc4331_spiout_tmc21xx_sd (c macro)": [[0, "c.TMC4331_SPIOUT_TMC21xx_SD"]], "tmc4331_spiout_tmc23x (c macro)": [[0, "c.TMC4331_SPIOUT_TMC23x"]], "tmc4331_spiout_tmc24x (c macro)": [[0, "c.TMC4331_SPIOUT_TMC24x"]], "tmc4331_spiout_tmc26x_389 (c macro)": [[0, "c.TMC4331_SPIOUT_TMC26x_389"]], "tmc4331_spiout_tmc26x_389_sd (c macro)": [[0, "c.TMC4331_SPIOUT_TMC26x_389_SD"]], "tmc4331_spi_output_format_mask (c macro)": [[0, "c.TMC4331_SPI_OUTPUT_FORMAT_MASK"]], "tmc4331_spi_output_format_shift (c macro)": [[0, "c.TMC4331_SPI_OUTPUT_FORMAT_SHIFT"]], "tmc4331_spi_out_high_time_mask (c macro)": [[0, "c.TMC4331_SPI_OUT_HIGH_TIME_MASK"]], "tmc4331_spi_out_high_time_shift (c macro)": [[0, "c.TMC4331_SPI_OUT_HIGH_TIME_SHIFT"]], "tmc4331_spi_out_low_time_mask (c macro)": [[0, "c.TMC4331_SPI_OUT_LOW_TIME_MASK"]], "tmc4331_spi_out_low_time_shift (c macro)": [[0, "c.TMC4331_SPI_OUT_LOW_TIME_SHIFT"]], "tmc4331_spi_status_selection (c macro)": [[0, "c.TMC4331_SPI_STATUS_SELECTION"]], "tmc4331_spi_switch_vel (c macro)": [[0, "c.TMC4331_SPI_SWITCH_VEL"]], "tmc4331_spi_switch_vel_mask (c macro)": [[0, "c.TMC4331_SPI_SWITCH_VEL_MASK"]], "tmc4331_spi_switch_vel_shift (c macro)": [[0, "c.TMC4331_SPI_SWITCH_VEL_SHIFT"]], "tmc4331_sr_ref_mask (c macro)": [[0, "c.TMC4331_SR_REF_MASK"]], "tmc4331_sr_ref_shift (c macro)": [[0, "c.TMC4331_SR_REF_SHIFT"]], "tmc4331_sr_sd_in_mask (c macro)": [[0, "c.TMC4331_SR_SD_IN_MASK"]], "tmc4331_sr_sd_in_shift (c macro)": [[0, "c.TMC4331_SR_SD_IN_SHIFT"]], "tmc4331_sr_s_mask (c macro)": [[0, "c.TMC4331_SR_S_MASK"]], "tmc4331_sr_s_shift (c macro)": [[0, "c.TMC4331_SR_S_SHIFT"]], "tmc4331_stall_flag_instead_of_uv_en_mask (c macro)": [[0, "c.TMC4331_STALL_FLAG_INSTEAD_OF_UV_EN_MASK"]], "tmc4331_stall_flag_instead_of_uv_en_shift (c macro)": [[0, "c.TMC4331_STALL_FLAG_INSTEAD_OF_UV_EN_SHIFT"]], "tmc4331_stall_load_limit (c macro)": [[0, "c.TMC4331_STALL_LOAD_LIMIT"]], "tmc4331_stall_load_limit_mask (c macro)": [[0, "c.TMC4331_STALL_LOAD_LIMIT_MASK"]], "tmc4331_stall_load_limit_shift (c macro)": [[0, "c.TMC4331_STALL_LOAD_LIMIT_SHIFT"]], "tmc4331_start_conf (c macro)": [[0, "c.TMC4331_START_CONF"]], "tmc4331_start_delay (c macro)": [[0, "c.TMC4331_START_DELAY"]], "tmc4331_start_delay_mask (c macro)": [[0, "c.TMC4331_START_DELAY_MASK"]], "tmc4331_start_delay_shift (c macro)": [[0, "c.TMC4331_START_DELAY_SHIFT"]], "tmc4331_start_en0_mask (c macro)": [[0, "c.TMC4331_START_EN0_MASK"]], "tmc4331_start_en0_shift (c macro)": [[0, "c.TMC4331_START_EN0_SHIFT"]], "tmc4331_start_en1_mask (c macro)": [[0, "c.TMC4331_START_EN1_MASK"]], "tmc4331_start_en1_shift (c macro)": [[0, "c.TMC4331_START_EN1_SHIFT"]], "tmc4331_start_en2_mask (c macro)": [[0, "c.TMC4331_START_EN2_MASK"]], "tmc4331_start_en2_shift (c macro)": [[0, "c.TMC4331_START_EN2_SHIFT"]], "tmc4331_start_en3_mask (c macro)": [[0, "c.TMC4331_START_EN3_MASK"]], "tmc4331_start_en3_shift (c macro)": [[0, "c.TMC4331_START_EN3_SHIFT"]], "tmc4331_start_en4_mask (c macro)": [[0, "c.TMC4331_START_EN4_MASK"]], "tmc4331_start_en4_shift (c macro)": [[0, "c.TMC4331_START_EN4_SHIFT"]], "tmc4331_start_home_tracking_mask (c macro)": [[0, "c.TMC4331_START_HOME_TRACKING_MASK"]], "tmc4331_start_home_tracking_shift (c macro)": [[0, "c.TMC4331_START_HOME_TRACKING_SHIFT"]], "tmc4331_start_out_add (c macro)": [[0, "c.TMC4331_START_OUT_ADD"]], "tmc4331_start_out_add_mask (c macro)": [[0, "c.TMC4331_START_OUT_ADD_MASK"]], "tmc4331_start_out_add_shift (c macro)": [[0, "c.TMC4331_START_OUT_ADD_SHIFT"]], "tmc4331_start_sin90_120_mask (c macro)": [[0, "c.TMC4331_START_SIN90_120_MASK"]], "tmc4331_start_sin90_120_shift (c macro)": [[0, "c.TMC4331_START_SIN90_120_SHIFT"]], "tmc4331_start_sin90_120_wr (c macro)": [[0, "c.TMC4331_START_SIN90_120_WR"]], "tmc4331_start_sin_mask (c macro)": [[0, "c.TMC4331_START_SIN_MASK"]], "tmc4331_start_sin_shift (c macro)": [[0, "c.TMC4331_START_SIN_SHIFT"]], "tmc4331_start_sin_wr (c macro)": [[0, "c.TMC4331_START_SIN_WR"]], "tmc4331_status (c macro)": [[0, "c.TMC4331_STATUS"]], "tmc4331_stdby_clk_pin_assignment_mask (c macro)": [[0, "c.TMC4331_STDBY_CLK_PIN_ASSIGNMENT_MASK"]], "tmc4331_stdby_clk_pin_assignment_shift (c macro)": [[0, "c.TMC4331_STDBY_CLK_PIN_ASSIGNMENT_SHIFT"]], "tmc4331_stdby_delay (c macro)": [[0, "c.TMC4331_STDBY_DELAY"]], "tmc4331_stdby_delay_mask (c macro)": [[0, "c.TMC4331_STDBY_DELAY_MASK"]], "tmc4331_stdby_delay_shift (c macro)": [[0, "c.TMC4331_STDBY_DELAY_SHIFT"]], "tmc4331_stdby_on_stall_for_24x_mask (c macro)": [[0, "c.TMC4331_STDBY_ON_STALL_FOR_24X_MASK"]], "tmc4331_stdby_on_stall_for_24x_shift (c macro)": [[0, "c.TMC4331_STDBY_ON_STALL_FOR_24X_SHIFT"]], "tmc4331_step_conf (c macro)": [[0, "c.TMC4331_STEP_CONF"]], "tmc4331_step_inactive_pol_mask (c macro)": [[0, "c.TMC4331_STEP_INACTIVE_POL_MASK"]], "tmc4331_step_inactive_pol_shift (c macro)": [[0, "c.TMC4331_STEP_INACTIVE_POL_SHIFT"]], "tmc4331_stopl_active_f_mask (c macro)": [[0, "c.TMC4331_STOPL_ACTIVE_F_MASK"]], "tmc4331_stopl_active_f_shift (c macro)": [[0, "c.TMC4331_STOPL_ACTIVE_F_SHIFT"]], "tmc4331_stopl_event_mask (c macro)": [[0, "c.TMC4331_STOPL_EVENT_MASK"]], "tmc4331_stopl_event_shift (c macro)": [[0, "c.TMC4331_STOPL_EVENT_SHIFT"]], "tmc4331_stopr_active_f_mask (c macro)": [[0, "c.TMC4331_STOPR_ACTIVE_F_MASK"]], "tmc4331_stopr_active_f_shift (c macro)": [[0, "c.TMC4331_STOPR_ACTIVE_F_SHIFT"]], "tmc4331_stopr_event_mask (c macro)": [[0, "c.TMC4331_STOPR_EVENT_MASK"]], "tmc4331_stopr_event_shift (c macro)": [[0, "c.TMC4331_STOPR_EVENT_SHIFT"]], "tmc4331_stop_left_en_mask (c macro)": [[0, "c.TMC4331_STOP_LEFT_EN_MASK"]], "tmc4331_stop_left_en_shift (c macro)": [[0, "c.TMC4331_STOP_LEFT_EN_SHIFT"]], "tmc4331_stop_left_is_home_mask (c macro)": [[0, "c.TMC4331_STOP_LEFT_IS_HOME_MASK"]], "tmc4331_stop_left_is_home_shift (c macro)": [[0, "c.TMC4331_STOP_LEFT_IS_HOME_SHIFT"]], "tmc4331_stop_on_stall_mask (c macro)": [[0, "c.TMC4331_STOP_ON_STALL_MASK"]], "tmc4331_stop_on_stall_shift (c macro)": [[0, "c.TMC4331_STOP_ON_STALL_SHIFT"]], "tmc4331_stop_right_en_mask (c macro)": [[0, "c.TMC4331_STOP_RIGHT_EN_MASK"]], "tmc4331_stop_right_en_shift (c macro)": [[0, "c.TMC4331_STOP_RIGHT_EN_SHIFT"]], "tmc4331_stp_length_add (c macro)": [[0, "c.TMC4331_STP_LENGTH_ADD"]], "tmc4331_stp_length_add_mask (c macro)": [[0, "c.TMC4331_STP_LENGTH_ADD_MASK"]], "tmc4331_stp_length_add_shift (c macro)": [[0, "c.TMC4331_STP_LENGTH_ADD_SHIFT"]], "tmc4331_stst_mask (c macro)": [[0, "c.TMC4331_STST_MASK"]], "tmc4331_stst_shift (c macro)": [[0, "c.TMC4331_STST_SHIFT"]], "tmc4331_st_enc_fail (c macro)": [[0, "c.TMC4331_ST_ENC_FAIL"]], "tmc4331_st_home_error (c macro)": [[0, "c.TMC4331_ST_HOME_ERROR"]], "tmc4331_st_poscomp_reached (c macro)": [[0, "c.TMC4331_ST_POSCOMP_REACHED"]], "tmc4331_st_ramp_acc (c macro)": [[0, "c.TMC4331_ST_RAMP_ACC"]], "tmc4331_st_ramp_dec (c macro)": [[0, "c.TMC4331_ST_RAMP_DEC"]], "tmc4331_st_stop_left_active (c macro)": [[0, "c.TMC4331_ST_STOP_LEFT_ACTIVE"]], "tmc4331_st_stop_right_active (c macro)": [[0, "c.TMC4331_ST_STOP_RIGHT_ACTIVE"]], "tmc4331_st_target_reached (c macro)": [[0, "c.TMC4331_ST_TARGET_REACHED"]], "tmc4331_st_vel_neg (c macro)": [[0, "c.TMC4331_ST_VEL_NEG"]], "tmc4331_st_vel_pos (c macro)": [[0, "c.TMC4331_ST_VEL_POS"]], "tmc4331_st_vel_reached (c macro)": [[0, "c.TMC4331_ST_VEL_REACHED"]], "tmc4331_st_virt_stop_left_active (c macro)": [[0, "c.TMC4331_ST_VIRT_STOP_LEFT_ACTIVE"]], "tmc4331_st_virt_stop_right_active (c macro)": [[0, "c.TMC4331_ST_VIRT_STOP_RIGHT_ACTIVE"]], "tmc4331_synchro_set (c macro)": [[0, "c.TMC4331_SYNCHRO_SET"]], "tmc4331_target_reached_f_mask (c macro)": [[0, "c.TMC4331_TARGET_REACHED_F_MASK"]], "tmc4331_target_reached_f_shift (c macro)": [[0, "c.TMC4331_TARGET_REACHED_F_SHIFT"]], "tmc4331_target_reached_mask (c macro)": [[0, "c.TMC4331_TARGET_REACHED_MASK"]], "tmc4331_target_reached_shift (c macro)": [[0, "c.TMC4331_TARGET_REACHED_SHIFT"]], "tmc4331_three_phase_stepper_en_mask (c macro)": [[0, "c.TMC4331_THREE_PHASE_STEPPER_EN_MASK"]], "tmc4331_three_phase_stepper_en_shift (c macro)": [[0, "c.TMC4331_THREE_PHASE_STEPPER_EN_SHIFT"]], "tmc4331_toggle_step_mask (c macro)": [[0, "c.TMC4331_TOGGLE_STEP_MASK"]], "tmc4331_toggle_step_shift (c macro)": [[0, "c.TMC4331_TOGGLE_STEP_SHIFT"]], "tmc4331_trigger_events0_mask (c macro)": [[0, "c.TMC4331_TRIGGER_EVENTS0_MASK"]], "tmc4331_trigger_events0_shift (c macro)": [[0, "c.TMC4331_TRIGGER_EVENTS0_SHIFT"]], "tmc4331_trigger_events1_mask (c macro)": [[0, "c.TMC4331_TRIGGER_EVENTS1_MASK"]], "tmc4331_trigger_events1_shift (c macro)": [[0, "c.TMC4331_TRIGGER_EVENTS1_SHIFT"]], "tmc4331_trigger_events2_mask (c macro)": [[0, "c.TMC4331_TRIGGER_EVENTS2_MASK"]], "tmc4331_trigger_events2_shift (c macro)": [[0, "c.TMC4331_TRIGGER_EVENTS2_SHIFT"]], "tmc4331_trigger_events3_mask (c macro)": [[0, "c.TMC4331_TRIGGER_EVENTS3_MASK"]], "tmc4331_trigger_events3_shift (c macro)": [[0, "c.TMC4331_TRIGGER_EVENTS3_SHIFT"]], "tmc4331_tr_as_wired_and_mask (c macro)": [[0, "c.TMC4331_TR_AS_WIRED_AND_MASK"]], "tmc4331_tr_as_wired_and_shift (c macro)": [[0, "c.TMC4331_TR_AS_WIRED_AND_SHIFT"]], "tmc4331_tzerowait_mask (c macro)": [[0, "c.TMC4331_TZEROWAIT_MASK"]], "tmc4331_tzerowait_shift (c macro)": [[0, "c.TMC4331_TZEROWAIT_SHIFT"]], "tmc4331_tzerowait_wr (c macro)": [[0, "c.TMC4331_TZEROWAIT_WR"]], "tmc4331_up_scale_delay (c macro)": [[0, "c.TMC4331_UP_SCALE_DELAY"]], "tmc4331_up_scale_delay_mask (c macro)": [[0, "c.TMC4331_UP_SCALE_DELAY_MASK"]], "tmc4331_up_scale_delay_shift (c macro)": [[0, "c.TMC4331_UP_SCALE_DELAY_SHIFT"]], "tmc4331_use_astart_and_vstart_mask (c macro)": [[0, "c.TMC4331_USE_ASTART_AND_VSTART_MASK"]], "tmc4331_use_astart_and_vstart_shift (c macro)": [[0, "c.TMC4331_USE_ASTART_AND_VSTART_SHIFT"]], "tmc4331_uv_sf_mask (c macro)": [[0, "c.TMC4331_UV_SF_MASK"]], "tmc4331_uv_sf_shift (c macro)": [[0, "c.TMC4331_UV_SF_SHIFT"]], "tmc4331_vactual (c macro)": [[0, "c.TMC4331_VACTUAL"]], "tmc4331_vactual_mask (c macro)": [[0, "c.TMC4331_VACTUAL_MASK"]], "tmc4331_vactual_shift (c macro)": [[0, "c.TMC4331_VACTUAL_SHIFT"]], "tmc4331_vbreak (c macro)": [[0, "c.TMC4331_VBREAK"]], "tmc4331_vbreak_mask (c macro)": [[0, "c.TMC4331_VBREAK_MASK"]], "tmc4331_vbreak_shift (c macro)": [[0, "c.TMC4331_VBREAK_SHIFT"]], "tmc4331_vdrv_scale_limit (c macro)": [[0, "c.TMC4331_VDRV_SCALE_LIMIT"]], "tmc4331_vdrv_scale_limit_mask (c macro)": [[0, "c.TMC4331_VDRV_SCALE_LIMIT_MASK"]], "tmc4331_vdrv_scale_limit_shift (c macro)": [[0, "c.TMC4331_VDRV_SCALE_LIMIT_SHIFT"]], "tmc4331_vel_reached_f_mask (c macro)": [[0, "c.TMC4331_VEL_REACHED_F_MASK"]], "tmc4331_vel_reached_f_shift (c macro)": [[0, "c.TMC4331_VEL_REACHED_F_SHIFT"]], "tmc4331_vel_reached_mask (c macro)": [[0, "c.TMC4331_VEL_REACHED_MASK"]], "tmc4331_vel_reached_shift (c macro)": [[0, "c.TMC4331_VEL_REACHED_SHIFT"]], "tmc4331_vel_state_00_mask (c macro)": [[0, "c.TMC4331_VEL_STATE_00_MASK"]], "tmc4331_vel_state_00_shift (c macro)": [[0, "c.TMC4331_VEL_STATE_00_SHIFT"]], "tmc4331_vel_state_01_mask (c macro)": [[0, "c.TMC4331_VEL_STATE_01_MASK"]], "tmc4331_vel_state_01_shift (c macro)": [[0, "c.TMC4331_VEL_STATE_01_SHIFT"]], "tmc4331_vel_state_10_mask (c macro)": [[0, "c.TMC4331_VEL_STATE_10_MASK"]], "tmc4331_vel_state_10_shift (c macro)": [[0, "c.TMC4331_VEL_STATE_10_SHIFT"]], "tmc4331_vel_state_f_mask (c macro)": [[0, "c.TMC4331_VEL_STATE_F_MASK"]], "tmc4331_vel_state_f_shift (c macro)": [[0, "c.TMC4331_VEL_STATE_F_SHIFT"]], "tmc4331_version_no_mask (c macro)": [[0, "c.TMC4331_VERSION_NO_MASK"]], "tmc4331_version_no_rd (c macro)": [[0, "c.TMC4331_VERSION_NO_RD"]], "tmc4331_version_no_shift (c macro)": [[0, "c.TMC4331_VERSION_NO_SHIFT"]], "tmc4331_virtual_left_limit_en_mask (c macro)": [[0, "c.TMC4331_VIRTUAL_LEFT_LIMIT_EN_MASK"]], "tmc4331_virtual_left_limit_en_shift (c macro)": [[0, "c.TMC4331_VIRTUAL_LEFT_LIMIT_EN_SHIFT"]], "tmc4331_virtual_right_limit_en_mask (c macro)": [[0, "c.TMC4331_VIRTUAL_RIGHT_LIMIT_EN_MASK"]], "tmc4331_virtual_right_limit_en_shift (c macro)": [[0, "c.TMC4331_VIRTUAL_RIGHT_LIMIT_EN_SHIFT"]], "tmc4331_virt_stop_left (c macro)": [[0, "c.TMC4331_VIRT_STOP_LEFT"]], "tmc4331_virt_stop_left_mask (c macro)": [[0, "c.TMC4331_VIRT_STOP_LEFT_MASK"]], "tmc4331_virt_stop_left_shift (c macro)": [[0, "c.TMC4331_VIRT_STOP_LEFT_SHIFT"]], "tmc4331_virt_stop_mode_mask (c macro)": [[0, "c.TMC4331_VIRT_STOP_MODE_MASK"]], "tmc4331_virt_stop_mode_shift (c macro)": [[0, "c.TMC4331_VIRT_STOP_MODE_SHIFT"]], "tmc4331_virt_stop_right (c macro)": [[0, "c.TMC4331_VIRT_STOP_RIGHT"]], "tmc4331_virt_stop_right_mask (c macro)": [[0, "c.TMC4331_VIRT_STOP_RIGHT_MASK"]], "tmc4331_virt_stop_right_shift (c macro)": [[0, "c.TMC4331_VIRT_STOP_RIGHT_SHIFT"]], "tmc4331_vmax (c macro)": [[0, "c.TMC4331_VMAX"]], "tmc4331_vmax_mask (c macro)": [[0, "c.TMC4331_VMAX_MASK"]], "tmc4331_vmax_shift (c macro)": [[0, "c.TMC4331_VMAX_SHIFT"]], "tmc4331_vstall_limit_mask (c macro)": [[0, "c.TMC4331_VSTALL_LIMIT_MASK"]], "tmc4331_vstall_limit_shift (c macro)": [[0, "c.TMC4331_VSTALL_LIMIT_SHIFT"]], "tmc4331_vstall_limit_wr (c macro)": [[0, "c.TMC4331_VSTALL_LIMIT_WR"]], "tmc4331_vstart (c macro)": [[0, "c.TMC4331_VSTART"]], "tmc4331_vstart_mask (c macro)": [[0, "c.TMC4331_VSTART_MASK"]], "tmc4331_vstart_shift (c macro)": [[0, "c.TMC4331_VSTART_SHIFT"]], "tmc4331_vstop (c macro)": [[0, "c.TMC4331_VSTOP"]], "tmc4331_vstopl_active_f_mask (c macro)": [[0, "c.TMC4331_VSTOPL_ACTIVE_F_MASK"]], "tmc4331_vstopl_active_f_shift (c macro)": [[0, "c.TMC4331_VSTOPL_ACTIVE_F_SHIFT"]], "tmc4331_vstopl_active_mask (c macro)": [[0, "c.TMC4331_VSTOPL_ACTIVE_MASK"]], "tmc4331_vstopl_active_shift (c macro)": [[0, "c.TMC4331_VSTOPL_ACTIVE_SHIFT"]], "tmc4331_vstopr_active_f_mask (c macro)": [[0, "c.TMC4331_VSTOPR_ACTIVE_F_MASK"]], "tmc4331_vstopr_active_f_shift (c macro)": [[0, "c.TMC4331_VSTOPR_ACTIVE_F_SHIFT"]], "tmc4331_vstop_mask (c macro)": [[0, "c.TMC4331_VSTOP_MASK"]], "tmc4331_vstop_shift (c macro)": [[0, "c.TMC4331_VSTOP_SHIFT"]], "tmc4331_write (c macro)": [[0, "c.TMC4331_WRITE"]], "tmc4331_write_bit (c macro)": [[0, "c.TMC4331_WRITE_BIT"]], "tmc4331_xactual (c macro)": [[0, "c.TMC4331_XACTUAL"]], "tmc4331_xactual_mask (c macro)": [[0, "c.TMC4331_XACTUAL_MASK"]], "tmc4331_xactual_shift (c macro)": [[0, "c.TMC4331_XACTUAL_SHIFT"]], "tmc4331_xlatch_done_mask (c macro)": [[0, "c.TMC4331_XLATCH_DONE_MASK"]], "tmc4331_xlatch_done_shift (c macro)": [[0, "c.TMC4331_XLATCH_DONE_SHIFT"]], "tmc4331_xpipe_rewrite_reg0_mask (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG0_MASK"]], "tmc4331_xpipe_rewrite_reg0_shift (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG0_SHIFT"]], "tmc4331_xpipe_rewrite_reg1_mask (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG1_MASK"]], "tmc4331_xpipe_rewrite_reg1_shift (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG1_SHIFT"]], "tmc4331_xpipe_rewrite_reg2_mask (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG2_MASK"]], "tmc4331_xpipe_rewrite_reg2_shift (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG2_SHIFT"]], "tmc4331_xpipe_rewrite_reg3_mask (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG3_MASK"]], "tmc4331_xpipe_rewrite_reg3_shift (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG3_SHIFT"]], "tmc4331_xpipe_rewrite_reg4_mask (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG4_MASK"]], "tmc4331_xpipe_rewrite_reg4_shift (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG4_SHIFT"]], "tmc4331_xpipe_rewrite_reg5_mask (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG5_MASK"]], "tmc4331_xpipe_rewrite_reg5_shift (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG5_SHIFT"]], "tmc4331_xpipe_rewrite_reg6_mask (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG6_MASK"]], "tmc4331_xpipe_rewrite_reg6_shift (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG6_SHIFT"]], "tmc4331_xpipe_rewrite_reg7_mask (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG7_MASK"]], "tmc4331_xpipe_rewrite_reg7_shift (c macro)": [[0, "c.TMC4331_XPIPE_REWRITE_REG7_SHIFT"]], "tmc4331_xtarget_mask (c macro)": [[0, "c.TMC4331_XTARGET_MASK"]], "tmc4331_xtarget_shift (c macro)": [[0, "c.TMC4331_XTARGET_SHIFT"]], "tmc4331_x_home (c macro)": [[0, "c.TMC4331_X_HOME"]], "tmc4331_x_home_mask (c macro)": [[0, "c.TMC4331_X_HOME_MASK"]], "tmc4331_x_home_shift (c macro)": [[0, "c.TMC4331_X_HOME_SHIFT"]], "tmc4331_x_latch_mask (c macro)": [[0, "c.TMC4331_X_LATCH_MASK"]], "tmc4331_x_latch_rd (c macro)": [[0, "c.TMC4331_X_LATCH_RD"]], "tmc4331_x_latch_shift (c macro)": [[0, "c.TMC4331_X_LATCH_SHIFT"]], "tmc4331_x_pipe0 (c macro)": [[0, "c.TMC4331_X_PIPE0"]], "tmc4331_x_pipe0_mask (c macro)": [[0, "c.TMC4331_X_PIPE0_MASK"]], "tmc4331_x_pipe0_shift (c macro)": [[0, "c.TMC4331_X_PIPE0_SHIFT"]], "tmc4331_x_pipe1 (c macro)": [[0, "c.TMC4331_X_PIPE1"]], "tmc4331_x_pipe1_mask (c macro)": [[0, "c.TMC4331_X_PIPE1_MASK"]], "tmc4331_x_pipe1_shift (c macro)": [[0, "c.TMC4331_X_PIPE1_SHIFT"]], "tmc4331_x_pipe2 (c macro)": [[0, "c.TMC4331_X_PIPE2"]], "tmc4331_x_pipe2_mask (c macro)": [[0, "c.TMC4331_X_PIPE2_MASK"]], "tmc4331_x_pipe2_shift (c macro)": [[0, "c.TMC4331_X_PIPE2_SHIFT"]], "tmc4331_x_pipe3 (c macro)": [[0, "c.TMC4331_X_PIPE3"]], "tmc4331_x_pipe3_mask (c macro)": [[0, "c.TMC4331_X_PIPE3_MASK"]], "tmc4331_x_pipe3_shift (c macro)": [[0, "c.TMC4331_X_PIPE3_SHIFT"]], "tmc4331_x_pipe4 (c macro)": [[0, "c.TMC4331_X_PIPE4"]], "tmc4331_x_pipe4_mask (c macro)": [[0, "c.TMC4331_X_PIPE4_MASK"]], "tmc4331_x_pipe4_shift (c macro)": [[0, "c.TMC4331_X_PIPE4_SHIFT"]], "tmc4331_x_pipe5 (c macro)": [[0, "c.TMC4331_X_PIPE5"]], "tmc4331_x_pipe5_mask (c macro)": [[0, "c.TMC4331_X_PIPE5_MASK"]], "tmc4331_x_pipe5_shift (c macro)": [[0, "c.TMC4331_X_PIPE5_SHIFT"]], "tmc4331_x_pipe6 (c macro)": [[0, "c.TMC4331_X_PIPE6"]], "tmc4331_x_pipe6_mask (c macro)": [[0, "c.TMC4331_X_PIPE6_MASK"]], "tmc4331_x_pipe6_shift (c macro)": [[0, "c.TMC4331_X_PIPE6_SHIFT"]], "tmc4331_x_pipe7 (c macro)": [[0, "c.TMC4331_X_PIPE7"]], "tmc4331_x_pipe7_mask (c macro)": [[0, "c.TMC4331_X_PIPE7_MASK"]], "tmc4331_x_pipe7_shift (c macro)": [[0, "c.TMC4331_X_PIPE7_SHIFT"]], "tmc4331_x_range_mask (c macro)": [[0, "c.TMC4331_X_RANGE_MASK"]], "tmc4331_x_range_shift (c macro)": [[0, "c.TMC4331_X_RANGE_SHIFT"]], "tmc4331_x_range_wr (c macro)": [[0, "c.TMC4331_X_RANGE_WR"]], "tmc4331_x_target (c macro)": [[0, "c.TMC4331_X_TARGET"]], "tmc4361a (c macro)": [[0, "c.TMC4361A"]], "tmc4361atypedef (c++ struct)": [[0, "_CPPv415TMC4361ATypeDef"]], "tmc4361atypedef::config (c++ member)": [[0, "_CPPv4N15TMC4361ATypeDef6configE"]], "tmc4361atypedef::cover (c++ member)": [[0, "_CPPv4N15TMC4361ATypeDef5coverE"]], "tmc4361atypedef::oldtick (c++ member)": [[0, "_CPPv4N15TMC4361ATypeDef7oldTickE"]], "tmc4361atypedef::oldx (c++ member)": [[0, "_CPPv4N15TMC4361ATypeDef4oldXE"]], "tmc4361atypedef::registeraccess (c++ member)": [[0, "_CPPv4N15TMC4361ATypeDef14registerAccessE"]], "tmc4361atypedef::registerresetstate (c++ member)": [[0, "_CPPv4N15TMC4361ATypeDef18registerResetStateE"]], "tmc4361atypedef::status (c++ member)": [[0, "_CPPv4N15TMC4361ATypeDef6statusE"]], "tmc4361atypedef::velocity (c++ member)": [[0, "_CPPv4N15TMC4361ATypeDef8velocityE"]], "tmc4361a_aactual (c macro)": [[0, "c.TMC4361A_AACTUAL"]], "tmc4361a_aactual_mask (c macro)": [[0, "c.TMC4361A_AACTUAL_MASK"]], "tmc4361a_aactual_shift (c macro)": [[0, "c.TMC4361A_AACTUAL_SHIFT"]], "tmc4361a_active_stall_f_mask (c macro)": [[0, "c.TMC4361A_ACTIVE_STALL_F_MASK"]], "tmc4361a_active_stall_f_shift (c macro)": [[0, "c.TMC4361A_ACTIVE_STALL_F_SHIFT"]], "tmc4361a_address_mask (c macro)": [[0, "c.TMC4361A_ADDRESS_MASK"]], "tmc4361a_addr_from_enc (c macro)": [[0, "c.TMC4361A_ADDR_FROM_ENC"]], "tmc4361a_addr_from_enc_mask (c macro)": [[0, "c.TMC4361A_ADDR_FROM_ENC_MASK"]], "tmc4361a_addr_from_enc_shift (c macro)": [[0, "c.TMC4361A_ADDR_FROM_ENC_SHIFT"]], "tmc4361a_addr_to_enc (c macro)": [[0, "c.TMC4361A_ADDR_TO_ENC"]], "tmc4361a_addr_to_enc_mask (c macro)": [[0, "c.TMC4361A_ADDR_TO_ENC_MASK"]], "tmc4361a_addr_to_enc_shift (c macro)": [[0, "c.TMC4361A_ADDR_TO_ENC_SHIFT"]], "tmc4361a_amax (c macro)": [[0, "c.TMC4361A_AMAX"]], "tmc4361a_astart (c macro)": [[0, "c.TMC4361A_ASTART"]], "tmc4361a_automatic_cover_mask (c macro)": [[0, "c.TMC4361A_AUTOMATIC_COVER_MASK"]], "tmc4361a_automatic_cover_shift (c macro)": [[0, "c.TMC4361A_AUTOMATIC_COVER_SHIFT"]], "tmc4361a_automatic_direct_sdin_switch_off_mask (c macro)": [[0, "c.TMC4361A_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK"]], "tmc4361a_automatic_direct_sdin_switch_off_shift (c macro)": [[0, "c.TMC4361A_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT"]], "tmc4361a_autorepeat_cover_en_mask (c macro)": [[0, "c.TMC4361A_AUTOREPEAT_COVER_EN_MASK"]], "tmc4361a_autorepeat_cover_en_shift (c macro)": [[0, "c.TMC4361A_AUTOREPEAT_COVER_EN_SHIFT"]], "tmc4361a_auto_double_chopsync_mask (c macro)": [[0, "c.TMC4361A_AUTO_DOUBLE_CHOPSYNC_MASK"]], "tmc4361a_auto_double_chopsync_shift (c macro)": [[0, "c.TMC4361A_AUTO_DOUBLE_CHOPSYNC_SHIFT"]], "tmc4361a_boost_current_after_start_en_mask (c macro)": [[0, "c.TMC4361A_BOOST_CURRENT_AFTER_START_EN_MASK"]], "tmc4361a_boost_current_after_start_en_shift (c macro)": [[0, "c.TMC4361A_BOOST_CURRENT_AFTER_START_EN_SHIFT"]], "tmc4361a_boost_current_on_acc_en_mask (c macro)": [[0, "c.TMC4361A_BOOST_CURRENT_ON_ACC_EN_MASK"]], "tmc4361a_boost_current_on_acc_en_shift (c macro)": [[0, "c.TMC4361A_BOOST_CURRENT_ON_ACC_EN_SHIFT"]], "tmc4361a_boost_current_on_dec_en_mask (c macro)": [[0, "c.TMC4361A_BOOST_CURRENT_ON_DEC_EN_MASK"]], "tmc4361a_boost_current_on_dec_en_shift (c macro)": [[0, "c.TMC4361A_BOOST_CURRENT_ON_DEC_EN_SHIFT"]], "tmc4361a_boost_scale_val_mask (c macro)": [[0, "c.TMC4361A_BOOST_SCALE_VAL_MASK"]], "tmc4361a_boost_scale_val_shift (c macro)": [[0, "c.TMC4361A_BOOST_SCALE_VAL_SHIFT"]], "tmc4361a_boost_time (c macro)": [[0, "c.TMC4361A_BOOST_TIME"]], "tmc4361a_boost_time_mask (c macro)": [[0, "c.TMC4361A_BOOST_TIME_MASK"]], "tmc4361a_boost_time_shift (c macro)": [[0, "c.TMC4361A_BOOST_TIME_SHIFT"]], "tmc4361a_bow1 (c macro)": [[0, "c.TMC4361A_BOW1"]], "tmc4361a_bow2 (c macro)": [[0, "c.TMC4361A_BOW2"]], "tmc4361a_bow3 (c macro)": [[0, "c.TMC4361A_BOW3"]], "tmc4361a_bow4 (c macro)": [[0, "c.TMC4361A_BOW4"]], "tmc4361a_busy_state_en_mask (c macro)": [[0, "c.TMC4361A_BUSY_STATE_EN_MASK"]], "tmc4361a_busy_state_en_shift (c macro)": [[0, "c.TMC4361A_BUSY_STATE_EN_SHIFT"]], "tmc4361a_calc_multi_turn_behav_mask (c macro)": [[0, "c.TMC4361A_CALC_MULTI_TURN_BEHAV_MASK"]], "tmc4361a_calc_multi_turn_behav_shift (c macro)": [[0, "c.TMC4361A_CALC_MULTI_TURN_BEHAV_SHIFT"]], "tmc4361a_chopsync_div (c macro)": [[0, "c.TMC4361A_CHOPSYNC_DIV"]], "tmc4361a_chopsync_div_mask (c macro)": [[0, "c.TMC4361A_CHOPSYNC_DIV_MASK"]], "tmc4361a_chopsync_div_shift (c macro)": [[0, "c.TMC4361A_CHOPSYNC_DIV_SHIFT"]], "tmc4361a_circular_cnt_as_xlatch_mask (c macro)": [[0, "c.TMC4361A_CIRCULAR_CNT_AS_XLATCH_MASK"]], "tmc4361a_circular_cnt_as_xlatch_shift (c macro)": [[0, "c.TMC4361A_CIRCULAR_CNT_AS_XLATCH_SHIFT"]], "tmc4361a_circular_dec_mask (c macro)": [[0, "c.TMC4361A_CIRCULAR_DEC_MASK"]], "tmc4361a_circular_dec_shift (c macro)": [[0, "c.TMC4361A_CIRCULAR_DEC_SHIFT"]], "tmc4361a_circular_dec_wr (c macro)": [[0, "c.TMC4361A_CIRCULAR_DEC_WR"]], "tmc4361a_circular_enc_en_mask (c macro)": [[0, "c.TMC4361A_CIRCULAR_ENC_EN_MASK"]], "tmc4361a_circular_enc_en_shift (c macro)": [[0, "c.TMC4361A_CIRCULAR_ENC_EN_SHIFT"]], "tmc4361a_circular_movement_en_mask (c macro)": [[0, "c.TMC4361A_CIRCULAR_MOVEMENT_EN_MASK"]], "tmc4361a_circular_movement_en_shift (c macro)": [[0, "c.TMC4361A_CIRCULAR_MOVEMENT_EN_SHIFT"]], "tmc4361a_clear_on_n_mask (c macro)": [[0, "c.TMC4361A_CLEAR_ON_N_MASK"]], "tmc4361a_clear_on_n_shift (c macro)": [[0, "c.TMC4361A_CLEAR_ON_N_SHIFT"]], "tmc4361a_clk_freq (c macro)": [[0, "c.TMC4361A_CLK_FREQ"]], "tmc4361a_clk_freq_mask (c macro)": [[0, "c.TMC4361A_CLK_FREQ_MASK"]], "tmc4361a_clk_freq_shift (c macro)": [[0, "c.TMC4361A_CLK_FREQ_SHIFT"]], "tmc4361a_clk_gating_delay (c macro)": [[0, "c.TMC4361A_CLK_GATING_DELAY"]], "tmc4361a_clk_gating_delay_mask (c macro)": [[0, "c.TMC4361A_CLK_GATING_DELAY_MASK"]], "tmc4361a_clk_gating_delay_shift (c macro)": [[0, "c.TMC4361A_CLK_GATING_DELAY_SHIFT"]], "tmc4361a_clk_gating_reg (c macro)": [[0, "c.TMC4361A_CLK_GATING_REG"]], "tmc4361a_clk_gating_reg_mask (c macro)": [[0, "c.TMC4361A_CLK_GATING_REG_MASK"]], "tmc4361a_clk_gating_reg_shift (c macro)": [[0, "c.TMC4361A_CLK_GATING_REG_SHIFT"]], "tmc4361a_closed_loop_scale_en_mask (c macro)": [[0, "c.TMC4361A_CLOSED_LOOP_SCALE_EN_MASK"]], "tmc4361a_closed_loop_scale_en_shift (c macro)": [[0, "c.TMC4361A_CLOSED_LOOP_SCALE_EN_SHIFT"]], "tmc4361a_clr_latch_cont_on_n_mask (c macro)": [[0, "c.TMC4361A_CLR_LATCH_CONT_ON_N_MASK"]], "tmc4361a_clr_latch_cont_on_n_shift (c macro)": [[0, "c.TMC4361A_CLR_LATCH_CONT_ON_N_SHIFT"]], "tmc4361a_clr_latch_once_on_n_mask (c macro)": [[0, "c.TMC4361A_CLR_LATCH_ONCE_ON_N_MASK"]], "tmc4361a_clr_latch_once_on_n_shift (c macro)": [[0, "c.TMC4361A_CLR_LATCH_ONCE_ON_N_SHIFT"]], "tmc4361a_clr_pos_at_target_mask (c macro)": [[0, "c.TMC4361A_CLR_POS_AT_TARGET_MASK"]], "tmc4361a_clr_pos_at_target_shift (c macro)": [[0, "c.TMC4361A_CLR_POS_AT_TARGET_SHIFT"]], "tmc4361a_cl_beta (c macro)": [[0, "c.TMC4361A_CL_BETA"]], "tmc4361a_cl_beta_mask (c macro)": [[0, "c.TMC4361A_CL_BETA_MASK"]], "tmc4361a_cl_beta_shift (c macro)": [[0, "c.TMC4361A_CL_BETA_SHIFT"]], "tmc4361a_cl_calibration_en_mask (c macro)": [[0, "c.TMC4361A_CL_CALIBRATION_EN_MASK"]], "tmc4361a_cl_calibration_en_shift (c macro)": [[0, "c.TMC4361A_CL_CALIBRATION_EN_SHIFT"]], "tmc4361a_cl_clr_xact_mask (c macro)": [[0, "c.TMC4361A_CL_CLR_XACT_MASK"]], "tmc4361a_cl_clr_xact_shift (c macro)": [[0, "c.TMC4361A_CL_CLR_XACT_SHIFT"]], "tmc4361a_cl_cycle_mask (c macro)": [[0, "c.TMC4361A_CL_CYCLE_MASK"]], "tmc4361a_cl_cycle_shift (c macro)": [[0, "c.TMC4361A_CL_CYCLE_SHIFT"]], "tmc4361a_cl_cycle_wr (c macro)": [[0, "c.TMC4361A_CL_CYCLE_WR"]], "tmc4361a_cl_delta_p_mask (c macro)": [[0, "c.TMC4361A_CL_DELTA_P_MASK"]], "tmc4361a_cl_delta_p_shift (c macro)": [[0, "c.TMC4361A_CL_DELTA_P_SHIFT"]], "tmc4361a_cl_delta_p_wr (c macro)": [[0, "c.TMC4361A_CL_DELTA_P_WR"]], "tmc4361a_cl_dnscale_delay_mask (c macro)": [[0, "c.TMC4361A_CL_DNSCALE_DELAY_MASK"]], "tmc4361a_cl_dnscale_delay_shift (c macro)": [[0, "c.TMC4361A_CL_DNSCALE_DELAY_SHIFT"]], "tmc4361a_cl_downscale_delay (c macro)": [[0, "c.TMC4361A_CL_DOWNSCALE_DELAY"]], "tmc4361a_cl_emf_en_mask (c macro)": [[0, "c.TMC4361A_CL_EMF_EN_MASK"]], "tmc4361a_cl_emf_en_shift (c macro)": [[0, "c.TMC4361A_CL_EMF_EN_SHIFT"]], "tmc4361a_cl_fit_mask (c macro)": [[0, "c.TMC4361A_CL_FIT_MASK"]], "tmc4361a_cl_fit_shift (c macro)": [[0, "c.TMC4361A_CL_FIT_SHIFT"]], "tmc4361a_cl_gamma (c macro)": [[0, "c.TMC4361A_CL_GAMMA"]], "tmc4361a_cl_gamma_mask (c macro)": [[0, "c.TMC4361A_CL_GAMMA_MASK"]], "tmc4361a_cl_gamma_shift (c macro)": [[0, "c.TMC4361A_CL_GAMMA_SHIFT"]], "tmc4361a_cl_imax_mask (c macro)": [[0, "c.TMC4361A_CL_IMAX_MASK"]], "tmc4361a_cl_imax_shift (c macro)": [[0, "c.TMC4361A_CL_IMAX_SHIFT"]], "tmc4361a_cl_imin_mask (c macro)": [[0, "c.TMC4361A_CL_IMIN_MASK"]], "tmc4361a_cl_imin_shift (c macro)": [[0, "c.TMC4361A_CL_IMIN_SHIFT"]], "tmc4361a_cl_max_mask (c macro)": [[0, "c.TMC4361A_CL_MAX_MASK"]], "tmc4361a_cl_max_shift (c macro)": [[0, "c.TMC4361A_CL_MAX_SHIFT"]], "tmc4361a_cl_offset (c macro)": [[0, "c.TMC4361A_CL_OFFSET"]], "tmc4361a_cl_offset_mask (c macro)": [[0, "c.TMC4361A_CL_OFFSET_MASK"]], "tmc4361a_cl_offset_shift (c macro)": [[0, "c.TMC4361A_CL_OFFSET_SHIFT"]], "tmc4361a_cl_start_dn_mask (c macro)": [[0, "c.TMC4361A_CL_START_DN_MASK"]], "tmc4361a_cl_start_dn_shift (c macro)": [[0, "c.TMC4361A_CL_START_DN_SHIFT"]], "tmc4361a_cl_start_up_mask (c macro)": [[0, "c.TMC4361A_CL_START_UP_MASK"]], "tmc4361a_cl_start_up_shift (c macro)": [[0, "c.TMC4361A_CL_START_UP_SHIFT"]], "tmc4361a_cl_tolerance_mask (c macro)": [[0, "c.TMC4361A_CL_TOLERANCE_MASK"]], "tmc4361a_cl_tolerance_shift (c macro)": [[0, "c.TMC4361A_CL_TOLERANCE_SHIFT"]], "tmc4361a_cl_tolerance_wr (c macro)": [[0, "c.TMC4361A_CL_TOLERANCE_WR"]], "tmc4361a_cl_tr_tolerance_mask (c macro)": [[0, "c.TMC4361A_CL_TR_TOLERANCE_MASK"]], "tmc4361a_cl_tr_tolerance_shift (c macro)": [[0, "c.TMC4361A_CL_TR_TOLERANCE_SHIFT"]], "tmc4361a_cl_tr_tolerance_wr (c macro)": [[0, "c.TMC4361A_CL_TR_TOLERANCE_WR"]], "tmc4361a_cl_upscale_delay (c macro)": [[0, "c.TMC4361A_CL_UPSCALE_DELAY"]], "tmc4361a_cl_upscale_delay_mask (c macro)": [[0, "c.TMC4361A_CL_UPSCALE_DELAY_MASK"]], "tmc4361a_cl_upscale_delay_shift (c macro)": [[0, "c.TMC4361A_CL_UPSCALE_DELAY_SHIFT"]], "tmc4361a_cl_vadd_emf (c macro)": [[0, "c.TMC4361A_CL_VADD_EMF"]], "tmc4361a_cl_vadd_emf_mask (c macro)": [[0, "c.TMC4361A_CL_VADD_EMF_MASK"]], "tmc4361a_cl_vadd_emf_shift (c macro)": [[0, "c.TMC4361A_CL_VADD_EMF_SHIFT"]], "tmc4361a_cl_velocity_mode_en_mask (c macro)": [[0, "c.TMC4361A_CL_VELOCITY_MODE_EN_MASK"]], "tmc4361a_cl_velocity_mode_en_shift (c macro)": [[0, "c.TMC4361A_CL_VELOCITY_MODE_EN_SHIFT"]], "tmc4361a_cl_vlimit_en_mask (c macro)": [[0, "c.TMC4361A_CL_VLIMIT_EN_MASK"]], "tmc4361a_cl_vlimit_en_shift (c macro)": [[0, "c.TMC4361A_CL_VLIMIT_EN_SHIFT"]], "tmc4361a_cl_vmax_calc_i_mask (c macro)": [[0, "c.TMC4361A_CL_VMAX_CALC_I_MASK"]], "tmc4361a_cl_vmax_calc_i_shift (c macro)": [[0, "c.TMC4361A_CL_VMAX_CALC_I_SHIFT"]], "tmc4361a_cl_vmax_calc_i_wr (c macro)": [[0, "c.TMC4361A_CL_VMAX_CALC_I_WR"]], "tmc4361a_cl_vmax_calc_p_mask (c macro)": [[0, "c.TMC4361A_CL_VMAX_CALC_P_MASK"]], "tmc4361a_cl_vmax_calc_p_shift (c macro)": [[0, "c.TMC4361A_CL_VMAX_CALC_P_SHIFT"]], "tmc4361a_cl_vmax_calc_p_wr (c macro)": [[0, "c.TMC4361A_CL_VMAX_CALC_P_WR"]], "tmc4361a_cl_vmin_emf_mask (c macro)": [[0, "c.TMC4361A_CL_VMIN_EMF_MASK"]], "tmc4361a_cl_vmin_emf_shift (c macro)": [[0, "c.TMC4361A_CL_VMIN_EMF_SHIFT"]], "tmc4361a_cl_vmin_emf_wr (c macro)": [[0, "c.TMC4361A_CL_VMIN_EMF_WR"]], "tmc4361a_cover_data_length_mask (c macro)": [[0, "c.TMC4361A_COVER_DATA_LENGTH_MASK"]], "tmc4361a_cover_data_length_shift (c macro)": [[0, "c.TMC4361A_COVER_DATA_LENGTH_SHIFT"]], "tmc4361a_cover_done (c macro)": [[0, "c.TMC4361A_COVER_DONE"]], "tmc4361a_cover_done_mask (c macro)": [[0, "c.TMC4361A_COVER_DONE_MASK"]], "tmc4361a_cover_done_only_for_cover_mask (c macro)": [[0, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_MASK"]], "tmc4361a_cover_done_only_for_cover_shift (c macro)": [[0, "c.TMC4361A_COVER_DONE_ONLY_FOR_COVER_SHIFT"]], "tmc4361a_cover_done_shift (c macro)": [[0, "c.TMC4361A_COVER_DONE_SHIFT"]], "tmc4361a_cover_drv_high_mask (c macro)": [[0, "c.TMC4361A_COVER_DRV_HIGH_MASK"]], "tmc4361a_cover_drv_high_rd (c macro)": [[0, "c.TMC4361A_COVER_DRV_HIGH_RD"]], "tmc4361a_cover_drv_high_shift (c macro)": [[0, "c.TMC4361A_COVER_DRV_HIGH_SHIFT"]], "tmc4361a_cover_drv_low_mask (c macro)": [[0, "c.TMC4361A_COVER_DRV_LOW_MASK"]], "tmc4361a_cover_drv_low_rd (c macro)": [[0, "c.TMC4361A_COVER_DRV_LOW_RD"]], "tmc4361a_cover_drv_low_shift (c macro)": [[0, "c.TMC4361A_COVER_DRV_LOW_SHIFT"]], "tmc4361a_cover_high_mask (c macro)": [[0, "c.TMC4361A_COVER_HIGH_MASK"]], "tmc4361a_cover_high_shift (c macro)": [[0, "c.TMC4361A_COVER_HIGH_SHIFT"]], "tmc4361a_cover_high_wr (c macro)": [[0, "c.TMC4361A_COVER_HIGH_WR"]], "tmc4361a_cover_low_mask (c macro)": [[0, "c.TMC4361A_COVER_LOW_MASK"]], "tmc4361a_cover_low_shift (c macro)": [[0, "c.TMC4361A_COVER_LOW_SHIFT"]], "tmc4361a_cover_low_wr (c macro)": [[0, "c.TMC4361A_COVER_LOW_WR"]], "tmc4361a_currenta_mask (c macro)": [[0, "c.TMC4361A_CURRENTA_MASK"]], "tmc4361a_currenta_rd (c macro)": [[0, "c.TMC4361A_CURRENTA_RD"]], "tmc4361a_currenta_shift (c macro)": [[0, "c.TMC4361A_CURRENTA_SHIFT"]], "tmc4361a_currenta_spi_mask (c macro)": [[0, "c.TMC4361A_CURRENTA_SPI_MASK"]], "tmc4361a_currenta_spi_rd (c macro)": [[0, "c.TMC4361A_CURRENTA_SPI_RD"]], "tmc4361a_currenta_spi_shift (c macro)": [[0, "c.TMC4361A_CURRENTA_SPI_SHIFT"]], "tmc4361a_currentb_mask (c macro)": [[0, "c.TMC4361A_CURRENTB_MASK"]], "tmc4361a_currentb_rd (c macro)": [[0, "c.TMC4361A_CURRENTB_RD"]], "tmc4361a_currentb_shift (c macro)": [[0, "c.TMC4361A_CURRENTB_SHIFT"]], "tmc4361a_currentb_spi_mask (c macro)": [[0, "c.TMC4361A_CURRENTB_SPI_MASK"]], "tmc4361a_currentb_spi_rd (c macro)": [[0, "c.TMC4361A_CURRENTB_SPI_RD"]], "tmc4361a_currentb_spi_shift (c macro)": [[0, "c.TMC4361A_CURRENTB_SPI_SHIFT"]], "tmc4361a_current_conf (c macro)": [[0, "c.TMC4361A_CURRENT_CONF"]], "tmc4361a_cyclic_shadow_regs_mask (c macro)": [[0, "c.TMC4361A_CYCLIC_SHADOW_REGS_MASK"]], "tmc4361a_cyclic_shadow_regs_shift (c macro)": [[0, "c.TMC4361A_CYCLIC_SHADOW_REGS_SHIFT"]], "tmc4361a_dac_addr_a (c macro)": [[0, "c.TMC4361A_DAC_ADDR_A"]], "tmc4361a_dac_addr_a_mask (c macro)": [[0, "c.TMC4361A_DAC_ADDR_A_MASK"]], "tmc4361a_dac_addr_a_shift (c macro)": [[0, "c.TMC4361A_DAC_ADDR_A_SHIFT"]], "tmc4361a_dac_addr_b (c macro)": [[0, "c.TMC4361A_DAC_ADDR_B"]], "tmc4361a_dac_addr_b_mask (c macro)": [[0, "c.TMC4361A_DAC_ADDR_B_MASK"]], "tmc4361a_dac_addr_b_shift (c macro)": [[0, "c.TMC4361A_DAC_ADDR_B_SHIFT"]], "tmc4361a_dac_cmd_length_mask (c macro)": [[0, "c.TMC4361A_DAC_CMD_LENGTH_MASK"]], "tmc4361a_dac_cmd_length_shift (c macro)": [[0, "c.TMC4361A_DAC_CMD_LENGTH_SHIFT"]], "tmc4361a_dac_offset_mask (c macro)": [[0, "c.TMC4361A_DAC_OFFSET_MASK"]], "tmc4361a_dac_offset_shift (c macro)": [[0, "c.TMC4361A_DAC_OFFSET_SHIFT"]], "tmc4361a_dac_offset_wr (c macro)": [[0, "c.TMC4361A_DAC_OFFSET_WR"]], "tmc4361a_data_from_enc (c macro)": [[0, "c.TMC4361A_DATA_FROM_ENC"]], "tmc4361a_data_from_enc_mask (c macro)": [[0, "c.TMC4361A_DATA_FROM_ENC_MASK"]], "tmc4361a_data_from_enc_shift (c macro)": [[0, "c.TMC4361A_DATA_FROM_ENC_SHIFT"]], "tmc4361a_data_to_enc (c macro)": [[0, "c.TMC4361A_DATA_TO_ENC"]], "tmc4361a_data_to_enc_mask (c macro)": [[0, "c.TMC4361A_DATA_TO_ENC_MASK"]], "tmc4361a_data_to_enc_shift (c macro)": [[0, "c.TMC4361A_DATA_TO_ENC_SHIFT"]], "tmc4361a_dcstep_mode_mask (c macro)": [[0, "c.TMC4361A_DCSTEP_MODE_MASK"]], "tmc4361a_dcstep_mode_shift (c macro)": [[0, "c.TMC4361A_DCSTEP_MODE_SHIFT"]], "tmc4361a_dc_blktime_mask (c macro)": [[0, "c.TMC4361A_DC_BLKTIME_MASK"]], "tmc4361a_dc_blktime_shift (c macro)": [[0, "c.TMC4361A_DC_BLKTIME_SHIFT"]], "tmc4361a_dc_blktime_wr (c macro)": [[0, "c.TMC4361A_DC_BLKTIME_WR"]], "tmc4361a_dc_lsptm_mask (c macro)": [[0, "c.TMC4361A_DC_LSPTM_MASK"]], "tmc4361a_dc_lsptm_shift (c macro)": [[0, "c.TMC4361A_DC_LSPTM_SHIFT"]], "tmc4361a_dc_lsptm_wr (c macro)": [[0, "c.TMC4361A_DC_LSPTM_WR"]], "tmc4361a_dc_sg_mask (c macro)": [[0, "c.TMC4361A_DC_SG_MASK"]], "tmc4361a_dc_sg_shift (c macro)": [[0, "c.TMC4361A_DC_SG_SHIFT"]], "tmc4361a_dc_sg_wr (c macro)": [[0, "c.TMC4361A_DC_SG_WR"]], "tmc4361a_dc_time_mask (c macro)": [[0, "c.TMC4361A_DC_TIME_MASK"]], "tmc4361a_dc_time_shift (c macro)": [[0, "c.TMC4361A_DC_TIME_SHIFT"]], "tmc4361a_dc_time_wr (c macro)": [[0, "c.TMC4361A_DC_TIME_WR"]], "tmc4361a_dc_vel_mask (c macro)": [[0, "c.TMC4361A_DC_VEL_MASK"]], "tmc4361a_dc_vel_shift (c macro)": [[0, "c.TMC4361A_DC_VEL_SHIFT"]], "tmc4361a_dc_vel_wr (c macro)": [[0, "c.TMC4361A_DC_VEL_WR"]], "tmc4361a_dfinal (c macro)": [[0, "c.TMC4361A_DFINAL"]], "tmc4361a_dfreeze (c macro)": [[0, "c.TMC4361A_DFREEZE"]], "tmc4361a_dfreeze_mask (c macro)": [[0, "c.TMC4361A_DFREEZE_MASK"]], "tmc4361a_dfreeze_shift (c macro)": [[0, "c.TMC4361A_DFREEZE_SHIFT"]], "tmc4361a_diff_enc_in_disable_mask (c macro)": [[0, "c.TMC4361A_DIFF_ENC_IN_DISABLE_MASK"]], "tmc4361a_diff_enc_in_disable_shift (c macro)": [[0, "c.TMC4361A_DIFF_ENC_IN_DISABLE_SHIFT"]], "tmc4361a_direct_acc_val_en_mask (c macro)": [[0, "c.TMC4361A_DIRECT_ACC_VAL_EN_MASK"]], "tmc4361a_direct_acc_val_en_shift (c macro)": [[0, "c.TMC4361A_DIRECT_ACC_VAL_EN_SHIFT"]], "tmc4361a_direct_bow_val_en_mask (c macro)": [[0, "c.TMC4361A_DIRECT_BOW_VAL_EN_MASK"]], "tmc4361a_direct_bow_val_en_shift (c macro)": [[0, "c.TMC4361A_DIRECT_BOW_VAL_EN_SHIFT"]], "tmc4361a_direct_mode_mask (c macro)": [[0, "c.TMC4361A_DIRECT_MODE_MASK"]], "tmc4361a_direct_mode_shift (c macro)": [[0, "c.TMC4361A_DIRECT_MODE_SHIFT"]], "tmc4361a_dir_setup_time (c macro)": [[0, "c.TMC4361A_DIR_SETUP_TIME"]], "tmc4361a_dir_setup_time_mask (c macro)": [[0, "c.TMC4361A_DIR_SETUP_TIME_MASK"]], "tmc4361a_dir_setup_time_shift (c macro)": [[0, "c.TMC4361A_DIR_SETUP_TIME_SHIFT"]], "tmc4361a_disable_polling_mask (c macro)": [[0, "c.TMC4361A_DISABLE_POLLING_MASK"]], "tmc4361a_disable_polling_shift (c macro)": [[0, "c.TMC4361A_DISABLE_POLLING_SHIFT"]], "tmc4361a_dmax (c macro)": [[0, "c.TMC4361A_DMAX"]], "tmc4361a_drive_current_scale_en_mask (c macro)": [[0, "c.TMC4361A_DRIVE_CURRENT_SCALE_EN_MASK"]], "tmc4361a_drive_current_scale_en_shift (c macro)": [[0, "c.TMC4361A_DRIVE_CURRENT_SCALE_EN_SHIFT"]], "tmc4361a_drv1_scale_val_mask (c macro)": [[0, "c.TMC4361A_DRV1_SCALE_VAL_MASK"]], "tmc4361a_drv1_scale_val_shift (c macro)": [[0, "c.TMC4361A_DRV1_SCALE_VAL_SHIFT"]], "tmc4361a_drv_after_stall_mask (c macro)": [[0, "c.TMC4361A_DRV_AFTER_STALL_MASK"]], "tmc4361a_drv_after_stall_shift (c macro)": [[0, "c.TMC4361A_DRV_AFTER_STALL_SHIFT"]], "tmc4361a_drv_scale_delay (c macro)": [[0, "c.TMC4361A_DRV_SCALE_DELAY"]], "tmc4361a_drv_scale_delay_mask (c macro)": [[0, "c.TMC4361A_DRV_SCALE_DELAY_MASK"]], "tmc4361a_drv_scale_delay_shift (c macro)": [[0, "c.TMC4361A_DRV_SCALE_DELAY_SHIFT"]], "tmc4361a_dstop (c macro)": [[0, "c.TMC4361A_DSTOP"]], "tmc4361a_enc_comp_ampl (c macro)": [[0, "c.TMC4361A_ENC_COMP_AMPL"]], "tmc4361a_enc_comp_xoffset (c macro)": [[0, "c.TMC4361A_ENC_COMP_XOFFSET"]], "tmc4361a_enc_comp_xoffset_mask (c macro)": [[0, "c.TMC4361A_ENC_COMP_XOFFSET_MASK"]], "tmc4361a_enc_comp_xoffset_shift (c macro)": [[0, "c.TMC4361A_ENC_COMP_XOFFSET_SHIFT"]], "tmc4361a_enc_comp_yoffset (c macro)": [[0, "c.TMC4361A_ENC_COMP_YOFFSET"]], "tmc4361a_enc_comp_yoffset_mask (c macro)": [[0, "c.TMC4361A_ENC_COMP_YOFFSET_MASK"]], "tmc4361a_enc_comp_yoffset_shift (c macro)": [[0, "c.TMC4361A_ENC_COMP_YOFFSET_SHIFT"]], "tmc4361a_enc_const_mask (c macro)": [[0, "c.TMC4361A_ENC_CONST_MASK"]], "tmc4361a_enc_const_rd (c macro)": [[0, "c.TMC4361A_ENC_CONST_RD"]], "tmc4361a_enc_const_shift (c macro)": [[0, "c.TMC4361A_ENC_CONST_SHIFT"]], "tmc4361a_enc_done_mask (c macro)": [[0, "c.TMC4361A_ENC_DONE_MASK"]], "tmc4361a_enc_done_shift (c macro)": [[0, "c.TMC4361A_ENC_DONE_SHIFT"]], "tmc4361a_enc_fail_f_mask (c macro)": [[0, "c.TMC4361A_ENC_FAIL_F_MASK"]], "tmc4361a_enc_fail_f_shift (c macro)": [[0, "c.TMC4361A_ENC_FAIL_F_SHIFT"]], "tmc4361a_enc_fail_mask (c macro)": [[0, "c.TMC4361A_ENC_FAIL_MASK"]], "tmc4361a_enc_fail_shift (c macro)": [[0, "c.TMC4361A_ENC_FAIL_SHIFT"]], "tmc4361a_enc_in_conf (c macro)": [[0, "c.TMC4361A_ENC_IN_CONF"]], "tmc4361a_enc_in_data (c macro)": [[0, "c.TMC4361A_ENC_IN_DATA"]], "tmc4361a_enc_in_res_mask (c macro)": [[0, "c.TMC4361A_ENC_IN_RES_MASK"]], "tmc4361a_enc_in_res_shift (c macro)": [[0, "c.TMC4361A_ENC_IN_RES_SHIFT"]], "tmc4361a_enc_in_res_wr (c macro)": [[0, "c.TMC4361A_ENC_IN_RES_WR"]], "tmc4361a_enc_latch_f_mask (c macro)": [[0, "c.TMC4361A_ENC_LATCH_F_MASK"]], "tmc4361a_enc_latch_f_shift (c macro)": [[0, "c.TMC4361A_ENC_LATCH_F_SHIFT"]], "tmc4361a_enc_latch_mask (c macro)": [[0, "c.TMC4361A_ENC_LATCH_MASK"]], "tmc4361a_enc_latch_rd (c macro)": [[0, "c.TMC4361A_ENC_LATCH_RD"]], "tmc4361a_enc_latch_shift (c macro)": [[0, "c.TMC4361A_ENC_LATCH_SHIFT"]], "tmc4361a_enc_out_data (c macro)": [[0, "c.TMC4361A_ENC_OUT_DATA"]], "tmc4361a_enc_out_gray_mask (c macro)": [[0, "c.TMC4361A_ENC_OUT_GRAY_MASK"]], "tmc4361a_enc_out_gray_shift (c macro)": [[0, "c.TMC4361A_ENC_OUT_GRAY_SHIFT"]], "tmc4361a_enc_out_res (c macro)": [[0, "c.TMC4361A_ENC_OUT_RES"]], "tmc4361a_enc_out_res_mask (c macro)": [[0, "c.TMC4361A_ENC_OUT_RES_MASK"]], "tmc4361a_enc_out_res_shift (c macro)": [[0, "c.TMC4361A_ENC_OUT_RES_SHIFT"]], "tmc4361a_enc_pos (c macro)": [[0, "c.TMC4361A_ENC_POS"]], "tmc4361a_enc_pos_dev_mask (c macro)": [[0, "c.TMC4361A_ENC_POS_DEV_MASK"]], "tmc4361a_enc_pos_dev_rd (c macro)": [[0, "c.TMC4361A_ENC_POS_DEV_RD"]], "tmc4361a_enc_pos_dev_shift (c macro)": [[0, "c.TMC4361A_ENC_POS_DEV_SHIFT"]], "tmc4361a_enc_pos_dev_tol_mask (c macro)": [[0, "c.TMC4361A_ENC_POS_DEV_TOL_MASK"]], "tmc4361a_enc_pos_dev_tol_shift (c macro)": [[0, "c.TMC4361A_ENC_POS_DEV_TOL_SHIFT"]], "tmc4361a_enc_pos_dev_tol_wr (c macro)": [[0, "c.TMC4361A_ENC_POS_DEV_TOL_WR"]], "tmc4361a_enc_pos_mask (c macro)": [[0, "c.TMC4361A_ENC_POS_MASK"]], "tmc4361a_enc_pos_shift (c macro)": [[0, "c.TMC4361A_ENC_POS_SHIFT"]], "tmc4361a_enc_reset_val_mask (c macro)": [[0, "c.TMC4361A_ENC_RESET_VAL_MASK"]], "tmc4361a_enc_reset_val_shift (c macro)": [[0, "c.TMC4361A_ENC_RESET_VAL_SHIFT"]], "tmc4361a_enc_reset_val_wr (c macro)": [[0, "c.TMC4361A_ENC_RESET_VAL_WR"]], "tmc4361a_enc_sel_decimal_mask (c macro)": [[0, "c.TMC4361A_ENC_SEL_DECIMAL_MASK"]], "tmc4361a_enc_sel_decimal_shift (c macro)": [[0, "c.TMC4361A_ENC_SEL_DECIMAL_SHIFT"]], "tmc4361a_enc_vel0_mask (c macro)": [[0, "c.TMC4361A_ENC_VEL0_MASK"]], "tmc4361a_enc_vel0_shift (c macro)": [[0, "c.TMC4361A_ENC_VEL0_SHIFT"]], "tmc4361a_enc_vel_zero_mask (c macro)": [[0, "c.TMC4361A_ENC_VEL_ZERO_MASK"]], "tmc4361a_enc_vel_zero_shift (c macro)": [[0, "c.TMC4361A_ENC_VEL_ZERO_SHIFT"]], "tmc4361a_enc_vel_zero_wr (c macro)": [[0, "c.TMC4361A_ENC_VEL_ZERO_WR"]], "tmc4361a_enc_vmean_filter_mask (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_FILTER_MASK"]], "tmc4361a_enc_vmean_filter_shift (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_FILTER_SHIFT"]], "tmc4361a_enc_vmean_filter_wr (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_FILTER_WR"]], "tmc4361a_enc_vmean_int_mask (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_INT_MASK"]], "tmc4361a_enc_vmean_int_shift (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_INT_SHIFT"]], "tmc4361a_enc_vmean_int_wr (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_INT_WR"]], "tmc4361a_enc_vmean_wait_mask (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_WAIT_MASK"]], "tmc4361a_enc_vmean_wait_shift (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_WAIT_SHIFT"]], "tmc4361a_enc_vmean_wait_wr (c macro)": [[0, "c.TMC4361A_ENC_VMEAN_WAIT_WR"]], "tmc4361a_events (c macro)": [[0, "c.TMC4361A_EVENTS"]], "tmc4361a_event_clear_conf (c macro)": [[0, "c.TMC4361A_EVENT_CLEAR_CONF"]], "tmc4361a_field_read (c macro)": [[0, "c.TMC4361A_FIELD_READ"]], "tmc4361a_field_write (c macro)": [[0, "c.TMC4361A_FIELD_WRITE"]], "tmc4361a_filt_l_enc_in_mask (c macro)": [[0, "c.TMC4361A_FILT_L_ENC_IN_MASK"]], "tmc4361a_filt_l_enc_in_shift (c macro)": [[0, "c.TMC4361A_FILT_L_ENC_IN_SHIFT"]], "tmc4361a_filt_l_enc_out_mask (c macro)": [[0, "c.TMC4361A_FILT_L_ENC_OUT_MASK"]], "tmc4361a_filt_l_enc_out_shift (c macro)": [[0, "c.TMC4361A_FILT_L_ENC_OUT_SHIFT"]], "tmc4361a_filt_l_ref_mask (c macro)": [[0, "c.TMC4361A_FILT_L_REF_MASK"]], "tmc4361a_filt_l_ref_shift (c macro)": [[0, "c.TMC4361A_FILT_L_REF_SHIFT"]], "tmc4361a_filt_l_s_mask (c macro)": [[0, "c.TMC4361A_FILT_L_S_MASK"]], "tmc4361a_filt_l_s_shift (c macro)": [[0, "c.TMC4361A_FILT_L_S_SHIFT"]], "tmc4361a_freewheeling_en_mask (c macro)": [[0, "c.TMC4361A_FREEWHEELING_EN_MASK"]], "tmc4361a_freewheeling_en_shift (c macro)": [[0, "c.TMC4361A_FREEWHEELING_EN_SHIFT"]], "tmc4361a_freewheel_delay (c macro)": [[0, "c.TMC4361A_FREEWHEEL_DELAY"]], "tmc4361a_freewheel_delay_mask (c macro)": [[0, "c.TMC4361A_FREEWHEEL_DELAY_MASK"]], "tmc4361a_freewheel_delay_shift (c macro)": [[0, "c.TMC4361A_FREEWHEEL_DELAY_SHIFT"]], "tmc4361a_frequency_mode_mask (c macro)": [[0, "c.TMC4361A_FREQUENCY_MODE_MASK"]], "tmc4361a_frequency_mode_shift (c macro)": [[0, "c.TMC4361A_FREQUENCY_MODE_SHIFT"]], "tmc4361a_frozen_mask (c macro)": [[0, "c.TMC4361A_FROZEN_MASK"]], "tmc4361a_frozen_shift (c macro)": [[0, "c.TMC4361A_FROZEN_SHIFT"]], "tmc4361a_fs_active_f_mask (c macro)": [[0, "c.TMC4361A_FS_ACTIVE_F_MASK"]], "tmc4361a_fs_active_f_shift (c macro)": [[0, "c.TMC4361A_FS_ACTIVE_F_SHIFT"]], "tmc4361a_fs_active_mask (c macro)": [[0, "c.TMC4361A_FS_ACTIVE_MASK"]], "tmc4361a_fs_active_shift (c macro)": [[0, "c.TMC4361A_FS_ACTIVE_SHIFT"]], "tmc4361a_fs_en_mask (c macro)": [[0, "c.TMC4361A_FS_EN_MASK"]], "tmc4361a_fs_en_shift (c macro)": [[0, "c.TMC4361A_FS_EN_SHIFT"]], "tmc4361a_fs_per_rev_mask (c macro)": [[0, "c.TMC4361A_FS_PER_REV_MASK"]], "tmc4361a_fs_per_rev_shift (c macro)": [[0, "c.TMC4361A_FS_PER_REV_SHIFT"]], "tmc4361a_fs_sdout_mask (c macro)": [[0, "c.TMC4361A_FS_SDOUT_MASK"]], "tmc4361a_fs_sdout_shift (c macro)": [[0, "c.TMC4361A_FS_SDOUT_SHIFT"]], "tmc4361a_fs_vel_mask (c macro)": [[0, "c.TMC4361A_FS_VEL_MASK"]], "tmc4361a_fs_vel_shift (c macro)": [[0, "c.TMC4361A_FS_VEL_SHIFT"]], "tmc4361a_fs_vel_wr (c macro)": [[0, "c.TMC4361A_FS_VEL_WR"]], "tmc4361a_gear_ratio (c macro)": [[0, "c.TMC4361A_GEAR_RATIO"]], "tmc4361a_gear_ratio_mask (c macro)": [[0, "c.TMC4361A_GEAR_RATIO_MASK"]], "tmc4361a_gear_ratio_shift (c macro)": [[0, "c.TMC4361A_GEAR_RATIO_SHIFT"]], "tmc4361a_general_conf (c macro)": [[0, "c.TMC4361A_GENERAL_CONF"]], "tmc4361a_hold_current_scale_en_mask (c macro)": [[0, "c.TMC4361A_HOLD_CURRENT_SCALE_EN_MASK"]], "tmc4361a_hold_current_scale_en_shift (c macro)": [[0, "c.TMC4361A_HOLD_CURRENT_SCALE_EN_SHIFT"]], "tmc4361a_hold_scale_delay (c macro)": [[0, "c.TMC4361A_HOLD_SCALE_DELAY"]], "tmc4361a_hold_scale_delay_mask (c macro)": [[0, "c.TMC4361A_HOLD_SCALE_DELAY_MASK"]], "tmc4361a_hold_scale_delay_shift (c macro)": [[0, "c.TMC4361A_HOLD_SCALE_DELAY_SHIFT"]], "tmc4361a_hold_scale_val_mask (c macro)": [[0, "c.TMC4361A_HOLD_SCALE_VAL_MASK"]], "tmc4361a_hold_scale_val_shift (c macro)": [[0, "c.TMC4361A_HOLD_SCALE_VAL_SHIFT"]], "tmc4361a_home_error_f_mask (c macro)": [[0, "c.TMC4361A_HOME_ERROR_F_MASK"]], "tmc4361a_home_error_f_shift (c macro)": [[0, "c.TMC4361A_HOME_ERROR_F_SHIFT"]], "tmc4361a_home_error_mask (c macro)": [[0, "c.TMC4361A_HOME_ERROR_MASK"]], "tmc4361a_home_error_shift (c macro)": [[0, "c.TMC4361A_HOME_ERROR_SHIFT"]], "tmc4361a_home_event_mask (c macro)": [[0, "c.TMC4361A_HOME_EVENT_MASK"]], "tmc4361a_home_event_shift (c macro)": [[0, "c.TMC4361A_HOME_EVENT_SHIFT"]], "tmc4361a_home_safety_margin (c macro)": [[0, "c.TMC4361A_HOME_SAFETY_MARGIN"]], "tmc4361a_home_safety_margin_mask (c macro)": [[0, "c.TMC4361A_HOME_SAFETY_MARGIN_MASK"]], "tmc4361a_home_safety_margin_shift (c macro)": [[0, "c.TMC4361A_HOME_SAFETY_MARGIN_SHIFT"]], "tmc4361a_ifreeze (c macro)": [[0, "c.TMC4361A_IFREEZE"]], "tmc4361a_ifreeze_mask (c macro)": [[0, "c.TMC4361A_IFREEZE_MASK"]], "tmc4361a_ifreeze_shift (c macro)": [[0, "c.TMC4361A_IFREEZE_SHIFT"]], "tmc4361a_ignore_ab_mask (c macro)": [[0, "c.TMC4361A_IGNORE_AB_MASK"]], "tmc4361a_ignore_ab_shift (c macro)": [[0, "c.TMC4361A_IGNORE_AB_SHIFT"]], "tmc4361a_immediate_start_in_mask (c macro)": [[0, "c.TMC4361A_IMMEDIATE_START_IN_MASK"]], "tmc4361a_immediate_start_in_shift (c macro)": [[0, "c.TMC4361A_IMMEDIATE_START_IN_SHIFT"]], "tmc4361a_input_filt_conf (c macro)": [[0, "c.TMC4361A_INPUT_FILT_CONF"]], "tmc4361a_intr_as_wired_and_mask (c macro)": [[0, "c.TMC4361A_INTR_AS_WIRED_AND_MASK"]], "tmc4361a_intr_as_wired_and_shift (c macro)": [[0, "c.TMC4361A_INTR_AS_WIRED_AND_SHIFT"]], "tmc4361a_intr_conf (c macro)": [[0, "c.TMC4361A_INTR_CONF"]], "tmc4361a_intr_pol_mask (c macro)": [[0, "c.TMC4361A_INTR_POL_MASK"]], "tmc4361a_intr_pol_shift (c macro)": [[0, "c.TMC4361A_INTR_POL_SHIFT"]], "tmc4361a_intr_tr_pu_pd_en_mask (c macro)": [[0, "c.TMC4361A_INTR_TR_PU_PD_EN_MASK"]], "tmc4361a_intr_tr_pu_pd_en_shift (c macro)": [[0, "c.TMC4361A_INTR_TR_PU_PD_EN_SHIFT"]], "tmc4361a_invert_enc_dir_mask (c macro)": [[0, "c.TMC4361A_INVERT_ENC_DIR_MASK"]], "tmc4361a_invert_enc_dir_shift (c macro)": [[0, "c.TMC4361A_INVERT_ENC_DIR_SHIFT"]], "tmc4361a_invert_pol_target_reached_mask (c macro)": [[0, "c.TMC4361A_INVERT_POL_TARGET_REACHED_MASK"]], "tmc4361a_invert_pol_target_reached_shift (c macro)": [[0, "c.TMC4361A_INVERT_POL_TARGET_REACHED_SHIFT"]], "tmc4361a_invert_stop_direction_mask (c macro)": [[0, "c.TMC4361A_INVERT_STOP_DIRECTION_MASK"]], "tmc4361a_invert_stop_direction_shift (c macro)": [[0, "c.TMC4361A_INVERT_STOP_DIRECTION_SHIFT"]], "tmc4361a_latch_enc_on_n_mask (c macro)": [[0, "c.TMC4361A_LATCH_ENC_ON_N_MASK"]], "tmc4361a_latch_enc_on_n_shift (c macro)": [[0, "c.TMC4361A_LATCH_ENC_ON_N_SHIFT"]], "tmc4361a_latch_x_on_active_l_mask (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_ACTIVE_L_MASK"]], "tmc4361a_latch_x_on_active_l_shift (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_ACTIVE_L_SHIFT"]], "tmc4361a_latch_x_on_active_r_mask (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_ACTIVE_R_MASK"]], "tmc4361a_latch_x_on_active_r_shift (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_ACTIVE_R_SHIFT"]], "tmc4361a_latch_x_on_inactive_l_mask (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_INACTIVE_L_MASK"]], "tmc4361a_latch_x_on_inactive_l_shift (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_INACTIVE_L_SHIFT"]], "tmc4361a_latch_x_on_inactive_r_mask (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_INACTIVE_R_MASK"]], "tmc4361a_latch_x_on_inactive_r_shift (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_INACTIVE_R_SHIFT"]], "tmc4361a_latch_x_on_n_mask (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_N_MASK"]], "tmc4361a_latch_x_on_n_shift (c macro)": [[0, "c.TMC4361A_LATCH_X_ON_N_SHIFT"]], "tmc4361a_left_aligned_data_mask (c macro)": [[0, "c.TMC4361A_LEFT_ALIGNED_DATA_MASK"]], "tmc4361a_left_aligned_data_shift (c macro)": [[0, "c.TMC4361A_LEFT_ALIGNED_DATA_SHIFT"]], "tmc4361a_manual_enc_const0 (c macro)": [[0, "c.TMC4361A_MANUAL_ENC_CONST0"]], "tmc4361a_manual_enc_const_mask (c macro)": [[0, "c.TMC4361A_MANUAL_ENC_CONST_MASK"]], "tmc4361a_manual_enc_const_shift (c macro)": [[0, "c.TMC4361A_MANUAL_ENC_CONST_SHIFT"]], "tmc4361a_max_acceleration (c macro)": [[0, "c.TMC4361A_MAX_ACCELERATION"]], "tmc4361a_max_phase_trap_mask (c macro)": [[0, "c.TMC4361A_MAX_PHASE_TRAP_MASK"]], "tmc4361a_max_phase_trap_shift (c macro)": [[0, "c.TMC4361A_MAX_PHASE_TRAP_SHIFT"]], "tmc4361a_max_velocity (c macro)": [[0, "c.TMC4361A_MAX_VELOCITY"]], "tmc4361a_mixed_decay_mask (c macro)": [[0, "c.TMC4361A_MIXED_DECAY_MASK"]], "tmc4361a_mixed_decay_shift (c macro)": [[0, "c.TMC4361A_MIXED_DECAY_SHIFT"]], "tmc4361a_modified_pos_copare_mask (c macro)": [[0, "c.TMC4361A_MODIFIED_POS_COPARE_MASK"]], "tmc4361a_modified_pos_copare_shift (c macro)": [[0, "c.TMC4361A_MODIFIED_POS_COPARE_SHIFT"]], "tmc4361a_motors (c macro)": [[0, "c.TMC4361A_MOTORS"]], "tmc4361a_motor_ev_mask (c macro)": [[0, "c.TMC4361A_MOTOR_EV_MASK"]], "tmc4361a_motor_ev_shift (c macro)": [[0, "c.TMC4361A_MOTOR_EV_SHIFT"]], "tmc4361a_mscnt_mask (c macro)": [[0, "c.TMC4361A_MSCNT_MASK"]], "tmc4361a_mscnt_rd (c macro)": [[0, "c.TMC4361A_MSCNT_RD"]], "tmc4361a_mscnt_shift (c macro)": [[0, "c.TMC4361A_MSCNT_SHIFT"]], "tmc4361a_mslutsel_mask (c macro)": [[0, "c.TMC4361A_MSLUTSEL_MASK"]], "tmc4361a_mslutsel_shift (c macro)": [[0, "c.TMC4361A_MSLUTSEL_SHIFT"]], "tmc4361a_mslutsel_wr (c macro)": [[0, "c.TMC4361A_MSLUTSEL_WR"]], "tmc4361a_mslut_0_mask (c macro)": [[0, "c.TMC4361A_MSLUT_0_MASK"]], "tmc4361a_mslut_0_shift (c macro)": [[0, "c.TMC4361A_MSLUT_0_SHIFT"]], "tmc4361a_mslut_0_wr (c macro)": [[0, "c.TMC4361A_MSLUT_0_WR"]], "tmc4361a_mslut_1_mask (c macro)": [[0, "c.TMC4361A_MSLUT_1_MASK"]], "tmc4361a_mslut_1_shift (c macro)": [[0, "c.TMC4361A_MSLUT_1_SHIFT"]], "tmc4361a_mslut_1_wr (c macro)": [[0, "c.TMC4361A_MSLUT_1_WR"]], "tmc4361a_mslut_2_mask (c macro)": [[0, "c.TMC4361A_MSLUT_2_MASK"]], "tmc4361a_mslut_2_shift (c macro)": [[0, "c.TMC4361A_MSLUT_2_SHIFT"]], "tmc4361a_mslut_2_wr (c macro)": [[0, "c.TMC4361A_MSLUT_2_WR"]], "tmc4361a_mslut_3_mask (c macro)": [[0, "c.TMC4361A_MSLUT_3_MASK"]], "tmc4361a_mslut_3_shift (c macro)": [[0, "c.TMC4361A_MSLUT_3_SHIFT"]], "tmc4361a_mslut_3_wr (c macro)": [[0, "c.TMC4361A_MSLUT_3_WR"]], "tmc4361a_mslut_4_mask (c macro)": [[0, "c.TMC4361A_MSLUT_4_MASK"]], "tmc4361a_mslut_4_shift (c macro)": [[0, "c.TMC4361A_MSLUT_4_SHIFT"]], "tmc4361a_mslut_4_wr (c macro)": [[0, "c.TMC4361A_MSLUT_4_WR"]], "tmc4361a_mslut_5_mask (c macro)": [[0, "c.TMC4361A_MSLUT_5_MASK"]], "tmc4361a_mslut_5_shift (c macro)": [[0, "c.TMC4361A_MSLUT_5_SHIFT"]], "tmc4361a_mslut_5_wr (c macro)": [[0, "c.TMC4361A_MSLUT_5_WR"]], "tmc4361a_mslut_6_mask (c macro)": [[0, "c.TMC4361A_MSLUT_6_MASK"]], "tmc4361a_mslut_6_shift (c macro)": [[0, "c.TMC4361A_MSLUT_6_SHIFT"]], "tmc4361a_mslut_6_wr (c macro)": [[0, "c.TMC4361A_MSLUT_6_WR"]], "tmc4361a_mslut_7_mask (c macro)": [[0, "c.TMC4361A_MSLUT_7_MASK"]], "tmc4361a_mslut_7_shift (c macro)": [[0, "c.TMC4361A_MSLUT_7_SHIFT"]], "tmc4361a_mslut_7_wr (c macro)": [[0, "c.TMC4361A_MSLUT_7_WR"]], "tmc4361a_msoffset_mask (c macro)": [[0, "c.TMC4361A_MSOFFSET_MASK"]], "tmc4361a_msoffset_shift (c macro)": [[0, "c.TMC4361A_MSOFFSET_SHIFT"]], "tmc4361a_msoffset_wr (c macro)": [[0, "c.TMC4361A_MSOFFSET_WR"]], "tmc4361a_mstep_per_fs_mask (c macro)": [[0, "c.TMC4361A_MSTEP_PER_FS_MASK"]], "tmc4361a_mstep_per_fs_shift (c macro)": [[0, "c.TMC4361A_MSTEP_PER_FS_SHIFT"]], "tmc4361a_multi_cycle_fail_f__ser_enc_var_f_mask (c macro)": [[0, "c.TMC4361A_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_MASK"]], "tmc4361a_multi_cycle_fail_f__ser_enc_var_f_shift (c macro)": [[0, "c.TMC4361A_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_SHIFT"]], "tmc4361a_multi_turn_in_en_mask (c macro)": [[0, "c.TMC4361A_MULTI_TURN_IN_EN_MASK"]], "tmc4361a_multi_turn_in_en_shift (c macro)": [[0, "c.TMC4361A_MULTI_TURN_IN_EN_SHIFT"]], "tmc4361a_multi_turn_in_signed_mask (c macro)": [[0, "c.TMC4361A_MULTI_TURN_IN_SIGNED_MASK"]], "tmc4361a_multi_turn_in_signed_shift (c macro)": [[0, "c.TMC4361A_MULTI_TURN_IN_SIGNED_SHIFT"]], "tmc4361a_multi_turn_out_en_mask (c macro)": [[0, "c.TMC4361A_MULTI_TURN_OUT_EN_MASK"]], "tmc4361a_multi_turn_out_en_shift (c macro)": [[0, "c.TMC4361A_MULTI_TURN_OUT_EN_SHIFT"]], "tmc4361a_multi_turn_res_mask (c macro)": [[0, "c.TMC4361A_MULTI_TURN_RES_MASK"]], "tmc4361a_multi_turn_res_out_mask (c macro)": [[0, "c.TMC4361A_MULTI_TURN_RES_OUT_MASK"]], "tmc4361a_multi_turn_res_out_shift (c macro)": [[0, "c.TMC4361A_MULTI_TURN_RES_OUT_SHIFT"]], "tmc4361a_multi_turn_res_shift (c macro)": [[0, "c.TMC4361A_MULTI_TURN_RES_SHIFT"]], "tmc4361a_new_out_bit_at_rise_mask (c macro)": [[0, "c.TMC4361A_NEW_OUT_BIT_AT_RISE_MASK"]], "tmc4361a_new_out_bit_at_rise_shift (c macro)": [[0, "c.TMC4361A_NEW_OUT_BIT_AT_RISE_SHIFT"]], "tmc4361a_no_enc_vel_preproc_mask (c macro)": [[0, "c.TMC4361A_NO_ENC_VEL_PREPROC_MASK"]], "tmc4361a_no_enc_vel_preproc_shift (c macro)": [[0, "c.TMC4361A_NO_ENC_VEL_PREPROC_SHIFT"]], "tmc4361a_n_active_f_mask (c macro)": [[0, "c.TMC4361A_N_ACTIVE_F_MASK"]], "tmc4361a_n_active_f_shift (c macro)": [[0, "c.TMC4361A_N_ACTIVE_F_SHIFT"]], "tmc4361a_n_active_mask (c macro)": [[0, "c.TMC4361A_N_ACTIVE_MASK"]], "tmc4361a_n_active_shift (c macro)": [[0, "c.TMC4361A_N_ACTIVE_SHIFT"]], "tmc4361a_n_chan_sensitivity_mask (c macro)": [[0, "c.TMC4361A_N_CHAN_SENSITIVITY_MASK"]], "tmc4361a_n_chan_sensitivity_shift (c macro)": [[0, "c.TMC4361A_N_CHAN_SENSITIVITY_SHIFT"]], "tmc4361a_oca_mask (c macro)": [[0, "c.TMC4361A_OCA_MASK"]], "tmc4361a_oca_shift (c macro)": [[0, "c.TMC4361A_OCA_SHIFT"]], "tmc4361a_ocb_mask (c macro)": [[0, "c.TMC4361A_OCB_MASK"]], "tmc4361a_ocb_shift (c macro)": [[0, "c.TMC4361A_OCB_SHIFT"]], "tmc4361a_ochs_mask (c macro)": [[0, "c.TMC4361A_OCHS_MASK"]], "tmc4361a_ochs_shift (c macro)": [[0, "c.TMC4361A_OCHS_SHIFT"]], "tmc4361a_ola_mask (c macro)": [[0, "c.TMC4361A_OLA_MASK"]], "tmc4361a_ola_shift (c macro)": [[0, "c.TMC4361A_OLA_SHIFT"]], "tmc4361a_olb_mask (c macro)": [[0, "c.TMC4361A_OLB_MASK"]], "tmc4361a_olb_shift (c macro)": [[0, "c.TMC4361A_OLB_SHIFT"]], "tmc4361a_operation_mode_mask (c macro)": [[0, "c.TMC4361A_OPERATION_MODE_MASK"]], "tmc4361a_operation_mode_shift (c macro)": [[0, "c.TMC4361A_OPERATION_MODE_SHIFT"]], "tmc4361a_otpw_mask (c macro)": [[0, "c.TMC4361A_OTPW_MASK"]], "tmc4361a_otpw_shift (c macro)": [[0, "c.TMC4361A_OTPW_SHIFT"]], "tmc4361a_ot_mask (c macro)": [[0, "c.TMC4361A_OT_MASK"]], "tmc4361a_ot_shift (c macro)": [[0, "c.TMC4361A_OT_SHIFT"]], "tmc4361a_pid_dv_clip_mask (c macro)": [[0, "c.TMC4361A_PID_DV_CLIP_MASK"]], "tmc4361a_pid_dv_clip_shift (c macro)": [[0, "c.TMC4361A_PID_DV_CLIP_SHIFT"]], "tmc4361a_pid_dv_clip_wr (c macro)": [[0, "c.TMC4361A_PID_DV_CLIP_WR"]], "tmc4361a_pid_d_clkdiv_mask (c macro)": [[0, "c.TMC4361A_PID_D_CLKDIV_MASK"]], "tmc4361a_pid_d_clkdiv_shift (c macro)": [[0, "c.TMC4361A_PID_D_CLKDIV_SHIFT"]], "tmc4361a_pid_d_clkdiv_wr (c macro)": [[0, "c.TMC4361A_PID_D_CLKDIV_WR"]], "tmc4361a_pid_d_mask (c macro)": [[0, "c.TMC4361A_PID_D_MASK"]], "tmc4361a_pid_d_shift (c macro)": [[0, "c.TMC4361A_PID_D_SHIFT"]], "tmc4361a_pid_d_wr (c macro)": [[0, "c.TMC4361A_PID_D_WR"]], "tmc4361a_pid_e_mask (c macro)": [[0, "c.TMC4361A_PID_E_MASK"]], "tmc4361a_pid_e_rd (c macro)": [[0, "c.TMC4361A_PID_E_RD"]], "tmc4361a_pid_e_shift (c macro)": [[0, "c.TMC4361A_PID_E_SHIFT"]], "tmc4361a_pid_isum_rd (c macro)": [[0, "c.TMC4361A_PID_ISUM_RD"]], "tmc4361a_pid_isum_rd_mask (c macro)": [[0, "c.TMC4361A_PID_ISUM_RD_MASK"]], "tmc4361a_pid_isum_rd_shift (c macro)": [[0, "c.TMC4361A_PID_ISUM_RD_SHIFT"]], "tmc4361a_pid_i_clip_mask (c macro)": [[0, "c.TMC4361A_PID_I_CLIP_MASK"]], "tmc4361a_pid_i_clip_shift (c macro)": [[0, "c.TMC4361A_PID_I_CLIP_SHIFT"]], "tmc4361a_pid_i_clip_wr (c macro)": [[0, "c.TMC4361A_PID_I_CLIP_WR"]], "tmc4361a_pid_i_mask (c macro)": [[0, "c.TMC4361A_PID_I_MASK"]], "tmc4361a_pid_i_shift (c macro)": [[0, "c.TMC4361A_PID_I_SHIFT"]], "tmc4361a_pid_i_wr (c macro)": [[0, "c.TMC4361A_PID_I_WR"]], "tmc4361a_pid_p_mask (c macro)": [[0, "c.TMC4361A_PID_P_MASK"]], "tmc4361a_pid_p_shift (c macro)": [[0, "c.TMC4361A_PID_P_SHIFT"]], "tmc4361a_pid_p_wr (c macro)": [[0, "c.TMC4361A_PID_P_WR"]], "tmc4361a_pid_tolerance_mask (c macro)": [[0, "c.TMC4361A_PID_TOLERANCE_MASK"]], "tmc4361a_pid_tolerance_shift (c macro)": [[0, "c.TMC4361A_PID_TOLERANCE_SHIFT"]], "tmc4361a_pid_tolerance_wr (c macro)": [[0, "c.TMC4361A_PID_TOLERANCE_WR"]], "tmc4361a_pid_vel_mask (c macro)": [[0, "c.TMC4361A_PID_VEL_MASK"]], "tmc4361a_pid_vel_rd (c macro)": [[0, "c.TMC4361A_PID_VEL_RD"]], "tmc4361a_pid_vel_shift (c macro)": [[0, "c.TMC4361A_PID_VEL_SHIFT"]], "tmc4361a_pipeline_en0_mask (c macro)": [[0, "c.TMC4361A_PIPELINE_EN0_MASK"]], "tmc4361a_pipeline_en0_shift (c macro)": [[0, "c.TMC4361A_PIPELINE_EN0_SHIFT"]], "tmc4361a_pipeline_en1_mask (c macro)": [[0, "c.TMC4361A_PIPELINE_EN1_MASK"]], "tmc4361a_pipeline_en1_shift (c macro)": [[0, "c.TMC4361A_PIPELINE_EN1_SHIFT"]], "tmc4361a_pipeline_en2_mask (c macro)": [[0, "c.TMC4361A_PIPELINE_EN2_MASK"]], "tmc4361a_pipeline_en2_shift (c macro)": [[0, "c.TMC4361A_PIPELINE_EN2_SHIFT"]], "tmc4361a_pipeline_en3_mask (c macro)": [[0, "c.TMC4361A_PIPELINE_EN3_MASK"]], "tmc4361a_pipeline_en3_shift (c macro)": [[0, "c.TMC4361A_PIPELINE_EN3_SHIFT"]], "tmc4361a_polling_reg_gstat_mask (c macro)": [[0, "c.TMC4361A_POLLING_REG_GSTAT_MASK"]], "tmc4361a_polling_reg_gstat_shift (c macro)": [[0, "c.TMC4361A_POLLING_REG_GSTAT_SHIFT"]], "tmc4361a_polling_reg_lost_steps_mask (c macro)": [[0, "c.TMC4361A_POLLING_REG_LOST_STEPS_MASK"]], "tmc4361a_polling_reg_lost_steps_shift (c macro)": [[0, "c.TMC4361A_POLLING_REG_LOST_STEPS_SHIFT"]], "tmc4361a_polling_reg_pwm_scale_mask (c macro)": [[0, "c.TMC4361A_POLLING_REG_PWM_SCALE_MASK"]], "tmc4361a_polling_reg_pwm_scale_shift (c macro)": [[0, "c.TMC4361A_POLLING_REG_PWM_SCALE_SHIFT"]], "tmc4361a_polling_reg_wr (c macro)": [[0, "c.TMC4361A_POLLING_REG_WR"]], "tmc4361a_polling_status_mask (c macro)": [[0, "c.TMC4361A_POLLING_STATUS_MASK"]], "tmc4361a_polling_status_rd (c macro)": [[0, "c.TMC4361A_POLLING_STATUS_RD"]], "tmc4361a_polling_status_shift (c macro)": [[0, "c.TMC4361A_POLLING_STATUS_SHIFT"]], "tmc4361a_poll_block_exp_mask (c macro)": [[0, "c.TMC4361A_POLL_BLOCK_EXP_MASK"]], "tmc4361a_poll_block_exp_shift (c macro)": [[0, "c.TMC4361A_POLL_BLOCK_EXP_SHIFT"]], "tmc4361a_pol_a_for_n_mask (c macro)": [[0, "c.TMC4361A_POL_A_FOR_N_MASK"]], "tmc4361a_pol_a_for_n_shift (c macro)": [[0, "c.TMC4361A_POL_A_FOR_N_SHIFT"]], "tmc4361a_pol_b_for_n_mask (c macro)": [[0, "c.TMC4361A_POL_B_FOR_N_MASK"]], "tmc4361a_pol_b_for_n_shift (c macro)": [[0, "c.TMC4361A_POL_B_FOR_N_SHIFT"]], "tmc4361a_pol_dir_in_mask (c macro)": [[0, "c.TMC4361A_POL_DIR_IN_MASK"]], "tmc4361a_pol_dir_in_shift (c macro)": [[0, "c.TMC4361A_POL_DIR_IN_SHIFT"]], "tmc4361a_pol_dir_out_mask (c macro)": [[0, "c.TMC4361A_POL_DIR_OUT_MASK"]], "tmc4361a_pol_dir_out_shift (c macro)": [[0, "c.TMC4361A_POL_DIR_OUT_SHIFT"]], "tmc4361a_pol_n_mask (c macro)": [[0, "c.TMC4361A_POL_N_MASK"]], "tmc4361a_pol_n_shift (c macro)": [[0, "c.TMC4361A_POL_N_SHIFT"]], "tmc4361a_pol_start_signal_mask (c macro)": [[0, "c.TMC4361A_POL_START_SIGNAL_MASK"]], "tmc4361a_pol_start_signal_shift (c macro)": [[0, "c.TMC4361A_POL_START_SIGNAL_SHIFT"]], "tmc4361a_pol_stop_left_mask (c macro)": [[0, "c.TMC4361A_POL_STOP_LEFT_MASK"]], "tmc4361a_pol_stop_left_shift (c macro)": [[0, "c.TMC4361A_POL_STOP_LEFT_SHIFT"]], "tmc4361a_pol_stop_right_mask (c macro)": [[0, "c.TMC4361A_POL_STOP_RIGHT_MASK"]], "tmc4361a_pol_stop_right_shift (c macro)": [[0, "c.TMC4361A_POL_STOP_RIGHT_SHIFT"]], "tmc4361a_pos_comp (c macro)": [[0, "c.TMC4361A_POS_COMP"]], "tmc4361a_pos_comp_mask (c macro)": [[0, "c.TMC4361A_POS_COMP_MASK"]], "tmc4361a_pos_comp_output_mask (c macro)": [[0, "c.TMC4361A_POS_COMP_OUTPUT_MASK"]], "tmc4361a_pos_comp_output_shift (c macro)": [[0, "c.TMC4361A_POS_COMP_OUTPUT_SHIFT"]], "tmc4361a_pos_comp_reached_f_mask (c macro)": [[0, "c.TMC4361A_POS_COMP_REACHED_F_MASK"]], "tmc4361a_pos_comp_reached_f_shift (c macro)": [[0, "c.TMC4361A_POS_COMP_REACHED_F_SHIFT"]], "tmc4361a_pos_comp_reached_mask (c macro)": [[0, "c.TMC4361A_POS_COMP_REACHED_MASK"]], "tmc4361a_pos_comp_reached_shift (c macro)": [[0, "c.TMC4361A_POS_COMP_REACHED_SHIFT"]], "tmc4361a_pos_comp_shift (c macro)": [[0, "c.TMC4361A_POS_COMP_SHIFT"]], "tmc4361a_pos_comp_source_mask (c macro)": [[0, "c.TMC4361A_POS_COMP_SOURCE_MASK"]], "tmc4361a_pos_comp_source_shift (c macro)": [[0, "c.TMC4361A_POS_COMP_SOURCE_SHIFT"]], "tmc4361a_pwm_ampl_mask (c macro)": [[0, "c.TMC4361A_PWM_AMPL_MASK"]], "tmc4361a_pwm_ampl_shift (c macro)": [[0, "c.TMC4361A_PWM_AMPL_SHIFT"]], "tmc4361a_pwm_freq (c macro)": [[0, "c.TMC4361A_PWM_FREQ"]], "tmc4361a_pwm_freq_mask (c macro)": [[0, "c.TMC4361A_PWM_FREQ_MASK"]], "tmc4361a_pwm_freq_shift (c macro)": [[0, "c.TMC4361A_PWM_FREQ_SHIFT"]], "tmc4361a_pwm_out_en_mask (c macro)": [[0, "c.TMC4361A_PWM_OUT_EN_MASK"]], "tmc4361a_pwm_out_en_shift (c macro)": [[0, "c.TMC4361A_PWM_OUT_EN_SHIFT"]], "tmc4361a_pwm_phase_shft_en_mask (c macro)": [[0, "c.TMC4361A_PWM_PHASE_SHFT_EN_MASK"]], "tmc4361a_pwm_phase_shft_en_shift (c macro)": [[0, "c.TMC4361A_PWM_PHASE_SHFT_EN_SHIFT"]], "tmc4361a_pwm_scale_en_mask (c macro)": [[0, "c.TMC4361A_PWM_SCALE_EN_MASK"]], "tmc4361a_pwm_scale_en_shift (c macro)": [[0, "c.TMC4361A_PWM_SCALE_EN_SHIFT"]], "tmc4361a_pwm_vmax (c macro)": [[0, "c.TMC4361A_PWM_VMAX"]], "tmc4361a_pwm_vmax_mask (c macro)": [[0, "c.TMC4361A_PWM_VMAX_MASK"]], "tmc4361a_pwm_vmax_shift (c macro)": [[0, "c.TMC4361A_PWM_VMAX_SHIFT"]], "tmc4361a_rampmode (c macro)": [[0, "c.TMC4361A_RAMPMODE"]], "tmc4361a_ramp_hold (c macro)": [[0, "c.TMC4361A_RAMP_HOLD"]], "tmc4361a_ramp_position (c macro)": [[0, "c.TMC4361A_RAMP_POSITION"]], "tmc4361a_ramp_profile_mask (c macro)": [[0, "c.TMC4361A_RAMP_PROFILE_MASK"]], "tmc4361a_ramp_profile_shift (c macro)": [[0, "c.TMC4361A_RAMP_PROFILE_SHIFT"]], "tmc4361a_ramp_sshape (c macro)": [[0, "c.TMC4361A_RAMP_SSHAPE"]], "tmc4361a_ramp_state_00_mask (c macro)": [[0, "c.TMC4361A_RAMP_STATE_00_MASK"]], "tmc4361a_ramp_state_00_shift (c macro)": [[0, "c.TMC4361A_RAMP_STATE_00_SHIFT"]], "tmc4361a_ramp_state_01_mask (c macro)": [[0, "c.TMC4361A_RAMP_STATE_01_MASK"]], "tmc4361a_ramp_state_01_shift (c macro)": [[0, "c.TMC4361A_RAMP_STATE_01_SHIFT"]], "tmc4361a_ramp_state_10_mask (c macro)": [[0, "c.TMC4361A_RAMP_STATE_10_MASK"]], "tmc4361a_ramp_state_10_shift (c macro)": [[0, "c.TMC4361A_RAMP_STATE_10_SHIFT"]], "tmc4361a_ramp_state_f_mask (c macro)": [[0, "c.TMC4361A_RAMP_STATE_F_MASK"]], "tmc4361a_ramp_state_f_shift (c macro)": [[0, "c.TMC4361A_RAMP_STATE_F_SHIFT"]], "tmc4361a_ramp_trapez (c macro)": [[0, "c.TMC4361A_RAMP_TRAPEZ"]], "tmc4361a_reference_conf (c macro)": [[0, "c.TMC4361A_REFERENCE_CONF"]], "tmc4361a_register_count (c macro)": [[0, "c.TMC4361A_REGISTER_COUNT"]], "tmc4361a_regulation_modus_mask (c macro)": [[0, "c.TMC4361A_REGULATION_MODUS_MASK"]], "tmc4361a_regulation_modus_shift (c macro)": [[0, "c.TMC4361A_REGULATION_MODUS_SHIFT"]], "tmc4361a_reset_reg (c macro)": [[0, "c.TMC4361A_RESET_REG"]], "tmc4361a_reset_reg_mask (c macro)": [[0, "c.TMC4361A_RESET_REG_MASK"]], "tmc4361a_reset_reg_shift (c macro)": [[0, "c.TMC4361A_RESET_REG_SHIFT"]], "tmc4361a_reverse_motor_dir_mask (c macro)": [[0, "c.TMC4361A_REVERSE_MOTOR_DIR_MASK"]], "tmc4361a_reverse_motor_dir_shift (c macro)": [[0, "c.TMC4361A_REVERSE_MOTOR_DIR_SHIFT"]], "tmc4361a_rev_cnt_rd (c macro)": [[0, "c.TMC4361A_REV_CNT_RD"]], "tmc4361a_rst_ev_mask (c macro)": [[0, "c.TMC4361A_RST_EV_MASK"]], "tmc4361a_rst_ev_shift (c macro)": [[0, "c.TMC4361A_RST_EV_SHIFT"]], "tmc4361a_s2ga_mask (c macro)": [[0, "c.TMC4361A_S2GA_MASK"]], "tmc4361a_s2ga_shift (c macro)": [[0, "c.TMC4361A_S2GA_SHIFT"]], "tmc4361a_s2gb_mask (c macro)": [[0, "c.TMC4361A_S2GB_MASK"]], "tmc4361a_s2gb_shift (c macro)": [[0, "c.TMC4361A_S2GB_SHIFT"]], "tmc4361a_scale_param_mask (c macro)": [[0, "c.TMC4361A_SCALE_PARAM_MASK"]], "tmc4361a_scale_param_rd (c macro)": [[0, "c.TMC4361A_SCALE_PARAM_RD"]], "tmc4361a_scale_param_shift (c macro)": [[0, "c.TMC4361A_SCALE_PARAM_SHIFT"]], "tmc4361a_scale_vale_transfer_en_mask (c macro)": [[0, "c.TMC4361A_SCALE_VALE_TRANSFER_EN_MASK"]], "tmc4361a_scale_vale_transfer_en_shift (c macro)": [[0, "c.TMC4361A_SCALE_VALE_TRANSFER_EN_SHIFT"]], "tmc4361a_scale_values (c macro)": [[0, "c.TMC4361A_SCALE_VALUES"]], "tmc4361a_sck_low_before_csn_mask (c macro)": [[0, "c.TMC4361A_SCK_LOW_BEFORE_CSN_MASK"]], "tmc4361a_sck_low_before_csn_shift (c macro)": [[0, "c.TMC4361A_SCK_LOW_BEFORE_CSN_SHIFT"]], "tmc4361a_sdin_mode_mask (c macro)": [[0, "c.TMC4361A_SDIN_MODE_MASK"]], "tmc4361a_sdin_mode_shift (c macro)": [[0, "c.TMC4361A_SDIN_MODE_SHIFT"]], "tmc4361a_sd_filt0_mask (c macro)": [[0, "c.TMC4361A_SD_FILT0_MASK"]], "tmc4361a_sd_filt0_shift (c macro)": [[0, "c.TMC4361A_SD_FILT0_SHIFT"]], "tmc4361a_sd_filt1_mask (c macro)": [[0, "c.TMC4361A_SD_FILT1_MASK"]], "tmc4361a_sd_filt1_shift (c macro)": [[0, "c.TMC4361A_SD_FILT1_SHIFT"]], "tmc4361a_sd_filt2_mask (c macro)": [[0, "c.TMC4361A_SD_FILT2_MASK"]], "tmc4361a_sd_filt2_shift (c macro)": [[0, "c.TMC4361A_SD_FILT2_SHIFT"]], "tmc4361a_sd_filt3_mask (c macro)": [[0, "c.TMC4361A_SD_FILT3_MASK"]], "tmc4361a_sd_filt3_shift (c macro)": [[0, "c.TMC4361A_SD_FILT3_SHIFT"]], "tmc4361a_sd_indirect_control_mask (c macro)": [[0, "c.TMC4361A_SD_INDIRECT_CONTROL_MASK"]], "tmc4361a_sd_indirect_control_shift (c macro)": [[0, "c.TMC4361A_SD_INDIRECT_CONTROL_SHIFT"]], "tmc4361a_sec_drive_current_scale_en_mask (c macro)": [[0, "c.TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_MASK"]], "tmc4361a_sec_drive_current_scale_en_shift (c macro)": [[0, "c.TMC4361A_SEC_DRIVE_CURRENT_SCALE_EN_SHIFT"]], "tmc4361a_serial_addr_bits_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ADDR_BITS_MASK"]], "tmc4361a_serial_addr_bits_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ADDR_BITS_SHIFT"]], "tmc4361a_serial_data_bits_mask (c macro)": [[0, "c.TMC4361A_SERIAL_DATA_BITS_MASK"]], "tmc4361a_serial_data_bits_shift (c macro)": [[0, "c.TMC4361A_SERIAL_DATA_BITS_SHIFT"]], "tmc4361a_serial_enc_flags_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAGS_MASK"]], "tmc4361a_serial_enc_flags_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAGS_SHIFT"]], "tmc4361a_serial_enc_flag_0_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAG_0_MASK"]], "tmc4361a_serial_enc_flag_0_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAG_0_SHIFT"]], "tmc4361a_serial_enc_flag_1_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAG_1_MASK"]], "tmc4361a_serial_enc_flag_1_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAG_1_SHIFT"]], "tmc4361a_serial_enc_flag_2_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAG_2_MASK"]], "tmc4361a_serial_enc_flag_2_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAG_2_SHIFT"]], "tmc4361a_serial_enc_flag_3_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAG_3_MASK"]], "tmc4361a_serial_enc_flag_3_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_FLAG_3_SHIFT"]], "tmc4361a_serial_enc_in_mode_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_IN_MODE_MASK"]], "tmc4361a_serial_enc_in_mode_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_IN_MODE_SHIFT"]], "tmc4361a_serial_enc_out_diff_disable_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_OUT_DIFF_DISABLE_MASK"]], "tmc4361a_serial_enc_out_diff_disable_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_OUT_DIFF_DISABLE_SHIFT"]], "tmc4361a_serial_enc_out_enable_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_OUT_ENABLE_MASK"]], "tmc4361a_serial_enc_out_enable_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_OUT_ENABLE_SHIFT"]], "tmc4361a_serial_enc_variation_limit_mask (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_VARIATION_LIMIT_MASK"]], "tmc4361a_serial_enc_variation_limit_shift (c macro)": [[0, "c.TMC4361A_SERIAL_ENC_VARIATION_LIMIT_SHIFT"]], "tmc4361a_ser_clk_in_high_mask (c macro)": [[0, "c.TMC4361A_SER_CLK_IN_HIGH_MASK"]], "tmc4361a_ser_clk_in_high_shift (c macro)": [[0, "c.TMC4361A_SER_CLK_IN_HIGH_SHIFT"]], "tmc4361a_ser_clk_in_high_wr (c macro)": [[0, "c.TMC4361A_SER_CLK_IN_HIGH_WR"]], "tmc4361a_ser_clk_in_low_mask (c macro)": [[0, "c.TMC4361A_SER_CLK_IN_LOW_MASK"]], "tmc4361a_ser_clk_in_low_shift (c macro)": [[0, "c.TMC4361A_SER_CLK_IN_LOW_SHIFT"]], "tmc4361a_ser_clk_in_low_wr (c macro)": [[0, "c.TMC4361A_SER_CLK_IN_LOW_WR"]], "tmc4361a_ser_data_done_mask (c macro)": [[0, "c.TMC4361A_SER_DATA_DONE_MASK"]], "tmc4361a_ser_data_done_shift (c macro)": [[0, "c.TMC4361A_SER_DATA_DONE_SHIFT"]], "tmc4361a_ser_enc_data_fail_mask (c macro)": [[0, "c.TMC4361A_SER_ENC_DATA_FAIL_MASK"]], "tmc4361a_ser_enc_data_fail_shift (c macro)": [[0, "c.TMC4361A_SER_ENC_DATA_FAIL_SHIFT"]], "tmc4361a_ser_enc_variation_mask (c macro)": [[0, "c.TMC4361A_SER_ENC_VARIATION_MASK"]], "tmc4361a_ser_enc_variation_shift (c macro)": [[0, "c.TMC4361A_SER_ENC_VARIATION_SHIFT"]], "tmc4361a_ser_enc_variation_wr (c macro)": [[0, "c.TMC4361A_SER_ENC_VARIATION_WR"]], "tmc4361a_ser_ptime_mask (c macro)": [[0, "c.TMC4361A_SER_PTIME_MASK"]], "tmc4361a_ser_ptime_shift (c macro)": [[0, "c.TMC4361A_SER_PTIME_SHIFT"]], "tmc4361a_ser_ptime_wr (c macro)": [[0, "c.TMC4361A_SER_PTIME_WR"]], "tmc4361a_sg_mask (c macro)": [[0, "c.TMC4361A_SG_MASK"]], "tmc4361a_sg_shift (c macro)": [[0, "c.TMC4361A_SG_SHIFT"]], "tmc4361a_shadow_miss_cnt_mask (c macro)": [[0, "c.TMC4361A_SHADOW_MISS_CNT_MASK"]], "tmc4361a_shadow_miss_cnt_shift (c macro)": [[0, "c.TMC4361A_SHADOW_MISS_CNT_SHIFT"]], "tmc4361a_shadow_option_mask (c macro)": [[0, "c.TMC4361A_SHADOW_OPTION_MASK"]], "tmc4361a_shadow_option_shift (c macro)": [[0, "c.TMC4361A_SHADOW_OPTION_SHIFT"]], "tmc4361a_sh_reg0 (c macro)": [[0, "c.TMC4361A_SH_REG0"]], "tmc4361a_sh_reg0_vmax_mask (c macro)": [[0, "c.TMC4361A_SH_REG0_VMAX_MASK"]], "tmc4361a_sh_reg0_vmax_shift (c macro)": [[0, "c.TMC4361A_SH_REG0_VMAX_SHIFT"]], "tmc4361a_sh_reg1 (c macro)": [[0, "c.TMC4361A_SH_REG1"]], "tmc4361a_sh_reg10 (c macro)": [[0, "c.TMC4361A_SH_REG10"]], "tmc4361a_sh_reg10_astart_mask (c macro)": [[0, "c.TMC4361A_SH_REG10_ASTART_MASK"]], "tmc4361a_sh_reg10_astart_shift (c macro)": [[0, "c.TMC4361A_SH_REG10_ASTART_SHIFT"]], "tmc4361a_sh_reg10_bow1_mask (c macro)": [[0, "c.TMC4361A_SH_REG10_BOW1_MASK"]], "tmc4361a_sh_reg10_bow1_shift (c macro)": [[0, "c.TMC4361A_SH_REG10_BOW1_SHIFT"]], "tmc4361a_sh_reg10_bow3_mask (c macro)": [[0, "c.TMC4361A_SH_REG10_BOW3_MASK"]], "tmc4361a_sh_reg10_bow3_shift (c macro)": [[0, "c.TMC4361A_SH_REG10_BOW3_SHIFT"]], "tmc4361a_sh_reg11 (c macro)": [[0, "c.TMC4361A_SH_REG11"]], "tmc4361a_sh_reg11_bow2_mask (c macro)": [[0, "c.TMC4361A_SH_REG11_BOW2_MASK"]], "tmc4361a_sh_reg11_bow2_shift (c macro)": [[0, "c.TMC4361A_SH_REG11_BOW2_SHIFT"]], "tmc4361a_sh_reg11_bow4_mask (c macro)": [[0, "c.TMC4361A_SH_REG11_BOW4_MASK"]], "tmc4361a_sh_reg11_bow4_shift (c macro)": [[0, "c.TMC4361A_SH_REG11_BOW4_SHIFT"]], "tmc4361a_sh_reg11_dfinal_mask (c macro)": [[0, "c.TMC4361A_SH_REG11_DFINAL_MASK"]], "tmc4361a_sh_reg11_dfinal_shift (c macro)": [[0, "c.TMC4361A_SH_REG11_DFINAL_SHIFT"]], "tmc4361a_sh_reg12 (c macro)": [[0, "c.TMC4361A_SH_REG12"]], "tmc4361a_sh_reg12_bow3_mask (c macro)": [[0, "c.TMC4361A_SH_REG12_BOW3_MASK"]], "tmc4361a_sh_reg12_bow3_shift (c macro)": [[0, "c.TMC4361A_SH_REG12_BOW3_SHIFT"]], "tmc4361a_sh_reg12_vbreak_mask (c macro)": [[0, "c.TMC4361A_SH_REG12_VBREAK_MASK"]], "tmc4361a_sh_reg12_vbreak_shift (c macro)": [[0, "c.TMC4361A_SH_REG12_VBREAK_SHIFT"]], "tmc4361a_sh_reg13 (c macro)": [[0, "c.TMC4361A_SH_REG13"]], "tmc4361a_sh_reg13_bow4_mask (c macro)": [[0, "c.TMC4361A_SH_REG13_BOW4_MASK"]], "tmc4361a_sh_reg13_bow4_shift (c macro)": [[0, "c.TMC4361A_SH_REG13_BOW4_SHIFT"]], "tmc4361a_sh_reg13_vstart_mask (c macro)": [[0, "c.TMC4361A_SH_REG13_VSTART_MASK"]], "tmc4361a_sh_reg13_vstart_shift (c macro)": [[0, "c.TMC4361A_SH_REG13_VSTART_SHIFT"]], "tmc4361a_sh_reg13_vstop_mask (c macro)": [[0, "c.TMC4361A_SH_REG13_VSTOP_MASK"]], "tmc4361a_sh_reg13_vstop_shift (c macro)": [[0, "c.TMC4361A_SH_REG13_VSTOP_SHIFT"]], "tmc4361a_sh_reg1_amax_mask (c macro)": [[0, "c.TMC4361A_SH_REG1_AMAX_MASK"]], "tmc4361a_sh_reg1_amax_shift (c macro)": [[0, "c.TMC4361A_SH_REG1_AMAX_SHIFT"]], "tmc4361a_sh_reg2 (c macro)": [[0, "c.TMC4361A_SH_REG2"]], "tmc4361a_sh_reg2_dmax_mask (c macro)": [[0, "c.TMC4361A_SH_REG2_DMAX_MASK"]], "tmc4361a_sh_reg2_dmax_shift (c macro)": [[0, "c.TMC4361A_SH_REG2_DMAX_SHIFT"]], "tmc4361a_sh_reg3 (c macro)": [[0, "c.TMC4361A_SH_REG3"]], "tmc4361a_sh_reg3_astart_mask (c macro)": [[0, "c.TMC4361A_SH_REG3_ASTART_MASK"]], "tmc4361a_sh_reg3_astart_shift (c macro)": [[0, "c.TMC4361A_SH_REG3_ASTART_SHIFT"]], "tmc4361a_sh_reg3_bow1_mask (c macro)": [[0, "c.TMC4361A_SH_REG3_BOW1_MASK"]], "tmc4361a_sh_reg3_bow1_shift (c macro)": [[0, "c.TMC4361A_SH_REG3_BOW1_SHIFT"]], "tmc4361a_sh_reg4 (c macro)": [[0, "c.TMC4361A_SH_REG4"]], "tmc4361a_sh_reg4_bow2_mask (c macro)": [[0, "c.TMC4361A_SH_REG4_BOW2_MASK"]], "tmc4361a_sh_reg4_bow2_shift (c macro)": [[0, "c.TMC4361A_SH_REG4_BOW2_SHIFT"]], "tmc4361a_sh_reg4_dfinal_mask (c macro)": [[0, "c.TMC4361A_SH_REG4_DFINAL_MASK"]], "tmc4361a_sh_reg4_dfinal_shift (c macro)": [[0, "c.TMC4361A_SH_REG4_DFINAL_SHIFT"]], "tmc4361a_sh_reg5 (c macro)": [[0, "c.TMC4361A_SH_REG5"]], "tmc4361a_sh_reg5_bow3_mask (c macro)": [[0, "c.TMC4361A_SH_REG5_BOW3_MASK"]], "tmc4361a_sh_reg5_bow3_shift (c macro)": [[0, "c.TMC4361A_SH_REG5_BOW3_SHIFT"]], "tmc4361a_sh_reg5_vbreak_mask (c macro)": [[0, "c.TMC4361A_SH_REG5_VBREAK_MASK"]], "tmc4361a_sh_reg5_vbreak_shift (c macro)": [[0, "c.TMC4361A_SH_REG5_VBREAK_SHIFT"]], "tmc4361a_sh_reg6 (c macro)": [[0, "c.TMC4361A_SH_REG6"]], "tmc4361a_sh_reg6_bow4_mask (c macro)": [[0, "c.TMC4361A_SH_REG6_BOW4_MASK"]], "tmc4361a_sh_reg6_bow4_shift (c macro)": [[0, "c.TMC4361A_SH_REG6_BOW4_SHIFT"]], "tmc4361a_sh_reg6_vstart_mask (c macro)": [[0, "c.TMC4361A_SH_REG6_VSTART_MASK"]], "tmc4361a_sh_reg6_vstart_shift (c macro)": [[0, "c.TMC4361A_SH_REG6_VSTART_SHIFT"]], "tmc4361a_sh_reg6_vstop_mask (c macro)": [[0, "c.TMC4361A_SH_REG6_VSTOP_MASK"]], "tmc4361a_sh_reg6_vstop_shift (c macro)": [[0, "c.TMC4361A_SH_REG6_VSTOP_SHIFT"]], "tmc4361a_sh_reg7 (c macro)": [[0, "c.TMC4361A_SH_REG7"]], "tmc4361a_sh_reg7_vmax_mask (c macro)": [[0, "c.TMC4361A_SH_REG7_VMAX_MASK"]], "tmc4361a_sh_reg7_vmax_shift (c macro)": [[0, "c.TMC4361A_SH_REG7_VMAX_SHIFT"]], "tmc4361a_sh_reg7_vstop_mask (c macro)": [[0, "c.TMC4361A_SH_REG7_VSTOP_MASK"]], "tmc4361a_sh_reg7_vstop_shift (c macro)": [[0, "c.TMC4361A_SH_REG7_VSTOP_SHIFT"]], "tmc4361a_sh_reg8 (c macro)": [[0, "c.TMC4361A_SH_REG8"]], "tmc4361a_sh_reg8_amax_mask (c macro)": [[0, "c.TMC4361A_SH_REG8_AMAX_MASK"]], "tmc4361a_sh_reg8_amax_shift (c macro)": [[0, "c.TMC4361A_SH_REG8_AMAX_SHIFT"]], "tmc4361a_sh_reg8_bow1_mask (c macro)": [[0, "c.TMC4361A_SH_REG8_BOW1_MASK"]], "tmc4361a_sh_reg8_bow1_shift (c macro)": [[0, "c.TMC4361A_SH_REG8_BOW1_SHIFT"]], "tmc4361a_sh_reg9 (c macro)": [[0, "c.TMC4361A_SH_REG9"]], "tmc4361a_sh_reg9_bow2_mask (c macro)": [[0, "c.TMC4361A_SH_REG9_BOW2_MASK"]], "tmc4361a_sh_reg9_bow2_shift (c macro)": [[0, "c.TMC4361A_SH_REG9_BOW2_SHIFT"]], "tmc4361a_sh_reg9_dmax_mask (c macro)": [[0, "c.TMC4361A_SH_REG9_DMAX_MASK"]], "tmc4361a_sh_reg9_dmax_shift (c macro)": [[0, "c.TMC4361A_SH_REG9_DMAX_SHIFT"]], "tmc4361a_sign_aact (c macro)": [[0, "c.TMC4361A_SIGN_AACT"]], "tmc4361a_sign_aact_mask (c macro)": [[0, "c.TMC4361A_SIGN_AACT_MASK"]], "tmc4361a_sign_aact_shift (c macro)": [[0, "c.TMC4361A_SIGN_AACT_SHIFT"]], "tmc4361a_single_turn_res_mask (c macro)": [[0, "c.TMC4361A_SINGLE_TURN_RES_MASK"]], "tmc4361a_single_turn_res_out_mask (c macro)": [[0, "c.TMC4361A_SINGLE_TURN_RES_OUT_MASK"]], "tmc4361a_single_turn_res_out_shift (c macro)": [[0, "c.TMC4361A_SINGLE_TURN_RES_OUT_SHIFT"]], "tmc4361a_single_turn_res_shift (c macro)": [[0, "c.TMC4361A_SINGLE_TURN_RES_SHIFT"]], "tmc4361a_soft_stop_en_mask (c macro)": [[0, "c.TMC4361A_SOFT_STOP_EN_MASK"]], "tmc4361a_soft_stop_en_shift (c macro)": [[0, "c.TMC4361A_SOFT_STOP_EN_SHIFT"]], "tmc4361a_spiout_conf (c macro)": [[0, "c.TMC4361A_SPIOUT_CONF"]], "tmc4361a_spi_data_on_cs_mask (c macro)": [[0, "c.TMC4361A_SPI_DATA_ON_CS_MASK"]], "tmc4361a_spi_data_on_cs_shift (c macro)": [[0, "c.TMC4361A_SPI_DATA_ON_CS_SHIFT"]], "tmc4361a_spi_low_before_cs_mask (c macro)": [[0, "c.TMC4361A_SPI_LOW_BEFORE_CS_MASK"]], "tmc4361a_spi_low_before_cs_shift (c macro)": [[0, "c.TMC4361A_SPI_LOW_BEFORE_CS_SHIFT"]], "tmc4361a_spi_output_format_mask (c macro)": [[0, "c.TMC4361A_SPI_OUTPUT_FORMAT_MASK"]], "tmc4361a_spi_output_format_shift (c macro)": [[0, "c.TMC4361A_SPI_OUTPUT_FORMAT_SHIFT"]], "tmc4361a_spi_out_high_time_mask (c macro)": [[0, "c.TMC4361A_SPI_OUT_HIGH_TIME_MASK"]], "tmc4361a_spi_out_high_time_shift (c macro)": [[0, "c.TMC4361A_SPI_OUT_HIGH_TIME_SHIFT"]], "tmc4361a_spi_out_low_time_mask (c macro)": [[0, "c.TMC4361A_SPI_OUT_LOW_TIME_MASK"]], "tmc4361a_spi_out_low_time_shift (c macro)": [[0, "c.TMC4361A_SPI_OUT_LOW_TIME_SHIFT"]], "tmc4361a_spi_status_selection (c macro)": [[0, "c.TMC4361A_SPI_STATUS_SELECTION"]], "tmc4361a_spi_switch_vel (c macro)": [[0, "c.TMC4361A_SPI_SWITCH_VEL"]], "tmc4361a_spi_switch_vel_mask (c macro)": [[0, "c.TMC4361A_SPI_SWITCH_VEL_MASK"]], "tmc4361a_spi_switch_vel_shift (c macro)": [[0, "c.TMC4361A_SPI_SWITCH_VEL_SHIFT"]], "tmc4361a_sr_enc_in_mask (c macro)": [[0, "c.TMC4361A_SR_ENC_IN_MASK"]], "tmc4361a_sr_enc_in_shift (c macro)": [[0, "c.TMC4361A_SR_ENC_IN_SHIFT"]], "tmc4361a_sr_enc_out_mask (c macro)": [[0, "c.TMC4361A_SR_ENC_OUT_MASK"]], "tmc4361a_sr_enc_out_shift (c macro)": [[0, "c.TMC4361A_SR_ENC_OUT_SHIFT"]], "tmc4361a_sr_ref_mask (c macro)": [[0, "c.TMC4361A_SR_REF_MASK"]], "tmc4361a_sr_ref_shift (c macro)": [[0, "c.TMC4361A_SR_REF_SHIFT"]], "tmc4361a_sr_s_mask (c macro)": [[0, "c.TMC4361A_SR_S_MASK"]], "tmc4361a_sr_s_shift (c macro)": [[0, "c.TMC4361A_SR_S_SHIFT"]], "tmc4361a_ssi_gray_code_en_mask (c macro)": [[0, "c.TMC4361A_SSI_GRAY_CODE_EN_MASK"]], "tmc4361a_ssi_gray_code_en_shift (c macro)": [[0, "c.TMC4361A_SSI_GRAY_CODE_EN_SHIFT"]], "tmc4361a_ssi_in_clk_delay_mask (c macro)": [[0, "c.TMC4361A_SSI_IN_CLK_DELAY_MASK"]], "tmc4361a_ssi_in_clk_delay_shift (c macro)": [[0, "c.TMC4361A_SSI_IN_CLK_DELAY_SHIFT"]], "tmc4361a_ssi_in_clk_delay_wr (c macro)": [[0, "c.TMC4361A_SSI_IN_CLK_DELAY_WR"]], "tmc4361a_ssi_in_wtime_mask (c macro)": [[0, "c.TMC4361A_SSI_IN_WTIME_MASK"]], "tmc4361a_ssi_in_wtime_shift (c macro)": [[0, "c.TMC4361A_SSI_IN_WTIME_SHIFT"]], "tmc4361a_ssi_in_wtime_wr (c macro)": [[0, "c.TMC4361A_SSI_IN_WTIME_WR"]], "tmc4361a_ssi_multi_cycle_data_mask (c macro)": [[0, "c.TMC4361A_SSI_MULTI_CYCLE_DATA_MASK"]], "tmc4361a_ssi_multi_cycle_data_shift (c macro)": [[0, "c.TMC4361A_SSI_MULTI_CYCLE_DATA_SHIFT"]], "tmc4361a_ssi_out_mtime_mask (c macro)": [[0, "c.TMC4361A_SSI_OUT_MTIME_MASK"]], "tmc4361a_ssi_out_mtime_shift (c macro)": [[0, "c.TMC4361A_SSI_OUT_MTIME_SHIFT"]], "tmc4361a_stall_flag_instead_of_uv_en_mask (c macro)": [[0, "c.TMC4361A_STALL_FLAG_INSTEAD_OF_UV_EN_MASK"]], "tmc4361a_stall_flag_instead_of_uv_en_shift (c macro)": [[0, "c.TMC4361A_STALL_FLAG_INSTEAD_OF_UV_EN_SHIFT"]], "tmc4361a_stall_load_limit_mask (c macro)": [[0, "c.TMC4361A_STALL_LOAD_LIMIT_MASK"]], "tmc4361a_stall_load_limit_shift (c macro)": [[0, "c.TMC4361A_STALL_LOAD_LIMIT_SHIFT"]], "tmc4361a_start_conf (c macro)": [[0, "c.TMC4361A_START_CONF"]], "tmc4361a_start_delay (c macro)": [[0, "c.TMC4361A_START_DELAY"]], "tmc4361a_start_delay_mask (c macro)": [[0, "c.TMC4361A_START_DELAY_MASK"]], "tmc4361a_start_delay_shift (c macro)": [[0, "c.TMC4361A_START_DELAY_SHIFT"]], "tmc4361a_start_en0_mask (c macro)": [[0, "c.TMC4361A_START_EN0_MASK"]], "tmc4361a_start_en0_shift (c macro)": [[0, "c.TMC4361A_START_EN0_SHIFT"]], "tmc4361a_start_en1_mask (c macro)": [[0, "c.TMC4361A_START_EN1_MASK"]], "tmc4361a_start_en1_shift (c macro)": [[0, "c.TMC4361A_START_EN1_SHIFT"]], "tmc4361a_start_en2_mask (c macro)": [[0, "c.TMC4361A_START_EN2_MASK"]], "tmc4361a_start_en2_shift (c macro)": [[0, "c.TMC4361A_START_EN2_SHIFT"]], "tmc4361a_start_en3_mask (c macro)": [[0, "c.TMC4361A_START_EN3_MASK"]], "tmc4361a_start_en3_shift (c macro)": [[0, "c.TMC4361A_START_EN3_SHIFT"]], "tmc4361a_start_en4_mask (c macro)": [[0, "c.TMC4361A_START_EN4_MASK"]], "tmc4361a_start_en4_shift (c macro)": [[0, "c.TMC4361A_START_EN4_SHIFT"]], "tmc4361a_start_home_tracking_mask (c macro)": [[0, "c.TMC4361A_START_HOME_TRACKING_MASK"]], "tmc4361a_start_home_tracking_shift (c macro)": [[0, "c.TMC4361A_START_HOME_TRACKING_SHIFT"]], "tmc4361a_start_out_add (c macro)": [[0, "c.TMC4361A_START_OUT_ADD"]], "tmc4361a_start_out_add_mask (c macro)": [[0, "c.TMC4361A_START_OUT_ADD_MASK"]], "tmc4361a_start_out_add_shift (c macro)": [[0, "c.TMC4361A_START_OUT_ADD_SHIFT"]], "tmc4361a_start_sin90_120_mask (c macro)": [[0, "c.TMC4361A_START_SIN90_120_MASK"]], "tmc4361a_start_sin90_120_shift (c macro)": [[0, "c.TMC4361A_START_SIN90_120_SHIFT"]], "tmc4361a_start_sin90_120_wr (c macro)": [[0, "c.TMC4361A_START_SIN90_120_WR"]], "tmc4361a_start_sin_mask (c macro)": [[0, "c.TMC4361A_START_SIN_MASK"]], "tmc4361a_start_sin_shift (c macro)": [[0, "c.TMC4361A_START_SIN_SHIFT"]], "tmc4361a_start_sin_wr (c macro)": [[0, "c.TMC4361A_START_SIN_WR"]], "tmc4361a_status (c macro)": [[0, "c.TMC4361A_STATUS"]], "tmc4361a_status_bit_cnt_mask (c macro)": [[0, "c.TMC4361A_STATUS_BIT_CNT_MASK"]], "tmc4361a_status_bit_cnt_shift (c macro)": [[0, "c.TMC4361A_STATUS_BIT_CNT_SHIFT"]], "tmc4361a_stdby_clk_pin_assignment_mask (c macro)": [[0, "c.TMC4361A_STDBY_CLK_PIN_ASSIGNMENT_MASK"]], "tmc4361a_stdby_clk_pin_assignment_shift (c macro)": [[0, "c.TMC4361A_STDBY_CLK_PIN_ASSIGNMENT_SHIFT"]], "tmc4361a_stdby_delay (c macro)": [[0, "c.TMC4361A_STDBY_DELAY"]], "tmc4361a_stdby_delay_mask (c macro)": [[0, "c.TMC4361A_STDBY_DELAY_MASK"]], "tmc4361a_stdby_delay_shift (c macro)": [[0, "c.TMC4361A_STDBY_DELAY_SHIFT"]], "tmc4361a_stdby_on_stall_for_24x_mask (c macro)": [[0, "c.TMC4361A_STDBY_ON_STALL_FOR_24X_MASK"]], "tmc4361a_stdby_on_stall_for_24x_shift (c macro)": [[0, "c.TMC4361A_STDBY_ON_STALL_FOR_24X_SHIFT"]], "tmc4361a_step_conf (c macro)": [[0, "c.TMC4361A_STEP_CONF"]], "tmc4361a_step_inactive_pol_mask (c macro)": [[0, "c.TMC4361A_STEP_INACTIVE_POL_MASK"]], "tmc4361a_step_inactive_pol_shift (c macro)": [[0, "c.TMC4361A_STEP_INACTIVE_POL_SHIFT"]], "tmc4361a_stopl_active_f_mask (c macro)": [[0, "c.TMC4361A_STOPL_ACTIVE_F_MASK"]], "tmc4361a_stopl_active_f_shift (c macro)": [[0, "c.TMC4361A_STOPL_ACTIVE_F_SHIFT"]], "tmc4361a_stopl_event_mask (c macro)": [[0, "c.TMC4361A_STOPL_EVENT_MASK"]], "tmc4361a_stopl_event_shift (c macro)": [[0, "c.TMC4361A_STOPL_EVENT_SHIFT"]], "tmc4361a_stopr_active_f_mask (c macro)": [[0, "c.TMC4361A_STOPR_ACTIVE_F_MASK"]], "tmc4361a_stopr_active_f_shift (c macro)": [[0, "c.TMC4361A_STOPR_ACTIVE_F_SHIFT"]], "tmc4361a_stopr_event_mask (c macro)": [[0, "c.TMC4361A_STOPR_EVENT_MASK"]], "tmc4361a_stopr_event_shift (c macro)": [[0, "c.TMC4361A_STOPR_EVENT_SHIFT"]], "tmc4361a_stop_left_en_mask (c macro)": [[0, "c.TMC4361A_STOP_LEFT_EN_MASK"]], "tmc4361a_stop_left_en_shift (c macro)": [[0, "c.TMC4361A_STOP_LEFT_EN_SHIFT"]], "tmc4361a_stop_left_is_home_mask (c macro)": [[0, "c.TMC4361A_STOP_LEFT_IS_HOME_MASK"]], "tmc4361a_stop_left_is_home_shift (c macro)": [[0, "c.TMC4361A_STOP_LEFT_IS_HOME_SHIFT"]], "tmc4361a_stop_on_stall_mask (c macro)": [[0, "c.TMC4361A_STOP_ON_STALL_MASK"]], "tmc4361a_stop_on_stall_shift (c macro)": [[0, "c.TMC4361A_STOP_ON_STALL_SHIFT"]], "tmc4361a_stop_right_en_mask (c macro)": [[0, "c.TMC4361A_STOP_RIGHT_EN_MASK"]], "tmc4361a_stop_right_en_shift (c macro)": [[0, "c.TMC4361A_STOP_RIGHT_EN_SHIFT"]], "tmc4361a_stp_length_add (c macro)": [[0, "c.TMC4361A_STP_LENGTH_ADD"]], "tmc4361a_stp_length_add_mask (c macro)": [[0, "c.TMC4361A_STP_LENGTH_ADD_MASK"]], "tmc4361a_stp_length_add_shift (c macro)": [[0, "c.TMC4361A_STP_LENGTH_ADD_SHIFT"]], "tmc4361a_stst_mask (c macro)": [[0, "c.TMC4361A_STST_MASK"]], "tmc4361a_stst_shift (c macro)": [[0, "c.TMC4361A_STST_SHIFT"]], "tmc4361a_synchro_set (c macro)": [[0, "c.TMC4361A_SYNCHRO_SET"]], "tmc4361a_target_reached_f_mask (c macro)": [[0, "c.TMC4361A_TARGET_REACHED_F_MASK"]], "tmc4361a_target_reached_f_shift (c macro)": [[0, "c.TMC4361A_TARGET_REACHED_F_SHIFT"]], "tmc4361a_target_reached_mask (c macro)": [[0, "c.TMC4361A_TARGET_REACHED_MASK"]], "tmc4361a_target_reached_shift (c macro)": [[0, "c.TMC4361A_TARGET_REACHED_SHIFT"]], "tmc4361a_three_phase_stepper_en_mask (c macro)": [[0, "c.TMC4361A_THREE_PHASE_STEPPER_EN_MASK"]], "tmc4361a_three_phase_stepper_en_shift (c macro)": [[0, "c.TMC4361A_THREE_PHASE_STEPPER_EN_SHIFT"]], "tmc4361a_toggle_step_mask (c macro)": [[0, "c.TMC4361A_TOGGLE_STEP_MASK"]], "tmc4361a_toggle_step_shift (c macro)": [[0, "c.TMC4361A_TOGGLE_STEP_SHIFT"]], "tmc4361a_trigger_events0_mask (c macro)": [[0, "c.TMC4361A_TRIGGER_EVENTS0_MASK"]], "tmc4361a_trigger_events0_shift (c macro)": [[0, "c.TMC4361A_TRIGGER_EVENTS0_SHIFT"]], "tmc4361a_trigger_events1_mask (c macro)": [[0, "c.TMC4361A_TRIGGER_EVENTS1_MASK"]], "tmc4361a_trigger_events1_shift (c macro)": [[0, "c.TMC4361A_TRIGGER_EVENTS1_SHIFT"]], "tmc4361a_trigger_events2_mask (c macro)": [[0, "c.TMC4361A_TRIGGER_EVENTS2_MASK"]], "tmc4361a_trigger_events2_shift (c macro)": [[0, "c.TMC4361A_TRIGGER_EVENTS2_SHIFT"]], "tmc4361a_trigger_events3_mask (c macro)": [[0, "c.TMC4361A_TRIGGER_EVENTS3_MASK"]], "tmc4361a_trigger_events3_shift (c macro)": [[0, "c.TMC4361A_TRIGGER_EVENTS3_SHIFT"]], "tmc4361a_tr_as_wired_and_mask (c macro)": [[0, "c.TMC4361A_TR_AS_WIRED_AND_MASK"]], "tmc4361a_tr_as_wired_and_shift (c macro)": [[0, "c.TMC4361A_TR_AS_WIRED_AND_SHIFT"]], "tmc4361a_tzerowait_mask (c macro)": [[0, "c.TMC4361A_TZEROWAIT_MASK"]], "tmc4361a_tzerowait_shift (c macro)": [[0, "c.TMC4361A_TZEROWAIT_SHIFT"]], "tmc4361a_tzerowait_wr (c macro)": [[0, "c.TMC4361A_TZEROWAIT_WR"]], "tmc4361a_up_scale_delay (c macro)": [[0, "c.TMC4361A_UP_SCALE_DELAY"]], "tmc4361a_up_scale_delay_mask (c macro)": [[0, "c.TMC4361A_UP_SCALE_DELAY_MASK"]], "tmc4361a_up_scale_delay_shift (c macro)": [[0, "c.TMC4361A_UP_SCALE_DELAY_SHIFT"]], "tmc4361a_use_astart_and_vstart_mask (c macro)": [[0, "c.TMC4361A_USE_ASTART_AND_VSTART_MASK"]], "tmc4361a_use_astart_and_vstart_shift (c macro)": [[0, "c.TMC4361A_USE_ASTART_AND_VSTART_SHIFT"]], "tmc4361a_use_usteps_instead_of_xrange_mask (c macro)": [[0, "c.TMC4361A_USE_USTEPS_INSTEAD_OF_XRANGE_MASK"]], "tmc4361a_use_usteps_instead_of_xrange_shift (c macro)": [[0, "c.TMC4361A_USE_USTEPS_INSTEAD_OF_XRANGE_SHIFT"]], "tmc4361a_uv_sf_mask (c macro)": [[0, "c.TMC4361A_UV_SF_MASK"]], "tmc4361a_uv_sf_shift (c macro)": [[0, "c.TMC4361A_UV_SF_SHIFT"]], "tmc4361a_vactual (c macro)": [[0, "c.TMC4361A_VACTUAL"]], "tmc4361a_vactual_mask (c macro)": [[0, "c.TMC4361A_VACTUAL_MASK"]], "tmc4361a_vactual_shift (c macro)": [[0, "c.TMC4361A_VACTUAL_SHIFT"]], "tmc4361a_vbreak (c macro)": [[0, "c.TMC4361A_VBREAK"]], "tmc4361a_vbreak_mask (c macro)": [[0, "c.TMC4361A_VBREAK_MASK"]], "tmc4361a_vbreak_shift (c macro)": [[0, "c.TMC4361A_VBREAK_SHIFT"]], "tmc4361a_vdrv_scale_limit (c macro)": [[0, "c.TMC4361A_VDRV_SCALE_LIMIT"]], "tmc4361a_vdrv_scale_limit_mask (c macro)": [[0, "c.TMC4361A_VDRV_SCALE_LIMIT_MASK"]], "tmc4361a_vdrv_scale_limit_shift (c macro)": [[0, "c.TMC4361A_VDRV_SCALE_LIMIT_SHIFT"]], "tmc4361a_vel_reached_f_mask (c macro)": [[0, "c.TMC4361A_VEL_REACHED_F_MASK"]], "tmc4361a_vel_reached_f_shift (c macro)": [[0, "c.TMC4361A_VEL_REACHED_F_SHIFT"]], "tmc4361a_vel_reached_mask (c macro)": [[0, "c.TMC4361A_VEL_REACHED_MASK"]], "tmc4361a_vel_reached_shift (c macro)": [[0, "c.TMC4361A_VEL_REACHED_SHIFT"]], "tmc4361a_vel_state_00_mask (c macro)": [[0, "c.TMC4361A_VEL_STATE_00_MASK"]], "tmc4361a_vel_state_00_shift (c macro)": [[0, "c.TMC4361A_VEL_STATE_00_SHIFT"]], "tmc4361a_vel_state_01_mask (c macro)": [[0, "c.TMC4361A_VEL_STATE_01_MASK"]], "tmc4361a_vel_state_01_shift (c macro)": [[0, "c.TMC4361A_VEL_STATE_01_SHIFT"]], "tmc4361a_vel_state_10_mask (c macro)": [[0, "c.TMC4361A_VEL_STATE_10_MASK"]], "tmc4361a_vel_state_10_shift (c macro)": [[0, "c.TMC4361A_VEL_STATE_10_SHIFT"]], "tmc4361a_vel_state_f_mask (c macro)": [[0, "c.TMC4361A_VEL_STATE_F_MASK"]], "tmc4361a_vel_state_f_shift (c macro)": [[0, "c.TMC4361A_VEL_STATE_F_SHIFT"]], "tmc4361a_version_no_mask (c macro)": [[0, "c.TMC4361A_VERSION_NO_MASK"]], "tmc4361a_version_no_rd (c macro)": [[0, "c.TMC4361A_VERSION_NO_RD"]], "tmc4361a_version_no_shift (c macro)": [[0, "c.TMC4361A_VERSION_NO_SHIFT"]], "tmc4361a_virtual_left_limit_en_mask (c macro)": [[0, "c.TMC4361A_VIRTUAL_LEFT_LIMIT_EN_MASK"]], "tmc4361a_virtual_left_limit_en_shift (c macro)": [[0, "c.TMC4361A_VIRTUAL_LEFT_LIMIT_EN_SHIFT"]], "tmc4361a_virtual_right_limit_en_mask (c macro)": [[0, "c.TMC4361A_VIRTUAL_RIGHT_LIMIT_EN_MASK"]], "tmc4361a_virtual_right_limit_en_shift (c macro)": [[0, "c.TMC4361A_VIRTUAL_RIGHT_LIMIT_EN_SHIFT"]], "tmc4361a_virt_stop_left (c macro)": [[0, "c.TMC4361A_VIRT_STOP_LEFT"]], "tmc4361a_virt_stop_left_mask (c macro)": [[0, "c.TMC4361A_VIRT_STOP_LEFT_MASK"]], "tmc4361a_virt_stop_left_shift (c macro)": [[0, "c.TMC4361A_VIRT_STOP_LEFT_SHIFT"]], "tmc4361a_virt_stop_mode_mask (c macro)": [[0, "c.TMC4361A_VIRT_STOP_MODE_MASK"]], "tmc4361a_virt_stop_mode_shift (c macro)": [[0, "c.TMC4361A_VIRT_STOP_MODE_SHIFT"]], "tmc4361a_virt_stop_right (c macro)": [[0, "c.TMC4361A_VIRT_STOP_RIGHT"]], "tmc4361a_virt_stop_right_mask (c macro)": [[0, "c.TMC4361A_VIRT_STOP_RIGHT_MASK"]], "tmc4361a_virt_stop_right_shift (c macro)": [[0, "c.TMC4361A_VIRT_STOP_RIGHT_SHIFT"]], "tmc4361a_vmax (c macro)": [[0, "c.TMC4361A_VMAX"]], "tmc4361a_vmax_mask (c macro)": [[0, "c.TMC4361A_VMAX_MASK"]], "tmc4361a_vmax_shift (c macro)": [[0, "c.TMC4361A_VMAX_SHIFT"]], "tmc4361a_vstall_limit_mask (c macro)": [[0, "c.TMC4361A_VSTALL_LIMIT_MASK"]], "tmc4361a_vstall_limit_shift (c macro)": [[0, "c.TMC4361A_VSTALL_LIMIT_SHIFT"]], "tmc4361a_vstall_limit_wr (c macro)": [[0, "c.TMC4361A_VSTALL_LIMIT_WR"]], "tmc4361a_vstart (c macro)": [[0, "c.TMC4361A_VSTART"]], "tmc4361a_vstart_mask (c macro)": [[0, "c.TMC4361A_VSTART_MASK"]], "tmc4361a_vstart_shift (c macro)": [[0, "c.TMC4361A_VSTART_SHIFT"]], "tmc4361a_vstop (c macro)": [[0, "c.TMC4361A_VSTOP"]], "tmc4361a_vstopl_active_f_mask (c macro)": [[0, "c.TMC4361A_VSTOPL_ACTIVE_F_MASK"]], "tmc4361a_vstopl_active_f_shift (c macro)": [[0, "c.TMC4361A_VSTOPL_ACTIVE_F_SHIFT"]], "tmc4361a_vstopl_active_mask (c macro)": [[0, "c.TMC4361A_VSTOPL_ACTIVE_MASK"]], "tmc4361a_vstopl_active_shift (c macro)": [[0, "c.TMC4361A_VSTOPL_ACTIVE_SHIFT"]], "tmc4361a_vstopr_active_f_mask (c macro)": [[0, "c.TMC4361A_VSTOPR_ACTIVE_F_MASK"]], "tmc4361a_vstopr_active_f_shift (c macro)": [[0, "c.TMC4361A_VSTOPR_ACTIVE_F_SHIFT"]], "tmc4361a_vstop_mask (c macro)": [[0, "c.TMC4361A_VSTOP_MASK"]], "tmc4361a_vstop_shift (c macro)": [[0, "c.TMC4361A_VSTOP_SHIFT"]], "tmc4361a_v_enc_mask (c macro)": [[0, "c.TMC4361A_V_ENC_MASK"]], "tmc4361a_v_enc_mean_mask (c macro)": [[0, "c.TMC4361A_V_ENC_MEAN_MASK"]], "tmc4361a_v_enc_mean_rd (c macro)": [[0, "c.TMC4361A_V_ENC_MEAN_RD"]], "tmc4361a_v_enc_mean_shift (c macro)": [[0, "c.TMC4361A_V_ENC_MEAN_SHIFT"]], "tmc4361a_v_enc_rd (c macro)": [[0, "c.TMC4361A_V_ENC_RD"]], "tmc4361a_v_enc_shift (c macro)": [[0, "c.TMC4361A_V_ENC_SHIFT"]], "tmc4361a_write_bit (c macro)": [[0, "c.TMC4361A_WRITE_BIT"]], "tmc4361a_xactual (c macro)": [[0, "c.TMC4361A_XACTUAL"]], "tmc4361a_xactual_mask (c macro)": [[0, "c.TMC4361A_XACTUAL_MASK"]], "tmc4361a_xactual_shift (c macro)": [[0, "c.TMC4361A_XACTUAL_SHIFT"]], "tmc4361a_xlatch_done_mask (c macro)": [[0, "c.TMC4361A_XLATCH_DONE_MASK"]], "tmc4361a_xlatch_done_shift (c macro)": [[0, "c.TMC4361A_XLATCH_DONE_SHIFT"]], "tmc4361a_xpipe_rewrite_reg0_mask (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG0_MASK"]], "tmc4361a_xpipe_rewrite_reg0_shift (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG0_SHIFT"]], "tmc4361a_xpipe_rewrite_reg1_mask (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG1_MASK"]], "tmc4361a_xpipe_rewrite_reg1_shift (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG1_SHIFT"]], "tmc4361a_xpipe_rewrite_reg2_mask (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG2_MASK"]], "tmc4361a_xpipe_rewrite_reg2_shift (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG2_SHIFT"]], "tmc4361a_xpipe_rewrite_reg3_mask (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG3_MASK"]], "tmc4361a_xpipe_rewrite_reg3_shift (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG3_SHIFT"]], "tmc4361a_xpipe_rewrite_reg4_mask (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG4_MASK"]], "tmc4361a_xpipe_rewrite_reg4_shift (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG4_SHIFT"]], "tmc4361a_xpipe_rewrite_reg5_mask (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG5_MASK"]], "tmc4361a_xpipe_rewrite_reg5_shift (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG5_SHIFT"]], "tmc4361a_xpipe_rewrite_reg6_mask (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG6_MASK"]], "tmc4361a_xpipe_rewrite_reg6_shift (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG6_SHIFT"]], "tmc4361a_xpipe_rewrite_reg7_mask (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG7_MASK"]], "tmc4361a_xpipe_rewrite_reg7_shift (c macro)": [[0, "c.TMC4361A_XPIPE_REWRITE_REG7_SHIFT"]], "tmc4361a_xtarget_mask (c macro)": [[0, "c.TMC4361A_XTARGET_MASK"]], "tmc4361a_xtarget_shift (c macro)": [[0, "c.TMC4361A_XTARGET_SHIFT"]], "tmc4361a_x_home (c macro)": [[0, "c.TMC4361A_X_HOME"]], "tmc4361a_x_home_mask (c macro)": [[0, "c.TMC4361A_X_HOME_MASK"]], "tmc4361a_x_home_shift (c macro)": [[0, "c.TMC4361A_X_HOME_SHIFT"]], "tmc4361a_x_latch_mask (c macro)": [[0, "c.TMC4361A_X_LATCH_MASK"]], "tmc4361a_x_latch_rd (c macro)": [[0, "c.TMC4361A_X_LATCH_RD"]], "tmc4361a_x_latch_shift (c macro)": [[0, "c.TMC4361A_X_LATCH_SHIFT"]], "tmc4361a_x_pipe0 (c macro)": [[0, "c.TMC4361A_X_PIPE0"]], "tmc4361a_x_pipe0_mask (c macro)": [[0, "c.TMC4361A_X_PIPE0_MASK"]], "tmc4361a_x_pipe0_shift (c macro)": [[0, "c.TMC4361A_X_PIPE0_SHIFT"]], "tmc4361a_x_pipe1 (c macro)": [[0, "c.TMC4361A_X_PIPE1"]], "tmc4361a_x_pipe1_mask (c macro)": [[0, "c.TMC4361A_X_PIPE1_MASK"]], "tmc4361a_x_pipe1_shift (c macro)": [[0, "c.TMC4361A_X_PIPE1_SHIFT"]], "tmc4361a_x_pipe2 (c macro)": [[0, "c.TMC4361A_X_PIPE2"]], "tmc4361a_x_pipe2_mask (c macro)": [[0, "c.TMC4361A_X_PIPE2_MASK"]], "tmc4361a_x_pipe2_shift (c macro)": [[0, "c.TMC4361A_X_PIPE2_SHIFT"]], "tmc4361a_x_pipe3 (c macro)": [[0, "c.TMC4361A_X_PIPE3"]], "tmc4361a_x_pipe3_mask (c macro)": [[0, "c.TMC4361A_X_PIPE3_MASK"]], "tmc4361a_x_pipe3_shift (c macro)": [[0, "c.TMC4361A_X_PIPE3_SHIFT"]], "tmc4361a_x_pipe4 (c macro)": [[0, "c.TMC4361A_X_PIPE4"]], "tmc4361a_x_pipe4_mask (c macro)": [[0, "c.TMC4361A_X_PIPE4_MASK"]], "tmc4361a_x_pipe4_shift (c macro)": [[0, "c.TMC4361A_X_PIPE4_SHIFT"]], "tmc4361a_x_pipe5 (c macro)": [[0, "c.TMC4361A_X_PIPE5"]], "tmc4361a_x_pipe5_mask (c macro)": [[0, "c.TMC4361A_X_PIPE5_MASK"]], "tmc4361a_x_pipe5_shift (c macro)": [[0, "c.TMC4361A_X_PIPE5_SHIFT"]], "tmc4361a_x_pipe6 (c macro)": [[0, "c.TMC4361A_X_PIPE6"]], "tmc4361a_x_pipe6_mask (c macro)": [[0, "c.TMC4361A_X_PIPE6_MASK"]], "tmc4361a_x_pipe6_shift (c macro)": [[0, "c.TMC4361A_X_PIPE6_SHIFT"]], "tmc4361a_x_pipe7 (c macro)": [[0, "c.TMC4361A_X_PIPE7"]], "tmc4361a_x_pipe7_mask (c macro)": [[0, "c.TMC4361A_X_PIPE7_MASK"]], "tmc4361a_x_pipe7_shift (c macro)": [[0, "c.TMC4361A_X_PIPE7_SHIFT"]], "tmc4361a_x_range_mask (c macro)": [[0, "c.TMC4361A_X_RANGE_MASK"]], "tmc4361a_x_range_shift (c macro)": [[0, "c.TMC4361A_X_RANGE_SHIFT"]], "tmc4361a_x_range_wr (c macro)": [[0, "c.TMC4361A_X_RANGE_WR"]], "tmc4361a_x_target (c macro)": [[0, "c.TMC4361A_X_TARGET"]], "tmc4361_aactual (c macro)": [[0, "c.TMC4361_AACTUAL"]], "tmc4361_addr_from_enc (c macro)": [[0, "c.TMC4361_ADDR_FROM_ENC"]], "tmc4361_addr_to_enc (c macro)": [[0, "c.TMC4361_ADDR_TO_ENC"]], "tmc4361_amax (c macro)": [[0, "c.TMC4361_AMAX"]], "tmc4361_astart (c macro)": [[0, "c.TMC4361_ASTART"]], "tmc4361_boost_time (c macro)": [[0, "c.TMC4361_BOOST_TIME"]], "tmc4361_bow1 (c macro)": [[0, "c.TMC4361_BOW1"]], "tmc4361_bow2 (c macro)": [[0, "c.TMC4361_BOW2"]], "tmc4361_bow3 (c macro)": [[0, "c.TMC4361_BOW3"]], "tmc4361_bow4 (c macro)": [[0, "c.TMC4361_BOW4"]], "tmc4361_chopsync_div (c macro)": [[0, "c.TMC4361_CHOPSYNC_DIV"]], "tmc4361_circular_dec_wr (c macro)": [[0, "c.TMC4361_CIRCULAR_DEC_WR"]], "tmc4361_clk_freq (c macro)": [[0, "c.TMC4361_CLK_FREQ"]], "tmc4361_clk_gating_delay (c macro)": [[0, "c.TMC4361_CLK_GATING_DELAY"]], "tmc4361_clk_gating_reg (c macro)": [[0, "c.TMC4361_CLK_GATING_REG"]], "tmc4361_cl_beta (c macro)": [[0, "c.TMC4361_CL_BETA"]], "tmc4361_cl_cycle_wr (c macro)": [[0, "c.TMC4361_CL_CYCLE_WR"]], "tmc4361_cl_delta_p_wr (c macro)": [[0, "c.TMC4361_CL_DELTA_P_WR"]], "tmc4361_cl_downscale_delay (c macro)": [[0, "c.TMC4361_CL_DOWNSCALE_DELAY"]], "tmc4361_cl_gamma (c macro)": [[0, "c.TMC4361_CL_GAMMA"]], "tmc4361_cl_offset (c macro)": [[0, "c.TMC4361_CL_OFFSET"]], "tmc4361_cl_tolerance_wr (c macro)": [[0, "c.TMC4361_CL_TOLERANCE_WR"]], "tmc4361_cl_tr_tolerance_wr (c macro)": [[0, "c.TMC4361_CL_TR_TOLERANCE_WR"]], "tmc4361_cl_upscale_delay (c macro)": [[0, "c.TMC4361_CL_UPSCALE_DELAY"]], "tmc4361_cl_vadd_emf (c macro)": [[0, "c.TMC4361_CL_VADD_EMF"]], "tmc4361_cl_vmax_calc_i_wr (c macro)": [[0, "c.TMC4361_CL_VMAX_CALC_I_WR"]], "tmc4361_cl_vmax_calc_p_wr (c macro)": [[0, "c.TMC4361_CL_VMAX_CALC_P_WR"]], "tmc4361_cl_vmin_emf_wr (c macro)": [[0, "c.TMC4361_CL_VMIN_EMF_WR"]], "tmc4361_cover_done (c macro)": [[0, "c.TMC4361_COVER_DONE"]], "tmc4361_cover_drv_high_rd (c macro)": [[0, "c.TMC4361_COVER_DRV_HIGH_RD"]], "tmc4361_cover_drv_low_rd (c macro)": [[0, "c.TMC4361_COVER_DRV_LOW_RD"]], "tmc4361_cover_high_wr (c macro)": [[0, "c.TMC4361_COVER_HIGH_WR"]], "tmc4361_cover_low_wr (c macro)": [[0, "c.TMC4361_COVER_LOW_WR"]], "tmc4361_currenta_rd (c macro)": [[0, "c.TMC4361_CURRENTA_RD"]], "tmc4361_currenta_spi_rd (c macro)": [[0, "c.TMC4361_CURRENTA_SPI_RD"]], "tmc4361_currentb_rd (c macro)": [[0, "c.TMC4361_CURRENTB_RD"]], "tmc4361_currentb_spi_rd (c macro)": [[0, "c.TMC4361_CURRENTB_SPI_RD"]], "tmc4361_current_conf (c macro)": [[0, "c.TMC4361_CURRENT_CONF"]], "tmc4361_dac_addr_a (c macro)": [[0, "c.TMC4361_DAC_ADDR_A"]], "tmc4361_dac_addr_b (c macro)": [[0, "c.TMC4361_DAC_ADDR_B"]], "tmc4361_dac_offset_wr (c macro)": [[0, "c.TMC4361_DAC_OFFSET_WR"]], "tmc4361_data_from_enc (c macro)": [[0, "c.TMC4361_DATA_FROM_ENC"]], "tmc4361_data_to_enc (c macro)": [[0, "c.TMC4361_DATA_TO_ENC"]], "tmc4361_dc_blktime_wr (c macro)": [[0, "c.TMC4361_DC_BLKTIME_WR"]], "tmc4361_dc_lsptm_wr (c macro)": [[0, "c.TMC4361_DC_LSPTM_WR"]], "tmc4361_dc_sg_wr (c macro)": [[0, "c.TMC4361_DC_SG_WR"]], "tmc4361_dc_time_wr (c macro)": [[0, "c.TMC4361_DC_TIME_WR"]], "tmc4361_dc_vel_wr (c macro)": [[0, "c.TMC4361_DC_VEL_WR"]], "tmc4361_dfinal (c macro)": [[0, "c.TMC4361_DFINAL"]], "tmc4361_dfreeze (c macro)": [[0, "c.TMC4361_DFREEZE"]], "tmc4361_dir_setup_time (c macro)": [[0, "c.TMC4361_DIR_SETUP_TIME"]], "tmc4361_dmax (c macro)": [[0, "c.TMC4361_DMAX"]], "tmc4361_drv_scale_delay (c macro)": [[0, "c.TMC4361_DRV_SCALE_DELAY"]], "tmc4361_dstop (c macro)": [[0, "c.TMC4361_DSTOP"]], "tmc4361_enc_comp_ampl (c macro)": [[0, "c.TMC4361_ENC_COMP_AMPL"]], "tmc4361_enc_comp_xoffset (c macro)": [[0, "c.TMC4361_ENC_COMP_XOFFSET"]], "tmc4361_enc_comp_yoffset (c macro)": [[0, "c.TMC4361_ENC_COMP_YOFFSET"]], "tmc4361_enc_const_rd (c macro)": [[0, "c.TMC4361_ENC_CONST_RD"]], "tmc4361_enc_in_conf (c macro)": [[0, "c.TMC4361_ENC_IN_CONF"]], "tmc4361_enc_in_data (c macro)": [[0, "c.TMC4361_ENC_IN_DATA"]], "tmc4361_enc_in_res_wr (c macro)": [[0, "c.TMC4361_ENC_IN_RES_WR"]], "tmc4361_enc_latch_rd (c macro)": [[0, "c.TMC4361_ENC_LATCH_RD"]], "tmc4361_enc_out_data (c macro)": [[0, "c.TMC4361_ENC_OUT_DATA"]], "tmc4361_enc_out_res (c macro)": [[0, "c.TMC4361_ENC_OUT_RES"]], "tmc4361_enc_pos (c macro)": [[0, "c.TMC4361_ENC_POS"]], "tmc4361_enc_pos_dev_rd (c macro)": [[0, "c.TMC4361_ENC_POS_DEV_RD"]], "tmc4361_enc_pos_dev_tol_wr (c macro)": [[0, "c.TMC4361_ENC_POS_DEV_TOL_WR"]], "tmc4361_enc_reset_val_wr (c macro)": [[0, "c.TMC4361_ENC_RESET_VAL_WR"]], "tmc4361_enc_vel_zero_wr (c macro)": [[0, "c.TMC4361_ENC_VEL_ZERO_WR"]], "tmc4361_enc_vmean_filter_wr (c macro)": [[0, "c.TMC4361_ENC_VMEAN_FILTER_WR"]], "tmc4361_enc_vmean_int_wr (c macro)": [[0, "c.TMC4361_ENC_VMEAN_INT_WR"]], "tmc4361_enc_vmean_wait_wr (c macro)": [[0, "c.TMC4361_ENC_VMEAN_WAIT_WR"]], "tmc4361_events (c macro)": [[0, "c.TMC4361_EVENTS"]], "tmc4361_event_clear_conf (c macro)": [[0, "c.TMC4361_EVENT_CLEAR_CONF"]], "tmc4361_freewheel_delay (c macro)": [[0, "c.TMC4361_FREEWHEEL_DELAY"]], "tmc4361_fs_vel_wr (c macro)": [[0, "c.TMC4361_FS_VEL_WR"]], "tmc4361_gear_ratio (c macro)": [[0, "c.TMC4361_GEAR_RATIO"]], "tmc4361_general_conf (c macro)": [[0, "c.TMC4361_GENERAL_CONF"]], "tmc4361_hold_scale_delay (c macro)": [[0, "c.TMC4361_HOLD_SCALE_DELAY"]], "tmc4361_home_safety_margin (c macro)": [[0, "c.TMC4361_HOME_SAFETY_MARGIN"]], "tmc4361_ifreeze (c macro)": [[0, "c.TMC4361_IFREEZE"]], "tmc4361_input_filt_conf (c macro)": [[0, "c.TMC4361_INPUT_FILT_CONF"]], "tmc4361_intr_conf (c macro)": [[0, "c.TMC4361_INTR_CONF"]], "tmc4361_manual_enc_const0 (c macro)": [[0, "c.TMC4361_MANUAL_ENC_CONST0"]], "tmc4361_mscnt_rd (c macro)": [[0, "c.TMC4361_MSCNT_RD"]], "tmc4361_mslutsel_wr (c macro)": [[0, "c.TMC4361_MSLUTSEL_WR"]], "tmc4361_mslut_0_wr (c macro)": [[0, "c.TMC4361_MSLUT_0_WR"]], "tmc4361_mslut_1_wr (c macro)": [[0, "c.TMC4361_MSLUT_1_WR"]], "tmc4361_mslut_2_wr (c macro)": [[0, "c.TMC4361_MSLUT_2_WR"]], "tmc4361_mslut_3_wr (c macro)": [[0, "c.TMC4361_MSLUT_3_WR"]], "tmc4361_mslut_4_wr (c macro)": [[0, "c.TMC4361_MSLUT_4_WR"]], "tmc4361_mslut_5_wr (c macro)": [[0, "c.TMC4361_MSLUT_5_WR"]], "tmc4361_mslut_6_wr (c macro)": [[0, "c.TMC4361_MSLUT_6_WR"]], "tmc4361_mslut_7_wr (c macro)": [[0, "c.TMC4361_MSLUT_7_WR"]], "tmc4361_msoffset_wr (c macro)": [[0, "c.TMC4361_MSOFFSET_WR"]], "tmc4361_pid_dv_clip_wr (c macro)": [[0, "c.TMC4361_PID_DV_CLIP_WR"]], "tmc4361_pid_d_clkdiv_wr (c macro)": [[0, "c.TMC4361_PID_D_CLKDIV_WR"]], "tmc4361_pid_d_wr (c macro)": [[0, "c.TMC4361_PID_D_WR"]], "tmc4361_pid_e_rd (c macro)": [[0, "c.TMC4361_PID_E_RD"]], "tmc4361_pid_isum_rd (c macro)": [[0, "c.TMC4361_PID_ISUM_RD"]], "tmc4361_pid_i_clip_wr (c macro)": [[0, "c.TMC4361_PID_I_CLIP_WR"]], "tmc4361_pid_i_wr (c macro)": [[0, "c.TMC4361_PID_I_WR"]], "tmc4361_pid_p_wr (c macro)": [[0, "c.TMC4361_PID_P_WR"]], "tmc4361_pid_tolerance_wr (c macro)": [[0, "c.TMC4361_PID_TOLERANCE_WR"]], "tmc4361_pid_vel_rd (c macro)": [[0, "c.TMC4361_PID_VEL_RD"]], "tmc4361_pos_comp (c macro)": [[0, "c.TMC4361_POS_COMP"]], "tmc4361_pwm_freq (c macro)": [[0, "c.TMC4361_PWM_FREQ"]], "tmc4361_pwm_vmax (c macro)": [[0, "c.TMC4361_PWM_VMAX"]], "tmc4361_rampmode (c macro)": [[0, "c.TMC4361_RAMPMODE"]], "tmc4361_ramp_hold (c macro)": [[0, "c.TMC4361_RAMP_HOLD"]], "tmc4361_ramp_position (c macro)": [[0, "c.TMC4361_RAMP_POSITION"]], "tmc4361_ramp_sshape (c macro)": [[0, "c.TMC4361_RAMP_SSHAPE"]], "tmc4361_ramp_trapez (c macro)": [[0, "c.TMC4361_RAMP_TRAPEZ"]], "tmc4361_reference_conf (c macro)": [[0, "c.TMC4361_REFERENCE_CONF"]], "tmc4361_rev_cnt_rd (c macro)": [[0, "c.TMC4361_REV_CNT_RD"]], "tmc4361_scale_param_rd (c macro)": [[0, "c.TMC4361_SCALE_PARAM_RD"]], "tmc4361_scale_values (c macro)": [[0, "c.TMC4361_SCALE_VALUES"]], "tmc4361_ser_clk_in_high_wr (c macro)": [[0, "c.TMC4361_SER_CLK_IN_HIGH_WR"]], "tmc4361_ser_clk_in_low_wr (c macro)": [[0, "c.TMC4361_SER_CLK_IN_LOW_WR"]], "tmc4361_ser_enc_variation_wr (c macro)": [[0, "c.TMC4361_SER_ENC_VARIATION_WR"]], "tmc4361_ser_ptime_wr (c macro)": [[0, "c.TMC4361_SER_PTIME_WR"]], "tmc4361_sh_reg0 (c macro)": [[0, "c.TMC4361_SH_REG0"]], "tmc4361_sh_reg1 (c macro)": [[0, "c.TMC4361_SH_REG1"]], "tmc4361_sh_reg10 (c macro)": [[0, "c.TMC4361_SH_REG10"]], "tmc4361_sh_reg11 (c macro)": [[0, "c.TMC4361_SH_REG11"]], "tmc4361_sh_reg12 (c macro)": [[0, "c.TMC4361_SH_REG12"]], "tmc4361_sh_reg13 (c macro)": [[0, "c.TMC4361_SH_REG13"]], "tmc4361_sh_reg2 (c macro)": [[0, "c.TMC4361_SH_REG2"]], "tmc4361_sh_reg3 (c macro)": [[0, "c.TMC4361_SH_REG3"]], "tmc4361_sh_reg4 (c macro)": [[0, "c.TMC4361_SH_REG4"]], "tmc4361_sh_reg5 (c macro)": [[0, "c.TMC4361_SH_REG5"]], "tmc4361_sh_reg6 (c macro)": [[0, "c.TMC4361_SH_REG6"]], "tmc4361_sh_reg7 (c macro)": [[0, "c.TMC4361_SH_REG7"]], "tmc4361_sh_reg8 (c macro)": [[0, "c.TMC4361_SH_REG8"]], "tmc4361_sh_reg9 (c macro)": [[0, "c.TMC4361_SH_REG9"]], "tmc4361_sign_aact (c macro)": [[0, "c.TMC4361_SIGN_AACT"]], "tmc4361_spiout_conf (c macro)": [[0, "c.TMC4361_SPIOUT_CONF"]], "tmc4361_spi_status_selection (c macro)": [[0, "c.TMC4361_SPI_STATUS_SELECTION"]], "tmc4361_spi_switch_vel (c macro)": [[0, "c.TMC4361_SPI_SWITCH_VEL"]], "tmc4361_ssi_in_clk_delay_wr (c macro)": [[0, "c.TMC4361_SSI_IN_CLK_DELAY_WR"]], "tmc4361_ssi_in_wtime_wr (c macro)": [[0, "c.TMC4361_SSI_IN_WTIME_WR"]], "tmc4361_start_conf (c macro)": [[0, "c.TMC4361_START_CONF"]], "tmc4361_start_delay (c macro)": [[0, "c.TMC4361_START_DELAY"]], "tmc4361_start_out_add (c macro)": [[0, "c.TMC4361_START_OUT_ADD"]], "tmc4361_start_sin90_120_wr (c macro)": [[0, "c.TMC4361_START_SIN90_120_WR"]], "tmc4361_start_sin_wr (c macro)": [[0, "c.TMC4361_START_SIN_WR"]], "tmc4361_status (c macro)": [[0, "c.TMC4361_STATUS"]], "tmc4361_stdby_delay (c macro)": [[0, "c.TMC4361_STDBY_DELAY"]], "tmc4361_step_conf (c macro)": [[0, "c.TMC4361_STEP_CONF"]], "tmc4361_stp_length_add (c macro)": [[0, "c.TMC4361_STP_LENGTH_ADD"]], "tmc4361_synchro_set (c macro)": [[0, "c.TMC4361_SYNCHRO_SET"]], "tmc4361_tzerowait_wr (c macro)": [[0, "c.TMC4361_TZEROWAIT_WR"]], "tmc4361_up_scale_delay (c macro)": [[0, "c.TMC4361_UP_SCALE_DELAY"]], "tmc4361_vactual (c macro)": [[0, "c.TMC4361_VACTUAL"]], "tmc4361_vbreak (c macro)": [[0, "c.TMC4361_VBREAK"]], "tmc4361_vdrv_scale_limit (c macro)": [[0, "c.TMC4361_VDRV_SCALE_LIMIT"]], "tmc4361_version_no_rd (c macro)": [[0, "c.TMC4361_VERSION_NO_RD"]], "tmc4361_virt_stop_left (c macro)": [[0, "c.TMC4361_VIRT_STOP_LEFT"]], "tmc4361_virt_stop_right (c macro)": [[0, "c.TMC4361_VIRT_STOP_RIGHT"]], "tmc4361_vmax (c macro)": [[0, "c.TMC4361_VMAX"]], "tmc4361_vstall_limit_wr (c macro)": [[0, "c.TMC4361_VSTALL_LIMIT_WR"]], "tmc4361_vstart (c macro)": [[0, "c.TMC4361_VSTART"]], "tmc4361_vstop (c macro)": [[0, "c.TMC4361_VSTOP"]], "tmc4361_v_enc_mean_rd (c macro)": [[0, "c.TMC4361_V_ENC_MEAN_RD"]], "tmc4361_v_enc_rd (c macro)": [[0, "c.TMC4361_V_ENC_RD"]], "tmc4361_xactual (c macro)": [[0, "c.TMC4361_XACTUAL"]], "tmc4361_x_home (c macro)": [[0, "c.TMC4361_X_HOME"]], "tmc4361_x_latch_rd (c macro)": [[0, "c.TMC4361_X_LATCH_RD"]], "tmc4361_x_pipe0 (c macro)": [[0, "c.TMC4361_X_PIPE0"]], "tmc4361_x_pipe1 (c macro)": [[0, "c.TMC4361_X_PIPE1"]], "tmc4361_x_pipe2 (c macro)": [[0, "c.TMC4361_X_PIPE2"]], "tmc4361_x_pipe3 (c macro)": [[0, "c.TMC4361_X_PIPE3"]], "tmc4361_x_pipe4 (c macro)": [[0, "c.TMC4361_X_PIPE4"]], "tmc4361_x_pipe5 (c macro)": [[0, "c.TMC4361_X_PIPE5"]], "tmc4361_x_pipe6 (c macro)": [[0, "c.TMC4361_X_PIPE6"]], "tmc4361_x_pipe7 (c macro)": [[0, "c.TMC4361_X_PIPE7"]], "tmc4361_x_range_wr (c macro)": [[0, "c.TMC4361_X_RANGE_WR"]], "tmc4361_x_target (c macro)": [[0, "c.TMC4361_X_TARGET"]], "tmc43xx_curconf_boost_acc_en (c macro)": [[0, "c.TMC43xx_CURCONF_BOOST_ACC_EN"]], "tmc43xx_curconf_boost_dec_en (c macro)": [[0, "c.TMC43xx_CURCONF_BOOST_DEC_EN"]], "tmc43xx_curconf_boost_start_en (c macro)": [[0, "c.TMC43xx_CURCONF_BOOST_START_EN"]], "tmc43xx_curconf_cl_scale_en (c macro)": [[0, "c.TMC43xx_CURCONF_CL_SCALE_EN"]], "tmc43xx_curconf_drive_en (c macro)": [[0, "c.TMC43xx_CURCONF_DRIVE_EN"]], "tmc43xx_curconf_freewheeling_en (c macro)": [[0, "c.TMC43xx_CURCONF_FREEWHEELING_EN"]], "tmc43xx_curconf_hold_en (c macro)": [[0, "c.TMC43xx_CURCONF_HOLD_EN"]], "tmc43xx_curconf_pwm_ampl (c macro)": [[0, "c.TMC43xx_CURCONF_PWM_AMPL"]], "tmc43xx_curconf_pwm_scale_ref (c macro)": [[0, "c.TMC43xx_CURCONF_PWM_SCALE_REF"]], "tmc43xx_curconf_sec_drive_en (c macro)": [[0, "c.TMC43xx_CURCONF_SEC_DRIVE_EN"]], "tmc43xx_enc_in_cl_calibration_en (c macro)": [[0, "c.TMC43xx_ENC_IN_CL_CALIBRATION_EN"]], "tmc43xx_enc_in_cl_emf_en (c macro)": [[0, "c.TMC43xx_ENC_IN_CL_EMF_EN"]], "tmc43xx_enc_in_cl_velocity_en (c macro)": [[0, "c.TMC43xx_ENC_IN_CL_VELOCITY_EN"]], "tmc43xx_enc_in_cl_vlimit_en (c macro)": [[0, "c.TMC43xx_ENC_IN_CL_VLIMIT_EN"]], "tmc43xx_enc_in_mode (c macro)": [[0, "c.TMC43xx_ENC_IN_MODE"]], "tmc43xx_enc_in_mode_cl (c macro)": [[0, "c.TMC43xx_ENC_IN_MODE_CL"]], "tmc43xx_enc_in_mode_ol (c macro)": [[0, "c.TMC43xx_ENC_IN_MODE_OL"]], "tmc43xx_enc_in_mode_pid_0 (c macro)": [[0, "c.TMC43xx_ENC_IN_MODE_PID_0"]], "tmc43xx_enc_in_ser_var_limit (c macro)": [[0, "c.TMC43xx_ENC_IN_SER_VAR_LIMIT"]], "tmc43xx_ev_anegative (c macro)": [[0, "c.TMC43xx_EV_ANEGATIVE"]], "tmc43xx_ev_apositive (c macro)": [[0, "c.TMC43xx_EV_APOSITIVE"]], "tmc43xx_ev_azero (c macro)": [[0, "c.TMC43xx_EV_AZERO"]], "tmc43xx_ev_biss_flag (c macro)": [[0, "c.TMC43xx_EV_BISS_FLAG"]], "tmc43xx_ev_cl_fit (c macro)": [[0, "c.TMC43xx_EV_CL_FIT"]], "tmc43xx_ev_cl_max (c macro)": [[0, "c.TMC43xx_EV_CL_MAX"]], "tmc43xx_ev_cover_done (c macro)": [[0, "c.TMC43xx_EV_COVER_DONE"]], "tmc43xx_ev_crc_fail (c macro)": [[0, "c.TMC43xx_EV_CRC_FAIL"]], "tmc43xx_ev_enc_done (c macro)": [[0, "c.TMC43xx_EV_ENC_DONE"]], "tmc43xx_ev_enc_fail (c macro)": [[0, "c.TMC43xx_EV_ENC_FAIL"]], "tmc43xx_ev_enc_vzero (c macro)": [[0, "c.TMC43xx_EV_ENC_VZERO"]], "tmc43xx_ev_frozen (c macro)": [[0, "c.TMC43xx_EV_FROZEN"]], "tmc43xx_ev_fs_active (c macro)": [[0, "c.TMC43xx_EV_FS_ACTIVE"]], "tmc43xx_ev_home_error (c macro)": [[0, "c.TMC43xx_EV_HOME_ERROR"]], "tmc43xx_ev_max_phase_trap (c macro)": [[0, "c.TMC43xx_EV_MAX_PHASE_TRAP"]], "tmc43xx_ev_motor (c macro)": [[0, "c.TMC43xx_EV_MOTOR"]], "tmc43xx_ev_n_active (c macro)": [[0, "c.TMC43xx_EV_N_ACTIVE"]], "tmc43xx_ev_poscomp_reached (c macro)": [[0, "c.TMC43xx_EV_POSCOMP_REACHED"]], "tmc43xx_ev_rst (c macro)": [[0, "c.TMC43xx_EV_RST"]], "tmc43xx_ev_ser_data_done (c macro)": [[0, "c.TMC43xx_EV_SER_DATA_DONE"]], "tmc43xx_ev_ser_enc_data_fail (c macro)": [[0, "c.TMC43xx_EV_SER_ENC_DATA_FAIL"]], "tmc43xx_ev_stop_left (c macro)": [[0, "c.TMC43xx_EV_STOP_LEFT"]], "tmc43xx_ev_stop_on_stall (c macro)": [[0, "c.TMC43xx_EV_STOP_ON_STALL"]], "tmc43xx_ev_stop_right (c macro)": [[0, "c.TMC43xx_EV_STOP_RIGHT"]], "tmc43xx_ev_target_reached (c macro)": [[0, "c.TMC43xx_EV_TARGET_REACHED"]], "tmc43xx_ev_velocity_reached (c macro)": [[0, "c.TMC43xx_EV_VELOCITY_REACHED"]], "tmc43xx_ev_virt_stop_left (c macro)": [[0, "c.TMC43xx_EV_VIRT_STOP_LEFT"]], "tmc43xx_ev_virt_stop_right (c macro)": [[0, "c.TMC43xx_EV_VIRT_STOP_RIGHT"]], "tmc43xx_ev_vnegative (c macro)": [[0, "c.TMC43xx_EV_VNEGATIVE"]], "tmc43xx_ev_vpositive (c macro)": [[0, "c.TMC43xx_EV_VPOSITIVE"]], "tmc43xx_ev_vzero (c macro)": [[0, "c.TMC43xx_EV_VZERO"]], "tmc43xx_ev_xlatch_done (c macro)": [[0, "c.TMC43xx_EV_XLATCH_DONE"]], "tmc43xx_gconf_auto_direct_sd_off (c macro)": [[0, "c.TMC43xx_GCONF_AUTO_DIRECT_SD_OFF"]], "tmc43xx_gconf_circ_cnt_xlatch (c macro)": [[0, "c.TMC43xx_GCONF_CIRC_CNT_XLATCH"]], "tmc43xx_gconf_clk_gating_en (c macro)": [[0, "c.TMC43xx_GCONF_CLK_GATING_EN"]], "tmc43xx_gconf_clk_gating_stdby_en (c macro)": [[0, "c.TMC43xx_GCONF_CLK_GATING_STDBY_EN"]], "tmc43xx_gconf_dcstep_auto (c macro)": [[0, "c.TMC43xx_GCONF_DCSTEP_AUTO"]], "tmc43xx_gconf_dcstep_off (c macro)": [[0, "c.TMC43xx_GCONF_DCSTEP_OFF"]], "tmc43xx_gconf_dcstep_tmc21xx (c macro)": [[0, "c.TMC43xx_GCONF_DCSTEP_TMC21xx"]], "tmc43xx_gconf_dcstep_tmc26x (c macro)": [[0, "c.TMC43xx_GCONF_DCSTEP_TMC26x"]], "tmc43xx_gconf_direct_acc_en (c macro)": [[0, "c.TMC43xx_GCONF_DIRECT_ACC_EN"]], "tmc43xx_gconf_direct_bow_en (c macro)": [[0, "c.TMC43xx_GCONF_DIRECT_BOW_EN"]], "tmc43xx_gconf_dir_in_pol (c macro)": [[0, "c.TMC43xx_GCONF_DIR_IN_POL"]], "tmc43xx_gconf_enc_biss (c macro)": [[0, "c.TMC43xx_GCONF_ENC_BISS"]], "tmc43xx_gconf_enc_diff_dis (c macro)": [[0, "c.TMC43xx_GCONF_ENC_DIFF_DIS"]], "tmc43xx_gconf_enc_inc (c macro)": [[0, "c.TMC43xx_GCONF_ENC_INC"]], "tmc43xx_gconf_enc_spi (c macro)": [[0, "c.TMC43xx_GCONF_ENC_SPI"]], "tmc43xx_gconf_enc_ssi (c macro)": [[0, "c.TMC43xx_GCONF_ENC_SSI"]], "tmc43xx_gconf_ext_sd_high (c macro)": [[0, "c.TMC43xx_GCONF_EXT_SD_HIGH"]], "tmc43xx_gconf_ext_sd_low (c macro)": [[0, "c.TMC43xx_GCONF_EXT_SD_LOW"]], "tmc43xx_gconf_ext_sd_toggle (c macro)": [[0, "c.TMC43xx_GCONF_EXT_SD_TOGGLE"]], "tmc43xx_gconf_fs_en (c macro)": [[0, "c.TMC43xx_GCONF_FS_EN"]], "tmc43xx_gconf_fs_sdout (c macro)": [[0, "c.TMC43xx_GCONF_FS_SDOUT"]], "tmc43xx_gconf_intr_pol (c macro)": [[0, "c.TMC43xx_GCONF_INTR_POL"]], "tmc43xx_gconf_intr_tr_pu_pd_en (c macro)": [[0, "c.TMC43xx_GCONF_INTR_TR_PU_PD_EN"]], "tmc43xx_gconf_intr_wired_and (c macro)": [[0, "c.TMC43xx_GCONF_INTR_WIRED_AND"]], "tmc43xx_gconf_int_sd (c macro)": [[0, "c.TMC43xx_GCONF_INT_SD"]], "tmc43xx_gconf_pol_dir_out (c macro)": [[0, "c.TMC43xx_GCONF_POL_DIR_OUT"]], "tmc43xx_gconf_pwm_out_en (c macro)": [[0, "c.TMC43xx_GCONF_PWM_OUT_EN"]], "tmc43xx_gconf_rev_dir (c macro)": [[0, "c.TMC43xx_GCONF_REV_DIR"]], "tmc43xx_gconf_sd_indirect (c macro)": [[0, "c.TMC43xx_GCONF_SD_INDIRECT"]], "tmc43xx_gconf_ser_enc_out_diff (c macro)": [[0, "c.TMC43xx_GCONF_SER_ENC_OUT_DIFF"]], "tmc43xx_gconf_ser_enc_out_en (c macro)": [[0, "c.TMC43xx_GCONF_SER_ENC_OUT_EN"]], "tmc43xx_gconf_stdby_chopsync (c macro)": [[0, "c.TMC43xx_GCONF_STDBY_CHOPSYNC"]], "tmc43xx_gconf_stdby_clock_high (c macro)": [[0, "c.TMC43xx_GCONF_STDBY_CLOCK_HIGH"]], "tmc43xx_gconf_stdby_clock_int (c macro)": [[0, "c.TMC43xx_GCONF_STDBY_CLOCK_INT"]], "tmc43xx_gconf_stdby_clock_low (c macro)": [[0, "c.TMC43xx_GCONF_STDBY_CLOCK_LOW"]], "tmc43xx_gconf_step_inact_pol (c macro)": [[0, "c.TMC43xx_GCONF_STEP_INACT_POL"]], "tmc43xx_gconf_target_reached_pol (c macro)": [[0, "c.TMC43xx_GCONF_TARGET_REACHED_POL"]], "tmc43xx_gconf_toggle_step (c macro)": [[0, "c.TMC43xx_GCONF_TOGGLE_STEP"]], "tmc43xx_gconf_tr_wired_and (c macro)": [[0, "c.TMC43xx_GCONF_TR_WIRED_AND"]], "tmc43xx_gconf_use_avstart (c macro)": [[0, "c.TMC43xx_GCONF_USE_AVSTART"]], "tmc43xx_rampmode_pos_hold (c macro)": [[0, "c.TMC43xx_RAMPMODE_POS_HOLD"]], "tmc43xx_rampmode_pos_sshape (c macro)": [[0, "c.TMC43xx_RAMPMODE_POS_SSHAPE"]], "tmc43xx_rampmode_pos_trapez (c macro)": [[0, "c.TMC43xx_RAMPMODE_POS_TRAPEZ"]], "tmc43xx_rampmode_vel_hold (c macro)": [[0, "c.TMC43xx_RAMPMODE_VEL_HOLD"]], "tmc43xx_rampmode_vel_sshape (c macro)": [[0, "c.TMC43xx_RAMPMODE_VEL_SSHAPE"]], "tmc43xx_rampmode_vel_trapez (c macro)": [[0, "c.TMC43xx_RAMPMODE_VEL_TRAPEZ"]], "tmc43xx_refconf_circular (c macro)": [[0, "c.TMC43xx_REFCONF_CIRCULAR"]], "tmc43xx_refconf_circular_enc_en (c macro)": [[0, "c.TMC43xx_REFCONF_CIRCULAR_ENC_EN"]], "tmc43xx_refconf_drv_after_stall (c macro)": [[0, "c.TMC43xx_REFCONF_DRV_AFTER_STALL"]], "tmc43xx_refconf_inv_stop_dir (c macro)": [[0, "c.TMC43xx_REFCONF_INV_STOP_DIR"]], "tmc43xx_refconf_pol_stop_left (c macro)": [[0, "c.TMC43xx_REFCONF_POL_STOP_LEFT"]], "tmc43xx_refconf_pol_stop_right (c macro)": [[0, "c.TMC43xx_REFCONF_POL_STOP_RIGHT"]], "tmc43xx_refconf_soft_stop_en (c macro)": [[0, "c.TMC43xx_REFCONF_SOFT_STOP_EN"]], "tmc43xx_refconf_stop_left_en (c macro)": [[0, "c.TMC43xx_REFCONF_STOP_LEFT_EN"]], "tmc43xx_refconf_stop_on_stall (c macro)": [[0, "c.TMC43xx_REFCONF_STOP_ON_STALL"]], "tmc43xx_refconf_stop_right_en (c macro)": [[0, "c.TMC43xx_REFCONF_STOP_RIGHT_EN"]], "tmc43xx_refconf_virt_left_lim_en (c macro)": [[0, "c.TMC43xx_REFCONF_VIRT_LEFT_LIM_EN"]], "tmc43xx_refconf_virt_right_lim_en (c macro)": [[0, "c.TMC43xx_REFCONF_VIRT_RIGHT_LIM_EN"]], "tmc43xx_refconf_virt_stop_hard (c macro)": [[0, "c.TMC43xx_REFCONF_VIRT_STOP_HARD"]], "tmc43xx_refconf_virt_stop_linear (c macro)": [[0, "c.TMC43xx_REFCONF_VIRT_STOP_LINEAR"]], "tmc43xx_scaleval_boost (c macro)": [[0, "c.TMC43xx_SCALEVAL_BOOST"]], "tmc43xx_scaleval_drv1 (c macro)": [[0, "c.TMC43xx_SCALEVAL_DRV1"]], "tmc43xx_scaleval_drv2 (c macro)": [[0, "c.TMC43xx_SCALEVAL_DRV2"]], "tmc43xx_scaleval_hold (c macro)": [[0, "c.TMC43xx_SCALEVAL_HOLD"]], "tmc43xx_spiout_cover_done_not_for_current (c macro)": [[0, "c.TMC43xx_SPIOUT_COVER_DONE_NOT_FOR_CURRENT"]], "tmc43xx_spiout_cover_only (c macro)": [[0, "c.TMC43xx_SPIOUT_COVER_ONLY"]], "tmc43xx_spiout_dac (c macro)": [[0, "c.TMC43xx_SPIOUT_DAC"]], "tmc43xx_spiout_dacaddr (c macro)": [[0, "c.TMC43xx_SPIOUT_DACADDR"]], "tmc43xx_spiout_dac_inv (c macro)": [[0, "c.TMC43xx_SPIOUT_DAC_INV"]], "tmc43xx_spiout_dac_mapped (c macro)": [[0, "c.TMC43xx_SPIOUT_DAC_MAPPED"]], "tmc43xx_spiout_disable_polling (c macro)": [[0, "c.TMC43xx_SPIOUT_DISABLE_POLLING"]], "tmc43xx_spiout_enable_shadow_datagrams (c macro)": [[0, "c.TMC43xx_SPIOUT_ENABLE_SHADOW_DATAGRAMS"]], "tmc43xx_spiout_md_always (c macro)": [[0, "c.TMC43xx_SPIOUT_MD_ALWAYS"]], "tmc43xx_spiout_md_falling (c macro)": [[0, "c.TMC43xx_SPIOUT_MD_FALLING"]], "tmc43xx_spiout_md_no_standby (c macro)": [[0, "c.TMC43xx_SPIOUT_MD_NO_STANDBY"]], "tmc43xx_spiout_md_off (c macro)": [[0, "c.TMC43xx_SPIOUT_MD_OFF"]], "tmc43xx_spiout_off (c macro)": [[0, "c.TMC43xx_SPIOUT_OFF"]], "tmc43xx_spiout_phase_shift (c macro)": [[0, "c.TMC43xx_SPIOUT_PHASE_SHIFT"]], "tmc43xx_spiout_poll_block_multi (c macro)": [[0, "c.TMC43xx_SPIOUT_POLL_BLOCK_MULTI"]], "tmc43xx_spiout_scale (c macro)": [[0, "c.TMC43xx_SPIOUT_SCALE"]], "tmc43xx_spiout_scale_val_tr_en (c macro)": [[0, "c.TMC43xx_SPIOUT_SCALE_VAL_TR_EN"]], "tmc43xx_spiout_sinlut (c macro)": [[0, "c.TMC43xx_SPIOUT_SINLUT"]], "tmc43xx_spiout_stall_flag (c macro)": [[0, "c.TMC43xx_SPIOUT_STALL_FLAG"]], "tmc43xx_spiout_stdby_on_stall (c macro)": [[0, "c.TMC43xx_SPIOUT_STDBY_ON_STALL"]], "tmc43xx_spiout_three_phase_en (c macro)": [[0, "c.TMC43xx_SPIOUT_THREE_PHASE_EN"]], "tmc43xx_spiout_tmc21xx (c macro)": [[0, "c.TMC43xx_SPIOUT_TMC21xx"]], "tmc43xx_spiout_tmc21xx_sd (c macro)": [[0, "c.TMC43xx_SPIOUT_TMC21xx_SD"]], "tmc43xx_spiout_tmc23x (c macro)": [[0, "c.TMC43xx_SPIOUT_TMC23x"]], "tmc43xx_spiout_tmc24x (c macro)": [[0, "c.TMC43xx_SPIOUT_TMC24x"]], "tmc43xx_spiout_tmc26x_389 (c macro)": [[0, "c.TMC43xx_SPIOUT_TMC26x_389"]], "tmc43xx_spiout_tmc26x_389_sd (c macro)": [[0, "c.TMC43xx_SPIOUT_TMC26x_389_SD"]], "tmc43xx_stall_load_limit (c macro)": [[0, "c.TMC43xx_STALL_LOAD_LIMIT"]], "tmc43xx_st_enc_fail (c macro)": [[0, "c.TMC43xx_ST_ENC_FAIL"]], "tmc43xx_st_home_error (c macro)": [[0, "c.TMC43xx_ST_HOME_ERROR"]], "tmc43xx_st_poscomp_reached (c macro)": [[0, "c.TMC43xx_ST_POSCOMP_REACHED"]], "tmc43xx_st_ramp_acc (c macro)": [[0, "c.TMC43xx_ST_RAMP_ACC"]], "tmc43xx_st_ramp_dec (c macro)": [[0, "c.TMC43xx_ST_RAMP_DEC"]], "tmc43xx_st_stop_left_active (c macro)": [[0, "c.TMC43xx_ST_STOP_LEFT_ACTIVE"]], "tmc43xx_st_stop_right_active (c macro)": [[0, "c.TMC43xx_ST_STOP_RIGHT_ACTIVE"]], "tmc43xx_st_target_reached (c macro)": [[0, "c.TMC43xx_ST_TARGET_REACHED"]], "tmc43xx_st_vel_neg (c macro)": [[0, "c.TMC43xx_ST_VEL_NEG"]], "tmc43xx_st_vel_pos (c macro)": [[0, "c.TMC43xx_ST_VEL_POS"]], "tmc43xx_st_vel_reached (c macro)": [[0, "c.TMC43xx_ST_VEL_REACHED"]], "tmc43xx_st_virt_stop_left_active (c macro)": [[0, "c.TMC43xx_ST_VIRT_STOP_LEFT_ACTIVE"]], "tmc43xx_st_virt_stop_right_active (c macro)": [[0, "c.TMC43xx_ST_VIRT_STOP_RIGHT_ACTIVE"]], "tmc43xx_write (c macro)": [[0, "c.TMC43xx_WRITE"]], "tmc457registerreadable (c++ member)": [[0, "_CPPv422TMC457RegisterReadable"]], "tmc457softwarecopy (c++ member)": [[0, "_CPPv418TMC457SoftwareCopy"]], "tmc457_aactual (c macro)": [[0, "c.TMC457_AACTUAL"]], "tmc457_amax (c macro)": [[0, "c.TMC457_AMAX"]], "tmc457_amax_dmax (c macro)": [[0, "c.TMC457_AMAX_DMAX"]], "tmc457_bowmax (c macro)": [[0, "c.TMC457_BOWMAX"]], "tmc457_chop_clk_div (c macro)": [[0, "c.TMC457_CHOP_CLK_DIV"]], "tmc457_dmax (c macro)": [[0, "c.TMC457_DMAX"]], "tmc457_drv_error (c macro)": [[0, "c.TMC457_DRV_ERROR"]], "tmc457_drv_otpw (c macro)": [[0, "c.TMC457_DRV_OTPW"]], "tmc457_drv_stall (c macro)": [[0, "c.TMC457_DRV_STALL"]], "tmc457_dstop (c macro)": [[0, "c.TMC457_DSTOP"]], "tmc457_enc_clrmode (c macro)": [[0, "c.TMC457_ENC_CLRMODE"]], "tmc457_enc_const (c macro)": [[0, "c.TMC457_ENC_CONST"]], "tmc457_enc_latch (c macro)": [[0, "c.TMC457_ENC_LATCH"]], "tmc457_enc_status (c macro)": [[0, "c.TMC457_ENC_STATUS"]], "tmc457_enc_warndist (c macro)": [[0, "c.TMC457_ENC_WARNDIST"]], "tmc457_enc_x (c macro)": [[0, "c.TMC457_ENC_X"]], "tmc457_int_flags (c macro)": [[0, "c.TMC457_INT_FLAGS"]], "tmc457_int_mask (c macro)": [[0, "c.TMC457_INT_MASK"]], "tmc457_irq_deviation (c macro)": [[0, "c.TMC457_IRQ_DEVIATION"]], "tmc457_irq_drvstatus (c macro)": [[0, "c.TMC457_IRQ_DRVSTATUS"]], "tmc457_irq_encn (c macro)": [[0, "c.TMC457_IRQ_ENCN"]], "tmc457_irq_refl (c macro)": [[0, "c.TMC457_IRQ_REFL"]], "tmc457_irq_refr (c macro)": [[0, "c.TMC457_IRQ_REFR"]], "tmc457_irq_stop (c macro)": [[0, "c.TMC457_IRQ_STOP"]], "tmc457_irq_target (c macro)": [[0, "c.TMC457_IRQ_TARGET"]], "tmc457_irq_xcomp (c macro)": [[0, "c.TMC457_IRQ_XCOMP"]], "tmc457_microstep_pos (c macro)": [[0, "c.TMC457_MICROSTEP_POS"]], "tmc457_mode (c macro)": [[0, "c.TMC457_MODE"]], "tmc457_pid_d (c macro)": [[0, "c.TMC457_PID_D"]], "tmc457_pid_dclkdiv (c macro)": [[0, "c.TMC457_PID_DCLKDIV"]], "tmc457_pid_dv_clip (c macro)": [[0, "c.TMC457_PID_DV_CLIP"]], "tmc457_pid_dv_cpu (c macro)": [[0, "c.TMC457_PID_DV_CPU"]], "tmc457_pid_e (c macro)": [[0, "c.TMC457_PID_E"]], "tmc457_pid_i (c macro)": [[0, "c.TMC457_PID_I"]], "tmc457_pid_iclip (c macro)": [[0, "c.TMC457_PID_ICLIP"]], "tmc457_pid_isum (c macro)": [[0, "c.TMC457_PID_ISUM"]], "tmc457_pid_p (c macro)": [[0, "c.TMC457_PID_P"]], "tmc457_pid_tolerance (c macro)": [[0, "c.TMC457_PID_TOLERANCE"]], "tmc457_pid_vactual (c macro)": [[0, "c.TMC457_PID_VACTUAL"]], "tmc457_poslim_left (c macro)": [[0, "c.TMC457_POSLIM_LEFT"]], "tmc457_poslim_right (c macro)": [[0, "c.TMC457_POSLIM_RIGHT"]], "tmc457_pulse_length (c macro)": [[0, "c.TMC457_PULSE_LENGTH"]], "tmc457_pulse_max (c macro)": [[0, "c.TMC457_PULSE_MAX"]], "tmc457_pulse_xstep_div (c macro)": [[0, "c.TMC457_PULSE_XSTEP_DIV"]], "tmc457_rm_hold (c macro)": [[0, "c.TMC457_RM_HOLD"]], "tmc457_rm_pid (c macro)": [[0, "c.TMC457_RM_PID"]], "tmc457_rm_pid_base (c macro)": [[0, "c.TMC457_RM_PID_BASE"]], "tmc457_rm_position (c macro)": [[0, "c.TMC457_RM_POSITION"]], "tmc457_rm_reserved (c macro)": [[0, "c.TMC457_RM_RESERVED"]], "tmc457_rm_shaft (c macro)": [[0, "c.TMC457_RM_SHAFT"]], "tmc457_rm_velocity (c macro)": [[0, "c.TMC457_RM_VELOCITY"]], "tmc457_sdscale (c macro)": [[0, "c.TMC457_SDSCALE"]], "tmc457_seq_dac_scale (c macro)": [[0, "c.TMC457_SEQ_DAC_SCALE"]], "tmc457_seq_driver_status (c macro)": [[0, "c.TMC457_SEQ_DRIVER_STATUS"]], "tmc457_seq_mode (c macro)": [[0, "c.TMC457_SEQ_MODE"]], "tmc457_seq_stall_threshold (c macro)": [[0, "c.TMC457_SEQ_STALL_THRESHOLD"]], "tmc457_status (c macro)": [[0, "c.TMC457_STATUS"]], "tmc457_stdby_delay (c macro)": [[0, "c.TMC457_STDBY_DELAY"]], "tmc457_step_dir_mode (c macro)": [[0, "c.TMC457_STEP_DIR_MODE"]], "tmc457_st_enc_warn (c macro)": [[0, "c.TMC457_ST_ENC_WARN"]], "tmc457_st_v_reached (c macro)": [[0, "c.TMC457_ST_V_REACHED"]], "tmc457_st_v_zero (c macro)": [[0, "c.TMC457_ST_V_ZERO"]], "tmc457_st_x_reached (c macro)": [[0, "c.TMC457_ST_X_REACHED"]], "tmc457_switch_mode (c macro)": [[0, "c.TMC457_SWITCH_MODE"]], "tmc457_switch_status (c macro)": [[0, "c.TMC457_SWITCH_STATUS"]], "tmc457_vactual (c macro)": [[0, "c.TMC457_VACTUAL"]], "tmc457_venc_us_const (c macro)": [[0, "c.TMC457_VENC_US_CONST"]], "tmc457_venc_us_pos (c macro)": [[0, "c.TMC457_VENC_US_POS"]], "tmc457_venc_us_sel (c macro)": [[0, "c.TMC457_VENC_US_SEL"]], "tmc457_version (c macro)": [[0, "c.TMC457_VERSION"]], "tmc457_vmax (c macro)": [[0, "c.TMC457_VMAX"]], "tmc457_vtarget (c macro)": [[0, "c.TMC457_VTARGET"]], "tmc457_wavetab (c macro)": [[0, "c.TMC457_WAVETAB"]], "tmc457_write (c macro)": [[0, "c.TMC457_WRITE"]], "tmc457_xactual (c macro)": [[0, "c.TMC457_XACTUAL"]], "tmc457_xcompare (c macro)": [[0, "c.TMC457_XCOMPARE"]], "tmc457_xlatch (c macro)": [[0, "c.TMC457_XLATCH"]], "tmc457_xtarget (c macro)": [[0, "c.TMC457_XTARGET"]], "tmc4671_abn_2_decoder_count (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_COUNT"]], "tmc4671_abn_2_decoder_count_mask (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_COUNT_MASK"]], "tmc4671_abn_2_decoder_count_n (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_COUNT_N"]], "tmc4671_abn_2_decoder_count_n_mask (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_COUNT_N_MASK"]], "tmc4671_abn_2_decoder_count_n_shift (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_COUNT_N_SHIFT"]], "tmc4671_abn_2_decoder_count_shift (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_COUNT_SHIFT"]], "tmc4671_abn_2_decoder_mode (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_MODE"]], "tmc4671_abn_2_decoder_phi_m (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PHI_M"]], "tmc4671_abn_2_decoder_phi_m_mask (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PHI_M_MASK"]], "tmc4671_abn_2_decoder_phi_m_offset (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PHI_M_OFFSET"]], "tmc4671_abn_2_decoder_phi_m_offset_mask (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PHI_M_OFFSET_MASK"]], "tmc4671_abn_2_decoder_phi_m_offset_shift (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PHI_M_OFFSET_SHIFT"]], "tmc4671_abn_2_decoder_phi_m_shift (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PHI_M_SHIFT"]], "tmc4671_abn_2_decoder_ppr (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PPR"]], "tmc4671_abn_2_decoder_ppr_mask (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PPR_MASK"]], "tmc4671_abn_2_decoder_ppr_shift (c macro)": [[0, "c.TMC4671_ABN_2_DECODER_PPR_SHIFT"]], "tmc4671_abn_2_direction_mask (c macro)": [[0, "c.TMC4671_ABN_2_DIRECTION_MASK"]], "tmc4671_abn_2_direction_shift (c macro)": [[0, "c.TMC4671_ABN_2_DIRECTION_SHIFT"]], "tmc4671_abn_decoder_count (c macro)": [[0, "c.TMC4671_ABN_DECODER_COUNT"]], "tmc4671_abn_decoder_count_mask (c macro)": [[0, "c.TMC4671_ABN_DECODER_COUNT_MASK"]], "tmc4671_abn_decoder_count_n (c macro)": [[0, "c.TMC4671_ABN_DECODER_COUNT_N"]], "tmc4671_abn_decoder_count_n_mask (c macro)": [[0, "c.TMC4671_ABN_DECODER_COUNT_N_MASK"]], "tmc4671_abn_decoder_count_n_shift (c macro)": [[0, "c.TMC4671_ABN_DECODER_COUNT_N_SHIFT"]], "tmc4671_abn_decoder_count_shift (c macro)": [[0, "c.TMC4671_ABN_DECODER_COUNT_SHIFT"]], "tmc4671_abn_decoder_mode (c macro)": [[0, "c.TMC4671_ABN_DECODER_MODE"]], "tmc4671_abn_decoder_phi_e_mask (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_E_MASK"]], "tmc4671_abn_decoder_phi_e_offset_mask (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_E_OFFSET_MASK"]], "tmc4671_abn_decoder_phi_e_offset_shift (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_E_OFFSET_SHIFT"]], "tmc4671_abn_decoder_phi_e_phi_m (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_E_PHI_M"]], "tmc4671_abn_decoder_phi_e_phi_m_offset (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_E_PHI_M_OFFSET"]], "tmc4671_abn_decoder_phi_e_shift (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_E_SHIFT"]], "tmc4671_abn_decoder_phi_m_mask (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_M_MASK"]], "tmc4671_abn_decoder_phi_m_offset_mask (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_M_OFFSET_MASK"]], "tmc4671_abn_decoder_phi_m_offset_shift (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_M_OFFSET_SHIFT"]], "tmc4671_abn_decoder_phi_m_shift (c macro)": [[0, "c.TMC4671_ABN_DECODER_PHI_M_SHIFT"]], "tmc4671_abn_decoder_ppr (c macro)": [[0, "c.TMC4671_ABN_DECODER_PPR"]], "tmc4671_abn_decoder_ppr_mask (c macro)": [[0, "c.TMC4671_ABN_DECODER_PPR_MASK"]], "tmc4671_abn_decoder_ppr_shift (c macro)": [[0, "c.TMC4671_ABN_DECODER_PPR_SHIFT"]], "tmc4671_abn_direction_mask (c macro)": [[0, "c.TMC4671_ABN_DIRECTION_MASK"]], "tmc4671_abn_direction_shift (c macro)": [[0, "c.TMC4671_ABN_DIRECTION_SHIFT"]], "tmc4671_actual_velocity_pptm_mask (c macro)": [[0, "c.TMC4671_ACTUAL_VELOCITY_PPTM_MASK"]], "tmc4671_actual_velocity_pptm_shift (c macro)": [[0, "c.TMC4671_ACTUAL_VELOCITY_PPTM_SHIFT"]], "tmc4671_adc_aenc_ux_mask (c macro)": [[0, "c.TMC4671_ADC_AENC_UX_MASK"]], "tmc4671_adc_aenc_ux_raw_mask (c macro)": [[0, "c.TMC4671_ADC_AENC_UX_RAW_MASK"]], "tmc4671_adc_aenc_ux_raw_shift (c macro)": [[0, "c.TMC4671_ADC_AENC_UX_RAW_SHIFT"]], "tmc4671_adc_aenc_ux_shift (c macro)": [[0, "c.TMC4671_ADC_AENC_UX_SHIFT"]], "tmc4671_adc_aenc_vn_mask (c macro)": [[0, "c.TMC4671_ADC_AENC_VN_MASK"]], "tmc4671_adc_aenc_vn_raw_mask (c macro)": [[0, "c.TMC4671_ADC_AENC_VN_RAW_MASK"]], "tmc4671_adc_aenc_vn_raw_shift (c macro)": [[0, "c.TMC4671_ADC_AENC_VN_RAW_SHIFT"]], "tmc4671_adc_aenc_vn_shift (c macro)": [[0, "c.TMC4671_ADC_AENC_VN_SHIFT"]], "tmc4671_adc_aenc_wy_mask (c macro)": [[0, "c.TMC4671_ADC_AENC_WY_MASK"]], "tmc4671_adc_aenc_wy_raw_mask (c macro)": [[0, "c.TMC4671_ADC_AENC_WY_RAW_MASK"]], "tmc4671_adc_aenc_wy_raw_shift (c macro)": [[0, "c.TMC4671_ADC_AENC_WY_RAW_SHIFT"]], "tmc4671_adc_aenc_wy_shift (c macro)": [[0, "c.TMC4671_ADC_AENC_WY_SHIFT"]], "tmc4671_adc_agpi_a_mask (c macro)": [[0, "c.TMC4671_ADC_AGPI_A_MASK"]], "tmc4671_adc_agpi_a_raw_mask (c macro)": [[0, "c.TMC4671_ADC_AGPI_A_RAW_MASK"]], "tmc4671_adc_agpi_a_raw_shift (c macro)": [[0, "c.TMC4671_ADC_AGPI_A_RAW_SHIFT"]], "tmc4671_adc_agpi_a_shift (c macro)": [[0, "c.TMC4671_ADC_AGPI_A_SHIFT"]], "tmc4671_adc_agpi_b_mask (c macro)": [[0, "c.TMC4671_ADC_AGPI_B_MASK"]], "tmc4671_adc_agpi_b_raw_mask (c macro)": [[0, "c.TMC4671_ADC_AGPI_B_RAW_MASK"]], "tmc4671_adc_agpi_b_raw_shift (c macro)": [[0, "c.TMC4671_ADC_AGPI_B_RAW_SHIFT"]], "tmc4671_adc_agpi_b_shift (c macro)": [[0, "c.TMC4671_ADC_AGPI_B_SHIFT"]], "tmc4671_adc_i0_ext_mask (c macro)": [[0, "c.TMC4671_ADC_I0_EXT_MASK"]], "tmc4671_adc_i0_ext_shift (c macro)": [[0, "c.TMC4671_ADC_I0_EXT_SHIFT"]], "tmc4671_adc_i0_mask (c macro)": [[0, "c.TMC4671_ADC_I0_MASK"]], "tmc4671_adc_i0_offset_mask (c macro)": [[0, "c.TMC4671_ADC_I0_OFFSET_MASK"]], "tmc4671_adc_i0_offset_shift (c macro)": [[0, "c.TMC4671_ADC_I0_OFFSET_SHIFT"]], "tmc4671_adc_i0_raw_mask (c macro)": [[0, "c.TMC4671_ADC_I0_RAW_MASK"]], "tmc4671_adc_i0_raw_shift (c macro)": [[0, "c.TMC4671_ADC_I0_RAW_SHIFT"]], "tmc4671_adc_i0_scale_mask (c macro)": [[0, "c.TMC4671_ADC_I0_SCALE_MASK"]], "tmc4671_adc_i0_scale_offset (c macro)": [[0, "c.TMC4671_ADC_I0_SCALE_OFFSET"]], "tmc4671_adc_i0_scale_shift (c macro)": [[0, "c.TMC4671_ADC_I0_SCALE_SHIFT"]], "tmc4671_adc_i0_select_mask (c macro)": [[0, "c.TMC4671_ADC_I0_SELECT_MASK"]], "tmc4671_adc_i0_select_shift (c macro)": [[0, "c.TMC4671_ADC_I0_SELECT_SHIFT"]], "tmc4671_adc_i0_shift (c macro)": [[0, "c.TMC4671_ADC_I0_SHIFT"]], "tmc4671_adc_i1_ext_mask (c macro)": [[0, "c.TMC4671_ADC_I1_EXT_MASK"]], "tmc4671_adc_i1_ext_shift (c macro)": [[0, "c.TMC4671_ADC_I1_EXT_SHIFT"]], "tmc4671_adc_i1_i0_ext (c macro)": [[0, "c.TMC4671_ADC_I1_I0_EXT"]], "tmc4671_adc_i1_mask (c macro)": [[0, "c.TMC4671_ADC_I1_MASK"]], "tmc4671_adc_i1_offset_mask (c macro)": [[0, "c.TMC4671_ADC_I1_OFFSET_MASK"]], "tmc4671_adc_i1_offset_shift (c macro)": [[0, "c.TMC4671_ADC_I1_OFFSET_SHIFT"]], "tmc4671_adc_i1_raw_mask (c macro)": [[0, "c.TMC4671_ADC_I1_RAW_MASK"]], "tmc4671_adc_i1_raw_shift (c macro)": [[0, "c.TMC4671_ADC_I1_RAW_SHIFT"]], "tmc4671_adc_i1_scale_mask (c macro)": [[0, "c.TMC4671_ADC_I1_SCALE_MASK"]], "tmc4671_adc_i1_scale_offset (c macro)": [[0, "c.TMC4671_ADC_I1_SCALE_OFFSET"]], "tmc4671_adc_i1_scale_shift (c macro)": [[0, "c.TMC4671_ADC_I1_SCALE_SHIFT"]], "tmc4671_adc_i1_select_mask (c macro)": [[0, "c.TMC4671_ADC_I1_SELECT_MASK"]], "tmc4671_adc_i1_select_shift (c macro)": [[0, "c.TMC4671_ADC_I1_SELECT_SHIFT"]], "tmc4671_adc_i1_shift (c macro)": [[0, "c.TMC4671_ADC_I1_SHIFT"]], "tmc4671_adc_iux_mask (c macro)": [[0, "c.TMC4671_ADC_IUX_MASK"]], "tmc4671_adc_iux_shift (c macro)": [[0, "c.TMC4671_ADC_IUX_SHIFT"]], "tmc4671_adc_iv (c macro)": [[0, "c.TMC4671_ADC_IV"]], "tmc4671_adc_iv_mask (c macro)": [[0, "c.TMC4671_ADC_IV_MASK"]], "tmc4671_adc_iv_shift (c macro)": [[0, "c.TMC4671_ADC_IV_SHIFT"]], "tmc4671_adc_iwy_iux (c macro)": [[0, "c.TMC4671_ADC_IWY_IUX"]], "tmc4671_adc_iwy_mask (c macro)": [[0, "c.TMC4671_ADC_IWY_MASK"]], "tmc4671_adc_iwy_shift (c macro)": [[0, "c.TMC4671_ADC_IWY_SHIFT"]], "tmc4671_adc_i_0_mask (c macro)": [[0, "c.TMC4671_ADC_I_0_MASK"]], "tmc4671_adc_i_0_shift (c macro)": [[0, "c.TMC4671_ADC_I_0_SHIFT"]], "tmc4671_adc_i_1_mask (c macro)": [[0, "c.TMC4671_ADC_I_1_MASK"]], "tmc4671_adc_i_1_shift (c macro)": [[0, "c.TMC4671_ADC_I_1_SHIFT"]], "tmc4671_adc_i_select (c macro)": [[0, "c.TMC4671_ADC_I_SELECT"]], "tmc4671_adc_i_ux_select_mask (c macro)": [[0, "c.TMC4671_ADC_I_UX_SELECT_MASK"]], "tmc4671_adc_i_ux_select_shift (c macro)": [[0, "c.TMC4671_ADC_I_UX_SELECT_SHIFT"]], "tmc4671_adc_i_v_select_mask (c macro)": [[0, "c.TMC4671_ADC_I_V_SELECT_MASK"]], "tmc4671_adc_i_v_select_shift (c macro)": [[0, "c.TMC4671_ADC_I_V_SELECT_SHIFT"]], "tmc4671_adc_i_wy_select_mask (c macro)": [[0, "c.TMC4671_ADC_I_WY_SELECT_MASK"]], "tmc4671_adc_i_wy_select_shift (c macro)": [[0, "c.TMC4671_ADC_I_WY_SELECT_SHIFT"]], "tmc4671_adc_raw_addr (c macro)": [[0, "c.TMC4671_ADC_RAW_ADDR"]], "tmc4671_adc_raw_addr_mask (c macro)": [[0, "c.TMC4671_ADC_RAW_ADDR_MASK"]], "tmc4671_adc_raw_addr_shift (c macro)": [[0, "c.TMC4671_ADC_RAW_ADDR_SHIFT"]], "tmc4671_adc_raw_data (c macro)": [[0, "c.TMC4671_ADC_RAW_DATA"]], "tmc4671_adc_vm_limits (c macro)": [[0, "c.TMC4671_ADC_VM_LIMITS"]], "tmc4671_adc_vm_limit_high_mask (c macro)": [[0, "c.TMC4671_ADC_VM_LIMIT_HIGH_MASK"]], "tmc4671_adc_vm_limit_high_shift (c macro)": [[0, "c.TMC4671_ADC_VM_LIMIT_HIGH_SHIFT"]], "tmc4671_adc_vm_limit_low_mask (c macro)": [[0, "c.TMC4671_ADC_VM_LIMIT_LOW_MASK"]], "tmc4671_adc_vm_limit_low_shift (c macro)": [[0, "c.TMC4671_ADC_VM_LIMIT_LOW_SHIFT"]], "tmc4671_adc_vm_raw_mask (c macro)": [[0, "c.TMC4671_ADC_VM_RAW_MASK"]], "tmc4671_adc_vm_raw_shift (c macro)": [[0, "c.TMC4671_ADC_VM_RAW_SHIFT"]], "tmc4671_adc_vw_mask (c macro)": [[0, "c.TMC4671_ADC_VW_MASK"]], "tmc4671_adc_vw_shift (c macro)": [[0, "c.TMC4671_ADC_VW_SHIFT"]], "tmc4671_addr_a_mask (c macro)": [[0, "c.TMC4671_ADDR_A_MASK"]], "tmc4671_addr_a_shift (c macro)": [[0, "c.TMC4671_ADDR_A_SHIFT"]], "tmc4671_addr_b_mask (c macro)": [[0, "c.TMC4671_ADDR_B_MASK"]], "tmc4671_addr_b_shift (c macro)": [[0, "c.TMC4671_ADDR_B_SHIFT"]], "tmc4671_addr_c_mask (c macro)": [[0, "c.TMC4671_ADDR_C_MASK"]], "tmc4671_addr_c_shift (c macro)": [[0, "c.TMC4671_ADDR_C_SHIFT"]], "tmc4671_addr_d_mask (c macro)": [[0, "c.TMC4671_ADDR_D_MASK"]], "tmc4671_addr_d_shift (c macro)": [[0, "c.TMC4671_ADDR_D_SHIFT"]], "tmc4671_aenc_0_offset_mask (c macro)": [[0, "c.TMC4671_AENC_0_OFFSET_MASK"]], "tmc4671_aenc_0_offset_shift (c macro)": [[0, "c.TMC4671_AENC_0_OFFSET_SHIFT"]], "tmc4671_aenc_0_scale_mask (c macro)": [[0, "c.TMC4671_AENC_0_SCALE_MASK"]], "tmc4671_aenc_0_scale_offset (c macro)": [[0, "c.TMC4671_AENC_0_SCALE_OFFSET"]], "tmc4671_aenc_0_scale_shift (c macro)": [[0, "c.TMC4671_AENC_0_SCALE_SHIFT"]], "tmc4671_aenc_0_select_mask (c macro)": [[0, "c.TMC4671_AENC_0_SELECT_MASK"]], "tmc4671_aenc_0_select_shift (c macro)": [[0, "c.TMC4671_AENC_0_SELECT_SHIFT"]], "tmc4671_aenc_1_offset_mask (c macro)": [[0, "c.TMC4671_AENC_1_OFFSET_MASK"]], "tmc4671_aenc_1_offset_shift (c macro)": [[0, "c.TMC4671_AENC_1_OFFSET_SHIFT"]], "tmc4671_aenc_1_scale_mask (c macro)": [[0, "c.TMC4671_AENC_1_SCALE_MASK"]], "tmc4671_aenc_1_scale_offset (c macro)": [[0, "c.TMC4671_AENC_1_SCALE_OFFSET"]], "tmc4671_aenc_1_scale_shift (c macro)": [[0, "c.TMC4671_AENC_1_SCALE_SHIFT"]], "tmc4671_aenc_1_select_mask (c macro)": [[0, "c.TMC4671_AENC_1_SELECT_MASK"]], "tmc4671_aenc_1_select_shift (c macro)": [[0, "c.TMC4671_AENC_1_SELECT_SHIFT"]], "tmc4671_aenc_2_offset_mask (c macro)": [[0, "c.TMC4671_AENC_2_OFFSET_MASK"]], "tmc4671_aenc_2_offset_shift (c macro)": [[0, "c.TMC4671_AENC_2_OFFSET_SHIFT"]], "tmc4671_aenc_2_scale_mask (c macro)": [[0, "c.TMC4671_AENC_2_SCALE_MASK"]], "tmc4671_aenc_2_scale_offset (c macro)": [[0, "c.TMC4671_AENC_2_SCALE_OFFSET"]], "tmc4671_aenc_2_scale_shift (c macro)": [[0, "c.TMC4671_AENC_2_SCALE_SHIFT"]], "tmc4671_aenc_2_select_mask (c macro)": [[0, "c.TMC4671_AENC_2_SELECT_MASK"]], "tmc4671_aenc_2_select_shift (c macro)": [[0, "c.TMC4671_AENC_2_SELECT_SHIFT"]], "tmc4671_aenc_decoder_count (c macro)": [[0, "c.TMC4671_AENC_DECODER_COUNT"]], "tmc4671_aenc_decoder_count_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_COUNT_MASK"]], "tmc4671_aenc_decoder_count_n (c macro)": [[0, "c.TMC4671_AENC_DECODER_COUNT_N"]], "tmc4671_aenc_decoder_count_n_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_COUNT_N_MASK"]], "tmc4671_aenc_decoder_count_n_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_COUNT_N_SHIFT"]], "tmc4671_aenc_decoder_count_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_COUNT_SHIFT"]], "tmc4671_aenc_decoder_mode (c macro)": [[0, "c.TMC4671_AENC_DECODER_MODE"]], "tmc4671_aenc_decoder_mode_0_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_MODE_0_MASK"]], "tmc4671_aenc_decoder_mode_0_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_MODE_0_SHIFT"]], "tmc4671_aenc_decoder_mode_12_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_MODE_12_MASK"]], "tmc4671_aenc_decoder_mode_12_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_MODE_12_SHIFT"]], "tmc4671_aenc_decoder_n_fields (c macro)": [[0, "c.TMC4671_AENC_DECODER_N_FIELDS"]], "tmc4671_aenc_decoder_n_mask_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_N_MASK_MASK"]], "tmc4671_aenc_decoder_n_mask_n_threshold (c macro)": [[0, "c.TMC4671_AENC_DECODER_N_MASK_N_THRESHOLD"]], "tmc4671_aenc_decoder_n_threshold_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_N_THRESHOLD_MASK"]], "tmc4671_aenc_decoder_n_threshold_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_N_THRESHOLD_SHIFT"]], "tmc4671_aenc_decoder_phi_a (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A"]], "tmc4671_aenc_decoder_phi_a_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A_MASK"]], "tmc4671_aenc_decoder_phi_a_offset (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A_OFFSET"]], "tmc4671_aenc_decoder_phi_a_offset_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A_OFFSET_MASK"]], "tmc4671_aenc_decoder_phi_a_offset_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A_OFFSET_SHIFT"]], "tmc4671_aenc_decoder_phi_a_raw (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A_RAW"]], "tmc4671_aenc_decoder_phi_a_raw_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A_RAW_MASK"]], "tmc4671_aenc_decoder_phi_a_raw_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A_RAW_SHIFT"]], "tmc4671_aenc_decoder_phi_a_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_A_SHIFT"]], "tmc4671_aenc_decoder_phi_e_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_E_MASK"]], "tmc4671_aenc_decoder_phi_e_offset_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_E_OFFSET_MASK"]], "tmc4671_aenc_decoder_phi_e_offset_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_E_OFFSET_SHIFT"]], "tmc4671_aenc_decoder_phi_e_phi_m (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_E_PHI_M"]], "tmc4671_aenc_decoder_phi_e_phi_m_offset (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_E_PHI_M_OFFSET"]], "tmc4671_aenc_decoder_phi_e_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_E_SHIFT"]], "tmc4671_aenc_decoder_phi_m_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_M_MASK"]], "tmc4671_aenc_decoder_phi_m_offset_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_M_OFFSET_MASK"]], "tmc4671_aenc_decoder_phi_m_offset_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_M_OFFSET_SHIFT"]], "tmc4671_aenc_decoder_phi_m_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_PHI_M_SHIFT"]], "tmc4671_aenc_decoder_position (c macro)": [[0, "c.TMC4671_AENC_DECODER_POSITION"]], "tmc4671_aenc_decoder_position_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_POSITION_MASK"]], "tmc4671_aenc_decoder_position_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_POSITION_SHIFT"]], "tmc4671_aenc_decoder_ppr (c macro)": [[0, "c.TMC4671_AENC_DECODER_PPR"]], "tmc4671_aenc_decoder_ppr_mask (c macro)": [[0, "c.TMC4671_AENC_DECODER_PPR_MASK"]], "tmc4671_aenc_decoder_ppr_shift (c macro)": [[0, "c.TMC4671_AENC_DECODER_PPR_SHIFT"]], "tmc4671_aenc_select (c macro)": [[0, "c.TMC4671_AENC_SELECT"]], "tmc4671_aenc_ux_mask (c macro)": [[0, "c.TMC4671_AENC_UX_MASK"]], "tmc4671_aenc_ux_shift (c macro)": [[0, "c.TMC4671_AENC_UX_SHIFT"]], "tmc4671_aenc_vn (c macro)": [[0, "c.TMC4671_AENC_VN"]], "tmc4671_aenc_vn_mask (c macro)": [[0, "c.TMC4671_AENC_VN_MASK"]], "tmc4671_aenc_vn_shift (c macro)": [[0, "c.TMC4671_AENC_VN_SHIFT"]], "tmc4671_aenc_wy_mask (c macro)": [[0, "c.TMC4671_AENC_WY_MASK"]], "tmc4671_aenc_wy_shift (c macro)": [[0, "c.TMC4671_AENC_WY_SHIFT"]], "tmc4671_aenc_wy_ux (c macro)": [[0, "c.TMC4671_AENC_WY_UX"]], "tmc4671_apol_mask (c macro)": [[0, "c.TMC4671_APOL_MASK"]], "tmc4671_apol_shift (c macro)": [[0, "c.TMC4671_APOL_SHIFT"]], "tmc4671_a_of_abn_2_raw_mask (c macro)": [[0, "c.TMC4671_A_OF_ABN_2_RAW_MASK"]], "tmc4671_a_of_abn_2_raw_shift (c macro)": [[0, "c.TMC4671_A_OF_ABN_2_RAW_SHIFT"]], "tmc4671_a_of_abn_raw_mask (c macro)": [[0, "c.TMC4671_A_OF_ABN_RAW_MASK"]], "tmc4671_a_of_abn_raw_shift (c macro)": [[0, "c.TMC4671_A_OF_ABN_RAW_SHIFT"]], "tmc4671_biquad_f_a_1_mask (c macro)": [[0, "c.TMC4671_BIQUAD_F_A_1_MASK"]], "tmc4671_biquad_f_a_1_shift (c macro)": [[0, "c.TMC4671_BIQUAD_F_A_1_SHIFT"]], "tmc4671_biquad_f_a_2_mask (c macro)": [[0, "c.TMC4671_BIQUAD_F_A_2_MASK"]], "tmc4671_biquad_f_a_2_shift (c macro)": [[0, "c.TMC4671_BIQUAD_F_A_2_SHIFT"]], "tmc4671_biquad_f_b_0_mask (c macro)": [[0, "c.TMC4671_BIQUAD_F_B_0_MASK"]], "tmc4671_biquad_f_b_0_shift (c macro)": [[0, "c.TMC4671_BIQUAD_F_B_0_SHIFT"]], "tmc4671_biquad_f_b_1_mask (c macro)": [[0, "c.TMC4671_BIQUAD_F_B_1_MASK"]], "tmc4671_biquad_f_b_1_shift (c macro)": [[0, "c.TMC4671_BIQUAD_F_B_1_SHIFT"]], "tmc4671_biquad_f_b_2_mask (c macro)": [[0, "c.TMC4671_BIQUAD_F_B_2_MASK"]], "tmc4671_biquad_f_b_2_shift (c macro)": [[0, "c.TMC4671_BIQUAD_F_B_2_SHIFT"]], "tmc4671_biquad_f_enable_mask (c macro)": [[0, "c.TMC4671_BIQUAD_F_ENABLE_MASK"]], "tmc4671_biquad_f_enable_shift (c macro)": [[0, "c.TMC4671_BIQUAD_F_ENABLE_SHIFT"]], "tmc4671_biquad_t_a_1_mask (c macro)": [[0, "c.TMC4671_BIQUAD_T_A_1_MASK"]], "tmc4671_biquad_t_a_1_shift (c macro)": [[0, "c.TMC4671_BIQUAD_T_A_1_SHIFT"]], "tmc4671_biquad_t_a_2_mask (c macro)": [[0, "c.TMC4671_BIQUAD_T_A_2_MASK"]], "tmc4671_biquad_t_a_2_shift (c macro)": [[0, "c.TMC4671_BIQUAD_T_A_2_SHIFT"]], "tmc4671_biquad_t_b_0_mask (c macro)": [[0, "c.TMC4671_BIQUAD_T_B_0_MASK"]], "tmc4671_biquad_t_b_0_shift (c macro)": [[0, "c.TMC4671_BIQUAD_T_B_0_SHIFT"]], "tmc4671_biquad_t_b_1_mask (c macro)": [[0, "c.TMC4671_BIQUAD_T_B_1_MASK"]], "tmc4671_biquad_t_b_1_shift (c macro)": [[0, "c.TMC4671_BIQUAD_T_B_1_SHIFT"]], "tmc4671_biquad_t_b_2_mask (c macro)": [[0, "c.TMC4671_BIQUAD_T_B_2_MASK"]], "tmc4671_biquad_t_b_2_shift (c macro)": [[0, "c.TMC4671_BIQUAD_T_B_2_SHIFT"]], "tmc4671_biquad_t_enable_mask (c macro)": [[0, "c.TMC4671_BIQUAD_T_ENABLE_MASK"]], "tmc4671_biquad_t_enable_shift (c macro)": [[0, "c.TMC4671_BIQUAD_T_ENABLE_SHIFT"]], "tmc4671_biquad_v_a_1_mask (c macro)": [[0, "c.TMC4671_BIQUAD_V_A_1_MASK"]], "tmc4671_biquad_v_a_1_shift (c macro)": [[0, "c.TMC4671_BIQUAD_V_A_1_SHIFT"]], "tmc4671_biquad_v_a_2_mask (c macro)": [[0, "c.TMC4671_BIQUAD_V_A_2_MASK"]], "tmc4671_biquad_v_a_2_shift (c macro)": [[0, "c.TMC4671_BIQUAD_V_A_2_SHIFT"]], "tmc4671_biquad_v_b_0_mask (c macro)": [[0, "c.TMC4671_BIQUAD_V_B_0_MASK"]], "tmc4671_biquad_v_b_0_shift (c macro)": [[0, "c.TMC4671_BIQUAD_V_B_0_SHIFT"]], "tmc4671_biquad_v_b_1_mask (c macro)": [[0, "c.TMC4671_BIQUAD_V_B_1_MASK"]], "tmc4671_biquad_v_b_1_shift (c macro)": [[0, "c.TMC4671_BIQUAD_V_B_1_SHIFT"]], "tmc4671_biquad_v_b_2_mask (c macro)": [[0, "c.TMC4671_BIQUAD_V_B_2_MASK"]], "tmc4671_biquad_v_b_2_shift (c macro)": [[0, "c.TMC4671_BIQUAD_V_B_2_SHIFT"]], "tmc4671_biquad_v_enable_mask (c macro)": [[0, "c.TMC4671_BIQUAD_V_ENABLE_MASK"]], "tmc4671_biquad_v_enable_shift (c macro)": [[0, "c.TMC4671_BIQUAD_V_ENABLE_SHIFT"]], "tmc4671_biquad_x_a_1_mask (c macro)": [[0, "c.TMC4671_BIQUAD_X_A_1_MASK"]], "tmc4671_biquad_x_a_1_shift (c macro)": [[0, "c.TMC4671_BIQUAD_X_A_1_SHIFT"]], "tmc4671_biquad_x_a_2_mask (c macro)": [[0, "c.TMC4671_BIQUAD_X_A_2_MASK"]], "tmc4671_biquad_x_a_2_shift (c macro)": [[0, "c.TMC4671_BIQUAD_X_A_2_SHIFT"]], "tmc4671_biquad_x_b_0_mask (c macro)": [[0, "c.TMC4671_BIQUAD_X_B_0_MASK"]], "tmc4671_biquad_x_b_0_shift (c macro)": [[0, "c.TMC4671_BIQUAD_X_B_0_SHIFT"]], "tmc4671_biquad_x_b_1_mask (c macro)": [[0, "c.TMC4671_BIQUAD_X_B_1_MASK"]], "tmc4671_biquad_x_b_1_shift (c macro)": [[0, "c.TMC4671_BIQUAD_X_B_1_SHIFT"]], "tmc4671_biquad_x_b_2_mask (c macro)": [[0, "c.TMC4671_BIQUAD_X_B_2_MASK"]], "tmc4671_biquad_x_b_2_shift (c macro)": [[0, "c.TMC4671_BIQUAD_X_B_2_SHIFT"]], "tmc4671_biquad_x_enable_mask (c macro)": [[0, "c.TMC4671_BIQUAD_X_ENABLE_MASK"]], "tmc4671_biquad_x_enable_shift (c macro)": [[0, "c.TMC4671_BIQUAD_X_ENABLE_SHIFT"]], "tmc4671_blanking_a_mask (c macro)": [[0, "c.TMC4671_BLANKING_A_MASK"]], "tmc4671_blanking_a_shift (c macro)": [[0, "c.TMC4671_BLANKING_A_SHIFT"]], "tmc4671_blanking_b_mask (c macro)": [[0, "c.TMC4671_BLANKING_B_MASK"]], "tmc4671_blanking_b_shift (c macro)": [[0, "c.TMC4671_BLANKING_B_SHIFT"]], "tmc4671_bpol_mask (c macro)": [[0, "c.TMC4671_BPOL_MASK"]], "tmc4671_bpol_shift (c macro)": [[0, "c.TMC4671_BPOL_SHIFT"]], "tmc4671_b_of_abn_2_raw_mask (c macro)": [[0, "c.TMC4671_B_OF_ABN_2_RAW_MASK"]], "tmc4671_b_of_abn_2_raw_shift (c macro)": [[0, "c.TMC4671_B_OF_ABN_2_RAW_SHIFT"]], "tmc4671_b_of_abn_raw_mask (c macro)": [[0, "c.TMC4671_B_OF_ABN_RAW_MASK"]], "tmc4671_b_of_abn_raw_shift (c macro)": [[0, "c.TMC4671_B_OF_ABN_RAW_SHIFT"]], "tmc4671_cfg_dsmodulator_a_mask (c macro)": [[0, "c.TMC4671_CFG_DSMODULATOR_A_MASK"]], "tmc4671_cfg_dsmodulator_a_shift (c macro)": [[0, "c.TMC4671_CFG_DSMODULATOR_A_SHIFT"]], "tmc4671_cfg_dsmodulator_b_mask (c macro)": [[0, "c.TMC4671_CFG_DSMODULATOR_B_MASK"]], "tmc4671_cfg_dsmodulator_b_shift (c macro)": [[0, "c.TMC4671_CFG_DSMODULATOR_B_SHIFT"]], "tmc4671_chipinfo_addr (c macro)": [[0, "c.TMC4671_CHIPINFO_ADDR"]], "tmc4671_chipinfo_data (c macro)": [[0, "c.TMC4671_CHIPINFO_DATA"]], "tmc4671_chip_info_address_mask (c macro)": [[0, "c.TMC4671_CHIP_INFO_ADDRESS_MASK"]], "tmc4671_chip_info_address_shift (c macro)": [[0, "c.TMC4671_CHIP_INFO_ADDRESS_SHIFT"]], "tmc4671_cln_mask (c macro)": [[0, "c.TMC4671_CLN_MASK"]], "tmc4671_cln_shift (c macro)": [[0, "c.TMC4671_CLN_SHIFT"]], "tmc4671_config_addr (c macro)": [[0, "c.TMC4671_CONFIG_ADDR"]], "tmc4671_config_addr_mask (c macro)": [[0, "c.TMC4671_CONFIG_ADDR_MASK"]], "tmc4671_config_addr_shift (c macro)": [[0, "c.TMC4671_CONFIG_ADDR_SHIFT"]], "tmc4671_config_data (c macro)": [[0, "c.TMC4671_CONFIG_DATA"]], "tmc4671_config_reg_0_mask (c macro)": [[0, "c.TMC4671_CONFIG_REG_0_MASK"]], "tmc4671_config_reg_0_shift (c macro)": [[0, "c.TMC4671_CONFIG_REG_0_SHIFT"]], "tmc4671_config_reg_1_mask (c macro)": [[0, "c.TMC4671_CONFIG_REG_1_MASK"]], "tmc4671_config_reg_1_shift (c macro)": [[0, "c.TMC4671_CONFIG_REG_1_SHIFT"]], "tmc4671_ctrl_param_0_mask (c macro)": [[0, "c.TMC4671_CTRL_PARAM_0_MASK"]], "tmc4671_ctrl_param_0_shift (c macro)": [[0, "c.TMC4671_CTRL_PARAM_0_SHIFT"]], "tmc4671_ctrl_param_1_mask (c macro)": [[0, "c.TMC4671_CTRL_PARAM_1_MASK"]], "tmc4671_ctrl_param_1_shift (c macro)": [[0, "c.TMC4671_CTRL_PARAM_1_SHIFT"]], "tmc4671_ctrl_param_2_mask (c macro)": [[0, "c.TMC4671_CTRL_PARAM_2_MASK"]], "tmc4671_ctrl_param_2_shift (c macro)": [[0, "c.TMC4671_CTRL_PARAM_2_SHIFT"]], "tmc4671_ctrl_param_3_mask (c macro)": [[0, "c.TMC4671_CTRL_PARAM_3_MASK"]], "tmc4671_ctrl_param_3_shift (c macro)": [[0, "c.TMC4671_CTRL_PARAM_3_SHIFT"]], "tmc4671_debug_value_0_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_0_MASK"]], "tmc4671_debug_value_0_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_0_SHIFT"]], "tmc4671_debug_value_10_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_10_MASK"]], "tmc4671_debug_value_10_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_10_SHIFT"]], "tmc4671_debug_value_11_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_11_MASK"]], "tmc4671_debug_value_11_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_11_SHIFT"]], "tmc4671_debug_value_12_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_12_MASK"]], "tmc4671_debug_value_12_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_12_SHIFT"]], "tmc4671_debug_value_13_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_13_MASK"]], "tmc4671_debug_value_13_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_13_SHIFT"]], "tmc4671_debug_value_14_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_14_MASK"]], "tmc4671_debug_value_14_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_14_SHIFT"]], "tmc4671_debug_value_15_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_15_MASK"]], "tmc4671_debug_value_15_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_15_SHIFT"]], "tmc4671_debug_value_16_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_16_MASK"]], "tmc4671_debug_value_16_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_16_SHIFT"]], "tmc4671_debug_value_17_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_17_MASK"]], "tmc4671_debug_value_17_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_17_SHIFT"]], "tmc4671_debug_value_18_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_18_MASK"]], "tmc4671_debug_value_18_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_18_SHIFT"]], "tmc4671_debug_value_19_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_19_MASK"]], "tmc4671_debug_value_19_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_19_SHIFT"]], "tmc4671_debug_value_1_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_1_MASK"]], "tmc4671_debug_value_1_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_1_SHIFT"]], "tmc4671_debug_value_2_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_2_MASK"]], "tmc4671_debug_value_2_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_2_SHIFT"]], "tmc4671_debug_value_3_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_3_MASK"]], "tmc4671_debug_value_3_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_3_SHIFT"]], "tmc4671_debug_value_4_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_4_MASK"]], "tmc4671_debug_value_4_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_4_SHIFT"]], "tmc4671_debug_value_5_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_5_MASK"]], "tmc4671_debug_value_5_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_5_SHIFT"]], "tmc4671_debug_value_6_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_6_MASK"]], "tmc4671_debug_value_6_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_6_SHIFT"]], "tmc4671_debug_value_7_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_7_MASK"]], "tmc4671_debug_value_7_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_7_SHIFT"]], "tmc4671_debug_value_8_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_8_MASK"]], "tmc4671_debug_value_8_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_8_SHIFT"]], "tmc4671_debug_value_9_mask (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_9_MASK"]], "tmc4671_debug_value_9_shift (c macro)": [[0, "c.TMC4671_DEBUG_VALUE_9_SHIFT"]], "tmc4671_dir_of_dirstp_raw_mask (c macro)": [[0, "c.TMC4671_DIR_OF_DIRSTP_RAW_MASK"]], "tmc4671_dir_of_dirstp_raw_shift (c macro)": [[0, "c.TMC4671_DIR_OF_DIRSTP_RAW_SHIFT"]], "tmc4671_dsadc_mclk_a_mask (c macro)": [[0, "c.TMC4671_DSADC_MCLK_A_MASK"]], "tmc4671_dsadc_mclk_a_shift (c macro)": [[0, "c.TMC4671_DSADC_MCLK_A_SHIFT"]], "tmc4671_dsadc_mclk_b_mask (c macro)": [[0, "c.TMC4671_DSADC_MCLK_B_MASK"]], "tmc4671_dsadc_mclk_b_shift (c macro)": [[0, "c.TMC4671_DSADC_MCLK_B_SHIFT"]], "tmc4671_dsadc_mdec_a_mask (c macro)": [[0, "c.TMC4671_DSADC_MDEC_A_MASK"]], "tmc4671_dsadc_mdec_a_shift (c macro)": [[0, "c.TMC4671_DSADC_MDEC_A_SHIFT"]], "tmc4671_dsadc_mdec_b_mask (c macro)": [[0, "c.TMC4671_DSADC_MDEC_B_MASK"]], "tmc4671_dsadc_mdec_b_shift (c macro)": [[0, "c.TMC4671_DSADC_MDEC_B_SHIFT"]], "tmc4671_ds_analog_input_stage_cfg (c macro)": [[0, "c.TMC4671_DS_ANALOG_INPUT_STAGE_CFG"]], "tmc4671_enable_in_raw_mask (c macro)": [[0, "c.TMC4671_ENABLE_IN_RAW_MASK"]], "tmc4671_enable_in_raw_shift (c macro)": [[0, "c.TMC4671_ENABLE_IN_RAW_SHIFT"]], "tmc4671_encoder_init_hall_enable_mask (c macro)": [[0, "c.TMC4671_ENCODER_INIT_HALL_ENABLE_MASK"]], "tmc4671_encoder_init_hall_enable_shift (c macro)": [[0, "c.TMC4671_ENCODER_INIT_HALL_ENABLE_SHIFT"]], "tmc4671_enc_init_hall_phi_a_aenc_offset_mask (c macro)": [[0, "c.TMC4671_ENC_INIT_HALL_PHI_A_AENC_OFFSET_MASK"]], "tmc4671_enc_init_hall_phi_a_aenc_offset_shift (c macro)": [[0, "c.TMC4671_ENC_INIT_HALL_PHI_A_AENC_OFFSET_SHIFT"]], "tmc4671_enc_init_hall_phi_e_abn_offset_mask (c macro)": [[0, "c.TMC4671_ENC_INIT_HALL_PHI_E_ABN_OFFSET_MASK"]], "tmc4671_enc_init_hall_phi_e_abn_offset_shift (c macro)": [[0, "c.TMC4671_ENC_INIT_HALL_PHI_E_ABN_OFFSET_SHIFT"]], "tmc4671_enc_init_hall_phi_e_aenc_offset_mask (c macro)": [[0, "c.TMC4671_ENC_INIT_HALL_PHI_E_AENC_OFFSET_MASK"]], "tmc4671_enc_init_hall_phi_e_aenc_offset_shift (c macro)": [[0, "c.TMC4671_ENC_INIT_HALL_PHI_E_AENC_OFFSET_SHIFT"]], "tmc4671_enc_init_hall_status_mask (c macro)": [[0, "c.TMC4671_ENC_INIT_HALL_STATUS_MASK"]], "tmc4671_enc_init_hall_status_shift (c macro)": [[0, "c.TMC4671_ENC_INIT_HALL_STATUS_SHIFT"]], "tmc4671_enc_init_mini_move_phi_e_mask (c macro)": [[0, "c.TMC4671_ENC_INIT_MINI_MOVE_PHI_E_MASK"]], "tmc4671_enc_init_mini_move_phi_e_offset_mask (c macro)": [[0, "c.TMC4671_ENC_INIT_MINI_MOVE_PHI_E_OFFSET_MASK"]], "tmc4671_enc_init_mini_move_phi_e_offset_shift (c macro)": [[0, "c.TMC4671_ENC_INIT_MINI_MOVE_PHI_E_OFFSET_SHIFT"]], "tmc4671_enc_init_mini_move_phi_e_shift (c macro)": [[0, "c.TMC4671_ENC_INIT_MINI_MOVE_PHI_E_SHIFT"]], "tmc4671_enc_init_mini_move_status_mask (c macro)": [[0, "c.TMC4671_ENC_INIT_MINI_MOVE_STATUS_MASK"]], "tmc4671_enc_init_mini_move_status_shift (c macro)": [[0, "c.TMC4671_ENC_INIT_MINI_MOVE_STATUS_SHIFT"]], "tmc4671_enc_init_mini_move_u_d_mask (c macro)": [[0, "c.TMC4671_ENC_INIT_MINI_MOVE_U_D_MASK"]], "tmc4671_enc_init_mini_move_u_d_shift (c macro)": [[0, "c.TMC4671_ENC_INIT_MINI_MOVE_U_D_SHIFT"]], "tmc4671_feed_forward_torgue_filter_constant_mask (c macro)": [[0, "c.TMC4671_FEED_FORWARD_TORGUE_FILTER_CONSTANT_MASK"]], "tmc4671_feed_forward_torgue_filter_constant_shift (c macro)": [[0, "c.TMC4671_FEED_FORWARD_TORGUE_FILTER_CONSTANT_SHIFT"]], "tmc4671_feed_forward_torque_gain_mask (c macro)": [[0, "c.TMC4671_FEED_FORWARD_TORQUE_GAIN_MASK"]], "tmc4671_feed_forward_torque_gain_shift (c macro)": [[0, "c.TMC4671_FEED_FORWARD_TORQUE_GAIN_SHIFT"]], "tmc4671_feed_forward_velicity_filter_constant_mask (c macro)": [[0, "c.TMC4671_FEED_FORWARD_VELICITY_FILTER_CONSTANT_MASK"]], "tmc4671_feed_forward_velicity_filter_constant_shift (c macro)": [[0, "c.TMC4671_FEED_FORWARD_VELICITY_FILTER_CONSTANT_SHIFT"]], "tmc4671_feed_forward_velocity_gain_mask (c macro)": [[0, "c.TMC4671_FEED_FORWARD_VELOCITY_GAIN_MASK"]], "tmc4671_feed_forward_velocity_gain_shift (c macro)": [[0, "c.TMC4671_FEED_FORWARD_VELOCITY_GAIN_SHIFT"]], "tmc4671_ff_torque_mask (c macro)": [[0, "c.TMC4671_FF_TORQUE_MASK"]], "tmc4671_ff_torque_shift (c macro)": [[0, "c.TMC4671_FF_TORQUE_SHIFT"]], "tmc4671_ff_velocity_mask (c macro)": [[0, "c.TMC4671_FF_VELOCITY_MASK"]], "tmc4671_ff_velocity_shift (c macro)": [[0, "c.TMC4671_FF_VELOCITY_SHIFT"]], "tmc4671_field_read (c macro)": [[0, "c.TMC4671_FIELD_READ"]], "tmc4671_field_update (c macro)": [[0, "c.TMC4671_FIELD_UPDATE"]], "tmc4671_foc_ia_mask (c macro)": [[0, "c.TMC4671_FOC_IA_MASK"]], "tmc4671_foc_ia_shift (c macro)": [[0, "c.TMC4671_FOC_IA_SHIFT"]], "tmc4671_foc_ib_mask (c macro)": [[0, "c.TMC4671_FOC_IB_MASK"]], "tmc4671_foc_ib_shift (c macro)": [[0, "c.TMC4671_FOC_IB_SHIFT"]], "tmc4671_foc_id_mask (c macro)": [[0, "c.TMC4671_FOC_ID_MASK"]], "tmc4671_foc_id_shift (c macro)": [[0, "c.TMC4671_FOC_ID_SHIFT"]], "tmc4671_foc_iq_mask (c macro)": [[0, "c.TMC4671_FOC_IQ_MASK"]], "tmc4671_foc_iq_shift (c macro)": [[0, "c.TMC4671_FOC_IQ_SHIFT"]], "tmc4671_foc_iux_mask (c macro)": [[0, "c.TMC4671_FOC_IUX_MASK"]], "tmc4671_foc_iux_shift (c macro)": [[0, "c.TMC4671_FOC_IUX_SHIFT"]], "tmc4671_foc_iv_mask (c macro)": [[0, "c.TMC4671_FOC_IV_MASK"]], "tmc4671_foc_iv_shift (c macro)": [[0, "c.TMC4671_FOC_IV_SHIFT"]], "tmc4671_foc_iwy_mask (c macro)": [[0, "c.TMC4671_FOC_IWY_MASK"]], "tmc4671_foc_iwy_shift (c macro)": [[0, "c.TMC4671_FOC_IWY_SHIFT"]], "tmc4671_foc_ua_mask (c macro)": [[0, "c.TMC4671_FOC_UA_MASK"]], "tmc4671_foc_ua_shift (c macro)": [[0, "c.TMC4671_FOC_UA_SHIFT"]], "tmc4671_foc_ub_mask (c macro)": [[0, "c.TMC4671_FOC_UB_MASK"]], "tmc4671_foc_ub_shift (c macro)": [[0, "c.TMC4671_FOC_UB_SHIFT"]], "tmc4671_foc_ud_limited_mask (c macro)": [[0, "c.TMC4671_FOC_UD_LIMITED_MASK"]], "tmc4671_foc_ud_limited_shift (c macro)": [[0, "c.TMC4671_FOC_UD_LIMITED_SHIFT"]], "tmc4671_foc_ud_mask (c macro)": [[0, "c.TMC4671_FOC_UD_MASK"]], "tmc4671_foc_ud_shift (c macro)": [[0, "c.TMC4671_FOC_UD_SHIFT"]], "tmc4671_foc_uq_limited_mask (c macro)": [[0, "c.TMC4671_FOC_UQ_LIMITED_MASK"]], "tmc4671_foc_uq_limited_shift (c macro)": [[0, "c.TMC4671_FOC_UQ_LIMITED_SHIFT"]], "tmc4671_foc_uq_mask (c macro)": [[0, "c.TMC4671_FOC_UQ_MASK"]], "tmc4671_foc_uq_shift (c macro)": [[0, "c.TMC4671_FOC_UQ_SHIFT"]], "tmc4671_foc_uux_mask (c macro)": [[0, "c.TMC4671_FOC_UUX_MASK"]], "tmc4671_foc_uux_shift (c macro)": [[0, "c.TMC4671_FOC_UUX_SHIFT"]], "tmc4671_foc_uv_mask (c macro)": [[0, "c.TMC4671_FOC_UV_MASK"]], "tmc4671_foc_uv_shift (c macro)": [[0, "c.TMC4671_FOC_UV_SHIFT"]], "tmc4671_foc_uwy_mask (c macro)": [[0, "c.TMC4671_FOC_UWY_MASK"]], "tmc4671_foc_uwy_shift (c macro)": [[0, "c.TMC4671_FOC_UWY_SHIFT"]], "tmc4671_gpio_dsadci_config_mask (c macro)": [[0, "c.TMC4671_GPIO_DSADCI_CONFIG_MASK"]], "tmc4671_gpio_dsadci_config_shift (c macro)": [[0, "c.TMC4671_GPIO_DSADCI_CONFIG_SHIFT"]], "tmc4671_gpio_dsadci_config (c macro)": [[0, "c.TMC4671_GPIO_dsADCI_CONFIG"]], "tmc4671_hall_blank_mask (c macro)": [[0, "c.TMC4671_HALL_BLANK_MASK"]], "tmc4671_hall_blank_shift (c macro)": [[0, "c.TMC4671_HALL_BLANK_SHIFT"]], "tmc4671_hall_direction_mask (c macro)": [[0, "c.TMC4671_HALL_DIRECTION_MASK"]], "tmc4671_hall_direction_shift (c macro)": [[0, "c.TMC4671_HALL_DIRECTION_SHIFT"]], "tmc4671_hall_dphi_max (c macro)": [[0, "c.TMC4671_HALL_DPHI_MAX"]], "tmc4671_hall_dphi_max_mask (c macro)": [[0, "c.TMC4671_HALL_DPHI_MAX_MASK"]], "tmc4671_hall_dphi_max_shift (c macro)": [[0, "c.TMC4671_HALL_DPHI_MAX_SHIFT"]], "tmc4671_hall_interpolation_mask (c macro)": [[0, "c.TMC4671_HALL_INTERPOLATION_MASK"]], "tmc4671_hall_interpolation_shift (c macro)": [[0, "c.TMC4671_HALL_INTERPOLATION_SHIFT"]], "tmc4671_hall_mode (c macro)": [[0, "c.TMC4671_HALL_MODE"]], "tmc4671_hall_mode_mask (c macro)": [[0, "c.TMC4671_HALL_MODE_MASK"]], "tmc4671_hall_mode_shift (c macro)": [[0, "c.TMC4671_HALL_MODE_SHIFT"]], "tmc4671_hall_phi_e_interpolated_mask (c macro)": [[0, "c.TMC4671_HALL_PHI_E_INTERPOLATED_MASK"]], "tmc4671_hall_phi_e_interpolated_phi_e (c macro)": [[0, "c.TMC4671_HALL_PHI_E_INTERPOLATED_PHI_E"]], "tmc4671_hall_phi_e_interpolated_shift (c macro)": [[0, "c.TMC4671_HALL_PHI_E_INTERPOLATED_SHIFT"]], "tmc4671_hall_phi_e_mask (c macro)": [[0, "c.TMC4671_HALL_PHI_E_MASK"]], "tmc4671_hall_phi_e_offset_mask (c macro)": [[0, "c.TMC4671_HALL_PHI_E_OFFSET_MASK"]], "tmc4671_hall_phi_e_offset_shift (c macro)": [[0, "c.TMC4671_HALL_PHI_E_OFFSET_SHIFT"]], "tmc4671_hall_phi_e_phi_m_offset (c macro)": [[0, "c.TMC4671_HALL_PHI_E_PHI_M_OFFSET"]], "tmc4671_hall_phi_e_shift (c macro)": [[0, "c.TMC4671_HALL_PHI_E_SHIFT"]], "tmc4671_hall_phi_m (c macro)": [[0, "c.TMC4671_HALL_PHI_M"]], "tmc4671_hall_phi_m_mask (c macro)": [[0, "c.TMC4671_HALL_PHI_M_MASK"]], "tmc4671_hall_phi_m_offset_mask (c macro)": [[0, "c.TMC4671_HALL_PHI_M_OFFSET_MASK"]], "tmc4671_hall_phi_m_offset_shift (c macro)": [[0, "c.TMC4671_HALL_PHI_M_OFFSET_SHIFT"]], "tmc4671_hall_phi_m_shift (c macro)": [[0, "c.TMC4671_HALL_PHI_M_SHIFT"]], "tmc4671_hall_polarity_mask (c macro)": [[0, "c.TMC4671_HALL_POLARITY_MASK"]], "tmc4671_hall_polarity_shift (c macro)": [[0, "c.TMC4671_HALL_POLARITY_SHIFT"]], "tmc4671_hall_position_000_mask (c macro)": [[0, "c.TMC4671_HALL_POSITION_000_MASK"]], "tmc4671_hall_position_000_shift (c macro)": [[0, "c.TMC4671_HALL_POSITION_000_SHIFT"]], "tmc4671_hall_position_060_000 (c macro)": [[0, "c.TMC4671_HALL_POSITION_060_000"]], "tmc4671_hall_position_060_mask (c macro)": [[0, "c.TMC4671_HALL_POSITION_060_MASK"]], "tmc4671_hall_position_060_shift (c macro)": [[0, "c.TMC4671_HALL_POSITION_060_SHIFT"]], "tmc4671_hall_position_120_mask (c macro)": [[0, "c.TMC4671_HALL_POSITION_120_MASK"]], "tmc4671_hall_position_120_shift (c macro)": [[0, "c.TMC4671_HALL_POSITION_120_SHIFT"]], "tmc4671_hall_position_180_120 (c macro)": [[0, "c.TMC4671_HALL_POSITION_180_120"]], "tmc4671_hall_position_180_mask (c macro)": [[0, "c.TMC4671_HALL_POSITION_180_MASK"]], "tmc4671_hall_position_180_shift (c macro)": [[0, "c.TMC4671_HALL_POSITION_180_SHIFT"]], "tmc4671_hall_position_240_mask (c macro)": [[0, "c.TMC4671_HALL_POSITION_240_MASK"]], "tmc4671_hall_position_240_shift (c macro)": [[0, "c.TMC4671_HALL_POSITION_240_SHIFT"]], "tmc4671_hall_position_300_240 (c macro)": [[0, "c.TMC4671_HALL_POSITION_300_240"]], "tmc4671_hall_position_300_mask (c macro)": [[0, "c.TMC4671_HALL_POSITION_300_MASK"]], "tmc4671_hall_position_300_shift (c macro)": [[0, "c.TMC4671_HALL_POSITION_300_SHIFT"]], "tmc4671_hall_ux_filt_mask (c macro)": [[0, "c.TMC4671_HALL_UX_FILT_MASK"]], "tmc4671_hall_ux_filt_shift (c macro)": [[0, "c.TMC4671_HALL_UX_FILT_SHIFT"]], "tmc4671_hall_ux_of_hall_raw_mask (c macro)": [[0, "c.TMC4671_HALL_UX_OF_HALL_RAW_MASK"]], "tmc4671_hall_ux_of_hall_raw_shift (c macro)": [[0, "c.TMC4671_HALL_UX_OF_HALL_RAW_SHIFT"]], "tmc4671_hall_v_filt_mask (c macro)": [[0, "c.TMC4671_HALL_V_FILT_MASK"]], "tmc4671_hall_v_filt_shift (c macro)": [[0, "c.TMC4671_HALL_V_FILT_SHIFT"]], "tmc4671_hall_v_of_hall_raw_mask (c macro)": [[0, "c.TMC4671_HALL_V_OF_HALL_RAW_MASK"]], "tmc4671_hall_v_of_hall_raw_shift (c macro)": [[0, "c.TMC4671_HALL_V_OF_HALL_RAW_SHIFT"]], "tmc4671_hall_wy_filt_mask (c macro)": [[0, "c.TMC4671_HALL_WY_FILT_MASK"]], "tmc4671_hall_wy_filt_shift (c macro)": [[0, "c.TMC4671_HALL_WY_FILT_SHIFT"]], "tmc4671_hall_wy_of_hall_raw_mask (c macro)": [[0, "c.TMC4671_HALL_WY_OF_HALL_RAW_MASK"]], "tmc4671_hall_wy_of_hall_raw_shift (c macro)": [[0, "c.TMC4671_HALL_WY_OF_HALL_RAW_SHIFT"]], "tmc4671_home_position_mask (c macro)": [[0, "c.TMC4671_HOME_POSITION_MASK"]], "tmc4671_home_position_shift (c macro)": [[0, "c.TMC4671_HOME_POSITION_SHIFT"]], "tmc4671_inputs_raw (c macro)": [[0, "c.TMC4671_INPUTS_RAW"]], "tmc4671_interim_addr (c macro)": [[0, "c.TMC4671_INTERIM_ADDR"]], "tmc4671_interim_addr_mask (c macro)": [[0, "c.TMC4671_INTERIM_ADDR_MASK"]], "tmc4671_interim_addr_shift (c macro)": [[0, "c.TMC4671_INTERIM_ADDR_SHIFT"]], "tmc4671_interim_data (c macro)": [[0, "c.TMC4671_INTERIM_DATA"]], "tmc4671_left_position_mask (c macro)": [[0, "c.TMC4671_LEFT_POSITION_MASK"]], "tmc4671_left_position_shift (c macro)": [[0, "c.TMC4671_LEFT_POSITION_SHIFT"]], "tmc4671_mclk_polarity_a_mask (c macro)": [[0, "c.TMC4671_MCLK_POLARITY_A_MASK"]], "tmc4671_mclk_polarity_a_shift (c macro)": [[0, "c.TMC4671_MCLK_POLARITY_A_SHIFT"]], "tmc4671_mclk_polarity_b_mask (c macro)": [[0, "c.TMC4671_MCLK_POLARITY_B_MASK"]], "tmc4671_mclk_polarity_b_shift (c macro)": [[0, "c.TMC4671_MCLK_POLARITY_B_SHIFT"]], "tmc4671_mdat_polarity_a_mask (c macro)": [[0, "c.TMC4671_MDAT_POLARITY_A_MASK"]], "tmc4671_mdat_polarity_a_shift (c macro)": [[0, "c.TMC4671_MDAT_POLARITY_A_SHIFT"]], "tmc4671_mdat_polarity_b_mask (c macro)": [[0, "c.TMC4671_MDAT_POLARITY_B_MASK"]], "tmc4671_mdat_polarity_b_shift (c macro)": [[0, "c.TMC4671_MDAT_POLARITY_B_SHIFT"]], "tmc4671_mode_ff_mask (c macro)": [[0, "c.TMC4671_MODE_FF_MASK"]], "tmc4671_mode_ff_shift (c macro)": [[0, "c.TMC4671_MODE_FF_SHIFT"]], "tmc4671_mode_motion_mask (c macro)": [[0, "c.TMC4671_MODE_MOTION_MASK"]], "tmc4671_mode_motion_shift (c macro)": [[0, "c.TMC4671_MODE_MOTION_SHIFT"]], "tmc4671_mode_pid_smpl_mask (c macro)": [[0, "c.TMC4671_MODE_PID_SMPL_MASK"]], "tmc4671_mode_pid_smpl_shift (c macro)": [[0, "c.TMC4671_MODE_PID_SMPL_SHIFT"]], "tmc4671_mode_pid_type_mask (c macro)": [[0, "c.TMC4671_MODE_PID_TYPE_MASK"]], "tmc4671_mode_pid_type_shift (c macro)": [[0, "c.TMC4671_MODE_PID_TYPE_SHIFT"]], "tmc4671_mode_ramp_mask (c macro)": [[0, "c.TMC4671_MODE_RAMP_MASK"]], "tmc4671_mode_ramp_mode_motion (c macro)": [[0, "c.TMC4671_MODE_RAMP_MODE_MOTION"]], "tmc4671_mode_ramp_shift (c macro)": [[0, "c.TMC4671_MODE_RAMP_SHIFT"]], "tmc4671_motion_mode_position (c macro)": [[0, "c.TMC4671_MOTION_MODE_POSITION"]], "tmc4671_motion_mode_prbs_flux (c macro)": [[0, "c.TMC4671_MOTION_MODE_PRBS_FLUX"]], "tmc4671_motion_mode_prbs_position (c macro)": [[0, "c.TMC4671_MOTION_MODE_PRBS_POSITION"]], "tmc4671_motion_mode_prbs_torque (c macro)": [[0, "c.TMC4671_MOTION_MODE_PRBS_TORQUE"]], "tmc4671_motion_mode_prbs_velocity (c macro)": [[0, "c.TMC4671_MOTION_MODE_PRBS_VELOCITY"]], "tmc4671_motion_mode_stopped (c macro)": [[0, "c.TMC4671_MOTION_MODE_STOPPED"]], "tmc4671_motion_mode_torque (c macro)": [[0, "c.TMC4671_MOTION_MODE_TORQUE"]], "tmc4671_motion_mode_uq_ud_ext (c macro)": [[0, "c.TMC4671_MOTION_MODE_UQ_UD_EXT"]], "tmc4671_motion_mode_velocity (c macro)": [[0, "c.TMC4671_MOTION_MODE_VELOCITY"]], "tmc4671_motors (c macro)": [[0, "c.TMC4671_MOTORS"]], "tmc4671_motor_type_mask (c macro)": [[0, "c.TMC4671_MOTOR_TYPE_MASK"]], "tmc4671_motor_type_n_pole_pairs (c macro)": [[0, "c.TMC4671_MOTOR_TYPE_N_POLE_PAIRS"]], "tmc4671_motor_type_shift (c macro)": [[0, "c.TMC4671_MOTOR_TYPE_SHIFT"]], "tmc4671_no_motor (c macro)": [[0, "c.TMC4671_NO_MOTOR"]], "tmc4671_npol_mask (c macro)": [[0, "c.TMC4671_NPOL_MASK"]], "tmc4671_npol_shift (c macro)": [[0, "c.TMC4671_NPOL_SHIFT"]], "tmc4671_n_of_abn_2_raw_mask (c macro)": [[0, "c.TMC4671_N_OF_ABN_2_RAW_MASK"]], "tmc4671_n_of_abn_2_raw_shift (c macro)": [[0, "c.TMC4671_N_OF_ABN_2_RAW_SHIFT"]], "tmc4671_n_of_abn_raw_mask (c macro)": [[0, "c.TMC4671_N_OF_ABN_RAW_MASK"]], "tmc4671_n_of_abn_raw_shift (c macro)": [[0, "c.TMC4671_N_OF_ABN_RAW_SHIFT"]], "tmc4671_n_pole_pairs_mask (c macro)": [[0, "c.TMC4671_N_POLE_PAIRS_MASK"]], "tmc4671_n_pole_pairs_shift (c macro)": [[0, "c.TMC4671_N_POLE_PAIRS_SHIFT"]], "tmc4671_openloop_acceleration (c macro)": [[0, "c.TMC4671_OPENLOOP_ACCELERATION"]], "tmc4671_openloop_acceleration_mask (c macro)": [[0, "c.TMC4671_OPENLOOP_ACCELERATION_MASK"]], "tmc4671_openloop_acceleration_shift (c macro)": [[0, "c.TMC4671_OPENLOOP_ACCELERATION_SHIFT"]], "tmc4671_openloop_mode (c macro)": [[0, "c.TMC4671_OPENLOOP_MODE"]], "tmc4671_openloop_phi (c macro)": [[0, "c.TMC4671_OPENLOOP_PHI"]], "tmc4671_openloop_phi_direction_mask (c macro)": [[0, "c.TMC4671_OPENLOOP_PHI_DIRECTION_MASK"]], "tmc4671_openloop_phi_direction_shift (c macro)": [[0, "c.TMC4671_OPENLOOP_PHI_DIRECTION_SHIFT"]], "tmc4671_openloop_phi_mask (c macro)": [[0, "c.TMC4671_OPENLOOP_PHI_MASK"]], "tmc4671_openloop_phi_shift (c macro)": [[0, "c.TMC4671_OPENLOOP_PHI_SHIFT"]], "tmc4671_openloop_velocity_actual (c macro)": [[0, "c.TMC4671_OPENLOOP_VELOCITY_ACTUAL"]], "tmc4671_openloop_velocity_actual_mask (c macro)": [[0, "c.TMC4671_OPENLOOP_VELOCITY_ACTUAL_MASK"]], "tmc4671_openloop_velocity_actual_shift (c macro)": [[0, "c.TMC4671_OPENLOOP_VELOCITY_ACTUAL_SHIFT"]], "tmc4671_openloop_velocity_target (c macro)": [[0, "c.TMC4671_OPENLOOP_VELOCITY_TARGET"]], "tmc4671_openloop_velocity_target_mask (c macro)": [[0, "c.TMC4671_OPENLOOP_VELOCITY_TARGET_MASK"]], "tmc4671_openloop_velocity_target_shift (c macro)": [[0, "c.TMC4671_OPENLOOP_VELOCITY_TARGET_SHIFT"]], "tmc4671_outputs_raw (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW"]], "tmc4671_outputs_raw_0_mask (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_0_MASK"]], "tmc4671_outputs_raw_0_shift (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_0_SHIFT"]], "tmc4671_outputs_raw_1_mask (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_1_MASK"]], "tmc4671_outputs_raw_1_shift (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_1_SHIFT"]], "tmc4671_outputs_raw_2_mask (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_2_MASK"]], "tmc4671_outputs_raw_2_shift (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_2_SHIFT"]], "tmc4671_outputs_raw_3_mask (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_3_MASK"]], "tmc4671_outputs_raw_3_shift (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_3_SHIFT"]], "tmc4671_outputs_raw_4_mask (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_4_MASK"]], "tmc4671_outputs_raw_4_shift (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_4_SHIFT"]], "tmc4671_outputs_raw_5_mask (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_5_MASK"]], "tmc4671_outputs_raw_6_mask (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_6_MASK"]], "tmc4671_outputs_raw_6_shift (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_6_SHIFT"]], "tmc4671_outputs_raw_7_mask (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_7_MASK"]], "tmc4671_outputs_raw_7_shift (c macro)": [[0, "c.TMC4671_OUTPUTS_RAW_7_SHIFT"]], "tmc4671_phi_a_aenc (c macro)": [[0, "c.TMC4671_PHI_A_AENC"]], "tmc4671_phi_e (c macro)": [[0, "c.TMC4671_PHI_E"]], "tmc4671_phi_e_abn (c macro)": [[0, "c.TMC4671_PHI_E_ABN"]], "tmc4671_phi_e_aenc (c macro)": [[0, "c.TMC4671_PHI_E_AENC"]], "tmc4671_phi_e_ext (c macro)": [[0, "c.TMC4671_PHI_E_EXT"]], "tmc4671_phi_e_external (c macro)": [[0, "c.TMC4671_PHI_E_EXTERNAL"]], "tmc4671_phi_e_ext_mask (c macro)": [[0, "c.TMC4671_PHI_E_EXT_MASK"]], "tmc4671_phi_e_ext_shift (c macro)": [[0, "c.TMC4671_PHI_E_EXT_SHIFT"]], "tmc4671_phi_e_hall (c macro)": [[0, "c.TMC4671_PHI_E_HALL"]], "tmc4671_phi_e_mask (c macro)": [[0, "c.TMC4671_PHI_E_MASK"]], "tmc4671_phi_e_open_loop (c macro)": [[0, "c.TMC4671_PHI_E_OPEN_LOOP"]], "tmc4671_phi_e_selection (c macro)": [[0, "c.TMC4671_PHI_E_SELECTION"]], "tmc4671_phi_e_selection_mask (c macro)": [[0, "c.TMC4671_PHI_E_SELECTION_MASK"]], "tmc4671_phi_e_selection_shift (c macro)": [[0, "c.TMC4671_PHI_E_SELECTION_SHIFT"]], "tmc4671_phi_e_shift (c macro)": [[0, "c.TMC4671_PHI_E_SHIFT"]], "tmc4671_phi_m_ext (c macro)": [[0, "c.TMC4671_PHI_M_EXT"]], "tmc4671_phi_m_ext_mask (c macro)": [[0, "c.TMC4671_PHI_M_EXT_MASK"]], "tmc4671_phi_m_ext_shift (c macro)": [[0, "c.TMC4671_PHI_M_EXT_SHIFT"]], "tmc4671_pidin_target_flux_mask (c macro)": [[0, "c.TMC4671_PIDIN_TARGET_FLUX_MASK"]], "tmc4671_pidin_target_flux_shift (c macro)": [[0, "c.TMC4671_PIDIN_TARGET_FLUX_SHIFT"]], "tmc4671_pidin_target_position_mask (c macro)": [[0, "c.TMC4671_PIDIN_TARGET_POSITION_MASK"]], "tmc4671_pidin_target_position_shift (c macro)": [[0, "c.TMC4671_PIDIN_TARGET_POSITION_SHIFT"]], "tmc4671_pidin_target_torque_mask (c macro)": [[0, "c.TMC4671_PIDIN_TARGET_TORQUE_MASK"]], "tmc4671_pidin_target_torque_shift (c macro)": [[0, "c.TMC4671_PIDIN_TARGET_TORQUE_SHIFT"]], "tmc4671_pidin_target_velocity_mask (c macro)": [[0, "c.TMC4671_PIDIN_TARGET_VELOCITY_MASK"]], "tmc4671_pidin_target_velocity_shift (c macro)": [[0, "c.TMC4671_PIDIN_TARGET_VELOCITY_SHIFT"]], "tmc4671_pidout_target_flux_mask (c macro)": [[0, "c.TMC4671_PIDOUT_TARGET_FLUX_MASK"]], "tmc4671_pidout_target_flux_shift (c macro)": [[0, "c.TMC4671_PIDOUT_TARGET_FLUX_SHIFT"]], "tmc4671_pidout_target_position_mask (c macro)": [[0, "c.TMC4671_PIDOUT_TARGET_POSITION_MASK"]], "tmc4671_pidout_target_position_shift (c macro)": [[0, "c.TMC4671_PIDOUT_TARGET_POSITION_SHIFT"]], "tmc4671_pidout_target_torque_mask (c macro)": [[0, "c.TMC4671_PIDOUT_TARGET_TORQUE_MASK"]], "tmc4671_pidout_target_torque_shift (c macro)": [[0, "c.TMC4671_PIDOUT_TARGET_TORQUE_SHIFT"]], "tmc4671_pidout_target_velocity_mask (c macro)": [[0, "c.TMC4671_PIDOUT_TARGET_VELOCITY_MASK"]], "tmc4671_pidout_target_velocity_shift (c macro)": [[0, "c.TMC4671_PIDOUT_TARGET_VELOCITY_SHIFT"]], "tmc4671_pidout_uq_ud_limits (c macro)": [[0, "c.TMC4671_PIDOUT_UQ_UD_LIMITS"]], "tmc4671_pidout_uq_ud_limits_mask (c macro)": [[0, "c.TMC4671_PIDOUT_UQ_UD_LIMITS_MASK"]], "tmc4671_pidout_uq_ud_limits_shift (c macro)": [[0, "c.TMC4671_PIDOUT_UQ_UD_LIMITS_SHIFT"]], "tmc4671_pid_acceleration_limit (c macro)": [[0, "c.TMC4671_PID_ACCELERATION_LIMIT"]], "tmc4671_pid_acceleration_limit_mask (c macro)": [[0, "c.TMC4671_PID_ACCELERATION_LIMIT_MASK"]], "tmc4671_pid_acceleration_limit_shift (c macro)": [[0, "c.TMC4671_PID_ACCELERATION_LIMIT_SHIFT"]], "tmc4671_pid_error_addr (c macro)": [[0, "c.TMC4671_PID_ERROR_ADDR"]], "tmc4671_pid_error_addr_mask (c macro)": [[0, "c.TMC4671_PID_ERROR_ADDR_MASK"]], "tmc4671_pid_error_addr_shift (c macro)": [[0, "c.TMC4671_PID_ERROR_ADDR_SHIFT"]], "tmc4671_pid_error_data (c macro)": [[0, "c.TMC4671_PID_ERROR_DATA"]], "tmc4671_pid_flux_actual_div256_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_ACTUAL_DIV256_MASK"]], "tmc4671_pid_flux_actual_div256_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_ACTUAL_DIV256_SHIFT"]], "tmc4671_pid_flux_actual_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_ACTUAL_MASK"]], "tmc4671_pid_flux_actual_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_ACTUAL_SHIFT"]], "tmc4671_pid_flux_error_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_ERROR_MASK"]], "tmc4671_pid_flux_error_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_ERROR_SHIFT"]], "tmc4671_pid_flux_error_sum_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_ERROR_SUM_MASK"]], "tmc4671_pid_flux_error_sum_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_ERROR_SUM_SHIFT"]], "tmc4671_pid_flux_i_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_I_MASK"]], "tmc4671_pid_flux_i_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_I_SHIFT"]], "tmc4671_pid_flux_offset_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_OFFSET_MASK"]], "tmc4671_pid_flux_offset_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_OFFSET_SHIFT"]], "tmc4671_pid_flux_p_flux_i (c macro)": [[0, "c.TMC4671_PID_FLUX_P_FLUX_I"]], "tmc4671_pid_flux_p_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_P_MASK"]], "tmc4671_pid_flux_p_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_P_SHIFT"]], "tmc4671_pid_flux_target_div256_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_TARGET_DIV256_MASK"]], "tmc4671_pid_flux_target_div256_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_TARGET_DIV256_SHIFT"]], "tmc4671_pid_flux_target_mask (c macro)": [[0, "c.TMC4671_PID_FLUX_TARGET_MASK"]], "tmc4671_pid_flux_target_shift (c macro)": [[0, "c.TMC4671_PID_FLUX_TARGET_SHIFT"]], "tmc4671_pid_position_actual (c macro)": [[0, "c.TMC4671_PID_POSITION_ACTUAL"]], "tmc4671_pid_position_actual_div256_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_ACTUAL_DIV256_MASK"]], "tmc4671_pid_position_actual_div256_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_ACTUAL_DIV256_SHIFT"]], "tmc4671_pid_position_actual_lsb_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_ACTUAL_LSB_MASK"]], "tmc4671_pid_position_actual_lsb_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_ACTUAL_LSB_SHIFT"]], "tmc4671_pid_position_actual_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_ACTUAL_MASK"]], "tmc4671_pid_position_actual_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_ACTUAL_SHIFT"]], "tmc4671_pid_position_error_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_ERROR_MASK"]], "tmc4671_pid_position_error_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_ERROR_SHIFT"]], "tmc4671_pid_position_error_sum_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_ERROR_SUM_MASK"]], "tmc4671_pid_position_error_sum_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_ERROR_SUM_SHIFT"]], "tmc4671_pid_position_i_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_I_MASK"]], "tmc4671_pid_position_i_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_I_SHIFT"]], "tmc4671_pid_position_limit_high (c macro)": [[0, "c.TMC4671_PID_POSITION_LIMIT_HIGH"]], "tmc4671_pid_position_limit_high_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_LIMIT_HIGH_MASK"]], "tmc4671_pid_position_limit_high_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_LIMIT_HIGH_SHIFT"]], "tmc4671_pid_position_limit_low (c macro)": [[0, "c.TMC4671_PID_POSITION_LIMIT_LOW"]], "tmc4671_pid_position_limit_low_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_LIMIT_LOW_MASK"]], "tmc4671_pid_position_limit_low_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_LIMIT_LOW_SHIFT"]], "tmc4671_pid_position_p_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_P_MASK"]], "tmc4671_pid_position_p_position_i (c macro)": [[0, "c.TMC4671_PID_POSITION_P_POSITION_I"]], "tmc4671_pid_position_p_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_P_SHIFT"]], "tmc4671_pid_position_target (c macro)": [[0, "c.TMC4671_PID_POSITION_TARGET"]], "tmc4671_pid_position_target_div256_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_TARGET_DIV256_MASK"]], "tmc4671_pid_position_target_div256_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_TARGET_DIV256_SHIFT"]], "tmc4671_pid_position_target_lsb_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_TARGET_LSB_MASK"]], "tmc4671_pid_position_target_lsb_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_TARGET_LSB_SHIFT"]], "tmc4671_pid_position_target_mask (c macro)": [[0, "c.TMC4671_PID_POSITION_TARGET_MASK"]], "tmc4671_pid_position_target_shift (c macro)": [[0, "c.TMC4671_PID_POSITION_TARGET_SHIFT"]], "tmc4671_pid_torque_actual_div256_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_ACTUAL_DIV256_MASK"]], "tmc4671_pid_torque_actual_div256_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_ACTUAL_DIV256_SHIFT"]], "tmc4671_pid_torque_actual_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_ACTUAL_MASK"]], "tmc4671_pid_torque_actual_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_ACTUAL_SHIFT"]], "tmc4671_pid_torque_error_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_ERROR_MASK"]], "tmc4671_pid_torque_error_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_ERROR_SHIFT"]], "tmc4671_pid_torque_error_sum_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_ERROR_SUM_MASK"]], "tmc4671_pid_torque_error_sum_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_ERROR_SUM_SHIFT"]], "tmc4671_pid_torque_flux_actual (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_ACTUAL"]], "tmc4671_pid_torque_flux_limits (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_LIMITS"]], "tmc4671_pid_torque_flux_limits_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_LIMITS_MASK"]], "tmc4671_pid_torque_flux_limits_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_LIMITS_SHIFT"]], "tmc4671_pid_torque_flux_offset (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_OFFSET"]], "tmc4671_pid_torque_flux_target (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_TARGET"]], "tmc4671_pid_torque_flux_target_ddt_limits (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS"]], "tmc4671_pid_torque_flux_target_ddt_limits_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS_MASK"]], "tmc4671_pid_torque_flux_target_ddt_limits_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS_SHIFT"]], "tmc4671_pid_torque_i_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_I_MASK"]], "tmc4671_pid_torque_i_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_I_SHIFT"]], "tmc4671_pid_torque_offset_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_OFFSET_MASK"]], "tmc4671_pid_torque_offset_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_OFFSET_SHIFT"]], "tmc4671_pid_torque_p_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_P_MASK"]], "tmc4671_pid_torque_p_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_P_SHIFT"]], "tmc4671_pid_torque_p_torque_i (c macro)": [[0, "c.TMC4671_PID_TORQUE_P_TORQUE_I"]], "tmc4671_pid_torque_target_div256_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_TARGET_DIV256_MASK"]], "tmc4671_pid_torque_target_div256_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_TARGET_DIV256_SHIFT"]], "tmc4671_pid_torque_target_mask (c macro)": [[0, "c.TMC4671_PID_TORQUE_TARGET_MASK"]], "tmc4671_pid_torque_target_shift (c macro)": [[0, "c.TMC4671_PID_TORQUE_TARGET_SHIFT"]], "tmc4671_pid_velocity_actual (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ACTUAL"]], "tmc4671_pid_velocity_actual_div256_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ACTUAL_DIV256_MASK"]], "tmc4671_pid_velocity_actual_div256_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ACTUAL_DIV256_SHIFT"]], "tmc4671_pid_velocity_actual_lsb_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ACTUAL_LSB_MASK"]], "tmc4671_pid_velocity_actual_lsb_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ACTUAL_LSB_SHIFT"]], "tmc4671_pid_velocity_actual_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ACTUAL_MASK"]], "tmc4671_pid_velocity_actual_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ACTUAL_SHIFT"]], "tmc4671_pid_velocity_error_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ERROR_MASK"]], "tmc4671_pid_velocity_error_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ERROR_SHIFT"]], "tmc4671_pid_velocity_error_sum_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ERROR_SUM_MASK"]], "tmc4671_pid_velocity_error_sum_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_ERROR_SUM_SHIFT"]], "tmc4671_pid_velocity_i_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_I_MASK"]], "tmc4671_pid_velocity_i_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_I_SHIFT"]], "tmc4671_pid_velocity_limit (c macro)": [[0, "c.TMC4671_PID_VELOCITY_LIMIT"]], "tmc4671_pid_velocity_limit_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_LIMIT_MASK"]], "tmc4671_pid_velocity_limit_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_LIMIT_SHIFT"]], "tmc4671_pid_velocity_offset (c macro)": [[0, "c.TMC4671_PID_VELOCITY_OFFSET"]], "tmc4671_pid_velocity_offset_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_OFFSET_MASK"]], "tmc4671_pid_velocity_offset_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_OFFSET_SHIFT"]], "tmc4671_pid_velocity_p_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_P_MASK"]], "tmc4671_pid_velocity_p_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_P_SHIFT"]], "tmc4671_pid_velocity_p_velocity_i (c macro)": [[0, "c.TMC4671_PID_VELOCITY_P_VELOCITY_I"]], "tmc4671_pid_velocity_target (c macro)": [[0, "c.TMC4671_PID_VELOCITY_TARGET"]], "tmc4671_pid_velocity_target_div256_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_TARGET_DIV256_MASK"]], "tmc4671_pid_velocity_target_div256_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_TARGET_DIV256_SHIFT"]], "tmc4671_pid_velocity_target_lsb_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_TARGET_LSB_MASK"]], "tmc4671_pid_velocity_target_lsb_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_TARGET_LSB_SHIFT"]], "tmc4671_pid_velocity_target_mask (c macro)": [[0, "c.TMC4671_PID_VELOCITY_TARGET_MASK"]], "tmc4671_pid_velocity_target_shift (c macro)": [[0, "c.TMC4671_PID_VELOCITY_TARGET_SHIFT"]], "tmc4671_position_ext (c macro)": [[0, "c.TMC4671_POSITION_EXT"]], "tmc4671_position_ext_mask (c macro)": [[0, "c.TMC4671_POSITION_EXT_MASK"]], "tmc4671_position_ext_shift (c macro)": [[0, "c.TMC4671_POSITION_EXT_SHIFT"]], "tmc4671_position_phi_a_aenc (c macro)": [[0, "c.TMC4671_POSITION_PHI_A_AENC"]], "tmc4671_position_phi_e_abn (c macro)": [[0, "c.TMC4671_POSITION_PHI_E_ABN"]], "tmc4671_position_phi_e_aenc (c macro)": [[0, "c.TMC4671_POSITION_PHI_E_AENC"]], "tmc4671_position_phi_e_ext (c macro)": [[0, "c.TMC4671_POSITION_PHI_E_EXT"]], "tmc4671_position_phi_e_hal (c macro)": [[0, "c.TMC4671_POSITION_PHI_E_HAL"]], "tmc4671_position_phi_e_openloop (c macro)": [[0, "c.TMC4671_POSITION_PHI_E_OPENLOOP"]], "tmc4671_position_phi_e_selection (c macro)": [[0, "c.TMC4671_POSITION_PHI_E_SELECTION"]], "tmc4671_position_phi_m_abn (c macro)": [[0, "c.TMC4671_POSITION_PHI_M_ABN"]], "tmc4671_position_phi_m_abn_2 (c macro)": [[0, "c.TMC4671_POSITION_PHI_M_ABN_2"]], "tmc4671_position_phi_m_aenc (c macro)": [[0, "c.TMC4671_POSITION_PHI_M_AENC"]], "tmc4671_position_phi_m_hal (c macro)": [[0, "c.TMC4671_POSITION_PHI_M_HAL"]], "tmc4671_position_selection (c macro)": [[0, "c.TMC4671_POSITION_SELECTION"]], "tmc4671_position_selection_mask (c macro)": [[0, "c.TMC4671_POSITION_SELECTION_MASK"]], "tmc4671_position_selection_shift (c macro)": [[0, "c.TMC4671_POSITION_SELECTION_SHIFT"]], "tmc4671_prbs_amplitude_mask (c macro)": [[0, "c.TMC4671_PRBS_AMPLITUDE_MASK"]], "tmc4671_prbs_amplitude_shift (c macro)": [[0, "c.TMC4671_PRBS_AMPLITUDE_SHIFT"]], "tmc4671_prbs_down_sampling_ratio_mask (c macro)": [[0, "c.TMC4671_PRBS_DOWN_SAMPLING_RATIO_MASK"]], "tmc4671_prbs_down_sampling_ratio_shift (c macro)": [[0, "c.TMC4671_PRBS_DOWN_SAMPLING_RATIO_SHIFT"]], "tmc4671_pwm_bbm_h_bbm_l (c macro)": [[0, "c.TMC4671_PWM_BBM_H_BBM_L"]], "tmc4671_pwm_bbm_h_mask (c macro)": [[0, "c.TMC4671_PWM_BBM_H_MASK"]], "tmc4671_pwm_bbm_h_shift (c macro)": [[0, "c.TMC4671_PWM_BBM_H_SHIFT"]], "tmc4671_pwm_bbm_l_mask (c macro)": [[0, "c.TMC4671_PWM_BBM_L_MASK"]], "tmc4671_pwm_bbm_l_shift (c macro)": [[0, "c.TMC4671_PWM_BBM_L_SHIFT"]], "tmc4671_pwm_chop_mask (c macro)": [[0, "c.TMC4671_PWM_CHOP_MASK"]], "tmc4671_pwm_chop_shift (c macro)": [[0, "c.TMC4671_PWM_CHOP_SHIFT"]], "tmc4671_pwm_idle_h_raw_mask (c macro)": [[0, "c.TMC4671_PWM_IDLE_H_RAW_MASK"]], "tmc4671_pwm_idle_h_raw_shift (c macro)": [[0, "c.TMC4671_PWM_IDLE_H_RAW_SHIFT"]], "tmc4671_pwm_idle_l_raw_mask (c macro)": [[0, "c.TMC4671_PWM_IDLE_L_RAW_MASK"]], "tmc4671_pwm_idle_l_raw_shift (c macro)": [[0, "c.TMC4671_PWM_IDLE_L_RAW_SHIFT"]], "tmc4671_pwm_in_raw_mask (c macro)": [[0, "c.TMC4671_PWM_IN_RAW_MASK"]], "tmc4671_pwm_in_raw_shift (c macro)": [[0, "c.TMC4671_PWM_IN_RAW_SHIFT"]], "tmc4671_pwm_maxcnt (c macro)": [[0, "c.TMC4671_PWM_MAXCNT"]], "tmc4671_pwm_maxcnt_mask (c macro)": [[0, "c.TMC4671_PWM_MAXCNT_MASK"]], "tmc4671_pwm_maxcnt_shift (c macro)": [[0, "c.TMC4671_PWM_MAXCNT_SHIFT"]], "tmc4671_pwm_polarities (c macro)": [[0, "c.TMC4671_PWM_POLARITIES"]], "tmc4671_pwm_polarities_0_mask (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_0_MASK"]], "tmc4671_pwm_polarities_0_shift (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_0_SHIFT"]], "tmc4671_pwm_polarities_1_mask (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_1_MASK"]], "tmc4671_pwm_polarities_1_shift (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_1_SHIFT"]], "tmc4671_pwm_polarities_2_mask (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_2_MASK"]], "tmc4671_pwm_polarities_2_shift (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_2_SHIFT"]], "tmc4671_pwm_polarities_3_mask (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_3_MASK"]], "tmc4671_pwm_polarities_3_shift (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_3_SHIFT"]], "tmc4671_pwm_polarities_4_mask (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_4_MASK"]], "tmc4671_pwm_polarities_4_shift (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_4_SHIFT"]], "tmc4671_pwm_polarities_5_mask (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_5_MASK"]], "tmc4671_pwm_polarities_5_shift (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_5_SHIFT"]], "tmc4671_pwm_polarities_6_mask (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_6_MASK"]], "tmc4671_pwm_polarities_6_shift (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_6_SHIFT"]], "tmc4671_pwm_polarities_7_mask (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_7_MASK"]], "tmc4671_pwm_polarities_7_shift (c macro)": [[0, "c.TMC4671_PWM_POLARITIES_7_SHIFT"]], "tmc4671_pwm_sv_chop (c macro)": [[0, "c.TMC4671_PWM_SV_CHOP"]], "tmc4671_pwm_sv_mask (c macro)": [[0, "c.TMC4671_PWM_SV_MASK"]], "tmc4671_pwm_sv_shift (c macro)": [[0, "c.TMC4671_PWM_SV_SHIFT"]], "tmc4671_pwm_ux_mask (c macro)": [[0, "c.TMC4671_PWM_UX_MASK"]], "tmc4671_pwm_ux_shift (c macro)": [[0, "c.TMC4671_PWM_UX_SHIFT"]], "tmc4671_pwm_v_mask (c macro)": [[0, "c.TMC4671_PWM_V_MASK"]], "tmc4671_pwm_v_shift (c macro)": [[0, "c.TMC4671_PWM_V_SHIFT"]], "tmc4671_pwm_wy_mask (c macro)": [[0, "c.TMC4671_PWM_WY_MASK"]], "tmc4671_pwm_wy_shift (c macro)": [[0, "c.TMC4671_PWM_WY_SHIFT"]], "tmc4671_ref_switch_config_mask (c macro)": [[0, "c.TMC4671_REF_SWITCH_CONFIG_MASK"]], "tmc4671_ref_switch_config_shift (c macro)": [[0, "c.TMC4671_REF_SWITCH_CONFIG_SHIFT"]], "tmc4671_ref_switch_status_mask (c macro)": [[0, "c.TMC4671_REF_SWITCH_STATUS_MASK"]], "tmc4671_ref_switch_status_shift (c macro)": [[0, "c.TMC4671_REF_SWITCH_STATUS_SHIFT"]], "tmc4671_ref_sw_h_raw_mask (c macro)": [[0, "c.TMC4671_REF_SW_H_RAW_MASK"]], "tmc4671_ref_sw_h_raw_shift (c macro)": [[0, "c.TMC4671_REF_SW_H_RAW_SHIFT"]], "tmc4671_ref_sw_l_raw_mask (c macro)": [[0, "c.TMC4671_REF_SW_L_RAW_MASK"]], "tmc4671_ref_sw_l_raw_shift (c macro)": [[0, "c.TMC4671_REF_SW_L_RAW_SHIFT"]], "tmc4671_ref_sw_r_raw_mask (c macro)": [[0, "c.TMC4671_REF_SW_R_RAW_MASK"]], "tmc4671_ref_sw_r_raw_shift (c macro)": [[0, "c.TMC4671_REF_SW_R_RAW_SHIFT"]], "tmc4671_right_position_mask (c macro)": [[0, "c.TMC4671_RIGHT_POSITION_MASK"]], "tmc4671_right_position_shift (c macro)": [[0, "c.TMC4671_RIGHT_POSITION_SHIFT"]], "tmc4671_sel_nclk_mclk_i_a_mask (c macro)": [[0, "c.TMC4671_SEL_NCLK_MCLK_I_A_MASK"]], "tmc4671_sel_nclk_mclk_i_a_shift (c macro)": [[0, "c.TMC4671_SEL_NCLK_MCLK_I_A_SHIFT"]], "tmc4671_sel_nclk_mclk_i_b_mask (c macro)": [[0, "c.TMC4671_SEL_NCLK_MCLK_I_B_MASK"]], "tmc4671_sel_nclk_mclk_i_b_shift (c macro)": [[0, "c.TMC4671_SEL_NCLK_MCLK_I_B_SHIFT"]], "tmc4671_single_phase_dc (c macro)": [[0, "c.TMC4671_SINGLE_PHASE_DC"]], "tmc4671_si_build_mask (c macro)": [[0, "c.TMC4671_SI_BUILD_MASK"]], "tmc4671_si_build_shift (c macro)": [[0, "c.TMC4671_SI_BUILD_SHIFT"]], "tmc4671_si_date_mask (c macro)": [[0, "c.TMC4671_SI_DATE_MASK"]], "tmc4671_si_date_shift (c macro)": [[0, "c.TMC4671_SI_DATE_SHIFT"]], "tmc4671_si_time_mask (c macro)": [[0, "c.TMC4671_SI_TIME_MASK"]], "tmc4671_si_time_shift (c macro)": [[0, "c.TMC4671_SI_TIME_SHIFT"]], "tmc4671_si_type_mask (c macro)": [[0, "c.TMC4671_SI_TYPE_MASK"]], "tmc4671_si_type_shift (c macro)": [[0, "c.TMC4671_SI_TYPE_SHIFT"]], "tmc4671_si_variant_mask (c macro)": [[0, "c.TMC4671_SI_VARIANT_MASK"]], "tmc4671_si_variant_shift (c macro)": [[0, "c.TMC4671_SI_VARIANT_SHIFT"]], "tmc4671_si_version_mask (c macro)": [[0, "c.TMC4671_SI_VERSION_MASK"]], "tmc4671_si_version_shift (c macro)": [[0, "c.TMC4671_SI_VERSION_SHIFT"]], "tmc4671_status_flags (c macro)": [[0, "c.TMC4671_STATUS_FLAGS"]], "tmc4671_status_flags_0_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_0_MASK"]], "tmc4671_status_flags_0_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_0_SHIFT"]], "tmc4671_status_flags_10_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_10_MASK"]], "tmc4671_status_flags_10_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_10_SHIFT"]], "tmc4671_status_flags_11_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_11_MASK"]], "tmc4671_status_flags_11_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_11_SHIFT"]], "tmc4671_status_flags_12_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_12_MASK"]], "tmc4671_status_flags_12_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_12_SHIFT"]], "tmc4671_status_flags_13_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_13_MASK"]], "tmc4671_status_flags_13_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_13_SHIFT"]], "tmc4671_status_flags_14_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_14_MASK"]], "tmc4671_status_flags_14_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_14_SHIFT"]], "tmc4671_status_flags_15_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_15_MASK"]], "tmc4671_status_flags_15_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_15_SHIFT"]], "tmc4671_status_flags_16_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_16_MASK"]], "tmc4671_status_flags_16_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_16_SHIFT"]], "tmc4671_status_flags_17_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_17_MASK"]], "tmc4671_status_flags_17_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_17_SHIFT"]], "tmc4671_status_flags_18_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_18_MASK"]], "tmc4671_status_flags_18_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_18_SHIFT"]], "tmc4671_status_flags_19_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_19_MASK"]], "tmc4671_status_flags_19_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_19_SHIFT"]], "tmc4671_status_flags_1_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_1_MASK"]], "tmc4671_status_flags_1_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_1_SHIFT"]], "tmc4671_status_flags_20_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_20_MASK"]], "tmc4671_status_flags_20_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_20_SHIFT"]], "tmc4671_status_flags_21_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_21_MASK"]], "tmc4671_status_flags_21_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_21_SHIFT"]], "tmc4671_status_flags_22_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_22_MASK"]], "tmc4671_status_flags_22_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_22_SHIFT"]], "tmc4671_status_flags_23_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_23_MASK"]], "tmc4671_status_flags_23_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_23_SHIFT"]], "tmc4671_status_flags_24_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_24_MASK"]], "tmc4671_status_flags_24_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_24_SHIFT"]], "tmc4671_status_flags_25_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_25_MASK"]], "tmc4671_status_flags_25_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_25_SHIFT"]], "tmc4671_status_flags_26_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_26_MASK"]], "tmc4671_status_flags_26_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_26_SHIFT"]], "tmc4671_status_flags_27_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_27_MASK"]], "tmc4671_status_flags_27_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_27_SHIFT"]], "tmc4671_status_flags_28_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_28_MASK"]], "tmc4671_status_flags_28_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_28_SHIFT"]], "tmc4671_status_flags_29_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_29_MASK"]], "tmc4671_status_flags_29_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_29_SHIFT"]], "tmc4671_status_flags_2_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_2_MASK"]], "tmc4671_status_flags_2_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_2_SHIFT"]], "tmc4671_status_flags_30_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_30_MASK"]], "tmc4671_status_flags_30_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_30_SHIFT"]], "tmc4671_status_flags_31_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_31_MASK"]], "tmc4671_status_flags_31_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_31_SHIFT"]], "tmc4671_status_flags_3_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_3_MASK"]], "tmc4671_status_flags_3_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_3_SHIFT"]], "tmc4671_status_flags_4_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_4_MASK"]], "tmc4671_status_flags_4_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_4_SHIFT"]], "tmc4671_status_flags_5_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_5_MASK"]], "tmc4671_status_flags_5_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_5_SHIFT"]], "tmc4671_status_flags_6_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_6_MASK"]], "tmc4671_status_flags_6_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_6_SHIFT"]], "tmc4671_status_flags_7_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_7_MASK"]], "tmc4671_status_flags_7_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_7_SHIFT"]], "tmc4671_status_flags_8_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_8_MASK"]], "tmc4671_status_flags_8_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_8_SHIFT"]], "tmc4671_status_flags_9_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_9_MASK"]], "tmc4671_status_flags_9_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_9_SHIFT"]], "tmc4671_status_flags_ref_mask (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_REF_MASK"]], "tmc4671_status_flags_ref_shift (c macro)": [[0, "c.TMC4671_STATUS_FLAGS_REF_SHIFT"]], "tmc4671_status_mask (c macro)": [[0, "c.TMC4671_STATUS_MASK"]], "tmc4671_status_param_0_mask (c macro)": [[0, "c.TMC4671_STATUS_PARAM_0_MASK"]], "tmc4671_status_param_0_shift (c macro)": [[0, "c.TMC4671_STATUS_PARAM_0_SHIFT"]], "tmc4671_status_param_1_mask (c macro)": [[0, "c.TMC4671_STATUS_PARAM_1_MASK"]], "tmc4671_status_param_1_shift (c macro)": [[0, "c.TMC4671_STATUS_PARAM_1_SHIFT"]], "tmc4671_status_param_2_mask (c macro)": [[0, "c.TMC4671_STATUS_PARAM_2_MASK"]], "tmc4671_status_param_2_shift (c macro)": [[0, "c.TMC4671_STATUS_PARAM_2_SHIFT"]], "tmc4671_status_param_3_mask (c macro)": [[0, "c.TMC4671_STATUS_PARAM_3_MASK"]], "tmc4671_status_param_3_shift (c macro)": [[0, "c.TMC4671_STATUS_PARAM_3_SHIFT"]], "tmc4671_status_reg_0_mask (c macro)": [[0, "c.TMC4671_STATUS_REG_0_MASK"]], "tmc4671_status_reg_0_shift (c macro)": [[0, "c.TMC4671_STATUS_REG_0_SHIFT"]], "tmc4671_status_reg_1_mask (c macro)": [[0, "c.TMC4671_STATUS_REG_1_MASK"]], "tmc4671_status_reg_1_shift (c macro)": [[0, "c.TMC4671_STATUS_REG_1_SHIFT"]], "tmc4671_step_width (c macro)": [[0, "c.TMC4671_STEP_WIDTH"]], "tmc4671_step_width_mask (c macro)": [[0, "c.TMC4671_STEP_WIDTH_MASK"]], "tmc4671_step_width_shift (c macro)": [[0, "c.TMC4671_STEP_WIDTH_SHIFT"]], "tmc4671_stp_of_dirstp_raw_mask (c macro)": [[0, "c.TMC4671_STP_OF_DIRSTP_RAW_MASK"]], "tmc4671_stp_of_dirstp_raw_shift (c macro)": [[0, "c.TMC4671_STP_OF_DIRSTP_RAW_SHIFT"]], "tmc4671_three_phase_bldc (c macro)": [[0, "c.TMC4671_THREE_PHASE_BLDC"]], "tmc4671_two_phase_stepper (c macro)": [[0, "c.TMC4671_TWO_PHASE_STEPPER"]], "tmc4671_uart_addrs (c macro)": [[0, "c.TMC4671_UART_ADDRS"]], "tmc4671_uart_bps (c macro)": [[0, "c.TMC4671_UART_BPS"]], "tmc4671_uart_bps_mask (c macro)": [[0, "c.TMC4671_UART_BPS_MASK"]], "tmc4671_uart_bps_shift (c macro)": [[0, "c.TMC4671_UART_BPS_SHIFT"]], "tmc4671_ud_ext_mask (c macro)": [[0, "c.TMC4671_UD_EXT_MASK"]], "tmc4671_ud_ext_shift (c macro)": [[0, "c.TMC4671_UD_EXT_SHIFT"]], "tmc4671_uq_ext_mask (c macro)": [[0, "c.TMC4671_UQ_EXT_MASK"]], "tmc4671_uq_ext_shift (c macro)": [[0, "c.TMC4671_UQ_EXT_SHIFT"]], "tmc4671_uq_ud_ext (c macro)": [[0, "c.TMC4671_UQ_UD_EXT"]], "tmc4671_use_abn_as_n_mask (c macro)": [[0, "c.TMC4671_USE_ABN_AS_N_MASK"]], "tmc4671_use_abn_as_n_shift (c macro)": [[0, "c.TMC4671_USE_ABN_AS_N_SHIFT"]], "tmc4671_velocity_meter_pptm_min_pos_dev_mask (c macro)": [[0, "c.TMC4671_VELOCITY_METER_PPTM_MIN_POS_DEV_MASK"]], "tmc4671_velocity_meter_pptm_min_pos_dev_shift (c macro)": [[0, "c.TMC4671_VELOCITY_METER_PPTM_MIN_POS_DEV_SHIFT"]], "tmc4671_velocity_meter_selection_mask (c macro)": [[0, "c.TMC4671_VELOCITY_METER_SELECTION_MASK"]], "tmc4671_velocity_meter_selection_shift (c macro)": [[0, "c.TMC4671_VELOCITY_METER_SELECTION_SHIFT"]], "tmc4671_velocity_phi_a_aenc (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_A_AENC"]], "tmc4671_velocity_phi_e_abn (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_E_ABN"]], "tmc4671_velocity_phi_e_aenc (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_E_AENC"]], "tmc4671_velocity_phi_e_ext (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_E_EXT"]], "tmc4671_velocity_phi_e_hal (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_E_HAL"]], "tmc4671_velocity_phi_e_openloop (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_E_OPENLOOP"]], "tmc4671_velocity_phi_e_selection (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_E_SELECTION"]], "tmc4671_velocity_phi_m_abn (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_M_ABN"]], "tmc4671_velocity_phi_m_abn_2 (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_M_ABN_2"]], "tmc4671_velocity_phi_m_aenc (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_M_AENC"]], "tmc4671_velocity_phi_m_hal (c macro)": [[0, "c.TMC4671_VELOCITY_PHI_M_HAL"]], "tmc4671_velocity_selection (c macro)": [[0, "c.TMC4671_VELOCITY_SELECTION"]], "tmc4671_velocity_selection_mask (c macro)": [[0, "c.TMC4671_VELOCITY_SELECTION_MASK"]], "tmc4671_velocity_selection_shift (c macro)": [[0, "c.TMC4671_VELOCITY_SELECTION_SHIFT"]], "tmc4671_warning_fields (c macro)": [[0, "c.TMC4671_WARNING_FIELDS"]], "tmc4671_warning_mask_mask (c macro)": [[0, "c.TMC4671_WARNING_MASK_MASK"]], "tmc4671_watchdog_cfg (c macro)": [[0, "c.TMC4671_WATCHDOG_CFG"]], "tmc4671_watchdog_cfg_mask (c macro)": [[0, "c.TMC4671_WATCHDOG_CFG_MASK"]], "tmc4671_watchdog_cfg_shift (c macro)": [[0, "c.TMC4671_WATCHDOG_CFG_SHIFT"]], "tmc4671__outputs_raw_5_shift (c macro)": [[0, "c.TMC4671__OUTPUTS_RAW_5_SHIFT"]], "tmc4671_dsadc_mcfg_b_mcfg_a (c macro)": [[0, "c.TMC4671_dsADC_MCFG_B_MCFG_A"]], "tmc4671_dsadc_mclk_a (c macro)": [[0, "c.TMC4671_dsADC_MCLK_A"]], "tmc4671_dsadc_mclk_b (c macro)": [[0, "c.TMC4671_dsADC_MCLK_B"]], "tmc4671_dsadc_mdec_b_mdec_a (c macro)": [[0, "c.TMC4671_dsADC_MDEC_B_MDEC_A"]], "tmc5031typedef (c++ struct)": [[0, "_CPPv414TMC5031TypeDef"]], "tmc5031typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5031TypeDef7oldTickE"]], "tmc5031typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC5031TypeDef4oldXE"]], "tmc5031typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5031TypeDef14registerAccessE"]], "tmc5031typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5031TypeDef18registerResetStateE"]], "tmc5031typedef::vmaxmodified (c++ member)": [[0, "_CPPv4N14TMC5031TypeDef12vMaxModifiedE"]], "tmc5031typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5031TypeDef8velocityE"]], "tmc5031_a1 (c macro)": [[0, "c.TMC5031_A1"]], "tmc5031_a1_mask (c macro)": [[0, "c.TMC5031_A1_MASK"]], "tmc5031_a1_shift (c macro)": [[0, "c.TMC5031_A1_SHIFT"]], "tmc5031_address_mask (c macro)": [[0, "c.TMC5031_ADDRESS_MASK"]], "tmc5031_amax (c macro)": [[0, "c.TMC5031_AMAX"]], "tmc5031_amax_mask (c macro)": [[0, "c.TMC5031_AMAX_MASK"]], "tmc5031_amax_shift (c macro)": [[0, "c.TMC5031_AMAX_SHIFT"]], "tmc5031_chm_mask (c macro)": [[0, "c.TMC5031_CHM_MASK"]], "tmc5031_chm_shift (c macro)": [[0, "c.TMC5031_CHM_SHIFT"]], "tmc5031_chopconf (c macro)": [[0, "c.TMC5031_CHOPCONF"]], "tmc5031_coolconf (c macro)": [[0, "c.TMC5031_COOLCONF"]], "tmc5031_cs_actual_mask (c macro)": [[0, "c.TMC5031_CS_ACTUAL_MASK"]], "tmc5031_cs_actual_shift (c macro)": [[0, "c.TMC5031_CS_ACTUAL_SHIFT"]], "tmc5031_cur_a_mask (c macro)": [[0, "c.TMC5031_CUR_A_MASK"]], "tmc5031_cur_a_shift (c macro)": [[0, "c.TMC5031_CUR_A_SHIFT"]], "tmc5031_cur_b_mask (c macro)": [[0, "c.TMC5031_CUR_B_MASK"]], "tmc5031_cur_b_shift (c macro)": [[0, "c.TMC5031_CUR_B_SHIFT"]], "tmc5031_d1 (c macro)": [[0, "c.TMC5031_D1"]], "tmc5031_d1_mask (c macro)": [[0, "c.TMC5031_D1_MASK"]], "tmc5031_d1_shift (c macro)": [[0, "c.TMC5031_D1_SHIFT"]], "tmc5031_dcctrl (c macro)": [[0, "c.TMC5031_DCCTRL"]], "tmc5031_disfdcc_mask (c macro)": [[0, "c.TMC5031_DISFDCC_MASK"]], "tmc5031_disfdcc_shift (c macro)": [[0, "c.TMC5031_DISFDCC_SHIFT"]], "tmc5031_diss2g_mask (c macro)": [[0, "c.TMC5031_DISS2G_MASK"]], "tmc5031_diss2g_shift (c macro)": [[0, "c.TMC5031_DISS2G_SHIFT"]], "tmc5031_dmax (c macro)": [[0, "c.TMC5031_DMAX"]], "tmc5031_dmax_mask (c macro)": [[0, "c.TMC5031_DMAX_MASK"]], "tmc5031_dmax_shift (c macro)": [[0, "c.TMC5031_DMAX_SHIFT"]], "tmc5031_drvstatus (c macro)": [[0, "c.TMC5031_DRVSTATUS"]], "tmc5031_drv_enn_mask (c macro)": [[0, "c.TMC5031_DRV_ENN_MASK"]], "tmc5031_drv_enn_shift (c macro)": [[0, "c.TMC5031_DRV_ENN_SHIFT"]], "tmc5031_drv_err1_mask (c macro)": [[0, "c.TMC5031_DRV_ERR1_MASK"]], "tmc5031_drv_err1_shift (c macro)": [[0, "c.TMC5031_DRV_ERR1_SHIFT"]], "tmc5031_encmode (c macro)": [[0, "c.TMC5031_ENCMODE"]], "tmc5031_enc_const (c macro)": [[0, "c.TMC5031_ENC_CONST"]], "tmc5031_enc_latch (c macro)": [[0, "c.TMC5031_ENC_LATCH"]], "tmc5031_enc_status (c macro)": [[0, "c.TMC5031_ENC_STATUS"]], "tmc5031_en_softstop_mask (c macro)": [[0, "c.TMC5031_EN_SOFTSTOP_MASK"]], "tmc5031_en_softstop_shift (c macro)": [[0, "c.TMC5031_EN_SOFTSTOP_SHIFT"]], "tmc5031_event_pos_reached_mask (c macro)": [[0, "c.TMC5031_EVENT_POS_REACHED_MASK"]], "tmc5031_event_pos_reached_shift (c macro)": [[0, "c.TMC5031_EVENT_POS_REACHED_SHIFT"]], "tmc5031_event_stop_l_mask (c macro)": [[0, "c.TMC5031_EVENT_STOP_L_MASK"]], "tmc5031_event_stop_l_shift (c macro)": [[0, "c.TMC5031_EVENT_STOP_L_SHIFT"]], "tmc5031_event_stop_r_mask (c macro)": [[0, "c.TMC5031_EVENT_STOP_R_MASK"]], "tmc5031_event_stop_r_shift (c macro)": [[0, "c.TMC5031_EVENT_STOP_R_SHIFT"]], "tmc5031_event_stop_sg_mask (c macro)": [[0, "c.TMC5031_EVENT_STOP_SG_MASK"]], "tmc5031_event_stop_sg_shift (c macro)": [[0, "c.TMC5031_EVENT_STOP_SG_SHIFT"]], "tmc5031_field_read (c macro)": [[0, "c.TMC5031_FIELD_READ"]], "tmc5031_field_update (c macro)": [[0, "c.TMC5031_FIELD_UPDATE"]], "tmc5031_field_write (c macro)": [[0, "c.TMC5031_FIELD_WRITE"]], "tmc5031_fsactive_mask (c macro)": [[0, "c.TMC5031_FSACTIVE_MASK"]], "tmc5031_fsactive_shift (c macro)": [[0, "c.TMC5031_FSACTIVE_SHIFT"]], "tmc5031_gconf (c macro)": [[0, "c.TMC5031_GCONF"]], "tmc5031_gstat (c macro)": [[0, "c.TMC5031_GSTAT"]], "tmc5031_hend_mask (c macro)": [[0, "c.TMC5031_HEND_MASK"]], "tmc5031_hend_shift (c macro)": [[0, "c.TMC5031_HEND_SHIFT"]], "tmc5031_hstrt_mask (c macro)": [[0, "c.TMC5031_HSTRT_MASK"]], "tmc5031_hstrt_shift (c macro)": [[0, "c.TMC5031_HSTRT_SHIFT"]], "tmc5031_ifcnt (c macro)": [[0, "c.TMC5031_IFCNT"]], "tmc5031_iholddelay_mask (c macro)": [[0, "c.TMC5031_IHOLDDELAY_MASK"]], "tmc5031_iholddelay_shift (c macro)": [[0, "c.TMC5031_IHOLDDELAY_SHIFT"]], "tmc5031_ihold_irun (c macro)": [[0, "c.TMC5031_IHOLD_IRUN"]], "tmc5031_ihold_mask (c macro)": [[0, "c.TMC5031_IHOLD_MASK"]], "tmc5031_ihold_shift (c macro)": [[0, "c.TMC5031_IHOLD_SHIFT"]], "tmc5031_inp_out (c macro)": [[0, "c.TMC5031_INP_OUT"]], "tmc5031_irun_mask (c macro)": [[0, "c.TMC5031_IRUN_MASK"]], "tmc5031_irun_shift (c macro)": [[0, "c.TMC5031_IRUN_SHIFT"]], "tmc5031_latch_l_active_mask (c macro)": [[0, "c.TMC5031_LATCH_L_ACTIVE_MASK"]], "tmc5031_latch_l_active_shift (c macro)": [[0, "c.TMC5031_LATCH_L_ACTIVE_SHIFT"]], "tmc5031_latch_l_inactive_mask (c macro)": [[0, "c.TMC5031_LATCH_L_INACTIVE_MASK"]], "tmc5031_latch_l_inactive_shift (c macro)": [[0, "c.TMC5031_LATCH_L_INACTIVE_SHIFT"]], "tmc5031_latch_r_active_mask (c macro)": [[0, "c.TMC5031_LATCH_R_ACTIVE_MASK"]], "tmc5031_latch_r_active_shift (c macro)": [[0, "c.TMC5031_LATCH_R_ACTIVE_SHIFT"]], "tmc5031_latch_r_inactive_mask (c macro)": [[0, "c.TMC5031_LATCH_R_INACTIVE_MASK"]], "tmc5031_latch_r_inactive_shift (c macro)": [[0, "c.TMC5031_LATCH_R_INACTIVE_SHIFT"]], "tmc5031_lock_gconf_mask (c macro)": [[0, "c.TMC5031_LOCK_GCONF_MASK"]], "tmc5031_lock_gconf_shift (c macro)": [[0, "c.TMC5031_LOCK_GCONF_SHIFT"]], "tmc5031_max_acceleration (c macro)": [[0, "c.TMC5031_MAX_ACCELERATION"]], "tmc5031_max_velocity (c macro)": [[0, "c.TMC5031_MAX_VELOCITY"]], "tmc5031_mode_hold (c macro)": [[0, "c.TMC5031_MODE_HOLD"]], "tmc5031_mode_position (c macro)": [[0, "c.TMC5031_MODE_POSITION"]], "tmc5031_mode_velneg (c macro)": [[0, "c.TMC5031_MODE_VELNEG"]], "tmc5031_mode_velpos (c macro)": [[0, "c.TMC5031_MODE_VELPOS"]], "tmc5031_motors (c macro)": [[0, "c.TMC5031_MOTORS"]], "tmc5031_motor_addr (c macro)": [[0, "c.TMC5031_MOTOR_ADDR"]], "tmc5031_motor_addr_drv (c macro)": [[0, "c.TMC5031_MOTOR_ADDR_DRV"]], "tmc5031_motor_addr_pwm (c macro)": [[0, "c.TMC5031_MOTOR_ADDR_PWM"]], "tmc5031_mres_mask (c macro)": [[0, "c.TMC5031_MRES_MASK"]], "tmc5031_mres_shift (c macro)": [[0, "c.TMC5031_MRES_SHIFT"]], "tmc5031_mscnt (c macro)": [[0, "c.TMC5031_MSCNT"]], "tmc5031_mscnt_mask (c macro)": [[0, "c.TMC5031_MSCNT_MASK"]], "tmc5031_mscnt_shift (c macro)": [[0, "c.TMC5031_MSCNT_SHIFT"]], "tmc5031_mscuract (c macro)": [[0, "c.TMC5031_MSCURACT"]], "tmc5031_mslut0 (c macro)": [[0, "c.TMC5031_MSLUT0"]], "tmc5031_mslut1 (c macro)": [[0, "c.TMC5031_MSLUT1"]], "tmc5031_mslut2 (c macro)": [[0, "c.TMC5031_MSLUT2"]], "tmc5031_mslut3 (c macro)": [[0, "c.TMC5031_MSLUT3"]], "tmc5031_mslut4 (c macro)": [[0, "c.TMC5031_MSLUT4"]], "tmc5031_mslut5 (c macro)": [[0, "c.TMC5031_MSLUT5"]], "tmc5031_mslut6 (c macro)": [[0, "c.TMC5031_MSLUT6"]], "tmc5031_mslut7 (c macro)": [[0, "c.TMC5031_MSLUT7"]], "tmc5031_mslutsel (c macro)": [[0, "c.TMC5031_MSLUTSEL"]], "tmc5031_mslutstart (c macro)": [[0, "c.TMC5031_MSLUTSTART"]], "tmc5031_offset_mask (c macro)": [[0, "c.TMC5031_OFFSET_MASK"]], "tmc5031_offset_shift (c macro)": [[0, "c.TMC5031_OFFSET_SHIFT"]], "tmc5031_ofs0_mask (c macro)": [[0, "c.TMC5031_OFS0_MASK"]], "tmc5031_ofs0_shift (c macro)": [[0, "c.TMC5031_OFS0_SHIFT"]], "tmc5031_ofs100_mask (c macro)": [[0, "c.TMC5031_OFS100_MASK"]], "tmc5031_ofs100_shift (c macro)": [[0, "c.TMC5031_OFS100_SHIFT"]], "tmc5031_ofs101_mask (c macro)": [[0, "c.TMC5031_OFS101_MASK"]], "tmc5031_ofs101_shift (c macro)": [[0, "c.TMC5031_OFS101_SHIFT"]], "tmc5031_ofs102_mask (c macro)": [[0, "c.TMC5031_OFS102_MASK"]], "tmc5031_ofs102_shift (c macro)": [[0, "c.TMC5031_OFS102_SHIFT"]], "tmc5031_ofs103_mask (c macro)": [[0, "c.TMC5031_OFS103_MASK"]], "tmc5031_ofs103_shift (c macro)": [[0, "c.TMC5031_OFS103_SHIFT"]], "tmc5031_ofs104_mask (c macro)": [[0, "c.TMC5031_OFS104_MASK"]], "tmc5031_ofs104_shift (c macro)": [[0, "c.TMC5031_OFS104_SHIFT"]], "tmc5031_ofs105_mask (c macro)": [[0, "c.TMC5031_OFS105_MASK"]], "tmc5031_ofs105_shift (c macro)": [[0, "c.TMC5031_OFS105_SHIFT"]], "tmc5031_ofs106_mask (c macro)": [[0, "c.TMC5031_OFS106_MASK"]], "tmc5031_ofs106_shift (c macro)": [[0, "c.TMC5031_OFS106_SHIFT"]], "tmc5031_ofs107_mask (c macro)": [[0, "c.TMC5031_OFS107_MASK"]], "tmc5031_ofs107_shift (c macro)": [[0, "c.TMC5031_OFS107_SHIFT"]], "tmc5031_ofs108_mask (c macro)": [[0, "c.TMC5031_OFS108_MASK"]], "tmc5031_ofs108_shift (c macro)": [[0, "c.TMC5031_OFS108_SHIFT"]], "tmc5031_ofs109_mask (c macro)": [[0, "c.TMC5031_OFS109_MASK"]], "tmc5031_ofs109_shift (c macro)": [[0, "c.TMC5031_OFS109_SHIFT"]], "tmc5031_ofs10_mask (c macro)": [[0, "c.TMC5031_OFS10_MASK"]], "tmc5031_ofs10_shift (c macro)": [[0, "c.TMC5031_OFS10_SHIFT"]], "tmc5031_ofs110_mask (c macro)": [[0, "c.TMC5031_OFS110_MASK"]], "tmc5031_ofs110_shift (c macro)": [[0, "c.TMC5031_OFS110_SHIFT"]], "tmc5031_ofs111_mask (c macro)": [[0, "c.TMC5031_OFS111_MASK"]], "tmc5031_ofs111_shift (c macro)": [[0, "c.TMC5031_OFS111_SHIFT"]], "tmc5031_ofs112_mask (c macro)": [[0, "c.TMC5031_OFS112_MASK"]], "tmc5031_ofs112_shift (c macro)": [[0, "c.TMC5031_OFS112_SHIFT"]], "tmc5031_ofs113_mask (c macro)": [[0, "c.TMC5031_OFS113_MASK"]], "tmc5031_ofs113_shift (c macro)": [[0, "c.TMC5031_OFS113_SHIFT"]], "tmc5031_ofs114_mask (c macro)": [[0, "c.TMC5031_OFS114_MASK"]], "tmc5031_ofs114_shift (c macro)": [[0, "c.TMC5031_OFS114_SHIFT"]], "tmc5031_ofs115_mask (c macro)": [[0, "c.TMC5031_OFS115_MASK"]], "tmc5031_ofs115_shift (c macro)": [[0, "c.TMC5031_OFS115_SHIFT"]], "tmc5031_ofs116_mask (c macro)": [[0, "c.TMC5031_OFS116_MASK"]], "tmc5031_ofs116_shift (c macro)": [[0, "c.TMC5031_OFS116_SHIFT"]], "tmc5031_ofs117_mask (c macro)": [[0, "c.TMC5031_OFS117_MASK"]], "tmc5031_ofs117_shift (c macro)": [[0, "c.TMC5031_OFS117_SHIFT"]], "tmc5031_ofs118_mask (c macro)": [[0, "c.TMC5031_OFS118_MASK"]], "tmc5031_ofs118_shift (c macro)": [[0, "c.TMC5031_OFS118_SHIFT"]], "tmc5031_ofs119_mask (c macro)": [[0, "c.TMC5031_OFS119_MASK"]], "tmc5031_ofs119_shift (c macro)": [[0, "c.TMC5031_OFS119_SHIFT"]], "tmc5031_ofs11_mask (c macro)": [[0, "c.TMC5031_OFS11_MASK"]], "tmc5031_ofs11_shift (c macro)": [[0, "c.TMC5031_OFS11_SHIFT"]], "tmc5031_ofs120_mask (c macro)": [[0, "c.TMC5031_OFS120_MASK"]], "tmc5031_ofs120_shift (c macro)": [[0, "c.TMC5031_OFS120_SHIFT"]], "tmc5031_ofs121_mask (c macro)": [[0, "c.TMC5031_OFS121_MASK"]], "tmc5031_ofs121_shift (c macro)": [[0, "c.TMC5031_OFS121_SHIFT"]], "tmc5031_ofs122_mask (c macro)": [[0, "c.TMC5031_OFS122_MASK"]], "tmc5031_ofs122_shift (c macro)": [[0, "c.TMC5031_OFS122_SHIFT"]], "tmc5031_ofs123_mask (c macro)": [[0, "c.TMC5031_OFS123_MASK"]], "tmc5031_ofs123_shift (c macro)": [[0, "c.TMC5031_OFS123_SHIFT"]], "tmc5031_ofs124_mask (c macro)": [[0, "c.TMC5031_OFS124_MASK"]], "tmc5031_ofs124_shift (c macro)": [[0, "c.TMC5031_OFS124_SHIFT"]], "tmc5031_ofs125_mask (c macro)": [[0, "c.TMC5031_OFS125_MASK"]], "tmc5031_ofs125_shift (c macro)": [[0, "c.TMC5031_OFS125_SHIFT"]], "tmc5031_ofs126_mask (c macro)": [[0, "c.TMC5031_OFS126_MASK"]], "tmc5031_ofs126_shift (c macro)": [[0, "c.TMC5031_OFS126_SHIFT"]], "tmc5031_ofs127_mask (c macro)": [[0, "c.TMC5031_OFS127_MASK"]], "tmc5031_ofs127_shift (c macro)": [[0, "c.TMC5031_OFS127_SHIFT"]], "tmc5031_ofs128_mask (c macro)": [[0, "c.TMC5031_OFS128_MASK"]], "tmc5031_ofs128_shift (c macro)": [[0, "c.TMC5031_OFS128_SHIFT"]], "tmc5031_ofs129_mask (c macro)": [[0, "c.TMC5031_OFS129_MASK"]], "tmc5031_ofs129_shift (c macro)": [[0, "c.TMC5031_OFS129_SHIFT"]], "tmc5031_ofs12_mask (c macro)": [[0, "c.TMC5031_OFS12_MASK"]], "tmc5031_ofs12_shift (c macro)": [[0, "c.TMC5031_OFS12_SHIFT"]], "tmc5031_ofs130_mask (c macro)": [[0, "c.TMC5031_OFS130_MASK"]], "tmc5031_ofs130_shift (c macro)": [[0, "c.TMC5031_OFS130_SHIFT"]], "tmc5031_ofs131_mask (c macro)": [[0, "c.TMC5031_OFS131_MASK"]], "tmc5031_ofs131_shift (c macro)": [[0, "c.TMC5031_OFS131_SHIFT"]], "tmc5031_ofs132_mask (c macro)": [[0, "c.TMC5031_OFS132_MASK"]], "tmc5031_ofs132_shift (c macro)": [[0, "c.TMC5031_OFS132_SHIFT"]], "tmc5031_ofs133_mask (c macro)": [[0, "c.TMC5031_OFS133_MASK"]], "tmc5031_ofs133_shift (c macro)": [[0, "c.TMC5031_OFS133_SHIFT"]], "tmc5031_ofs134_mask (c macro)": [[0, "c.TMC5031_OFS134_MASK"]], "tmc5031_ofs134_shift (c macro)": [[0, "c.TMC5031_OFS134_SHIFT"]], "tmc5031_ofs135_mask (c macro)": [[0, "c.TMC5031_OFS135_MASK"]], "tmc5031_ofs135_shift (c macro)": [[0, "c.TMC5031_OFS135_SHIFT"]], "tmc5031_ofs136_mask (c macro)": [[0, "c.TMC5031_OFS136_MASK"]], "tmc5031_ofs136_shift (c macro)": [[0, "c.TMC5031_OFS136_SHIFT"]], "tmc5031_ofs137_mask (c macro)": [[0, "c.TMC5031_OFS137_MASK"]], "tmc5031_ofs137_shift (c macro)": [[0, "c.TMC5031_OFS137_SHIFT"]], "tmc5031_ofs138_mask (c macro)": [[0, "c.TMC5031_OFS138_MASK"]], "tmc5031_ofs138_shift (c macro)": [[0, "c.TMC5031_OFS138_SHIFT"]], "tmc5031_ofs139_mask (c macro)": [[0, "c.TMC5031_OFS139_MASK"]], "tmc5031_ofs139_shift (c macro)": [[0, "c.TMC5031_OFS139_SHIFT"]], "tmc5031_ofs13_mask (c macro)": [[0, "c.TMC5031_OFS13_MASK"]], "tmc5031_ofs13_shift (c macro)": [[0, "c.TMC5031_OFS13_SHIFT"]], "tmc5031_ofs140_mask (c macro)": [[0, "c.TMC5031_OFS140_MASK"]], "tmc5031_ofs140_shift (c macro)": [[0, "c.TMC5031_OFS140_SHIFT"]], "tmc5031_ofs141_mask (c macro)": [[0, "c.TMC5031_OFS141_MASK"]], "tmc5031_ofs141_shift (c macro)": [[0, "c.TMC5031_OFS141_SHIFT"]], "tmc5031_ofs142_mask (c macro)": [[0, "c.TMC5031_OFS142_MASK"]], "tmc5031_ofs142_shift (c macro)": [[0, "c.TMC5031_OFS142_SHIFT"]], "tmc5031_ofs143_mask (c macro)": [[0, "c.TMC5031_OFS143_MASK"]], "tmc5031_ofs143_shift (c macro)": [[0, "c.TMC5031_OFS143_SHIFT"]], "tmc5031_ofs144_mask (c macro)": [[0, "c.TMC5031_OFS144_MASK"]], "tmc5031_ofs144_shift (c macro)": [[0, "c.TMC5031_OFS144_SHIFT"]], "tmc5031_ofs145_mask (c macro)": [[0, "c.TMC5031_OFS145_MASK"]], "tmc5031_ofs145_shift (c macro)": [[0, "c.TMC5031_OFS145_SHIFT"]], "tmc5031_ofs146_mask (c macro)": [[0, "c.TMC5031_OFS146_MASK"]], "tmc5031_ofs146_shift (c macro)": [[0, "c.TMC5031_OFS146_SHIFT"]], "tmc5031_ofs147_mask (c macro)": [[0, "c.TMC5031_OFS147_MASK"]], "tmc5031_ofs147_shift (c macro)": [[0, "c.TMC5031_OFS147_SHIFT"]], "tmc5031_ofs148_mask (c macro)": [[0, "c.TMC5031_OFS148_MASK"]], "tmc5031_ofs148_shift (c macro)": [[0, "c.TMC5031_OFS148_SHIFT"]], "tmc5031_ofs149_mask (c macro)": [[0, "c.TMC5031_OFS149_MASK"]], "tmc5031_ofs149_shift (c macro)": [[0, "c.TMC5031_OFS149_SHIFT"]], "tmc5031_ofs14_mask (c macro)": [[0, "c.TMC5031_OFS14_MASK"]], "tmc5031_ofs14_shift (c macro)": [[0, "c.TMC5031_OFS14_SHIFT"]], "tmc5031_ofs150_mask (c macro)": [[0, "c.TMC5031_OFS150_MASK"]], "tmc5031_ofs150_shift (c macro)": [[0, "c.TMC5031_OFS150_SHIFT"]], "tmc5031_ofs151_mask (c macro)": [[0, "c.TMC5031_OFS151_MASK"]], "tmc5031_ofs151_shift (c macro)": [[0, "c.TMC5031_OFS151_SHIFT"]], "tmc5031_ofs152_mask (c macro)": [[0, "c.TMC5031_OFS152_MASK"]], "tmc5031_ofs152_shift (c macro)": [[0, "c.TMC5031_OFS152_SHIFT"]], "tmc5031_ofs153_mask (c macro)": [[0, "c.TMC5031_OFS153_MASK"]], "tmc5031_ofs153_shift (c macro)": [[0, "c.TMC5031_OFS153_SHIFT"]], "tmc5031_ofs154_mask (c macro)": [[0, "c.TMC5031_OFS154_MASK"]], "tmc5031_ofs154_shift (c macro)": [[0, "c.TMC5031_OFS154_SHIFT"]], "tmc5031_ofs155_mask (c macro)": [[0, "c.TMC5031_OFS155_MASK"]], "tmc5031_ofs155_shift (c macro)": [[0, "c.TMC5031_OFS155_SHIFT"]], "tmc5031_ofs156_mask (c macro)": [[0, "c.TMC5031_OFS156_MASK"]], "tmc5031_ofs156_shift (c macro)": [[0, "c.TMC5031_OFS156_SHIFT"]], "tmc5031_ofs157_mask (c macro)": [[0, "c.TMC5031_OFS157_MASK"]], "tmc5031_ofs157_shift (c macro)": [[0, "c.TMC5031_OFS157_SHIFT"]], "tmc5031_ofs158_mask (c macro)": [[0, "c.TMC5031_OFS158_MASK"]], "tmc5031_ofs158_shift (c macro)": [[0, "c.TMC5031_OFS158_SHIFT"]], "tmc5031_ofs159_mask (c macro)": [[0, "c.TMC5031_OFS159_MASK"]], "tmc5031_ofs159_shift (c macro)": [[0, "c.TMC5031_OFS159_SHIFT"]], "tmc5031_ofs15_mask (c macro)": [[0, "c.TMC5031_OFS15_MASK"]], "tmc5031_ofs15_shift (c macro)": [[0, "c.TMC5031_OFS15_SHIFT"]], "tmc5031_ofs160_mask (c macro)": [[0, "c.TMC5031_OFS160_MASK"]], "tmc5031_ofs160_shift (c macro)": [[0, "c.TMC5031_OFS160_SHIFT"]], "tmc5031_ofs161_mask (c macro)": [[0, "c.TMC5031_OFS161_MASK"]], "tmc5031_ofs161_shift (c macro)": [[0, "c.TMC5031_OFS161_SHIFT"]], "tmc5031_ofs162_mask (c macro)": [[0, "c.TMC5031_OFS162_MASK"]], "tmc5031_ofs162_shift (c macro)": [[0, "c.TMC5031_OFS162_SHIFT"]], "tmc5031_ofs163_mask (c macro)": [[0, "c.TMC5031_OFS163_MASK"]], "tmc5031_ofs163_shift (c macro)": [[0, "c.TMC5031_OFS163_SHIFT"]], "tmc5031_ofs164_mask (c macro)": [[0, "c.TMC5031_OFS164_MASK"]], "tmc5031_ofs164_shift (c macro)": [[0, "c.TMC5031_OFS164_SHIFT"]], "tmc5031_ofs165_mask (c macro)": [[0, "c.TMC5031_OFS165_MASK"]], "tmc5031_ofs165_shift (c macro)": [[0, "c.TMC5031_OFS165_SHIFT"]], "tmc5031_ofs166_mask (c macro)": [[0, "c.TMC5031_OFS166_MASK"]], "tmc5031_ofs166_shift (c macro)": [[0, "c.TMC5031_OFS166_SHIFT"]], "tmc5031_ofs167_mask (c macro)": [[0, "c.TMC5031_OFS167_MASK"]], "tmc5031_ofs167_shift (c macro)": [[0, "c.TMC5031_OFS167_SHIFT"]], "tmc5031_ofs168_mask (c macro)": [[0, "c.TMC5031_OFS168_MASK"]], "tmc5031_ofs168_shift (c macro)": [[0, "c.TMC5031_OFS168_SHIFT"]], "tmc5031_ofs169_mask (c macro)": [[0, "c.TMC5031_OFS169_MASK"]], "tmc5031_ofs169_shift (c macro)": [[0, "c.TMC5031_OFS169_SHIFT"]], "tmc5031_ofs16_mask (c macro)": [[0, "c.TMC5031_OFS16_MASK"]], "tmc5031_ofs16_shift (c macro)": [[0, "c.TMC5031_OFS16_SHIFT"]], "tmc5031_ofs170_mask (c macro)": [[0, "c.TMC5031_OFS170_MASK"]], "tmc5031_ofs170_shift (c macro)": [[0, "c.TMC5031_OFS170_SHIFT"]], "tmc5031_ofs171_mask (c macro)": [[0, "c.TMC5031_OFS171_MASK"]], "tmc5031_ofs171_shift (c macro)": [[0, "c.TMC5031_OFS171_SHIFT"]], "tmc5031_ofs172_mask (c macro)": [[0, "c.TMC5031_OFS172_MASK"]], "tmc5031_ofs172_shift (c macro)": [[0, "c.TMC5031_OFS172_SHIFT"]], "tmc5031_ofs173_mask (c macro)": [[0, "c.TMC5031_OFS173_MASK"]], "tmc5031_ofs173_shift (c macro)": [[0, "c.TMC5031_OFS173_SHIFT"]], "tmc5031_ofs174_mask (c macro)": [[0, "c.TMC5031_OFS174_MASK"]], "tmc5031_ofs174_shift (c macro)": [[0, "c.TMC5031_OFS174_SHIFT"]], "tmc5031_ofs175_mask (c macro)": [[0, "c.TMC5031_OFS175_MASK"]], "tmc5031_ofs175_shift (c macro)": [[0, "c.TMC5031_OFS175_SHIFT"]], "tmc5031_ofs176_mask (c macro)": [[0, "c.TMC5031_OFS176_MASK"]], "tmc5031_ofs176_shift (c macro)": [[0, "c.TMC5031_OFS176_SHIFT"]], "tmc5031_ofs177_mask (c macro)": [[0, "c.TMC5031_OFS177_MASK"]], "tmc5031_ofs177_shift (c macro)": [[0, "c.TMC5031_OFS177_SHIFT"]], "tmc5031_ofs178_mask (c macro)": [[0, "c.TMC5031_OFS178_MASK"]], "tmc5031_ofs178_shift (c macro)": [[0, "c.TMC5031_OFS178_SHIFT"]], "tmc5031_ofs179_mask (c macro)": [[0, "c.TMC5031_OFS179_MASK"]], "tmc5031_ofs179_shift (c macro)": [[0, "c.TMC5031_OFS179_SHIFT"]], "tmc5031_ofs17_mask (c macro)": [[0, "c.TMC5031_OFS17_MASK"]], "tmc5031_ofs17_shift (c macro)": [[0, "c.TMC5031_OFS17_SHIFT"]], "tmc5031_ofs180_mask (c macro)": [[0, "c.TMC5031_OFS180_MASK"]], "tmc5031_ofs180_shift (c macro)": [[0, "c.TMC5031_OFS180_SHIFT"]], "tmc5031_ofs181_mask (c macro)": [[0, "c.TMC5031_OFS181_MASK"]], "tmc5031_ofs181_shift (c macro)": [[0, "c.TMC5031_OFS181_SHIFT"]], "tmc5031_ofs182_mask (c macro)": [[0, "c.TMC5031_OFS182_MASK"]], "tmc5031_ofs182_shift (c macro)": [[0, "c.TMC5031_OFS182_SHIFT"]], "tmc5031_ofs183_mask (c macro)": [[0, "c.TMC5031_OFS183_MASK"]], "tmc5031_ofs183_shift (c macro)": [[0, "c.TMC5031_OFS183_SHIFT"]], "tmc5031_ofs184_mask (c macro)": [[0, "c.TMC5031_OFS184_MASK"]], "tmc5031_ofs184_shift (c macro)": [[0, "c.TMC5031_OFS184_SHIFT"]], "tmc5031_ofs185_mask (c macro)": [[0, "c.TMC5031_OFS185_MASK"]], "tmc5031_ofs185_shift (c macro)": [[0, "c.TMC5031_OFS185_SHIFT"]], "tmc5031_ofs186_mask (c macro)": [[0, "c.TMC5031_OFS186_MASK"]], "tmc5031_ofs186_shift (c macro)": [[0, "c.TMC5031_OFS186_SHIFT"]], "tmc5031_ofs187_mask (c macro)": [[0, "c.TMC5031_OFS187_MASK"]], "tmc5031_ofs187_shift (c macro)": [[0, "c.TMC5031_OFS187_SHIFT"]], "tmc5031_ofs188_mask (c macro)": [[0, "c.TMC5031_OFS188_MASK"]], "tmc5031_ofs188_shift (c macro)": [[0, "c.TMC5031_OFS188_SHIFT"]], "tmc5031_ofs189_mask (c macro)": [[0, "c.TMC5031_OFS189_MASK"]], "tmc5031_ofs189_shift (c macro)": [[0, "c.TMC5031_OFS189_SHIFT"]], "tmc5031_ofs18_mask (c macro)": [[0, "c.TMC5031_OFS18_MASK"]], "tmc5031_ofs18_shift (c macro)": [[0, "c.TMC5031_OFS18_SHIFT"]], "tmc5031_ofs190_mask (c macro)": [[0, "c.TMC5031_OFS190_MASK"]], "tmc5031_ofs190_shift (c macro)": [[0, "c.TMC5031_OFS190_SHIFT"]], "tmc5031_ofs191_mask (c macro)": [[0, "c.TMC5031_OFS191_MASK"]], "tmc5031_ofs191_shift (c macro)": [[0, "c.TMC5031_OFS191_SHIFT"]], "tmc5031_ofs192_mask (c macro)": [[0, "c.TMC5031_OFS192_MASK"]], "tmc5031_ofs192_shift (c macro)": [[0, "c.TMC5031_OFS192_SHIFT"]], "tmc5031_ofs193_mask (c macro)": [[0, "c.TMC5031_OFS193_MASK"]], "tmc5031_ofs193_shift (c macro)": [[0, "c.TMC5031_OFS193_SHIFT"]], "tmc5031_ofs194_mask (c macro)": [[0, "c.TMC5031_OFS194_MASK"]], "tmc5031_ofs194_shift (c macro)": [[0, "c.TMC5031_OFS194_SHIFT"]], "tmc5031_ofs195_mask (c macro)": [[0, "c.TMC5031_OFS195_MASK"]], "tmc5031_ofs195_shift (c macro)": [[0, "c.TMC5031_OFS195_SHIFT"]], "tmc5031_ofs196_mask (c macro)": [[0, "c.TMC5031_OFS196_MASK"]], "tmc5031_ofs196_shift (c macro)": [[0, "c.TMC5031_OFS196_SHIFT"]], "tmc5031_ofs197_mask (c macro)": [[0, "c.TMC5031_OFS197_MASK"]], "tmc5031_ofs197_shift (c macro)": [[0, "c.TMC5031_OFS197_SHIFT"]], "tmc5031_ofs198_mask (c macro)": [[0, "c.TMC5031_OFS198_MASK"]], "tmc5031_ofs198_shift (c macro)": [[0, "c.TMC5031_OFS198_SHIFT"]], "tmc5031_ofs199_mask (c macro)": [[0, "c.TMC5031_OFS199_MASK"]], "tmc5031_ofs199_shift (c macro)": [[0, "c.TMC5031_OFS199_SHIFT"]], "tmc5031_ofs19_mask (c macro)": [[0, "c.TMC5031_OFS19_MASK"]], "tmc5031_ofs19_shift (c macro)": [[0, "c.TMC5031_OFS19_SHIFT"]], "tmc5031_ofs1_mask (c macro)": [[0, "c.TMC5031_OFS1_MASK"]], "tmc5031_ofs1_shift (c macro)": [[0, "c.TMC5031_OFS1_SHIFT"]], "tmc5031_ofs200_mask (c macro)": [[0, "c.TMC5031_OFS200_MASK"]], "tmc5031_ofs200_shift (c macro)": [[0, "c.TMC5031_OFS200_SHIFT"]], "tmc5031_ofs201_mask (c macro)": [[0, "c.TMC5031_OFS201_MASK"]], "tmc5031_ofs201_shift (c macro)": [[0, "c.TMC5031_OFS201_SHIFT"]], "tmc5031_ofs202_mask (c macro)": [[0, "c.TMC5031_OFS202_MASK"]], "tmc5031_ofs202_shift (c macro)": [[0, "c.TMC5031_OFS202_SHIFT"]], "tmc5031_ofs203_mask (c macro)": [[0, "c.TMC5031_OFS203_MASK"]], "tmc5031_ofs203_shift (c macro)": [[0, "c.TMC5031_OFS203_SHIFT"]], "tmc5031_ofs204_mask (c macro)": [[0, "c.TMC5031_OFS204_MASK"]], "tmc5031_ofs204_shift (c macro)": [[0, "c.TMC5031_OFS204_SHIFT"]], "tmc5031_ofs205_mask (c macro)": [[0, "c.TMC5031_OFS205_MASK"]], "tmc5031_ofs205_shift (c macro)": [[0, "c.TMC5031_OFS205_SHIFT"]], "tmc5031_ofs206_mask (c macro)": [[0, "c.TMC5031_OFS206_MASK"]], "tmc5031_ofs206_shift (c macro)": [[0, "c.TMC5031_OFS206_SHIFT"]], "tmc5031_ofs207_mask (c macro)": [[0, "c.TMC5031_OFS207_MASK"]], "tmc5031_ofs207_shift (c macro)": [[0, "c.TMC5031_OFS207_SHIFT"]], "tmc5031_ofs208_mask (c macro)": [[0, "c.TMC5031_OFS208_MASK"]], "tmc5031_ofs208_shift (c macro)": [[0, "c.TMC5031_OFS208_SHIFT"]], "tmc5031_ofs209_mask (c macro)": [[0, "c.TMC5031_OFS209_MASK"]], "tmc5031_ofs209_shift (c macro)": [[0, "c.TMC5031_OFS209_SHIFT"]], "tmc5031_ofs20_mask (c macro)": [[0, "c.TMC5031_OFS20_MASK"]], "tmc5031_ofs20_shift (c macro)": [[0, "c.TMC5031_OFS20_SHIFT"]], "tmc5031_ofs210_mask (c macro)": [[0, "c.TMC5031_OFS210_MASK"]], "tmc5031_ofs210_shift (c macro)": [[0, "c.TMC5031_OFS210_SHIFT"]], "tmc5031_ofs211_mask (c macro)": [[0, "c.TMC5031_OFS211_MASK"]], "tmc5031_ofs211_shift (c macro)": [[0, "c.TMC5031_OFS211_SHIFT"]], "tmc5031_ofs212_mask (c macro)": [[0, "c.TMC5031_OFS212_MASK"]], "tmc5031_ofs212_shift (c macro)": [[0, "c.TMC5031_OFS212_SHIFT"]], "tmc5031_ofs213_mask (c macro)": [[0, "c.TMC5031_OFS213_MASK"]], "tmc5031_ofs213_shift (c macro)": [[0, "c.TMC5031_OFS213_SHIFT"]], "tmc5031_ofs214_mask (c macro)": [[0, "c.TMC5031_OFS214_MASK"]], "tmc5031_ofs214_shift (c macro)": [[0, "c.TMC5031_OFS214_SHIFT"]], "tmc5031_ofs215_mask (c macro)": [[0, "c.TMC5031_OFS215_MASK"]], "tmc5031_ofs215_shift (c macro)": [[0, "c.TMC5031_OFS215_SHIFT"]], "tmc5031_ofs216_mask (c macro)": [[0, "c.TMC5031_OFS216_MASK"]], "tmc5031_ofs216_shift (c macro)": [[0, "c.TMC5031_OFS216_SHIFT"]], "tmc5031_ofs217_mask (c macro)": [[0, "c.TMC5031_OFS217_MASK"]], "tmc5031_ofs217_shift (c macro)": [[0, "c.TMC5031_OFS217_SHIFT"]], "tmc5031_ofs218_mask (c macro)": [[0, "c.TMC5031_OFS218_MASK"]], "tmc5031_ofs218_shift (c macro)": [[0, "c.TMC5031_OFS218_SHIFT"]], "tmc5031_ofs219_mask (c macro)": [[0, "c.TMC5031_OFS219_MASK"]], "tmc5031_ofs219_shift (c macro)": [[0, "c.TMC5031_OFS219_SHIFT"]], "tmc5031_ofs21_mask (c macro)": [[0, "c.TMC5031_OFS21_MASK"]], "tmc5031_ofs21_shift (c macro)": [[0, "c.TMC5031_OFS21_SHIFT"]], "tmc5031_ofs220_mask (c macro)": [[0, "c.TMC5031_OFS220_MASK"]], "tmc5031_ofs220_shift (c macro)": [[0, "c.TMC5031_OFS220_SHIFT"]], "tmc5031_ofs221_mask (c macro)": [[0, "c.TMC5031_OFS221_MASK"]], "tmc5031_ofs221_shift (c macro)": [[0, "c.TMC5031_OFS221_SHIFT"]], "tmc5031_ofs222_mask (c macro)": [[0, "c.TMC5031_OFS222_MASK"]], "tmc5031_ofs222_shift (c macro)": [[0, "c.TMC5031_OFS222_SHIFT"]], "tmc5031_ofs223_mask (c macro)": [[0, "c.TMC5031_OFS223_MASK"]], "tmc5031_ofs223_shift (c macro)": [[0, "c.TMC5031_OFS223_SHIFT"]], "tmc5031_ofs224_mask (c macro)": [[0, "c.TMC5031_OFS224_MASK"]], "tmc5031_ofs224_shift (c macro)": [[0, "c.TMC5031_OFS224_SHIFT"]], "tmc5031_ofs225_mask (c macro)": [[0, "c.TMC5031_OFS225_MASK"]], "tmc5031_ofs225_shift (c macro)": [[0, "c.TMC5031_OFS225_SHIFT"]], "tmc5031_ofs226_mask (c macro)": [[0, "c.TMC5031_OFS226_MASK"]], "tmc5031_ofs226_shift (c macro)": [[0, "c.TMC5031_OFS226_SHIFT"]], "tmc5031_ofs227_mask (c macro)": [[0, "c.TMC5031_OFS227_MASK"]], "tmc5031_ofs227_shift (c macro)": [[0, "c.TMC5031_OFS227_SHIFT"]], "tmc5031_ofs228_mask (c macro)": [[0, "c.TMC5031_OFS228_MASK"]], "tmc5031_ofs228_shift (c macro)": [[0, "c.TMC5031_OFS228_SHIFT"]], "tmc5031_ofs229_mask (c macro)": [[0, "c.TMC5031_OFS229_MASK"]], "tmc5031_ofs229_shift (c macro)": [[0, "c.TMC5031_OFS229_SHIFT"]], "tmc5031_ofs22_mask (c macro)": [[0, "c.TMC5031_OFS22_MASK"]], "tmc5031_ofs22_shift (c macro)": [[0, "c.TMC5031_OFS22_SHIFT"]], "tmc5031_ofs230_mask (c macro)": [[0, "c.TMC5031_OFS230_MASK"]], "tmc5031_ofs230_shift (c macro)": [[0, "c.TMC5031_OFS230_SHIFT"]], "tmc5031_ofs231_mask (c macro)": [[0, "c.TMC5031_OFS231_MASK"]], "tmc5031_ofs231_shift (c macro)": [[0, "c.TMC5031_OFS231_SHIFT"]], "tmc5031_ofs232_mask (c macro)": [[0, "c.TMC5031_OFS232_MASK"]], "tmc5031_ofs232_shift (c macro)": [[0, "c.TMC5031_OFS232_SHIFT"]], "tmc5031_ofs233_mask (c macro)": [[0, "c.TMC5031_OFS233_MASK"]], "tmc5031_ofs233_shift (c macro)": [[0, "c.TMC5031_OFS233_SHIFT"]], "tmc5031_ofs234_mask (c macro)": [[0, "c.TMC5031_OFS234_MASK"]], "tmc5031_ofs234_shift (c macro)": [[0, "c.TMC5031_OFS234_SHIFT"]], "tmc5031_ofs235_mask (c macro)": [[0, "c.TMC5031_OFS235_MASK"]], "tmc5031_ofs235_shift (c macro)": [[0, "c.TMC5031_OFS235_SHIFT"]], "tmc5031_ofs236_mask (c macro)": [[0, "c.TMC5031_OFS236_MASK"]], "tmc5031_ofs236_shift (c macro)": [[0, "c.TMC5031_OFS236_SHIFT"]], "tmc5031_ofs237_mask (c macro)": [[0, "c.TMC5031_OFS237_MASK"]], "tmc5031_ofs237_shift (c macro)": [[0, "c.TMC5031_OFS237_SHIFT"]], "tmc5031_ofs238_mask (c macro)": [[0, "c.TMC5031_OFS238_MASK"]], "tmc5031_ofs238_shift (c macro)": [[0, "c.TMC5031_OFS238_SHIFT"]], "tmc5031_ofs239_mask (c macro)": [[0, "c.TMC5031_OFS239_MASK"]], "tmc5031_ofs239_shift (c macro)": [[0, "c.TMC5031_OFS239_SHIFT"]], "tmc5031_ofs23_mask (c macro)": [[0, "c.TMC5031_OFS23_MASK"]], "tmc5031_ofs23_shift (c macro)": [[0, "c.TMC5031_OFS23_SHIFT"]], "tmc5031_ofs240_mask (c macro)": [[0, "c.TMC5031_OFS240_MASK"]], "tmc5031_ofs240_shift (c macro)": [[0, "c.TMC5031_OFS240_SHIFT"]], "tmc5031_ofs241_mask (c macro)": [[0, "c.TMC5031_OFS241_MASK"]], "tmc5031_ofs241_shift (c macro)": [[0, "c.TMC5031_OFS241_SHIFT"]], "tmc5031_ofs242_mask (c macro)": [[0, "c.TMC5031_OFS242_MASK"]], "tmc5031_ofs242_shift (c macro)": [[0, "c.TMC5031_OFS242_SHIFT"]], "tmc5031_ofs243_mask (c macro)": [[0, "c.TMC5031_OFS243_MASK"]], "tmc5031_ofs243_shift (c macro)": [[0, "c.TMC5031_OFS243_SHIFT"]], "tmc5031_ofs244_mask (c macro)": [[0, "c.TMC5031_OFS244_MASK"]], "tmc5031_ofs244_shift (c macro)": [[0, "c.TMC5031_OFS244_SHIFT"]], "tmc5031_ofs245_mask (c macro)": [[0, "c.TMC5031_OFS245_MASK"]], "tmc5031_ofs245_shift (c macro)": [[0, "c.TMC5031_OFS245_SHIFT"]], "tmc5031_ofs246_mask (c macro)": [[0, "c.TMC5031_OFS246_MASK"]], "tmc5031_ofs246_shift (c macro)": [[0, "c.TMC5031_OFS246_SHIFT"]], "tmc5031_ofs247_mask (c macro)": [[0, "c.TMC5031_OFS247_MASK"]], "tmc5031_ofs247_shift (c macro)": [[0, "c.TMC5031_OFS247_SHIFT"]], "tmc5031_ofs248_mask (c macro)": [[0, "c.TMC5031_OFS248_MASK"]], "tmc5031_ofs248_shift (c macro)": [[0, "c.TMC5031_OFS248_SHIFT"]], "tmc5031_ofs249_mask (c macro)": [[0, "c.TMC5031_OFS249_MASK"]], "tmc5031_ofs249_shift (c macro)": [[0, "c.TMC5031_OFS249_SHIFT"]], "tmc5031_ofs24_mask (c macro)": [[0, "c.TMC5031_OFS24_MASK"]], "tmc5031_ofs24_shift (c macro)": [[0, "c.TMC5031_OFS24_SHIFT"]], "tmc5031_ofs250_mask (c macro)": [[0, "c.TMC5031_OFS250_MASK"]], "tmc5031_ofs250_shift (c macro)": [[0, "c.TMC5031_OFS250_SHIFT"]], "tmc5031_ofs251_mask (c macro)": [[0, "c.TMC5031_OFS251_MASK"]], "tmc5031_ofs251_shift (c macro)": [[0, "c.TMC5031_OFS251_SHIFT"]], "tmc5031_ofs252_mask (c macro)": [[0, "c.TMC5031_OFS252_MASK"]], "tmc5031_ofs252_shift (c macro)": [[0, "c.TMC5031_OFS252_SHIFT"]], "tmc5031_ofs253_mask (c macro)": [[0, "c.TMC5031_OFS253_MASK"]], "tmc5031_ofs253_shift (c macro)": [[0, "c.TMC5031_OFS253_SHIFT"]], "tmc5031_ofs254_mask (c macro)": [[0, "c.TMC5031_OFS254_MASK"]], "tmc5031_ofs254_shift (c macro)": [[0, "c.TMC5031_OFS254_SHIFT"]], "tmc5031_ofs255_mask (c macro)": [[0, "c.TMC5031_OFS255_MASK"]], "tmc5031_ofs255_shift (c macro)": [[0, "c.TMC5031_OFS255_SHIFT"]], "tmc5031_ofs25_mask (c macro)": [[0, "c.TMC5031_OFS25_MASK"]], "tmc5031_ofs25_shift (c macro)": [[0, "c.TMC5031_OFS25_SHIFT"]], "tmc5031_ofs26_mask (c macro)": [[0, "c.TMC5031_OFS26_MASK"]], "tmc5031_ofs26_shift (c macro)": [[0, "c.TMC5031_OFS26_SHIFT"]], "tmc5031_ofs27_mask (c macro)": [[0, "c.TMC5031_OFS27_MASK"]], "tmc5031_ofs27_shift (c macro)": [[0, "c.TMC5031_OFS27_SHIFT"]], "tmc5031_ofs28_mask (c macro)": [[0, "c.TMC5031_OFS28_MASK"]], "tmc5031_ofs28_shift (c macro)": [[0, "c.TMC5031_OFS28_SHIFT"]], "tmc5031_ofs29_mask (c macro)": [[0, "c.TMC5031_OFS29_MASK"]], "tmc5031_ofs29_shift (c macro)": [[0, "c.TMC5031_OFS29_SHIFT"]], "tmc5031_ofs2_mask (c macro)": [[0, "c.TMC5031_OFS2_MASK"]], "tmc5031_ofs2_shift (c macro)": [[0, "c.TMC5031_OFS2_SHIFT"]], "tmc5031_ofs30_mask (c macro)": [[0, "c.TMC5031_OFS30_MASK"]], "tmc5031_ofs30_shift (c macro)": [[0, "c.TMC5031_OFS30_SHIFT"]], "tmc5031_ofs31_mask (c macro)": [[0, "c.TMC5031_OFS31_MASK"]], "tmc5031_ofs31_shift (c macro)": [[0, "c.TMC5031_OFS31_SHIFT"]], "tmc5031_ofs32_mask (c macro)": [[0, "c.TMC5031_OFS32_MASK"]], "tmc5031_ofs32_shift (c macro)": [[0, "c.TMC5031_OFS32_SHIFT"]], "tmc5031_ofs33_mask (c macro)": [[0, "c.TMC5031_OFS33_MASK"]], "tmc5031_ofs33_shift (c macro)": [[0, "c.TMC5031_OFS33_SHIFT"]], "tmc5031_ofs34_mask (c macro)": [[0, "c.TMC5031_OFS34_MASK"]], "tmc5031_ofs34_shift (c macro)": [[0, "c.TMC5031_OFS34_SHIFT"]], "tmc5031_ofs35_mask (c macro)": [[0, "c.TMC5031_OFS35_MASK"]], "tmc5031_ofs35_shift (c macro)": [[0, "c.TMC5031_OFS35_SHIFT"]], "tmc5031_ofs36_mask (c macro)": [[0, "c.TMC5031_OFS36_MASK"]], "tmc5031_ofs36_shift (c macro)": [[0, "c.TMC5031_OFS36_SHIFT"]], "tmc5031_ofs37_mask (c macro)": [[0, "c.TMC5031_OFS37_MASK"]], "tmc5031_ofs37_shift (c macro)": [[0, "c.TMC5031_OFS37_SHIFT"]], "tmc5031_ofs38_mask (c macro)": [[0, "c.TMC5031_OFS38_MASK"]], "tmc5031_ofs38_shift (c macro)": [[0, "c.TMC5031_OFS38_SHIFT"]], "tmc5031_ofs39_mask (c macro)": [[0, "c.TMC5031_OFS39_MASK"]], "tmc5031_ofs39_shift (c macro)": [[0, "c.TMC5031_OFS39_SHIFT"]], "tmc5031_ofs3_mask (c macro)": [[0, "c.TMC5031_OFS3_MASK"]], "tmc5031_ofs3_shift (c macro)": [[0, "c.TMC5031_OFS3_SHIFT"]], "tmc5031_ofs40_mask (c macro)": [[0, "c.TMC5031_OFS40_MASK"]], "tmc5031_ofs40_shift (c macro)": [[0, "c.TMC5031_OFS40_SHIFT"]], "tmc5031_ofs41_mask (c macro)": [[0, "c.TMC5031_OFS41_MASK"]], "tmc5031_ofs41_shift (c macro)": [[0, "c.TMC5031_OFS41_SHIFT"]], "tmc5031_ofs42_mask (c macro)": [[0, "c.TMC5031_OFS42_MASK"]], "tmc5031_ofs42_shift (c macro)": [[0, "c.TMC5031_OFS42_SHIFT"]], "tmc5031_ofs43_mask (c macro)": [[0, "c.TMC5031_OFS43_MASK"]], "tmc5031_ofs43_shift (c macro)": [[0, "c.TMC5031_OFS43_SHIFT"]], "tmc5031_ofs44_mask (c macro)": [[0, "c.TMC5031_OFS44_MASK"]], "tmc5031_ofs44_shift (c macro)": [[0, "c.TMC5031_OFS44_SHIFT"]], "tmc5031_ofs45_mask (c macro)": [[0, "c.TMC5031_OFS45_MASK"]], "tmc5031_ofs45_shift (c macro)": [[0, "c.TMC5031_OFS45_SHIFT"]], "tmc5031_ofs46_mask (c macro)": [[0, "c.TMC5031_OFS46_MASK"]], "tmc5031_ofs46_shift (c macro)": [[0, "c.TMC5031_OFS46_SHIFT"]], "tmc5031_ofs47_mask (c macro)": [[0, "c.TMC5031_OFS47_MASK"]], "tmc5031_ofs47_shift (c macro)": [[0, "c.TMC5031_OFS47_SHIFT"]], "tmc5031_ofs48_mask (c macro)": [[0, "c.TMC5031_OFS48_MASK"]], "tmc5031_ofs48_shift (c macro)": [[0, "c.TMC5031_OFS48_SHIFT"]], "tmc5031_ofs49_mask (c macro)": [[0, "c.TMC5031_OFS49_MASK"]], "tmc5031_ofs49_shift (c macro)": [[0, "c.TMC5031_OFS49_SHIFT"]], "tmc5031_ofs4_mask (c macro)": [[0, "c.TMC5031_OFS4_MASK"]], "tmc5031_ofs4_shift (c macro)": [[0, "c.TMC5031_OFS4_SHIFT"]], "tmc5031_ofs50_mask (c macro)": [[0, "c.TMC5031_OFS50_MASK"]], "tmc5031_ofs50_shift (c macro)": [[0, "c.TMC5031_OFS50_SHIFT"]], "tmc5031_ofs51_mask (c macro)": [[0, "c.TMC5031_OFS51_MASK"]], "tmc5031_ofs51_shift (c macro)": [[0, "c.TMC5031_OFS51_SHIFT"]], "tmc5031_ofs52_mask (c macro)": [[0, "c.TMC5031_OFS52_MASK"]], "tmc5031_ofs52_shift (c macro)": [[0, "c.TMC5031_OFS52_SHIFT"]], "tmc5031_ofs53_mask (c macro)": [[0, "c.TMC5031_OFS53_MASK"]], "tmc5031_ofs53_shift (c macro)": [[0, "c.TMC5031_OFS53_SHIFT"]], "tmc5031_ofs54_mask (c macro)": [[0, "c.TMC5031_OFS54_MASK"]], "tmc5031_ofs54_shift (c macro)": [[0, "c.TMC5031_OFS54_SHIFT"]], "tmc5031_ofs55_mask (c macro)": [[0, "c.TMC5031_OFS55_MASK"]], "tmc5031_ofs55_shift (c macro)": [[0, "c.TMC5031_OFS55_SHIFT"]], "tmc5031_ofs56_mask (c macro)": [[0, "c.TMC5031_OFS56_MASK"]], "tmc5031_ofs56_shift (c macro)": [[0, "c.TMC5031_OFS56_SHIFT"]], "tmc5031_ofs57_mask (c macro)": [[0, "c.TMC5031_OFS57_MASK"]], "tmc5031_ofs57_shift (c macro)": [[0, "c.TMC5031_OFS57_SHIFT"]], "tmc5031_ofs58_mask (c macro)": [[0, "c.TMC5031_OFS58_MASK"]], "tmc5031_ofs58_shift (c macro)": [[0, "c.TMC5031_OFS58_SHIFT"]], "tmc5031_ofs59_mask (c macro)": [[0, "c.TMC5031_OFS59_MASK"]], "tmc5031_ofs59_shift (c macro)": [[0, "c.TMC5031_OFS59_SHIFT"]], "tmc5031_ofs5_mask (c macro)": [[0, "c.TMC5031_OFS5_MASK"]], "tmc5031_ofs5_shift (c macro)": [[0, "c.TMC5031_OFS5_SHIFT"]], "tmc5031_ofs60_mask (c macro)": [[0, "c.TMC5031_OFS60_MASK"]], "tmc5031_ofs60_shift (c macro)": [[0, "c.TMC5031_OFS60_SHIFT"]], "tmc5031_ofs61_mask (c macro)": [[0, "c.TMC5031_OFS61_MASK"]], "tmc5031_ofs61_shift (c macro)": [[0, "c.TMC5031_OFS61_SHIFT"]], "tmc5031_ofs62_mask (c macro)": [[0, "c.TMC5031_OFS62_MASK"]], "tmc5031_ofs62_shift (c macro)": [[0, "c.TMC5031_OFS62_SHIFT"]], "tmc5031_ofs63_mask (c macro)": [[0, "c.TMC5031_OFS63_MASK"]], "tmc5031_ofs63_shift (c macro)": [[0, "c.TMC5031_OFS63_SHIFT"]], "tmc5031_ofs64_mask (c macro)": [[0, "c.TMC5031_OFS64_MASK"]], "tmc5031_ofs64_shift (c macro)": [[0, "c.TMC5031_OFS64_SHIFT"]], "tmc5031_ofs65_mask (c macro)": [[0, "c.TMC5031_OFS65_MASK"]], "tmc5031_ofs65_shift (c macro)": [[0, "c.TMC5031_OFS65_SHIFT"]], "tmc5031_ofs66_mask (c macro)": [[0, "c.TMC5031_OFS66_MASK"]], "tmc5031_ofs66_shift (c macro)": [[0, "c.TMC5031_OFS66_SHIFT"]], "tmc5031_ofs67_mask (c macro)": [[0, "c.TMC5031_OFS67_MASK"]], "tmc5031_ofs67_shift (c macro)": [[0, "c.TMC5031_OFS67_SHIFT"]], "tmc5031_ofs68_mask (c macro)": [[0, "c.TMC5031_OFS68_MASK"]], "tmc5031_ofs68_shift (c macro)": [[0, "c.TMC5031_OFS68_SHIFT"]], "tmc5031_ofs69_mask (c macro)": [[0, "c.TMC5031_OFS69_MASK"]], "tmc5031_ofs69_shift (c macro)": [[0, "c.TMC5031_OFS69_SHIFT"]], "tmc5031_ofs6_mask (c macro)": [[0, "c.TMC5031_OFS6_MASK"]], "tmc5031_ofs6_shift (c macro)": [[0, "c.TMC5031_OFS6_SHIFT"]], "tmc5031_ofs70_mask (c macro)": [[0, "c.TMC5031_OFS70_MASK"]], "tmc5031_ofs70_shift (c macro)": [[0, "c.TMC5031_OFS70_SHIFT"]], "tmc5031_ofs71_mask (c macro)": [[0, "c.TMC5031_OFS71_MASK"]], "tmc5031_ofs71_shift (c macro)": [[0, "c.TMC5031_OFS71_SHIFT"]], "tmc5031_ofs72_mask (c macro)": [[0, "c.TMC5031_OFS72_MASK"]], "tmc5031_ofs72_shift (c macro)": [[0, "c.TMC5031_OFS72_SHIFT"]], "tmc5031_ofs73_mask (c macro)": [[0, "c.TMC5031_OFS73_MASK"]], "tmc5031_ofs73_shift (c macro)": [[0, "c.TMC5031_OFS73_SHIFT"]], "tmc5031_ofs74_mask (c macro)": [[0, "c.TMC5031_OFS74_MASK"]], "tmc5031_ofs74_shift (c macro)": [[0, "c.TMC5031_OFS74_SHIFT"]], "tmc5031_ofs75_mask (c macro)": [[0, "c.TMC5031_OFS75_MASK"]], "tmc5031_ofs75_shift (c macro)": [[0, "c.TMC5031_OFS75_SHIFT"]], "tmc5031_ofs76_mask (c macro)": [[0, "c.TMC5031_OFS76_MASK"]], "tmc5031_ofs76_shift (c macro)": [[0, "c.TMC5031_OFS76_SHIFT"]], "tmc5031_ofs77_mask (c macro)": [[0, "c.TMC5031_OFS77_MASK"]], "tmc5031_ofs77_shift (c macro)": [[0, "c.TMC5031_OFS77_SHIFT"]], "tmc5031_ofs78_mask (c macro)": [[0, "c.TMC5031_OFS78_MASK"]], "tmc5031_ofs78_shift (c macro)": [[0, "c.TMC5031_OFS78_SHIFT"]], "tmc5031_ofs79_mask (c macro)": [[0, "c.TMC5031_OFS79_MASK"]], "tmc5031_ofs79_shift (c macro)": [[0, "c.TMC5031_OFS79_SHIFT"]], "tmc5031_ofs7_mask (c macro)": [[0, "c.TMC5031_OFS7_MASK"]], "tmc5031_ofs7_shift (c macro)": [[0, "c.TMC5031_OFS7_SHIFT"]], "tmc5031_ofs80_mask (c macro)": [[0, "c.TMC5031_OFS80_MASK"]], "tmc5031_ofs80_shift (c macro)": [[0, "c.TMC5031_OFS80_SHIFT"]], "tmc5031_ofs81_mask (c macro)": [[0, "c.TMC5031_OFS81_MASK"]], "tmc5031_ofs81_shift (c macro)": [[0, "c.TMC5031_OFS81_SHIFT"]], "tmc5031_ofs82_mask (c macro)": [[0, "c.TMC5031_OFS82_MASK"]], "tmc5031_ofs82_shift (c macro)": [[0, "c.TMC5031_OFS82_SHIFT"]], "tmc5031_ofs83_mask (c macro)": [[0, "c.TMC5031_OFS83_MASK"]], "tmc5031_ofs83_shift (c macro)": [[0, "c.TMC5031_OFS83_SHIFT"]], "tmc5031_ofs84_mask (c macro)": [[0, "c.TMC5031_OFS84_MASK"]], "tmc5031_ofs84_shift (c macro)": [[0, "c.TMC5031_OFS84_SHIFT"]], "tmc5031_ofs85_mask (c macro)": [[0, "c.TMC5031_OFS85_MASK"]], "tmc5031_ofs85_shift (c macro)": [[0, "c.TMC5031_OFS85_SHIFT"]], "tmc5031_ofs86_mask (c macro)": [[0, "c.TMC5031_OFS86_MASK"]], "tmc5031_ofs86_shift (c macro)": [[0, "c.TMC5031_OFS86_SHIFT"]], "tmc5031_ofs87_mask (c macro)": [[0, "c.TMC5031_OFS87_MASK"]], "tmc5031_ofs87_shift (c macro)": [[0, "c.TMC5031_OFS87_SHIFT"]], "tmc5031_ofs88_mask (c macro)": [[0, "c.TMC5031_OFS88_MASK"]], "tmc5031_ofs88_shift (c macro)": [[0, "c.TMC5031_OFS88_SHIFT"]], "tmc5031_ofs89_mask (c macro)": [[0, "c.TMC5031_OFS89_MASK"]], "tmc5031_ofs89_shift (c macro)": [[0, "c.TMC5031_OFS89_SHIFT"]], "tmc5031_ofs8_mask (c macro)": [[0, "c.TMC5031_OFS8_MASK"]], "tmc5031_ofs8_shift (c macro)": [[0, "c.TMC5031_OFS8_SHIFT"]], "tmc5031_ofs90_mask (c macro)": [[0, "c.TMC5031_OFS90_MASK"]], "tmc5031_ofs90_shift (c macro)": [[0, "c.TMC5031_OFS90_SHIFT"]], "tmc5031_ofs91_mask (c macro)": [[0, "c.TMC5031_OFS91_MASK"]], "tmc5031_ofs91_shift (c macro)": [[0, "c.TMC5031_OFS91_SHIFT"]], "tmc5031_ofs92_mask (c macro)": [[0, "c.TMC5031_OFS92_MASK"]], "tmc5031_ofs92_shift (c macro)": [[0, "c.TMC5031_OFS92_SHIFT"]], "tmc5031_ofs93_mask (c macro)": [[0, "c.TMC5031_OFS93_MASK"]], "tmc5031_ofs93_shift (c macro)": [[0, "c.TMC5031_OFS93_SHIFT"]], "tmc5031_ofs94_mask (c macro)": [[0, "c.TMC5031_OFS94_MASK"]], "tmc5031_ofs94_shift (c macro)": [[0, "c.TMC5031_OFS94_SHIFT"]], "tmc5031_ofs95_mask (c macro)": [[0, "c.TMC5031_OFS95_MASK"]], "tmc5031_ofs95_shift (c macro)": [[0, "c.TMC5031_OFS95_SHIFT"]], "tmc5031_ofs96_mask (c macro)": [[0, "c.TMC5031_OFS96_MASK"]], "tmc5031_ofs96_shift (c macro)": [[0, "c.TMC5031_OFS96_SHIFT"]], "tmc5031_ofs97_mask (c macro)": [[0, "c.TMC5031_OFS97_MASK"]], "tmc5031_ofs97_shift (c macro)": [[0, "c.TMC5031_OFS97_SHIFT"]], "tmc5031_ofs98_mask (c macro)": [[0, "c.TMC5031_OFS98_MASK"]], "tmc5031_ofs98_shift (c macro)": [[0, "c.TMC5031_OFS98_SHIFT"]], "tmc5031_ofs99_mask (c macro)": [[0, "c.TMC5031_OFS99_MASK"]], "tmc5031_ofs99_shift (c macro)": [[0, "c.TMC5031_OFS99_SHIFT"]], "tmc5031_ofs9_mask (c macro)": [[0, "c.TMC5031_OFS9_MASK"]], "tmc5031_ofs9_shift (c macro)": [[0, "c.TMC5031_OFS9_SHIFT"]], "tmc5031_ola_mask (c macro)": [[0, "c.TMC5031_OLA_MASK"]], "tmc5031_ola_shift (c macro)": [[0, "c.TMC5031_OLA_SHIFT"]], "tmc5031_olb_mask (c macro)": [[0, "c.TMC5031_OLB_MASK"]], "tmc5031_olb_shift (c macro)": [[0, "c.TMC5031_OLB_SHIFT"]], "tmc5031_otpw_mask (c macro)": [[0, "c.TMC5031_OTPW_MASK"]], "tmc5031_otpw_shift (c macro)": [[0, "c.TMC5031_OTPW_SHIFT"]], "tmc5031_ot_mask (c macro)": [[0, "c.TMC5031_OT_MASK"]], "tmc5031_ot_shift (c macro)": [[0, "c.TMC5031_OT_SHIFT"]], "tmc5031_pol_stop_l_mask (c macro)": [[0, "c.TMC5031_POL_STOP_L_MASK"]], "tmc5031_pol_stop_l_shift (c macro)": [[0, "c.TMC5031_POL_STOP_L_SHIFT"]], "tmc5031_pol_stop_r_mask (c macro)": [[0, "c.TMC5031_POL_STOP_R_MASK"]], "tmc5031_pol_stop_r_shift (c macro)": [[0, "c.TMC5031_POL_STOP_R_SHIFT"]], "tmc5031_poscmp_enable_mask (c macro)": [[0, "c.TMC5031_POSCMP_ENABLE_MASK"]], "tmc5031_poscmp_enable_shift (c macro)": [[0, "c.TMC5031_POSCMP_ENABLE_SHIFT"]], "tmc5031_position_reached_mask (c macro)": [[0, "c.TMC5031_POSITION_REACHED_MASK"]], "tmc5031_position_reached_shift (c macro)": [[0, "c.TMC5031_POSITION_REACHED_SHIFT"]], "tmc5031_pwmconf (c macro)": [[0, "c.TMC5031_PWMCONF"]], "tmc5031_pwm_status (c macro)": [[0, "c.TMC5031_PWM_STATUS"]], "tmc5031_rampmode (c macro)": [[0, "c.TMC5031_RAMPMODE"]], "tmc5031_rampmode_mask (c macro)": [[0, "c.TMC5031_RAMPMODE_MASK"]], "tmc5031_rampmode_shift (c macro)": [[0, "c.TMC5031_RAMPMODE_SHIFT"]], "tmc5031_rampstat (c macro)": [[0, "c.TMC5031_RAMPSTAT"]], "tmc5031_register_count (c macro)": [[0, "c.TMC5031_REGISTER_COUNT"]], "tmc5031_reset_mask (c macro)": [[0, "c.TMC5031_RESET_MASK"]], "tmc5031_reset_shift (c macro)": [[0, "c.TMC5031_RESET_SHIFT"]], "tmc5031_rndtf_mask (c macro)": [[0, "c.TMC5031_RNDTF_MASK"]], "tmc5031_rndtf_shift (c macro)": [[0, "c.TMC5031_RNDTF_SHIFT"]], "tmc5031_s2ga_mask (c macro)": [[0, "c.TMC5031_S2GA_MASK"]], "tmc5031_s2ga_shift (c macro)": [[0, "c.TMC5031_S2GA_SHIFT"]], "tmc5031_s2gb_mask (c macro)": [[0, "c.TMC5031_S2GB_MASK"]], "tmc5031_s2gb_shift (c macro)": [[0, "c.TMC5031_S2GB_SHIFT"]], "tmc5031_second_move_mask (c macro)": [[0, "c.TMC5031_SECOND_MOVE_MASK"]], "tmc5031_second_move_shift (c macro)": [[0, "c.TMC5031_SECOND_MOVE_SHIFT"]], "tmc5031_sedn_mask (c macro)": [[0, "c.TMC5031_SEDN_MASK"]], "tmc5031_sedn_shift (c macro)": [[0, "c.TMC5031_SEDN_SHIFT"]], "tmc5031_seimin_mask (c macro)": [[0, "c.TMC5031_SEIMIN_MASK"]], "tmc5031_seimin_shift (c macro)": [[0, "c.TMC5031_SEIMIN_SHIFT"]], "tmc5031_semax_mask (c macro)": [[0, "c.TMC5031_SEMAX_MASK"]], "tmc5031_semax_shift (c macro)": [[0, "c.TMC5031_SEMAX_SHIFT"]], "tmc5031_semin_mask (c macro)": [[0, "c.TMC5031_SEMIN_MASK"]], "tmc5031_semin_shift (c macro)": [[0, "c.TMC5031_SEMIN_SHIFT"]], "tmc5031_seup_mask (c macro)": [[0, "c.TMC5031_SEUP_MASK"]], "tmc5031_seup_shift (c macro)": [[0, "c.TMC5031_SEUP_SHIFT"]], "tmc5031_sfilt_mask (c macro)": [[0, "c.TMC5031_SFILT_MASK"]], "tmc5031_sfilt_shift (c macro)": [[0, "c.TMC5031_SFILT_SHIFT"]], "tmc5031_sgt_mask (c macro)": [[0, "c.TMC5031_SGT_MASK"]], "tmc5031_sgt_shift (c macro)": [[0, "c.TMC5031_SGT_SHIFT"]], "tmc5031_sg_result_mask (c macro)": [[0, "c.TMC5031_SG_RESULT_MASK"]], "tmc5031_sg_result_shift (c macro)": [[0, "c.TMC5031_SG_RESULT_SHIFT"]], "tmc5031_sg_stop_mask (c macro)": [[0, "c.TMC5031_SG_STOP_MASK"]], "tmc5031_sg_stop_shift (c macro)": [[0, "c.TMC5031_SG_STOP_SHIFT"]], "tmc5031_shaft1_mask (c macro)": [[0, "c.TMC5031_SHAFT1_MASK"]], "tmc5031_shaft1_shift (c macro)": [[0, "c.TMC5031_SHAFT1_SHIFT"]], "tmc5031_shaft2_mask (c macro)": [[0, "c.TMC5031_SHAFT2_MASK"]], "tmc5031_shaft2_shift (c macro)": [[0, "c.TMC5031_SHAFT2_SHIFT"]], "tmc5031_slaveconf (c macro)": [[0, "c.TMC5031_SLAVECONF"]], "tmc5031_stallguard_mask (c macro)": [[0, "c.TMC5031_STALLGUARD_MASK"]], "tmc5031_stallguard_shift (c macro)": [[0, "c.TMC5031_STALLGUARD_SHIFT"]], "tmc5031_start_sin90_mask (c macro)": [[0, "c.TMC5031_START_SIN90_MASK"]], "tmc5031_start_sin90_shift (c macro)": [[0, "c.TMC5031_START_SIN90_SHIFT"]], "tmc5031_start_sin_mask (c macro)": [[0, "c.TMC5031_START_SIN_MASK"]], "tmc5031_start_sin_shift (c macro)": [[0, "c.TMC5031_START_SIN_SHIFT"]], "tmc5031_status_latch_l_mask (c macro)": [[0, "c.TMC5031_STATUS_LATCH_L_MASK"]], "tmc5031_status_latch_l_shift (c macro)": [[0, "c.TMC5031_STATUS_LATCH_L_SHIFT"]], "tmc5031_status_latch_r_mask (c macro)": [[0, "c.TMC5031_STATUS_LATCH_R_MASK"]], "tmc5031_status_latch_r_shift (c macro)": [[0, "c.TMC5031_STATUS_LATCH_R_SHIFT"]], "tmc5031_status_sg_mask (c macro)": [[0, "c.TMC5031_STATUS_SG_MASK"]], "tmc5031_status_sg_shift (c macro)": [[0, "c.TMC5031_STATUS_SG_SHIFT"]], "tmc5031_status_stop_l_mask (c macro)": [[0, "c.TMC5031_STATUS_STOP_L_MASK"]], "tmc5031_status_stop_l_shift (c macro)": [[0, "c.TMC5031_STATUS_STOP_L_SHIFT"]], "tmc5031_status_stop_r_mask (c macro)": [[0, "c.TMC5031_STATUS_STOP_R_MASK"]], "tmc5031_status_stop_r_shift (c macro)": [[0, "c.TMC5031_STATUS_STOP_R_SHIFT"]], "tmc5031_stop_l_enable_mask (c macro)": [[0, "c.TMC5031_STOP_L_ENABLE_MASK"]], "tmc5031_stop_l_enable_shift (c macro)": [[0, "c.TMC5031_STOP_L_ENABLE_SHIFT"]], "tmc5031_stop_r_enable_mask (c macro)": [[0, "c.TMC5031_STOP_R_ENABLE_MASK"]], "tmc5031_stop_r_enable_shift (c macro)": [[0, "c.TMC5031_STOP_R_ENABLE_SHIFT"]], "tmc5031_stst_mask (c macro)": [[0, "c.TMC5031_STST_MASK"]], "tmc5031_stst_shift (c macro)": [[0, "c.TMC5031_STST_SHIFT"]], "tmc5031_swap_lr_mask (c macro)": [[0, "c.TMC5031_SWAP_LR_MASK"]], "tmc5031_swap_lr_shift (c macro)": [[0, "c.TMC5031_SWAP_LR_SHIFT"]], "tmc5031_swmode (c macro)": [[0, "c.TMC5031_SWMODE"]], "tmc5031_sync_mask (c macro)": [[0, "c.TMC5031_SYNC_MASK"]], "tmc5031_sync_shift (c macro)": [[0, "c.TMC5031_SYNC_SHIFT"]], "tmc5031_tbl_mask (c macro)": [[0, "c.TMC5031_TBL_MASK"]], "tmc5031_tbl_shift (c macro)": [[0, "c.TMC5031_TBL_SHIFT"]], "tmc5031_test_mode_mask (c macro)": [[0, "c.TMC5031_TEST_MODE_MASK"]], "tmc5031_test_mode_shift (c macro)": [[0, "c.TMC5031_TEST_MODE_SHIFT"]], "tmc5031_test_sel_mask (c macro)": [[0, "c.TMC5031_TEST_SEL_MASK"]], "tmc5031_test_sel_shift (c macro)": [[0, "c.TMC5031_TEST_SEL_SHIFT"]], "tmc5031_tfd_3_mask (c macro)": [[0, "c.TMC5031_TFD_3_MASK"]], "tmc5031_tfd_3_shift (c macro)": [[0, "c.TMC5031_TFD_3_SHIFT"]], "tmc5031_tfd_all_mask (c macro)": [[0, "c.TMC5031_TFD_ALL_MASK"]], "tmc5031_tfd_all_shift (c macro)": [[0, "c.TMC5031_TFD_ALL_SHIFT"]], "tmc5031_toff_mask (c macro)": [[0, "c.TMC5031_TOFF_MASK"]], "tmc5031_toff_shift (c macro)": [[0, "c.TMC5031_TOFF_SHIFT"]], "tmc5031_tzerowait (c macro)": [[0, "c.TMC5031_TZEROWAIT"]], "tmc5031_tzerowait_mask (c macro)": [[0, "c.TMC5031_TZEROWAIT_MASK"]], "tmc5031_tzerowait_shift (c macro)": [[0, "c.TMC5031_TZEROWAIT_SHIFT"]], "tmc5031_t_zerowait_active_mask (c macro)": [[0, "c.TMC5031_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5031_t_zerowait_active_shift (c macro)": [[0, "c.TMC5031_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5031_uv_cp_mask (c macro)": [[0, "c.TMC5031_UV_CP_MASK"]], "tmc5031_uv_cp_shift (c macro)": [[0, "c.TMC5031_UV_CP_SHIFT"]], "tmc5031_v1 (c macro)": [[0, "c.TMC5031_V1"]], "tmc5031_v1__mask (c macro)": [[0, "c.TMC5031_V1__MASK"]], "tmc5031_v1__shift (c macro)": [[0, "c.TMC5031_V1__SHIFT"]], "tmc5031_vactual (c macro)": [[0, "c.TMC5031_VACTUAL"]], "tmc5031_vactual_mask (c macro)": [[0, "c.TMC5031_VACTUAL_MASK"]], "tmc5031_vactual_shift (c macro)": [[0, "c.TMC5031_VACTUAL_SHIFT"]], "tmc5031_vcoolthrs (c macro)": [[0, "c.TMC5031_VCOOLTHRS"]], "tmc5031_vcoolthrs_mask (c macro)": [[0, "c.TMC5031_VCOOLTHRS_MASK"]], "tmc5031_vcoolthrs_shift (c macro)": [[0, "c.TMC5031_VCOOLTHRS_SHIFT"]], "tmc5031_vdcmin (c macro)": [[0, "c.TMC5031_VDCMIN"]], "tmc5031_velocity_reached_mask (c macro)": [[0, "c.TMC5031_VELOCITY_REACHED_MASK"]], "tmc5031_velocity_reached_shift (c macro)": [[0, "c.TMC5031_VELOCITY_REACHED_SHIFT"]], "tmc5031_version_mask (c macro)": [[0, "c.TMC5031_VERSION_MASK"]], "tmc5031_version_shift (c macro)": [[0, "c.TMC5031_VERSION_SHIFT"]], "tmc5031_vhigh (c macro)": [[0, "c.TMC5031_VHIGH"]], "tmc5031_vhighchm_mask (c macro)": [[0, "c.TMC5031_VHIGHCHM_MASK"]], "tmc5031_vhighchm_shift (c macro)": [[0, "c.TMC5031_VHIGHCHM_SHIFT"]], "tmc5031_vhighfs_mask (c macro)": [[0, "c.TMC5031_VHIGHFS_MASK"]], "tmc5031_vhighfs_shift (c macro)": [[0, "c.TMC5031_VHIGHFS_SHIFT"]], "tmc5031_vhigh_mask (c macro)": [[0, "c.TMC5031_VHIGH_MASK"]], "tmc5031_vhigh_shift (c macro)": [[0, "c.TMC5031_VHIGH_SHIFT"]], "tmc5031_vmax (c macro)": [[0, "c.TMC5031_VMAX"]], "tmc5031_vmax_mask (c macro)": [[0, "c.TMC5031_VMAX_MASK"]], "tmc5031_vmax_shift (c macro)": [[0, "c.TMC5031_VMAX_SHIFT"]], "tmc5031_vsense_mask (c macro)": [[0, "c.TMC5031_VSENSE_MASK"]], "tmc5031_vsense_shift (c macro)": [[0, "c.TMC5031_VSENSE_SHIFT"]], "tmc5031_vstart (c macro)": [[0, "c.TMC5031_VSTART"]], "tmc5031_vstart_mask (c macro)": [[0, "c.TMC5031_VSTART_MASK"]], "tmc5031_vstart_shift (c macro)": [[0, "c.TMC5031_VSTART_SHIFT"]], "tmc5031_vstop (c macro)": [[0, "c.TMC5031_VSTOP"]], "tmc5031_vstop_mask (c macro)": [[0, "c.TMC5031_VSTOP_MASK"]], "tmc5031_vstop_shift (c macro)": [[0, "c.TMC5031_VSTOP_SHIFT"]], "tmc5031_vzero_mask (c macro)": [[0, "c.TMC5031_VZERO_MASK"]], "tmc5031_vzero_shift (c macro)": [[0, "c.TMC5031_VZERO_SHIFT"]], "tmc5031_w0_mask (c macro)": [[0, "c.TMC5031_W0_MASK"]], "tmc5031_w0_shift (c macro)": [[0, "c.TMC5031_W0_SHIFT"]], "tmc5031_w1_mask (c macro)": [[0, "c.TMC5031_W1_MASK"]], "tmc5031_w1_shift (c macro)": [[0, "c.TMC5031_W1_SHIFT"]], "tmc5031_w2_mask (c macro)": [[0, "c.TMC5031_W2_MASK"]], "tmc5031_w2_shift (c macro)": [[0, "c.TMC5031_W2_SHIFT"]], "tmc5031_w3_mask (c macro)": [[0, "c.TMC5031_W3_MASK"]], "tmc5031_w3_shift (c macro)": [[0, "c.TMC5031_W3_SHIFT"]], "tmc5031_write_bit (c macro)": [[0, "c.TMC5031_WRITE_BIT"]], "tmc5031_x1_mask (c macro)": [[0, "c.TMC5031_X1_MASK"]], "tmc5031_x1_shift (c macro)": [[0, "c.TMC5031_X1_SHIFT"]], "tmc5031_x2_mask (c macro)": [[0, "c.TMC5031_X2_MASK"]], "tmc5031_x2_shift (c macro)": [[0, "c.TMC5031_X2_SHIFT"]], "tmc5031_x3_mask (c macro)": [[0, "c.TMC5031_X3_MASK"]], "tmc5031_x3_shift (c macro)": [[0, "c.TMC5031_X3_SHIFT"]], "tmc5031_xactual (c macro)": [[0, "c.TMC5031_XACTUAL"]], "tmc5031_xactual_mask (c macro)": [[0, "c.TMC5031_XACTUAL_MASK"]], "tmc5031_xactual_shift (c macro)": [[0, "c.TMC5031_XACTUAL_SHIFT"]], "tmc5031_xenc (c macro)": [[0, "c.TMC5031_XENC"]], "tmc5031_xlatch (c macro)": [[0, "c.TMC5031_XLATCH"]], "tmc5031_xlatch_mask (c macro)": [[0, "c.TMC5031_XLATCH_MASK"]], "tmc5031_xlatch_shift (c macro)": [[0, "c.TMC5031_XLATCH_SHIFT"]], "tmc5031_xtarget (c macro)": [[0, "c.TMC5031_XTARGET"]], "tmc5031_xtarget_mask (c macro)": [[0, "c.TMC5031_XTARGET_MASK"]], "tmc5031_xtarget_shift (c macro)": [[0, "c.TMC5031_XTARGET_SHIFT"]], "tmc5031_x_compare (c macro)": [[0, "c.TMC5031_X_COMPARE"]], "tmc5031_x_compare_mask (c macro)": [[0, "c.TMC5031_X_COMPARE_MASK"]], "tmc5031_x_compare_shift (c macro)": [[0, "c.TMC5031_X_COMPARE_SHIFT"]], "tmc5041typedef (c++ struct)": [[0, "_CPPv414TMC5041TypeDef"]], "tmc5041typedef::config (c++ member)": [[0, "_CPPv4N14TMC5041TypeDef6configE"]], "tmc5041typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5041TypeDef7oldTickE"]], "tmc5041typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC5041TypeDef4oldXE"]], "tmc5041typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5041TypeDef14registerAccessE"]], "tmc5041typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5041TypeDef18registerResetStateE"]], "tmc5041typedef::vmaxmodified (c++ member)": [[0, "_CPPv4N14TMC5041TypeDef12vMaxModifiedE"]], "tmc5041typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5041TypeDef8velocityE"]], "tmc5041_a1 (c macro)": [[0, "c.TMC5041_A1"]], "tmc5041_a1_mask (c macro)": [[0, "c.TMC5041_A1_MASK"]], "tmc5041_a1_shift (c macro)": [[0, "c.TMC5041_A1_SHIFT"]], "tmc5041_address_mask (c macro)": [[0, "c.TMC5041_ADDRESS_MASK"]], "tmc5041_amax (c macro)": [[0, "c.TMC5041_AMAX"]], "tmc5041_amax_mask (c macro)": [[0, "c.TMC5041_AMAX_MASK"]], "tmc5041_amax_shift (c macro)": [[0, "c.TMC5041_AMAX_SHIFT"]], "tmc5041_chm_mask (c macro)": [[0, "c.TMC5041_CHM_MASK"]], "tmc5041_chm_shift (c macro)": [[0, "c.TMC5041_CHM_SHIFT"]], "tmc5041_chopconf (c macro)": [[0, "c.TMC5041_CHOPCONF"]], "tmc5041_coolconf (c macro)": [[0, "c.TMC5041_COOLCONF"]], "tmc5041_cs_actual_mask (c macro)": [[0, "c.TMC5041_CS_ACTUAL_MASK"]], "tmc5041_cs_actual_shift (c macro)": [[0, "c.TMC5041_CS_ACTUAL_SHIFT"]], "tmc5041_cur_a_mask (c macro)": [[0, "c.TMC5041_CUR_A_MASK"]], "tmc5041_cur_a_shift (c macro)": [[0, "c.TMC5041_CUR_A_SHIFT"]], "tmc5041_cur_b_mask (c macro)": [[0, "c.TMC5041_CUR_B_MASK"]], "tmc5041_cur_b_shift (c macro)": [[0, "c.TMC5041_CUR_B_SHIFT"]], "tmc5041_d1 (c macro)": [[0, "c.TMC5041_D1"]], "tmc5041_d1_mask (c macro)": [[0, "c.TMC5041_D1_MASK"]], "tmc5041_d1_shift (c macro)": [[0, "c.TMC5041_D1_SHIFT"]], "tmc5041_dc_sg_mask (c macro)": [[0, "c.TMC5041_DC_SG_MASK"]], "tmc5041_dc_sg_shift (c macro)": [[0, "c.TMC5041_DC_SG_SHIFT"]], "tmc5041_dc_time_mask (c macro)": [[0, "c.TMC5041_DC_TIME_MASK"]], "tmc5041_dc_time_shift (c macro)": [[0, "c.TMC5041_DC_TIME_SHIFT"]], "tmc5041_disfdcc_mask (c macro)": [[0, "c.TMC5041_DISFDCC_MASK"]], "tmc5041_disfdcc_shift (c macro)": [[0, "c.TMC5041_DISFDCC_SHIFT"]], "tmc5041_diss2g_mask (c macro)": [[0, "c.TMC5041_DISS2G_MASK"]], "tmc5041_diss2g_shift (c macro)": [[0, "c.TMC5041_DISS2G_SHIFT"]], "tmc5041_dmax (c macro)": [[0, "c.TMC5041_DMAX"]], "tmc5041_dmax_mask (c macro)": [[0, "c.TMC5041_DMAX_MASK"]], "tmc5041_dmax_shift (c macro)": [[0, "c.TMC5041_DMAX_SHIFT"]], "tmc5041_drvstatus (c macro)": [[0, "c.TMC5041_DRVSTATUS"]], "tmc5041_drv_enn_mask (c macro)": [[0, "c.TMC5041_DRV_ENN_MASK"]], "tmc5041_drv_enn_shift (c macro)": [[0, "c.TMC5041_DRV_ENN_SHIFT"]], "tmc5041_drv_err1_mask (c macro)": [[0, "c.TMC5041_DRV_ERR1_MASK"]], "tmc5041_drv_err1_shift (c macro)": [[0, "c.TMC5041_DRV_ERR1_SHIFT"]], "tmc5041_drv_err2_mask (c macro)": [[0, "c.TMC5041_DRV_ERR2_MASK"]], "tmc5041_drv_err2_shift (c macro)": [[0, "c.TMC5041_DRV_ERR2_SHIFT"]], "tmc5041_enc_const (c macro)": [[0, "c.TMC5041_ENC_CONST"]], "tmc5041_en_softstop_mask (c macro)": [[0, "c.TMC5041_EN_SOFTSTOP_MASK"]], "tmc5041_en_softstop_shift (c macro)": [[0, "c.TMC5041_EN_SOFTSTOP_SHIFT"]], "tmc5041_event_pos_reached_mask (c macro)": [[0, "c.TMC5041_EVENT_POS_REACHED_MASK"]], "tmc5041_event_pos_reached_shift (c macro)": [[0, "c.TMC5041_EVENT_POS_REACHED_SHIFT"]], "tmc5041_event_stop_l_mask (c macro)": [[0, "c.TMC5041_EVENT_STOP_L_MASK"]], "tmc5041_event_stop_l_shift (c macro)": [[0, "c.TMC5041_EVENT_STOP_L_SHIFT"]], "tmc5041_event_stop_r_mask (c macro)": [[0, "c.TMC5041_EVENT_STOP_R_MASK"]], "tmc5041_event_stop_r_shift (c macro)": [[0, "c.TMC5041_EVENT_STOP_R_SHIFT"]], "tmc5041_event_stop_sg_mask (c macro)": [[0, "c.TMC5041_EVENT_STOP_SG_MASK"]], "tmc5041_event_stop_sg_shift (c macro)": [[0, "c.TMC5041_EVENT_STOP_SG_SHIFT"]], "tmc5041_field_read (c macro)": [[0, "c.TMC5041_FIELD_READ"]], "tmc5041_field_write (c macro)": [[0, "c.TMC5041_FIELD_WRITE"]], "tmc5041_freewheel_mask (c macro)": [[0, "c.TMC5041_FREEWHEEL_MASK"]], "tmc5041_freewheel_shift (c macro)": [[0, "c.TMC5041_FREEWHEEL_SHIFT"]], "tmc5041_fsactive_mask (c macro)": [[0, "c.TMC5041_FSACTIVE_MASK"]], "tmc5041_fsactive_shift (c macro)": [[0, "c.TMC5041_FSACTIVE_SHIFT"]], "tmc5041_gconf (c macro)": [[0, "c.TMC5041_GCONF"]], "tmc5041_gstat (c macro)": [[0, "c.TMC5041_GSTAT"]], "tmc5041_hend_mask (c macro)": [[0, "c.TMC5041_HEND_MASK"]], "tmc5041_hend_shift (c macro)": [[0, "c.TMC5041_HEND_SHIFT"]], "tmc5041_hstrt_mask (c macro)": [[0, "c.TMC5041_HSTRT_MASK"]], "tmc5041_hstrt_shift (c macro)": [[0, "c.TMC5041_HSTRT_SHIFT"]], "tmc5041_ifcnt (c macro)": [[0, "c.TMC5041_IFCNT"]], "tmc5041_ifcnt_mask (c macro)": [[0, "c.TMC5041_IFCNT_MASK"]], "tmc5041_ifcnt_shift (c macro)": [[0, "c.TMC5041_IFCNT_SHIFT"]], "tmc5041_iholddelay_mask (c macro)": [[0, "c.TMC5041_IHOLDDELAY_MASK"]], "tmc5041_iholddelay_shift (c macro)": [[0, "c.TMC5041_IHOLDDELAY_SHIFT"]], "tmc5041_ihold_irun (c macro)": [[0, "c.TMC5041_IHOLD_IRUN"]], "tmc5041_ihold_mask (c macro)": [[0, "c.TMC5041_IHOLD_MASK"]], "tmc5041_ihold_shift (c macro)": [[0, "c.TMC5041_IHOLD_SHIFT"]], "tmc5041_input (c macro)": [[0, "c.TMC5041_INPUT"]], "tmc5041_irun_mask (c macro)": [[0, "c.TMC5041_IRUN_MASK"]], "tmc5041_irun_shift (c macro)": [[0, "c.TMC5041_IRUN_SHIFT"]], "tmc5041_latch_l_active_mask (c macro)": [[0, "c.TMC5041_LATCH_L_ACTIVE_MASK"]], "tmc5041_latch_l_active_shift (c macro)": [[0, "c.TMC5041_LATCH_L_ACTIVE_SHIFT"]], "tmc5041_latch_l_inactive_mask (c macro)": [[0, "c.TMC5041_LATCH_L_INACTIVE_MASK"]], "tmc5041_latch_l_inactive_shift (c macro)": [[0, "c.TMC5041_LATCH_L_INACTIVE_SHIFT"]], "tmc5041_latch_r_active_mask (c macro)": [[0, "c.TMC5041_LATCH_R_ACTIVE_MASK"]], "tmc5041_latch_r_active_shift (c macro)": [[0, "c.TMC5041_LATCH_R_ACTIVE_SHIFT"]], "tmc5041_latch_r_inactive_mask (c macro)": [[0, "c.TMC5041_LATCH_R_INACTIVE_MASK"]], "tmc5041_latch_r_inactive_shift (c macro)": [[0, "c.TMC5041_LATCH_R_INACTIVE_SHIFT"]], "tmc5041_lock_gconf_mask (c macro)": [[0, "c.TMC5041_LOCK_GCONF_MASK"]], "tmc5041_lock_gconf_shift (c macro)": [[0, "c.TMC5041_LOCK_GCONF_SHIFT"]], "tmc5041_max_acceleration (c macro)": [[0, "c.TMC5041_MAX_ACCELERATION"]], "tmc5041_max_velocity (c macro)": [[0, "c.TMC5041_MAX_VELOCITY"]], "tmc5041_mode_hold (c macro)": [[0, "c.TMC5041_MODE_HOLD"]], "tmc5041_mode_position (c macro)": [[0, "c.TMC5041_MODE_POSITION"]], "tmc5041_mode_velneg (c macro)": [[0, "c.TMC5041_MODE_VELNEG"]], "tmc5041_mode_velpos (c macro)": [[0, "c.TMC5041_MODE_VELPOS"]], "tmc5041_motors (c macro)": [[0, "c.TMC5041_MOTORS"]], "tmc5041_motor_addr (c macro)": [[0, "c.TMC5041_MOTOR_ADDR"]], "tmc5041_motor_addr_drv (c macro)": [[0, "c.TMC5041_MOTOR_ADDR_DRV"]], "tmc5041_motor_addr_pwm (c macro)": [[0, "c.TMC5041_MOTOR_ADDR_PWM"]], "tmc5041_mres_mask (c macro)": [[0, "c.TMC5041_MRES_MASK"]], "tmc5041_mres_shift (c macro)": [[0, "c.TMC5041_MRES_SHIFT"]], "tmc5041_mscnt (c macro)": [[0, "c.TMC5041_MSCNT"]], "tmc5041_mscnt_mask (c macro)": [[0, "c.TMC5041_MSCNT_MASK"]], "tmc5041_mscnt_shift (c macro)": [[0, "c.TMC5041_MSCNT_SHIFT"]], "tmc5041_mscuract (c macro)": [[0, "c.TMC5041_MSCURACT"]], "tmc5041_mslut0 (c macro)": [[0, "c.TMC5041_MSLUT0"]], "tmc5041_mslut1 (c macro)": [[0, "c.TMC5041_MSLUT1"]], "tmc5041_mslut2 (c macro)": [[0, "c.TMC5041_MSLUT2"]], "tmc5041_mslut3 (c macro)": [[0, "c.TMC5041_MSLUT3"]], "tmc5041_mslut4 (c macro)": [[0, "c.TMC5041_MSLUT4"]], "tmc5041_mslut5 (c macro)": [[0, "c.TMC5041_MSLUT5"]], "tmc5041_mslut6 (c macro)": [[0, "c.TMC5041_MSLUT6"]], "tmc5041_mslut7 (c macro)": [[0, "c.TMC5041_MSLUT7"]], "tmc5041_mslutsel (c macro)": [[0, "c.TMC5041_MSLUTSEL"]], "tmc5041_mslutstart (c macro)": [[0, "c.TMC5041_MSLUTSTART"]], "tmc5041_offset_mask (c macro)": [[0, "c.TMC5041_OFFSET_MASK"]], "tmc5041_offset_shift (c macro)": [[0, "c.TMC5041_OFFSET_SHIFT"]], "tmc5041_ofs0_mask (c macro)": [[0, "c.TMC5041_OFS0_MASK"]], "tmc5041_ofs0_shift (c macro)": [[0, "c.TMC5041_OFS0_SHIFT"]], "tmc5041_ofs100_mask (c macro)": [[0, "c.TMC5041_OFS100_MASK"]], "tmc5041_ofs100_shift (c macro)": [[0, "c.TMC5041_OFS100_SHIFT"]], "tmc5041_ofs101_mask (c macro)": [[0, "c.TMC5041_OFS101_MASK"]], "tmc5041_ofs101_shift (c macro)": [[0, "c.TMC5041_OFS101_SHIFT"]], "tmc5041_ofs102_mask (c macro)": [[0, "c.TMC5041_OFS102_MASK"]], "tmc5041_ofs102_shift (c macro)": [[0, "c.TMC5041_OFS102_SHIFT"]], "tmc5041_ofs103_mask (c macro)": [[0, "c.TMC5041_OFS103_MASK"]], "tmc5041_ofs103_shift (c macro)": [[0, "c.TMC5041_OFS103_SHIFT"]], "tmc5041_ofs104_mask (c macro)": [[0, "c.TMC5041_OFS104_MASK"]], "tmc5041_ofs104_shift (c macro)": [[0, "c.TMC5041_OFS104_SHIFT"]], "tmc5041_ofs105_mask (c macro)": [[0, "c.TMC5041_OFS105_MASK"]], "tmc5041_ofs105_shift (c macro)": [[0, "c.TMC5041_OFS105_SHIFT"]], "tmc5041_ofs106_mask (c macro)": [[0, "c.TMC5041_OFS106_MASK"]], "tmc5041_ofs106_shift (c macro)": [[0, "c.TMC5041_OFS106_SHIFT"]], "tmc5041_ofs107_mask (c macro)": [[0, "c.TMC5041_OFS107_MASK"]], "tmc5041_ofs107_shift (c macro)": [[0, "c.TMC5041_OFS107_SHIFT"]], "tmc5041_ofs108_mask (c macro)": [[0, "c.TMC5041_OFS108_MASK"]], "tmc5041_ofs108_shift (c macro)": [[0, "c.TMC5041_OFS108_SHIFT"]], "tmc5041_ofs109_mask (c macro)": [[0, "c.TMC5041_OFS109_MASK"]], "tmc5041_ofs109_shift (c macro)": [[0, "c.TMC5041_OFS109_SHIFT"]], "tmc5041_ofs10_mask (c macro)": [[0, "c.TMC5041_OFS10_MASK"]], "tmc5041_ofs10_shift (c macro)": [[0, "c.TMC5041_OFS10_SHIFT"]], "tmc5041_ofs110_mask (c macro)": [[0, "c.TMC5041_OFS110_MASK"]], "tmc5041_ofs110_shift (c macro)": [[0, "c.TMC5041_OFS110_SHIFT"]], "tmc5041_ofs111_mask (c macro)": [[0, "c.TMC5041_OFS111_MASK"]], "tmc5041_ofs111_shift (c macro)": [[0, "c.TMC5041_OFS111_SHIFT"]], "tmc5041_ofs112_mask (c macro)": [[0, "c.TMC5041_OFS112_MASK"]], "tmc5041_ofs112_shift (c macro)": [[0, "c.TMC5041_OFS112_SHIFT"]], "tmc5041_ofs113_mask (c macro)": [[0, "c.TMC5041_OFS113_MASK"]], "tmc5041_ofs113_shift (c macro)": [[0, "c.TMC5041_OFS113_SHIFT"]], "tmc5041_ofs114_mask (c macro)": [[0, "c.TMC5041_OFS114_MASK"]], "tmc5041_ofs114_shift (c macro)": [[0, "c.TMC5041_OFS114_SHIFT"]], "tmc5041_ofs115_mask (c macro)": [[0, "c.TMC5041_OFS115_MASK"]], "tmc5041_ofs115_shift (c macro)": [[0, "c.TMC5041_OFS115_SHIFT"]], "tmc5041_ofs116_mask (c macro)": [[0, "c.TMC5041_OFS116_MASK"]], "tmc5041_ofs116_shift (c macro)": [[0, "c.TMC5041_OFS116_SHIFT"]], "tmc5041_ofs117_mask (c macro)": [[0, "c.TMC5041_OFS117_MASK"]], "tmc5041_ofs117_shift (c macro)": [[0, "c.TMC5041_OFS117_SHIFT"]], "tmc5041_ofs118_mask (c macro)": [[0, "c.TMC5041_OFS118_MASK"]], "tmc5041_ofs118_shift (c macro)": [[0, "c.TMC5041_OFS118_SHIFT"]], "tmc5041_ofs119_mask (c macro)": [[0, "c.TMC5041_OFS119_MASK"]], "tmc5041_ofs119_shift (c macro)": [[0, "c.TMC5041_OFS119_SHIFT"]], "tmc5041_ofs11_mask (c macro)": [[0, "c.TMC5041_OFS11_MASK"]], "tmc5041_ofs11_shift (c macro)": [[0, "c.TMC5041_OFS11_SHIFT"]], "tmc5041_ofs120_mask (c macro)": [[0, "c.TMC5041_OFS120_MASK"]], "tmc5041_ofs120_shift (c macro)": [[0, "c.TMC5041_OFS120_SHIFT"]], "tmc5041_ofs121_mask (c macro)": [[0, "c.TMC5041_OFS121_MASK"]], "tmc5041_ofs121_shift (c macro)": [[0, "c.TMC5041_OFS121_SHIFT"]], "tmc5041_ofs122_mask (c macro)": [[0, "c.TMC5041_OFS122_MASK"]], "tmc5041_ofs122_shift (c macro)": [[0, "c.TMC5041_OFS122_SHIFT"]], "tmc5041_ofs123_mask (c macro)": [[0, "c.TMC5041_OFS123_MASK"]], "tmc5041_ofs123_shift (c macro)": [[0, "c.TMC5041_OFS123_SHIFT"]], "tmc5041_ofs124_mask (c macro)": [[0, "c.TMC5041_OFS124_MASK"]], "tmc5041_ofs124_shift (c macro)": [[0, "c.TMC5041_OFS124_SHIFT"]], "tmc5041_ofs125_mask (c macro)": [[0, "c.TMC5041_OFS125_MASK"]], "tmc5041_ofs125_shift (c macro)": [[0, "c.TMC5041_OFS125_SHIFT"]], "tmc5041_ofs126_mask (c macro)": [[0, "c.TMC5041_OFS126_MASK"]], "tmc5041_ofs126_shift (c macro)": [[0, "c.TMC5041_OFS126_SHIFT"]], "tmc5041_ofs127_mask (c macro)": [[0, "c.TMC5041_OFS127_MASK"]], "tmc5041_ofs127_shift (c macro)": [[0, "c.TMC5041_OFS127_SHIFT"]], "tmc5041_ofs128_mask (c macro)": [[0, "c.TMC5041_OFS128_MASK"]], "tmc5041_ofs128_shift (c macro)": [[0, "c.TMC5041_OFS128_SHIFT"]], "tmc5041_ofs129_mask (c macro)": [[0, "c.TMC5041_OFS129_MASK"]], "tmc5041_ofs129_shift (c macro)": [[0, "c.TMC5041_OFS129_SHIFT"]], "tmc5041_ofs12_mask (c macro)": [[0, "c.TMC5041_OFS12_MASK"]], "tmc5041_ofs12_shift (c macro)": [[0, "c.TMC5041_OFS12_SHIFT"]], "tmc5041_ofs130_mask (c macro)": [[0, "c.TMC5041_OFS130_MASK"]], "tmc5041_ofs130_shift (c macro)": [[0, "c.TMC5041_OFS130_SHIFT"]], "tmc5041_ofs131_mask (c macro)": [[0, "c.TMC5041_OFS131_MASK"]], "tmc5041_ofs131_shift (c macro)": [[0, "c.TMC5041_OFS131_SHIFT"]], "tmc5041_ofs132_mask (c macro)": [[0, "c.TMC5041_OFS132_MASK"]], "tmc5041_ofs132_shift (c macro)": [[0, "c.TMC5041_OFS132_SHIFT"]], "tmc5041_ofs133_mask (c macro)": [[0, "c.TMC5041_OFS133_MASK"]], "tmc5041_ofs133_shift (c macro)": [[0, "c.TMC5041_OFS133_SHIFT"]], "tmc5041_ofs134_mask (c macro)": [[0, "c.TMC5041_OFS134_MASK"]], "tmc5041_ofs134_shift (c macro)": [[0, "c.TMC5041_OFS134_SHIFT"]], "tmc5041_ofs135_mask (c macro)": [[0, "c.TMC5041_OFS135_MASK"]], "tmc5041_ofs135_shift (c macro)": [[0, "c.TMC5041_OFS135_SHIFT"]], "tmc5041_ofs136_mask (c macro)": [[0, "c.TMC5041_OFS136_MASK"]], "tmc5041_ofs136_shift (c macro)": [[0, "c.TMC5041_OFS136_SHIFT"]], "tmc5041_ofs137_mask (c macro)": [[0, "c.TMC5041_OFS137_MASK"]], "tmc5041_ofs137_shift (c macro)": [[0, "c.TMC5041_OFS137_SHIFT"]], "tmc5041_ofs138_mask (c macro)": [[0, "c.TMC5041_OFS138_MASK"]], "tmc5041_ofs138_shift (c macro)": [[0, "c.TMC5041_OFS138_SHIFT"]], "tmc5041_ofs139_mask (c macro)": [[0, "c.TMC5041_OFS139_MASK"]], "tmc5041_ofs139_shift (c macro)": [[0, "c.TMC5041_OFS139_SHIFT"]], "tmc5041_ofs13_mask (c macro)": [[0, "c.TMC5041_OFS13_MASK"]], "tmc5041_ofs13_shift (c macro)": [[0, "c.TMC5041_OFS13_SHIFT"]], "tmc5041_ofs140_mask (c macro)": [[0, "c.TMC5041_OFS140_MASK"]], "tmc5041_ofs140_shift (c macro)": [[0, "c.TMC5041_OFS140_SHIFT"]], "tmc5041_ofs141_mask (c macro)": [[0, "c.TMC5041_OFS141_MASK"]], "tmc5041_ofs141_shift (c macro)": [[0, "c.TMC5041_OFS141_SHIFT"]], "tmc5041_ofs142_mask (c macro)": [[0, "c.TMC5041_OFS142_MASK"]], "tmc5041_ofs142_shift (c macro)": [[0, "c.TMC5041_OFS142_SHIFT"]], "tmc5041_ofs143_mask (c macro)": [[0, "c.TMC5041_OFS143_MASK"]], "tmc5041_ofs143_shift (c macro)": [[0, "c.TMC5041_OFS143_SHIFT"]], "tmc5041_ofs144_mask (c macro)": [[0, "c.TMC5041_OFS144_MASK"]], "tmc5041_ofs144_shift (c macro)": [[0, "c.TMC5041_OFS144_SHIFT"]], "tmc5041_ofs145_mask (c macro)": [[0, "c.TMC5041_OFS145_MASK"]], "tmc5041_ofs145_shift (c macro)": [[0, "c.TMC5041_OFS145_SHIFT"]], "tmc5041_ofs146_mask (c macro)": [[0, "c.TMC5041_OFS146_MASK"]], "tmc5041_ofs146_shift (c macro)": [[0, "c.TMC5041_OFS146_SHIFT"]], "tmc5041_ofs147_mask (c macro)": [[0, "c.TMC5041_OFS147_MASK"]], "tmc5041_ofs147_shift (c macro)": [[0, "c.TMC5041_OFS147_SHIFT"]], "tmc5041_ofs148_mask (c macro)": [[0, "c.TMC5041_OFS148_MASK"]], "tmc5041_ofs148_shift (c macro)": [[0, "c.TMC5041_OFS148_SHIFT"]], "tmc5041_ofs149_mask (c macro)": [[0, "c.TMC5041_OFS149_MASK"]], "tmc5041_ofs149_shift (c macro)": [[0, "c.TMC5041_OFS149_SHIFT"]], "tmc5041_ofs14_mask (c macro)": [[0, "c.TMC5041_OFS14_MASK"]], "tmc5041_ofs14_shift (c macro)": [[0, "c.TMC5041_OFS14_SHIFT"]], "tmc5041_ofs150_mask (c macro)": [[0, "c.TMC5041_OFS150_MASK"]], "tmc5041_ofs150_shift (c macro)": [[0, "c.TMC5041_OFS150_SHIFT"]], "tmc5041_ofs151_mask (c macro)": [[0, "c.TMC5041_OFS151_MASK"]], "tmc5041_ofs151_shift (c macro)": [[0, "c.TMC5041_OFS151_SHIFT"]], "tmc5041_ofs152_mask (c macro)": [[0, "c.TMC5041_OFS152_MASK"]], "tmc5041_ofs152_shift (c macro)": [[0, "c.TMC5041_OFS152_SHIFT"]], "tmc5041_ofs153_mask (c macro)": [[0, "c.TMC5041_OFS153_MASK"]], "tmc5041_ofs153_shift (c macro)": [[0, "c.TMC5041_OFS153_SHIFT"]], "tmc5041_ofs154_mask (c macro)": [[0, "c.TMC5041_OFS154_MASK"]], "tmc5041_ofs154_shift (c macro)": [[0, "c.TMC5041_OFS154_SHIFT"]], "tmc5041_ofs155_mask (c macro)": [[0, "c.TMC5041_OFS155_MASK"]], "tmc5041_ofs155_shift (c macro)": [[0, "c.TMC5041_OFS155_SHIFT"]], "tmc5041_ofs156_mask (c macro)": [[0, "c.TMC5041_OFS156_MASK"]], "tmc5041_ofs156_shift (c macro)": [[0, "c.TMC5041_OFS156_SHIFT"]], "tmc5041_ofs157_mask (c macro)": [[0, "c.TMC5041_OFS157_MASK"]], "tmc5041_ofs157_shift (c macro)": [[0, "c.TMC5041_OFS157_SHIFT"]], "tmc5041_ofs158_mask (c macro)": [[0, "c.TMC5041_OFS158_MASK"]], "tmc5041_ofs158_shift (c macro)": [[0, "c.TMC5041_OFS158_SHIFT"]], "tmc5041_ofs159_mask (c macro)": [[0, "c.TMC5041_OFS159_MASK"]], "tmc5041_ofs159_shift (c macro)": [[0, "c.TMC5041_OFS159_SHIFT"]], "tmc5041_ofs15_mask (c macro)": [[0, "c.TMC5041_OFS15_MASK"]], "tmc5041_ofs15_shift (c macro)": [[0, "c.TMC5041_OFS15_SHIFT"]], "tmc5041_ofs160_mask (c macro)": [[0, "c.TMC5041_OFS160_MASK"]], "tmc5041_ofs160_shift (c macro)": [[0, "c.TMC5041_OFS160_SHIFT"]], "tmc5041_ofs161_mask (c macro)": [[0, "c.TMC5041_OFS161_MASK"]], "tmc5041_ofs161_shift (c macro)": [[0, "c.TMC5041_OFS161_SHIFT"]], "tmc5041_ofs162_mask (c macro)": [[0, "c.TMC5041_OFS162_MASK"]], "tmc5041_ofs162_shift (c macro)": [[0, "c.TMC5041_OFS162_SHIFT"]], "tmc5041_ofs163_mask (c macro)": [[0, "c.TMC5041_OFS163_MASK"]], "tmc5041_ofs163_shift (c macro)": [[0, "c.TMC5041_OFS163_SHIFT"]], "tmc5041_ofs164_mask (c macro)": [[0, "c.TMC5041_OFS164_MASK"]], "tmc5041_ofs164_shift (c macro)": [[0, "c.TMC5041_OFS164_SHIFT"]], "tmc5041_ofs165_mask (c macro)": [[0, "c.TMC5041_OFS165_MASK"]], "tmc5041_ofs165_shift (c macro)": [[0, "c.TMC5041_OFS165_SHIFT"]], "tmc5041_ofs166_mask (c macro)": [[0, "c.TMC5041_OFS166_MASK"]], "tmc5041_ofs166_shift (c macro)": [[0, "c.TMC5041_OFS166_SHIFT"]], "tmc5041_ofs167_mask (c macro)": [[0, "c.TMC5041_OFS167_MASK"]], "tmc5041_ofs167_shift (c macro)": [[0, "c.TMC5041_OFS167_SHIFT"]], "tmc5041_ofs168_mask (c macro)": [[0, "c.TMC5041_OFS168_MASK"]], "tmc5041_ofs168_shift (c macro)": [[0, "c.TMC5041_OFS168_SHIFT"]], "tmc5041_ofs169_mask (c macro)": [[0, "c.TMC5041_OFS169_MASK"]], "tmc5041_ofs169_shift (c macro)": [[0, "c.TMC5041_OFS169_SHIFT"]], "tmc5041_ofs16_mask (c macro)": [[0, "c.TMC5041_OFS16_MASK"]], "tmc5041_ofs16_shift (c macro)": [[0, "c.TMC5041_OFS16_SHIFT"]], "tmc5041_ofs170_mask (c macro)": [[0, "c.TMC5041_OFS170_MASK"]], "tmc5041_ofs170_shift (c macro)": [[0, "c.TMC5041_OFS170_SHIFT"]], "tmc5041_ofs171_mask (c macro)": [[0, "c.TMC5041_OFS171_MASK"]], "tmc5041_ofs171_shift (c macro)": [[0, "c.TMC5041_OFS171_SHIFT"]], "tmc5041_ofs172_mask (c macro)": [[0, "c.TMC5041_OFS172_MASK"]], "tmc5041_ofs172_shift (c macro)": [[0, "c.TMC5041_OFS172_SHIFT"]], "tmc5041_ofs173_mask (c macro)": [[0, "c.TMC5041_OFS173_MASK"]], "tmc5041_ofs173_shift (c macro)": [[0, "c.TMC5041_OFS173_SHIFT"]], "tmc5041_ofs174_mask (c macro)": [[0, "c.TMC5041_OFS174_MASK"]], "tmc5041_ofs174_shift (c macro)": [[0, "c.TMC5041_OFS174_SHIFT"]], "tmc5041_ofs175_mask (c macro)": [[0, "c.TMC5041_OFS175_MASK"]], "tmc5041_ofs175_shift (c macro)": [[0, "c.TMC5041_OFS175_SHIFT"]], "tmc5041_ofs176_mask (c macro)": [[0, "c.TMC5041_OFS176_MASK"]], "tmc5041_ofs176_shift (c macro)": [[0, "c.TMC5041_OFS176_SHIFT"]], "tmc5041_ofs177_mask (c macro)": [[0, "c.TMC5041_OFS177_MASK"]], "tmc5041_ofs177_shift (c macro)": [[0, "c.TMC5041_OFS177_SHIFT"]], "tmc5041_ofs178_mask (c macro)": [[0, "c.TMC5041_OFS178_MASK"]], "tmc5041_ofs178_shift (c macro)": [[0, "c.TMC5041_OFS178_SHIFT"]], "tmc5041_ofs179_mask (c macro)": [[0, "c.TMC5041_OFS179_MASK"]], "tmc5041_ofs179_shift (c macro)": [[0, "c.TMC5041_OFS179_SHIFT"]], "tmc5041_ofs17_mask (c macro)": [[0, "c.TMC5041_OFS17_MASK"]], "tmc5041_ofs17_shift (c macro)": [[0, "c.TMC5041_OFS17_SHIFT"]], "tmc5041_ofs180_mask (c macro)": [[0, "c.TMC5041_OFS180_MASK"]], "tmc5041_ofs180_shift (c macro)": [[0, "c.TMC5041_OFS180_SHIFT"]], "tmc5041_ofs181_mask (c macro)": [[0, "c.TMC5041_OFS181_MASK"]], "tmc5041_ofs181_shift (c macro)": [[0, "c.TMC5041_OFS181_SHIFT"]], "tmc5041_ofs182_mask (c macro)": [[0, "c.TMC5041_OFS182_MASK"]], "tmc5041_ofs182_shift (c macro)": [[0, "c.TMC5041_OFS182_SHIFT"]], "tmc5041_ofs183_mask (c macro)": [[0, "c.TMC5041_OFS183_MASK"]], "tmc5041_ofs183_shift (c macro)": [[0, "c.TMC5041_OFS183_SHIFT"]], "tmc5041_ofs184_mask (c macro)": [[0, "c.TMC5041_OFS184_MASK"]], "tmc5041_ofs184_shift (c macro)": [[0, "c.TMC5041_OFS184_SHIFT"]], "tmc5041_ofs185_mask (c macro)": [[0, "c.TMC5041_OFS185_MASK"]], "tmc5041_ofs185_shift (c macro)": [[0, "c.TMC5041_OFS185_SHIFT"]], "tmc5041_ofs186_mask (c macro)": [[0, "c.TMC5041_OFS186_MASK"]], "tmc5041_ofs186_shift (c macro)": [[0, "c.TMC5041_OFS186_SHIFT"]], "tmc5041_ofs187_mask (c macro)": [[0, "c.TMC5041_OFS187_MASK"]], "tmc5041_ofs187_shift (c macro)": [[0, "c.TMC5041_OFS187_SHIFT"]], "tmc5041_ofs188_mask (c macro)": [[0, "c.TMC5041_OFS188_MASK"]], "tmc5041_ofs188_shift (c macro)": [[0, "c.TMC5041_OFS188_SHIFT"]], "tmc5041_ofs189_mask (c macro)": [[0, "c.TMC5041_OFS189_MASK"]], "tmc5041_ofs189_shift (c macro)": [[0, "c.TMC5041_OFS189_SHIFT"]], "tmc5041_ofs18_mask (c macro)": [[0, "c.TMC5041_OFS18_MASK"]], "tmc5041_ofs18_shift (c macro)": [[0, "c.TMC5041_OFS18_SHIFT"]], "tmc5041_ofs190_mask (c macro)": [[0, "c.TMC5041_OFS190_MASK"]], "tmc5041_ofs190_shift (c macro)": [[0, "c.TMC5041_OFS190_SHIFT"]], "tmc5041_ofs191_mask (c macro)": [[0, "c.TMC5041_OFS191_MASK"]], "tmc5041_ofs191_shift (c macro)": [[0, "c.TMC5041_OFS191_SHIFT"]], "tmc5041_ofs192_mask (c macro)": [[0, "c.TMC5041_OFS192_MASK"]], "tmc5041_ofs192_shift (c macro)": [[0, "c.TMC5041_OFS192_SHIFT"]], "tmc5041_ofs193_mask (c macro)": [[0, "c.TMC5041_OFS193_MASK"]], "tmc5041_ofs193_shift (c macro)": [[0, "c.TMC5041_OFS193_SHIFT"]], "tmc5041_ofs194_mask (c macro)": [[0, "c.TMC5041_OFS194_MASK"]], "tmc5041_ofs194_shift (c macro)": [[0, "c.TMC5041_OFS194_SHIFT"]], "tmc5041_ofs195_mask (c macro)": [[0, "c.TMC5041_OFS195_MASK"]], "tmc5041_ofs195_shift (c macro)": [[0, "c.TMC5041_OFS195_SHIFT"]], "tmc5041_ofs196_mask (c macro)": [[0, "c.TMC5041_OFS196_MASK"]], "tmc5041_ofs196_shift (c macro)": [[0, "c.TMC5041_OFS196_SHIFT"]], "tmc5041_ofs197_mask (c macro)": [[0, "c.TMC5041_OFS197_MASK"]], "tmc5041_ofs197_shift (c macro)": [[0, "c.TMC5041_OFS197_SHIFT"]], "tmc5041_ofs198_mask (c macro)": [[0, "c.TMC5041_OFS198_MASK"]], "tmc5041_ofs198_shift (c macro)": [[0, "c.TMC5041_OFS198_SHIFT"]], "tmc5041_ofs199_mask (c macro)": [[0, "c.TMC5041_OFS199_MASK"]], "tmc5041_ofs199_shift (c macro)": [[0, "c.TMC5041_OFS199_SHIFT"]], "tmc5041_ofs19_mask (c macro)": [[0, "c.TMC5041_OFS19_MASK"]], "tmc5041_ofs19_shift (c macro)": [[0, "c.TMC5041_OFS19_SHIFT"]], "tmc5041_ofs1_mask (c macro)": [[0, "c.TMC5041_OFS1_MASK"]], "tmc5041_ofs1_shift (c macro)": [[0, "c.TMC5041_OFS1_SHIFT"]], "tmc5041_ofs200_mask (c macro)": [[0, "c.TMC5041_OFS200_MASK"]], "tmc5041_ofs200_shift (c macro)": [[0, "c.TMC5041_OFS200_SHIFT"]], "tmc5041_ofs201_mask (c macro)": [[0, "c.TMC5041_OFS201_MASK"]], "tmc5041_ofs201_shift (c macro)": [[0, "c.TMC5041_OFS201_SHIFT"]], "tmc5041_ofs202_mask (c macro)": [[0, "c.TMC5041_OFS202_MASK"]], "tmc5041_ofs202_shift (c macro)": [[0, "c.TMC5041_OFS202_SHIFT"]], "tmc5041_ofs203_mask (c macro)": [[0, "c.TMC5041_OFS203_MASK"]], "tmc5041_ofs203_shift (c macro)": [[0, "c.TMC5041_OFS203_SHIFT"]], "tmc5041_ofs204_mask (c macro)": [[0, "c.TMC5041_OFS204_MASK"]], "tmc5041_ofs204_shift (c macro)": [[0, "c.TMC5041_OFS204_SHIFT"]], "tmc5041_ofs205_mask (c macro)": [[0, "c.TMC5041_OFS205_MASK"]], "tmc5041_ofs205_shift (c macro)": [[0, "c.TMC5041_OFS205_SHIFT"]], "tmc5041_ofs206_mask (c macro)": [[0, "c.TMC5041_OFS206_MASK"]], "tmc5041_ofs206_shift (c macro)": [[0, "c.TMC5041_OFS206_SHIFT"]], "tmc5041_ofs207_mask (c macro)": [[0, "c.TMC5041_OFS207_MASK"]], "tmc5041_ofs207_shift (c macro)": [[0, "c.TMC5041_OFS207_SHIFT"]], "tmc5041_ofs208_mask (c macro)": [[0, "c.TMC5041_OFS208_MASK"]], "tmc5041_ofs208_shift (c macro)": [[0, "c.TMC5041_OFS208_SHIFT"]], "tmc5041_ofs209_mask (c macro)": [[0, "c.TMC5041_OFS209_MASK"]], "tmc5041_ofs209_shift (c macro)": [[0, "c.TMC5041_OFS209_SHIFT"]], "tmc5041_ofs20_mask (c macro)": [[0, "c.TMC5041_OFS20_MASK"]], "tmc5041_ofs20_shift (c macro)": [[0, "c.TMC5041_OFS20_SHIFT"]], "tmc5041_ofs210_mask (c macro)": [[0, "c.TMC5041_OFS210_MASK"]], "tmc5041_ofs210_shift (c macro)": [[0, "c.TMC5041_OFS210_SHIFT"]], "tmc5041_ofs211_mask (c macro)": [[0, "c.TMC5041_OFS211_MASK"]], "tmc5041_ofs211_shift (c macro)": [[0, "c.TMC5041_OFS211_SHIFT"]], "tmc5041_ofs212_mask (c macro)": [[0, "c.TMC5041_OFS212_MASK"]], "tmc5041_ofs212_shift (c macro)": [[0, "c.TMC5041_OFS212_SHIFT"]], "tmc5041_ofs213_mask (c macro)": [[0, "c.TMC5041_OFS213_MASK"]], "tmc5041_ofs213_shift (c macro)": [[0, "c.TMC5041_OFS213_SHIFT"]], "tmc5041_ofs214_mask (c macro)": [[0, "c.TMC5041_OFS214_MASK"]], "tmc5041_ofs214_shift (c macro)": [[0, "c.TMC5041_OFS214_SHIFT"]], "tmc5041_ofs215_mask (c macro)": [[0, "c.TMC5041_OFS215_MASK"]], "tmc5041_ofs215_shift (c macro)": [[0, "c.TMC5041_OFS215_SHIFT"]], "tmc5041_ofs216_mask (c macro)": [[0, "c.TMC5041_OFS216_MASK"]], "tmc5041_ofs216_shift (c macro)": [[0, "c.TMC5041_OFS216_SHIFT"]], "tmc5041_ofs217_mask (c macro)": [[0, "c.TMC5041_OFS217_MASK"]], "tmc5041_ofs217_shift (c macro)": [[0, "c.TMC5041_OFS217_SHIFT"]], "tmc5041_ofs218_mask (c macro)": [[0, "c.TMC5041_OFS218_MASK"]], "tmc5041_ofs218_shift (c macro)": [[0, "c.TMC5041_OFS218_SHIFT"]], "tmc5041_ofs219_mask (c macro)": [[0, "c.TMC5041_OFS219_MASK"]], "tmc5041_ofs219_shift (c macro)": [[0, "c.TMC5041_OFS219_SHIFT"]], "tmc5041_ofs21_mask (c macro)": [[0, "c.TMC5041_OFS21_MASK"]], "tmc5041_ofs21_shift (c macro)": [[0, "c.TMC5041_OFS21_SHIFT"]], "tmc5041_ofs220_mask (c macro)": [[0, "c.TMC5041_OFS220_MASK"]], "tmc5041_ofs220_shift (c macro)": [[0, "c.TMC5041_OFS220_SHIFT"]], "tmc5041_ofs221_mask (c macro)": [[0, "c.TMC5041_OFS221_MASK"]], "tmc5041_ofs221_shift (c macro)": [[0, "c.TMC5041_OFS221_SHIFT"]], "tmc5041_ofs222_mask (c macro)": [[0, "c.TMC5041_OFS222_MASK"]], "tmc5041_ofs222_shift (c macro)": [[0, "c.TMC5041_OFS222_SHIFT"]], "tmc5041_ofs223_mask (c macro)": [[0, "c.TMC5041_OFS223_MASK"]], "tmc5041_ofs223_shift (c macro)": [[0, "c.TMC5041_OFS223_SHIFT"]], "tmc5041_ofs224_mask (c macro)": [[0, "c.TMC5041_OFS224_MASK"]], "tmc5041_ofs224_shift (c macro)": [[0, "c.TMC5041_OFS224_SHIFT"]], "tmc5041_ofs225_mask (c macro)": [[0, "c.TMC5041_OFS225_MASK"]], "tmc5041_ofs225_shift (c macro)": [[0, "c.TMC5041_OFS225_SHIFT"]], "tmc5041_ofs226_mask (c macro)": [[0, "c.TMC5041_OFS226_MASK"]], "tmc5041_ofs226_shift (c macro)": [[0, "c.TMC5041_OFS226_SHIFT"]], "tmc5041_ofs227_mask (c macro)": [[0, "c.TMC5041_OFS227_MASK"]], "tmc5041_ofs227_shift (c macro)": [[0, "c.TMC5041_OFS227_SHIFT"]], "tmc5041_ofs228_mask (c macro)": [[0, "c.TMC5041_OFS228_MASK"]], "tmc5041_ofs228_shift (c macro)": [[0, "c.TMC5041_OFS228_SHIFT"]], "tmc5041_ofs229_mask (c macro)": [[0, "c.TMC5041_OFS229_MASK"]], "tmc5041_ofs229_shift (c macro)": [[0, "c.TMC5041_OFS229_SHIFT"]], "tmc5041_ofs22_mask (c macro)": [[0, "c.TMC5041_OFS22_MASK"]], "tmc5041_ofs22_shift (c macro)": [[0, "c.TMC5041_OFS22_SHIFT"]], "tmc5041_ofs230_mask (c macro)": [[0, "c.TMC5041_OFS230_MASK"]], "tmc5041_ofs230_shift (c macro)": [[0, "c.TMC5041_OFS230_SHIFT"]], "tmc5041_ofs231_mask (c macro)": [[0, "c.TMC5041_OFS231_MASK"]], "tmc5041_ofs231_shift (c macro)": [[0, "c.TMC5041_OFS231_SHIFT"]], "tmc5041_ofs232_mask (c macro)": [[0, "c.TMC5041_OFS232_MASK"]], "tmc5041_ofs232_shift (c macro)": [[0, "c.TMC5041_OFS232_SHIFT"]], "tmc5041_ofs233_mask (c macro)": [[0, "c.TMC5041_OFS233_MASK"]], "tmc5041_ofs233_shift (c macro)": [[0, "c.TMC5041_OFS233_SHIFT"]], "tmc5041_ofs234_mask (c macro)": [[0, "c.TMC5041_OFS234_MASK"]], "tmc5041_ofs234_shift (c macro)": [[0, "c.TMC5041_OFS234_SHIFT"]], "tmc5041_ofs235_mask (c macro)": [[0, "c.TMC5041_OFS235_MASK"]], "tmc5041_ofs235_shift (c macro)": [[0, "c.TMC5041_OFS235_SHIFT"]], "tmc5041_ofs236_mask (c macro)": [[0, "c.TMC5041_OFS236_MASK"]], "tmc5041_ofs236_shift (c macro)": [[0, "c.TMC5041_OFS236_SHIFT"]], "tmc5041_ofs237_mask (c macro)": [[0, "c.TMC5041_OFS237_MASK"]], "tmc5041_ofs237_shift (c macro)": [[0, "c.TMC5041_OFS237_SHIFT"]], "tmc5041_ofs238_mask (c macro)": [[0, "c.TMC5041_OFS238_MASK"]], "tmc5041_ofs238_shift (c macro)": [[0, "c.TMC5041_OFS238_SHIFT"]], "tmc5041_ofs239_mask (c macro)": [[0, "c.TMC5041_OFS239_MASK"]], "tmc5041_ofs239_shift (c macro)": [[0, "c.TMC5041_OFS239_SHIFT"]], "tmc5041_ofs23_mask (c macro)": [[0, "c.TMC5041_OFS23_MASK"]], "tmc5041_ofs23_shift (c macro)": [[0, "c.TMC5041_OFS23_SHIFT"]], "tmc5041_ofs240_mask (c macro)": [[0, "c.TMC5041_OFS240_MASK"]], "tmc5041_ofs240_shift (c macro)": [[0, "c.TMC5041_OFS240_SHIFT"]], "tmc5041_ofs241_mask (c macro)": [[0, "c.TMC5041_OFS241_MASK"]], "tmc5041_ofs241_shift (c macro)": [[0, "c.TMC5041_OFS241_SHIFT"]], "tmc5041_ofs242_mask (c macro)": [[0, "c.TMC5041_OFS242_MASK"]], "tmc5041_ofs242_shift (c macro)": [[0, "c.TMC5041_OFS242_SHIFT"]], "tmc5041_ofs243_mask (c macro)": [[0, "c.TMC5041_OFS243_MASK"]], "tmc5041_ofs243_shift (c macro)": [[0, "c.TMC5041_OFS243_SHIFT"]], "tmc5041_ofs244_mask (c macro)": [[0, "c.TMC5041_OFS244_MASK"]], "tmc5041_ofs244_shift (c macro)": [[0, "c.TMC5041_OFS244_SHIFT"]], "tmc5041_ofs245_mask (c macro)": [[0, "c.TMC5041_OFS245_MASK"]], "tmc5041_ofs245_shift (c macro)": [[0, "c.TMC5041_OFS245_SHIFT"]], "tmc5041_ofs246_mask (c macro)": [[0, "c.TMC5041_OFS246_MASK"]], "tmc5041_ofs246_shift (c macro)": [[0, "c.TMC5041_OFS246_SHIFT"]], "tmc5041_ofs247_mask (c macro)": [[0, "c.TMC5041_OFS247_MASK"]], "tmc5041_ofs247_shift (c macro)": [[0, "c.TMC5041_OFS247_SHIFT"]], "tmc5041_ofs248_mask (c macro)": [[0, "c.TMC5041_OFS248_MASK"]], "tmc5041_ofs248_shift (c macro)": [[0, "c.TMC5041_OFS248_SHIFT"]], "tmc5041_ofs249_mask (c macro)": [[0, "c.TMC5041_OFS249_MASK"]], "tmc5041_ofs249_shift (c macro)": [[0, "c.TMC5041_OFS249_SHIFT"]], "tmc5041_ofs24_mask (c macro)": [[0, "c.TMC5041_OFS24_MASK"]], "tmc5041_ofs24_shift (c macro)": [[0, "c.TMC5041_OFS24_SHIFT"]], "tmc5041_ofs250_mask (c macro)": [[0, "c.TMC5041_OFS250_MASK"]], "tmc5041_ofs250_shift (c macro)": [[0, "c.TMC5041_OFS250_SHIFT"]], "tmc5041_ofs251_mask (c macro)": [[0, "c.TMC5041_OFS251_MASK"]], "tmc5041_ofs251_shift (c macro)": [[0, "c.TMC5041_OFS251_SHIFT"]], "tmc5041_ofs252_mask (c macro)": [[0, "c.TMC5041_OFS252_MASK"]], "tmc5041_ofs252_shift (c macro)": [[0, "c.TMC5041_OFS252_SHIFT"]], "tmc5041_ofs253_mask (c macro)": [[0, "c.TMC5041_OFS253_MASK"]], "tmc5041_ofs253_shift (c macro)": [[0, "c.TMC5041_OFS253_SHIFT"]], "tmc5041_ofs254_mask (c macro)": [[0, "c.TMC5041_OFS254_MASK"]], "tmc5041_ofs254_shift (c macro)": [[0, "c.TMC5041_OFS254_SHIFT"]], "tmc5041_ofs255_mask (c macro)": [[0, "c.TMC5041_OFS255_MASK"]], "tmc5041_ofs255_shift (c macro)": [[0, "c.TMC5041_OFS255_SHIFT"]], "tmc5041_ofs25_mask (c macro)": [[0, "c.TMC5041_OFS25_MASK"]], "tmc5041_ofs25_shift (c macro)": [[0, "c.TMC5041_OFS25_SHIFT"]], "tmc5041_ofs26_mask (c macro)": [[0, "c.TMC5041_OFS26_MASK"]], "tmc5041_ofs26_shift (c macro)": [[0, "c.TMC5041_OFS26_SHIFT"]], "tmc5041_ofs27_mask (c macro)": [[0, "c.TMC5041_OFS27_MASK"]], "tmc5041_ofs27_shift (c macro)": [[0, "c.TMC5041_OFS27_SHIFT"]], "tmc5041_ofs28_mask (c macro)": [[0, "c.TMC5041_OFS28_MASK"]], "tmc5041_ofs28_shift (c macro)": [[0, "c.TMC5041_OFS28_SHIFT"]], "tmc5041_ofs29_mask (c macro)": [[0, "c.TMC5041_OFS29_MASK"]], "tmc5041_ofs29_shift (c macro)": [[0, "c.TMC5041_OFS29_SHIFT"]], "tmc5041_ofs2_mask (c macro)": [[0, "c.TMC5041_OFS2_MASK"]], "tmc5041_ofs2_shift (c macro)": [[0, "c.TMC5041_OFS2_SHIFT"]], "tmc5041_ofs30_mask (c macro)": [[0, "c.TMC5041_OFS30_MASK"]], "tmc5041_ofs30_shift (c macro)": [[0, "c.TMC5041_OFS30_SHIFT"]], "tmc5041_ofs31_mask (c macro)": [[0, "c.TMC5041_OFS31_MASK"]], "tmc5041_ofs31_shift (c macro)": [[0, "c.TMC5041_OFS31_SHIFT"]], "tmc5041_ofs32_mask (c macro)": [[0, "c.TMC5041_OFS32_MASK"]], "tmc5041_ofs32_shift (c macro)": [[0, "c.TMC5041_OFS32_SHIFT"]], "tmc5041_ofs33_mask (c macro)": [[0, "c.TMC5041_OFS33_MASK"]], "tmc5041_ofs33_shift (c macro)": [[0, "c.TMC5041_OFS33_SHIFT"]], "tmc5041_ofs34_mask (c macro)": [[0, "c.TMC5041_OFS34_MASK"]], "tmc5041_ofs34_shift (c macro)": [[0, "c.TMC5041_OFS34_SHIFT"]], "tmc5041_ofs35_mask (c macro)": [[0, "c.TMC5041_OFS35_MASK"]], "tmc5041_ofs35_shift (c macro)": [[0, "c.TMC5041_OFS35_SHIFT"]], "tmc5041_ofs36_mask (c macro)": [[0, "c.TMC5041_OFS36_MASK"]], "tmc5041_ofs36_shift (c macro)": [[0, "c.TMC5041_OFS36_SHIFT"]], "tmc5041_ofs37_mask (c macro)": [[0, "c.TMC5041_OFS37_MASK"]], "tmc5041_ofs37_shift (c macro)": [[0, "c.TMC5041_OFS37_SHIFT"]], "tmc5041_ofs38_mask (c macro)": [[0, "c.TMC5041_OFS38_MASK"]], "tmc5041_ofs38_shift (c macro)": [[0, "c.TMC5041_OFS38_SHIFT"]], "tmc5041_ofs39_mask (c macro)": [[0, "c.TMC5041_OFS39_MASK"]], "tmc5041_ofs39_shift (c macro)": [[0, "c.TMC5041_OFS39_SHIFT"]], "tmc5041_ofs3_mask (c macro)": [[0, "c.TMC5041_OFS3_MASK"]], "tmc5041_ofs3_shift (c macro)": [[0, "c.TMC5041_OFS3_SHIFT"]], "tmc5041_ofs40_mask (c macro)": [[0, "c.TMC5041_OFS40_MASK"]], "tmc5041_ofs40_shift (c macro)": [[0, "c.TMC5041_OFS40_SHIFT"]], "tmc5041_ofs41_mask (c macro)": [[0, "c.TMC5041_OFS41_MASK"]], "tmc5041_ofs41_shift (c macro)": [[0, "c.TMC5041_OFS41_SHIFT"]], "tmc5041_ofs42_mask (c macro)": [[0, "c.TMC5041_OFS42_MASK"]], "tmc5041_ofs42_shift (c macro)": [[0, "c.TMC5041_OFS42_SHIFT"]], "tmc5041_ofs43_mask (c macro)": [[0, "c.TMC5041_OFS43_MASK"]], "tmc5041_ofs43_shift (c macro)": [[0, "c.TMC5041_OFS43_SHIFT"]], "tmc5041_ofs44_mask (c macro)": [[0, "c.TMC5041_OFS44_MASK"]], "tmc5041_ofs44_shift (c macro)": [[0, "c.TMC5041_OFS44_SHIFT"]], "tmc5041_ofs45_mask (c macro)": [[0, "c.TMC5041_OFS45_MASK"]], "tmc5041_ofs45_shift (c macro)": [[0, "c.TMC5041_OFS45_SHIFT"]], "tmc5041_ofs46_mask (c macro)": [[0, "c.TMC5041_OFS46_MASK"]], "tmc5041_ofs46_shift (c macro)": [[0, "c.TMC5041_OFS46_SHIFT"]], "tmc5041_ofs47_mask (c macro)": [[0, "c.TMC5041_OFS47_MASK"]], "tmc5041_ofs47_shift (c macro)": [[0, "c.TMC5041_OFS47_SHIFT"]], "tmc5041_ofs48_mask (c macro)": [[0, "c.TMC5041_OFS48_MASK"]], "tmc5041_ofs48_shift (c macro)": [[0, "c.TMC5041_OFS48_SHIFT"]], "tmc5041_ofs49_mask (c macro)": [[0, "c.TMC5041_OFS49_MASK"]], "tmc5041_ofs49_shift (c macro)": [[0, "c.TMC5041_OFS49_SHIFT"]], "tmc5041_ofs4_mask (c macro)": [[0, "c.TMC5041_OFS4_MASK"]], "tmc5041_ofs4_shift (c macro)": [[0, "c.TMC5041_OFS4_SHIFT"]], "tmc5041_ofs50_mask (c macro)": [[0, "c.TMC5041_OFS50_MASK"]], "tmc5041_ofs50_shift (c macro)": [[0, "c.TMC5041_OFS50_SHIFT"]], "tmc5041_ofs51_mask (c macro)": [[0, "c.TMC5041_OFS51_MASK"]], "tmc5041_ofs51_shift (c macro)": [[0, "c.TMC5041_OFS51_SHIFT"]], "tmc5041_ofs52_mask (c macro)": [[0, "c.TMC5041_OFS52_MASK"]], "tmc5041_ofs52_shift (c macro)": [[0, "c.TMC5041_OFS52_SHIFT"]], "tmc5041_ofs53_mask (c macro)": [[0, "c.TMC5041_OFS53_MASK"]], "tmc5041_ofs53_shift (c macro)": [[0, "c.TMC5041_OFS53_SHIFT"]], "tmc5041_ofs54_mask (c macro)": [[0, "c.TMC5041_OFS54_MASK"]], "tmc5041_ofs54_shift (c macro)": [[0, "c.TMC5041_OFS54_SHIFT"]], "tmc5041_ofs55_mask (c macro)": [[0, "c.TMC5041_OFS55_MASK"]], "tmc5041_ofs55_shift (c macro)": [[0, "c.TMC5041_OFS55_SHIFT"]], "tmc5041_ofs56_mask (c macro)": [[0, "c.TMC5041_OFS56_MASK"]], "tmc5041_ofs56_shift (c macro)": [[0, "c.TMC5041_OFS56_SHIFT"]], "tmc5041_ofs57_mask (c macro)": [[0, "c.TMC5041_OFS57_MASK"]], "tmc5041_ofs57_shift (c macro)": [[0, "c.TMC5041_OFS57_SHIFT"]], "tmc5041_ofs58_mask (c macro)": [[0, "c.TMC5041_OFS58_MASK"]], "tmc5041_ofs58_shift (c macro)": [[0, "c.TMC5041_OFS58_SHIFT"]], "tmc5041_ofs59_mask (c macro)": [[0, "c.TMC5041_OFS59_MASK"]], "tmc5041_ofs59_shift (c macro)": [[0, "c.TMC5041_OFS59_SHIFT"]], "tmc5041_ofs5_mask (c macro)": [[0, "c.TMC5041_OFS5_MASK"]], "tmc5041_ofs5_shift (c macro)": [[0, "c.TMC5041_OFS5_SHIFT"]], "tmc5041_ofs60_mask (c macro)": [[0, "c.TMC5041_OFS60_MASK"]], "tmc5041_ofs60_shift (c macro)": [[0, "c.TMC5041_OFS60_SHIFT"]], "tmc5041_ofs61_mask (c macro)": [[0, "c.TMC5041_OFS61_MASK"]], "tmc5041_ofs61_shift (c macro)": [[0, "c.TMC5041_OFS61_SHIFT"]], "tmc5041_ofs62_mask (c macro)": [[0, "c.TMC5041_OFS62_MASK"]], "tmc5041_ofs62_shift (c macro)": [[0, "c.TMC5041_OFS62_SHIFT"]], "tmc5041_ofs63_mask (c macro)": [[0, "c.TMC5041_OFS63_MASK"]], "tmc5041_ofs63_shift (c macro)": [[0, "c.TMC5041_OFS63_SHIFT"]], "tmc5041_ofs64_mask (c macro)": [[0, "c.TMC5041_OFS64_MASK"]], "tmc5041_ofs64_shift (c macro)": [[0, "c.TMC5041_OFS64_SHIFT"]], "tmc5041_ofs65_mask (c macro)": [[0, "c.TMC5041_OFS65_MASK"]], "tmc5041_ofs65_shift (c macro)": [[0, "c.TMC5041_OFS65_SHIFT"]], "tmc5041_ofs66_mask (c macro)": [[0, "c.TMC5041_OFS66_MASK"]], "tmc5041_ofs66_shift (c macro)": [[0, "c.TMC5041_OFS66_SHIFT"]], "tmc5041_ofs67_mask (c macro)": [[0, "c.TMC5041_OFS67_MASK"]], "tmc5041_ofs67_shift (c macro)": [[0, "c.TMC5041_OFS67_SHIFT"]], "tmc5041_ofs68_mask (c macro)": [[0, "c.TMC5041_OFS68_MASK"]], "tmc5041_ofs68_shift (c macro)": [[0, "c.TMC5041_OFS68_SHIFT"]], "tmc5041_ofs69_mask (c macro)": [[0, "c.TMC5041_OFS69_MASK"]], "tmc5041_ofs69_shift (c macro)": [[0, "c.TMC5041_OFS69_SHIFT"]], "tmc5041_ofs6_mask (c macro)": [[0, "c.TMC5041_OFS6_MASK"]], "tmc5041_ofs6_shift (c macro)": [[0, "c.TMC5041_OFS6_SHIFT"]], "tmc5041_ofs70_mask (c macro)": [[0, "c.TMC5041_OFS70_MASK"]], "tmc5041_ofs70_shift (c macro)": [[0, "c.TMC5041_OFS70_SHIFT"]], "tmc5041_ofs71_mask (c macro)": [[0, "c.TMC5041_OFS71_MASK"]], "tmc5041_ofs71_shift (c macro)": [[0, "c.TMC5041_OFS71_SHIFT"]], "tmc5041_ofs72_mask (c macro)": [[0, "c.TMC5041_OFS72_MASK"]], "tmc5041_ofs72_shift (c macro)": [[0, "c.TMC5041_OFS72_SHIFT"]], "tmc5041_ofs73_mask (c macro)": [[0, "c.TMC5041_OFS73_MASK"]], "tmc5041_ofs73_shift (c macro)": [[0, "c.TMC5041_OFS73_SHIFT"]], "tmc5041_ofs74_mask (c macro)": [[0, "c.TMC5041_OFS74_MASK"]], "tmc5041_ofs74_shift (c macro)": [[0, "c.TMC5041_OFS74_SHIFT"]], "tmc5041_ofs75_mask (c macro)": [[0, "c.TMC5041_OFS75_MASK"]], "tmc5041_ofs75_shift (c macro)": [[0, "c.TMC5041_OFS75_SHIFT"]], "tmc5041_ofs76_mask (c macro)": [[0, "c.TMC5041_OFS76_MASK"]], "tmc5041_ofs76_shift (c macro)": [[0, "c.TMC5041_OFS76_SHIFT"]], "tmc5041_ofs77_mask (c macro)": [[0, "c.TMC5041_OFS77_MASK"]], "tmc5041_ofs77_shift (c macro)": [[0, "c.TMC5041_OFS77_SHIFT"]], "tmc5041_ofs78_mask (c macro)": [[0, "c.TMC5041_OFS78_MASK"]], "tmc5041_ofs78_shift (c macro)": [[0, "c.TMC5041_OFS78_SHIFT"]], "tmc5041_ofs79_mask (c macro)": [[0, "c.TMC5041_OFS79_MASK"]], "tmc5041_ofs79_shift (c macro)": [[0, "c.TMC5041_OFS79_SHIFT"]], "tmc5041_ofs7_mask (c macro)": [[0, "c.TMC5041_OFS7_MASK"]], "tmc5041_ofs7_shift (c macro)": [[0, "c.TMC5041_OFS7_SHIFT"]], "tmc5041_ofs80_mask (c macro)": [[0, "c.TMC5041_OFS80_MASK"]], "tmc5041_ofs80_shift (c macro)": [[0, "c.TMC5041_OFS80_SHIFT"]], "tmc5041_ofs81_mask (c macro)": [[0, "c.TMC5041_OFS81_MASK"]], "tmc5041_ofs81_shift (c macro)": [[0, "c.TMC5041_OFS81_SHIFT"]], "tmc5041_ofs82_mask (c macro)": [[0, "c.TMC5041_OFS82_MASK"]], "tmc5041_ofs82_shift (c macro)": [[0, "c.TMC5041_OFS82_SHIFT"]], "tmc5041_ofs83_mask (c macro)": [[0, "c.TMC5041_OFS83_MASK"]], "tmc5041_ofs83_shift (c macro)": [[0, "c.TMC5041_OFS83_SHIFT"]], "tmc5041_ofs84_mask (c macro)": [[0, "c.TMC5041_OFS84_MASK"]], "tmc5041_ofs84_shift (c macro)": [[0, "c.TMC5041_OFS84_SHIFT"]], "tmc5041_ofs85_mask (c macro)": [[0, "c.TMC5041_OFS85_MASK"]], "tmc5041_ofs85_shift (c macro)": [[0, "c.TMC5041_OFS85_SHIFT"]], "tmc5041_ofs86_mask (c macro)": [[0, "c.TMC5041_OFS86_MASK"]], "tmc5041_ofs86_shift (c macro)": [[0, "c.TMC5041_OFS86_SHIFT"]], "tmc5041_ofs87_mask (c macro)": [[0, "c.TMC5041_OFS87_MASK"]], "tmc5041_ofs87_shift (c macro)": [[0, "c.TMC5041_OFS87_SHIFT"]], "tmc5041_ofs88_mask (c macro)": [[0, "c.TMC5041_OFS88_MASK"]], "tmc5041_ofs88_shift (c macro)": [[0, "c.TMC5041_OFS88_SHIFT"]], "tmc5041_ofs89_mask (c macro)": [[0, "c.TMC5041_OFS89_MASK"]], "tmc5041_ofs89_shift (c macro)": [[0, "c.TMC5041_OFS89_SHIFT"]], "tmc5041_ofs8_mask (c macro)": [[0, "c.TMC5041_OFS8_MASK"]], "tmc5041_ofs8_shift (c macro)": [[0, "c.TMC5041_OFS8_SHIFT"]], "tmc5041_ofs90_mask (c macro)": [[0, "c.TMC5041_OFS90_MASK"]], "tmc5041_ofs90_shift (c macro)": [[0, "c.TMC5041_OFS90_SHIFT"]], "tmc5041_ofs91_mask (c macro)": [[0, "c.TMC5041_OFS91_MASK"]], "tmc5041_ofs91_shift (c macro)": [[0, "c.TMC5041_OFS91_SHIFT"]], "tmc5041_ofs92_mask (c macro)": [[0, "c.TMC5041_OFS92_MASK"]], "tmc5041_ofs92_shift (c macro)": [[0, "c.TMC5041_OFS92_SHIFT"]], "tmc5041_ofs93_mask (c macro)": [[0, "c.TMC5041_OFS93_MASK"]], "tmc5041_ofs93_shift (c macro)": [[0, "c.TMC5041_OFS93_SHIFT"]], "tmc5041_ofs94_mask (c macro)": [[0, "c.TMC5041_OFS94_MASK"]], "tmc5041_ofs94_shift (c macro)": [[0, "c.TMC5041_OFS94_SHIFT"]], "tmc5041_ofs95_mask (c macro)": [[0, "c.TMC5041_OFS95_MASK"]], "tmc5041_ofs95_shift (c macro)": [[0, "c.TMC5041_OFS95_SHIFT"]], "tmc5041_ofs96_mask (c macro)": [[0, "c.TMC5041_OFS96_MASK"]], "tmc5041_ofs96_shift (c macro)": [[0, "c.TMC5041_OFS96_SHIFT"]], "tmc5041_ofs97_mask (c macro)": [[0, "c.TMC5041_OFS97_MASK"]], "tmc5041_ofs97_shift (c macro)": [[0, "c.TMC5041_OFS97_SHIFT"]], "tmc5041_ofs98_mask (c macro)": [[0, "c.TMC5041_OFS98_MASK"]], "tmc5041_ofs98_shift (c macro)": [[0, "c.TMC5041_OFS98_SHIFT"]], "tmc5041_ofs99_mask (c macro)": [[0, "c.TMC5041_OFS99_MASK"]], "tmc5041_ofs99_shift (c macro)": [[0, "c.TMC5041_OFS99_SHIFT"]], "tmc5041_ofs9_mask (c macro)": [[0, "c.TMC5041_OFS9_MASK"]], "tmc5041_ofs9_shift (c macro)": [[0, "c.TMC5041_OFS9_SHIFT"]], "tmc5041_ola_mask (c macro)": [[0, "c.TMC5041_OLA_MASK"]], "tmc5041_ola_shift (c macro)": [[0, "c.TMC5041_OLA_SHIFT"]], "tmc5041_olb_mask (c macro)": [[0, "c.TMC5041_OLB_MASK"]], "tmc5041_olb_shift (c macro)": [[0, "c.TMC5041_OLB_SHIFT"]], "tmc5041_otpw_mask (c macro)": [[0, "c.TMC5041_OTPW_MASK"]], "tmc5041_otpw_shift (c macro)": [[0, "c.TMC5041_OTPW_SHIFT"]], "tmc5041_ot_mask (c macro)": [[0, "c.TMC5041_OT_MASK"]], "tmc5041_ot_shift (c macro)": [[0, "c.TMC5041_OT_SHIFT"]], "tmc5041_pol_stop_l_mask (c macro)": [[0, "c.TMC5041_POL_STOP_L_MASK"]], "tmc5041_pol_stop_l_shift (c macro)": [[0, "c.TMC5041_POL_STOP_L_SHIFT"]], "tmc5041_pol_stop_r_mask (c macro)": [[0, "c.TMC5041_POL_STOP_R_MASK"]], "tmc5041_pol_stop_r_shift (c macro)": [[0, "c.TMC5041_POL_STOP_R_SHIFT"]], "tmc5041_poscmp_enable_mask (c macro)": [[0, "c.TMC5041_POSCMP_ENABLE_MASK"]], "tmc5041_poscmp_enable_shift (c macro)": [[0, "c.TMC5041_POSCMP_ENABLE_SHIFT"]], "tmc5041_position_reached_mask (c macro)": [[0, "c.TMC5041_POSITION_REACHED_MASK"]], "tmc5041_position_reached_shift (c macro)": [[0, "c.TMC5041_POSITION_REACHED_SHIFT"]], "tmc5041_pwmconf (c macro)": [[0, "c.TMC5041_PWMCONF"]], "tmc5041_pwm_ampl_mask (c macro)": [[0, "c.TMC5041_PWM_AMPL_MASK"]], "tmc5041_pwm_ampl_shift (c macro)": [[0, "c.TMC5041_PWM_AMPL_SHIFT"]], "tmc5041_pwm_autoscale_mask (c macro)": [[0, "c.TMC5041_PWM_AUTOSCALE_MASK"]], "tmc5041_pwm_autoscale_shift (c macro)": [[0, "c.TMC5041_PWM_AUTOSCALE_SHIFT"]], "tmc5041_pwm_freq_mask (c macro)": [[0, "c.TMC5041_PWM_FREQ_MASK"]], "tmc5041_pwm_freq_shift (c macro)": [[0, "c.TMC5041_PWM_FREQ_SHIFT"]], "tmc5041_pwm_grad_mask (c macro)": [[0, "c.TMC5041_PWM_GRAD_MASK"]], "tmc5041_pwm_grad_shift (c macro)": [[0, "c.TMC5041_PWM_GRAD_SHIFT"]], "tmc5041_pwm_status (c macro)": [[0, "c.TMC5041_PWM_STATUS"]], "tmc5041_pwm_symmetric_mask (c macro)": [[0, "c.TMC5041_PWM_SYMMETRIC_MASK"]], "tmc5041_pwm_symmetric_shift (c macro)": [[0, "c.TMC5041_PWM_SYMMETRIC_SHIFT"]], "tmc5041_pwm__status_mask (c macro)": [[0, "c.TMC5041_PWM__STATUS_MASK"]], "tmc5041_pwm__status_shift (c macro)": [[0, "c.TMC5041_PWM__STATUS_SHIFT"]], "tmc5041_rampmode (c macro)": [[0, "c.TMC5041_RAMPMODE"]], "tmc5041_rampmode_mask (c macro)": [[0, "c.TMC5041_RAMPMODE_MASK"]], "tmc5041_rampmode_shift (c macro)": [[0, "c.TMC5041_RAMPMODE_SHIFT"]], "tmc5041_rampstat (c macro)": [[0, "c.TMC5041_RAMPSTAT"]], "tmc5041_register_count (c macro)": [[0, "c.TMC5041_REGISTER_COUNT"]], "tmc5041_reset_mask (c macro)": [[0, "c.TMC5041_RESET_MASK"]], "tmc5041_reset_shift (c macro)": [[0, "c.TMC5041_RESET_SHIFT"]], "tmc5041_rndtf_mask (c macro)": [[0, "c.TMC5041_RNDTF_MASK"]], "tmc5041_rndtf_shift (c macro)": [[0, "c.TMC5041_RNDTF_SHIFT"]], "tmc5041_s2ga_mask (c macro)": [[0, "c.TMC5041_S2GA_MASK"]], "tmc5041_s2ga_shift (c macro)": [[0, "c.TMC5041_S2GA_SHIFT"]], "tmc5041_s2gb_mask (c macro)": [[0, "c.TMC5041_S2GB_MASK"]], "tmc5041_s2gb_shift (c macro)": [[0, "c.TMC5041_S2GB_SHIFT"]], "tmc5041_second_move_mask (c macro)": [[0, "c.TMC5041_SECOND_MOVE_MASK"]], "tmc5041_second_move_shift (c macro)": [[0, "c.TMC5041_SECOND_MOVE_SHIFT"]], "tmc5041_sedn_mask (c macro)": [[0, "c.TMC5041_SEDN_MASK"]], "tmc5041_sedn_shift (c macro)": [[0, "c.TMC5041_SEDN_SHIFT"]], "tmc5041_seimin_mask (c macro)": [[0, "c.TMC5041_SEIMIN_MASK"]], "tmc5041_seimin_shift (c macro)": [[0, "c.TMC5041_SEIMIN_SHIFT"]], "tmc5041_semax_mask (c macro)": [[0, "c.TMC5041_SEMAX_MASK"]], "tmc5041_semax_shift (c macro)": [[0, "c.TMC5041_SEMAX_SHIFT"]], "tmc5041_semin_mask (c macro)": [[0, "c.TMC5041_SEMIN_MASK"]], "tmc5041_semin_shift (c macro)": [[0, "c.TMC5041_SEMIN_SHIFT"]], "tmc5041_seup_mask (c macro)": [[0, "c.TMC5041_SEUP_MASK"]], "tmc5041_seup_shift (c macro)": [[0, "c.TMC5041_SEUP_SHIFT"]], "tmc5041_sfilt_mask (c macro)": [[0, "c.TMC5041_SFILT_MASK"]], "tmc5041_sfilt_shift (c macro)": [[0, "c.TMC5041_SFILT_SHIFT"]], "tmc5041_sgt_mask (c macro)": [[0, "c.TMC5041_SGT_MASK"]], "tmc5041_sgt_shift (c macro)": [[0, "c.TMC5041_SGT_SHIFT"]], "tmc5041_sg_result_mask (c macro)": [[0, "c.TMC5041_SG_RESULT_MASK"]], "tmc5041_sg_result_shift (c macro)": [[0, "c.TMC5041_SG_RESULT_SHIFT"]], "tmc5041_sg_stop_mask (c macro)": [[0, "c.TMC5041_SG_STOP_MASK"]], "tmc5041_sg_stop_shift (c macro)": [[0, "c.TMC5041_SG_STOP_SHIFT"]], "tmc5041_shaft1_mask (c macro)": [[0, "c.TMC5041_SHAFT1_MASK"]], "tmc5041_shaft1_shift (c macro)": [[0, "c.TMC5041_SHAFT1_SHIFT"]], "tmc5041_shaft2_mask (c macro)": [[0, "c.TMC5041_SHAFT2_MASK"]], "tmc5041_shaft2_shift (c macro)": [[0, "c.TMC5041_SHAFT2_SHIFT"]], "tmc5041_slaveconf (c macro)": [[0, "c.TMC5041_SLAVECONF"]], "tmc5041_stallguard_mask (c macro)": [[0, "c.TMC5041_STALLGUARD_MASK"]], "tmc5041_stallguard_shift (c macro)": [[0, "c.TMC5041_STALLGUARD_SHIFT"]], "tmc5041_start_sin90_mask (c macro)": [[0, "c.TMC5041_START_SIN90_MASK"]], "tmc5041_start_sin90_shift (c macro)": [[0, "c.TMC5041_START_SIN90_SHIFT"]], "tmc5041_start_sin_mask (c macro)": [[0, "c.TMC5041_START_SIN_MASK"]], "tmc5041_start_sin_shift (c macro)": [[0, "c.TMC5041_START_SIN_SHIFT"]], "tmc5041_status_latch_l_mask (c macro)": [[0, "c.TMC5041_STATUS_LATCH_L_MASK"]], "tmc5041_status_latch_l_shift (c macro)": [[0, "c.TMC5041_STATUS_LATCH_L_SHIFT"]], "tmc5041_status_latch_r_mask (c macro)": [[0, "c.TMC5041_STATUS_LATCH_R_MASK"]], "tmc5041_status_latch_r_shift (c macro)": [[0, "c.TMC5041_STATUS_LATCH_R_SHIFT"]], "tmc5041_status_sg_mask (c macro)": [[0, "c.TMC5041_STATUS_SG_MASK"]], "tmc5041_status_sg_shift (c macro)": [[0, "c.TMC5041_STATUS_SG_SHIFT"]], "tmc5041_status_stop_l_mask (c macro)": [[0, "c.TMC5041_STATUS_STOP_L_MASK"]], "tmc5041_status_stop_l_shift (c macro)": [[0, "c.TMC5041_STATUS_STOP_L_SHIFT"]], "tmc5041_status_stop_r_mask (c macro)": [[0, "c.TMC5041_STATUS_STOP_R_MASK"]], "tmc5041_status_stop_r_shift (c macro)": [[0, "c.TMC5041_STATUS_STOP_R_SHIFT"]], "tmc5041_stop_l_enable_mask (c macro)": [[0, "c.TMC5041_STOP_L_ENABLE_MASK"]], "tmc5041_stop_l_enable_shift (c macro)": [[0, "c.TMC5041_STOP_L_ENABLE_SHIFT"]], "tmc5041_stop_r_enable_mask (c macro)": [[0, "c.TMC5041_STOP_R_ENABLE_MASK"]], "tmc5041_stop_r_enable_shift (c macro)": [[0, "c.TMC5041_STOP_R_ENABLE_SHIFT"]], "tmc5041_stst_mask (c macro)": [[0, "c.TMC5041_STST_MASK"]], "tmc5041_stst_shift (c macro)": [[0, "c.TMC5041_STST_SHIFT"]], "tmc5041_swap_lr_mask (c macro)": [[0, "c.TMC5041_SWAP_LR_MASK"]], "tmc5041_swap_lr_shift (c macro)": [[0, "c.TMC5041_SWAP_LR_SHIFT"]], "tmc5041_swmode (c macro)": [[0, "c.TMC5041_SWMODE"]], "tmc5041_sync_mask (c macro)": [[0, "c.TMC5041_SYNC_MASK"]], "tmc5041_sync_shift (c macro)": [[0, "c.TMC5041_SYNC_SHIFT"]], "tmc5041_tbl_mask (c macro)": [[0, "c.TMC5041_TBL_MASK"]], "tmc5041_tbl_shift (c macro)": [[0, "c.TMC5041_TBL_SHIFT"]], "tmc5041_test_mode_mask (c macro)": [[0, "c.TMC5041_TEST_MODE_MASK"]], "tmc5041_test_mode_shift (c macro)": [[0, "c.TMC5041_TEST_MODE_SHIFT"]], "tmc5041_test_sel_mask (c macro)": [[0, "c.TMC5041_TEST_SEL_MASK"]], "tmc5041_test_sel_shift (c macro)": [[0, "c.TMC5041_TEST_SEL_SHIFT"]], "tmc5041_tfd_3_mask (c macro)": [[0, "c.TMC5041_TFD_3_MASK"]], "tmc5041_tfd_3_shift (c macro)": [[0, "c.TMC5041_TFD_3_SHIFT"]], "tmc5041_tfd_all_mask (c macro)": [[0, "c.TMC5041_TFD_ALL_MASK"]], "tmc5041_tfd_all_shift (c macro)": [[0, "c.TMC5041_TFD_ALL_SHIFT"]], "tmc5041_toff_mask (c macro)": [[0, "c.TMC5041_TOFF_MASK"]], "tmc5041_toff_shift (c macro)": [[0, "c.TMC5041_TOFF_SHIFT"]], "tmc5041_tzerowait (c macro)": [[0, "c.TMC5041_TZEROWAIT"]], "tmc5041_tzerowait_mask (c macro)": [[0, "c.TMC5041_TZEROWAIT_MASK"]], "tmc5041_tzerowait_shift (c macro)": [[0, "c.TMC5041_TZEROWAIT_SHIFT"]], "tmc5041_t_zerowait_active_mask (c macro)": [[0, "c.TMC5041_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5041_t_zerowait_active_shift (c macro)": [[0, "c.TMC5041_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5041_uv_cp_mask (c macro)": [[0, "c.TMC5041_UV_CP_MASK"]], "tmc5041_uv_cp_shift (c macro)": [[0, "c.TMC5041_UV_CP_SHIFT"]], "tmc5041_v1 (c macro)": [[0, "c.TMC5041_V1"]], "tmc5041_v1__mask (c macro)": [[0, "c.TMC5041_V1__MASK"]], "tmc5041_v1__shift (c macro)": [[0, "c.TMC5041_V1__SHIFT"]], "tmc5041_vactual (c macro)": [[0, "c.TMC5041_VACTUAL"]], "tmc5041_vactual_mask (c macro)": [[0, "c.TMC5041_VACTUAL_MASK"]], "tmc5041_vactual_shift (c macro)": [[0, "c.TMC5041_VACTUAL_SHIFT"]], "tmc5041_vcoolthrs (c macro)": [[0, "c.TMC5041_VCOOLTHRS"]], "tmc5041_vcoolthrs_mask (c macro)": [[0, "c.TMC5041_VCOOLTHRS_MASK"]], "tmc5041_vcoolthrs_shift (c macro)": [[0, "c.TMC5041_VCOOLTHRS_SHIFT"]], "tmc5041_vdcmin (c macro)": [[0, "c.TMC5041_VDCMIN"]], "tmc5041_vdcmin_mask (c macro)": [[0, "c.TMC5041_VDCMIN_MASK"]], "tmc5041_vdcmin_shift (c macro)": [[0, "c.TMC5041_VDCMIN_SHIFT"]], "tmc5041_velocity_reached_mask (c macro)": [[0, "c.TMC5041_VELOCITY_REACHED_MASK"]], "tmc5041_velocity_reached_shift (c macro)": [[0, "c.TMC5041_VELOCITY_REACHED_SHIFT"]], "tmc5041_version_mask (c macro)": [[0, "c.TMC5041_VERSION_MASK"]], "tmc5041_version_shift (c macro)": [[0, "c.TMC5041_VERSION_SHIFT"]], "tmc5041_vhigh (c macro)": [[0, "c.TMC5041_VHIGH"]], "tmc5041_vhighchm_mask (c macro)": [[0, "c.TMC5041_VHIGHCHM_MASK"]], "tmc5041_vhighchm_shift (c macro)": [[0, "c.TMC5041_VHIGHCHM_SHIFT"]], "tmc5041_vhighfs_mask (c macro)": [[0, "c.TMC5041_VHIGHFS_MASK"]], "tmc5041_vhighfs_shift (c macro)": [[0, "c.TMC5041_VHIGHFS_SHIFT"]], "tmc5041_vhigh_mask (c macro)": [[0, "c.TMC5041_VHIGH_MASK"]], "tmc5041_vhigh_shift (c macro)": [[0, "c.TMC5041_VHIGH_SHIFT"]], "tmc5041_vmax (c macro)": [[0, "c.TMC5041_VMAX"]], "tmc5041_vmax_mask (c macro)": [[0, "c.TMC5041_VMAX_MASK"]], "tmc5041_vmax_shift (c macro)": [[0, "c.TMC5041_VMAX_SHIFT"]], "tmc5041_vsense_mask (c macro)": [[0, "c.TMC5041_VSENSE_MASK"]], "tmc5041_vsense_shift (c macro)": [[0, "c.TMC5041_VSENSE_SHIFT"]], "tmc5041_vstart (c macro)": [[0, "c.TMC5041_VSTART"]], "tmc5041_vstart_mask (c macro)": [[0, "c.TMC5041_VSTART_MASK"]], "tmc5041_vstart_shift (c macro)": [[0, "c.TMC5041_VSTART_SHIFT"]], "tmc5041_vstop (c macro)": [[0, "c.TMC5041_VSTOP"]], "tmc5041_vstop_mask (c macro)": [[0, "c.TMC5041_VSTOP_MASK"]], "tmc5041_vstop_shift (c macro)": [[0, "c.TMC5041_VSTOP_SHIFT"]], "tmc5041_vzero_mask (c macro)": [[0, "c.TMC5041_VZERO_MASK"]], "tmc5041_vzero_shift (c macro)": [[0, "c.TMC5041_VZERO_SHIFT"]], "tmc5041_w0_mask (c macro)": [[0, "c.TMC5041_W0_MASK"]], "tmc5041_w0_shift (c macro)": [[0, "c.TMC5041_W0_SHIFT"]], "tmc5041_w1_mask (c macro)": [[0, "c.TMC5041_W1_MASK"]], "tmc5041_w1_shift (c macro)": [[0, "c.TMC5041_W1_SHIFT"]], "tmc5041_w2_mask (c macro)": [[0, "c.TMC5041_W2_MASK"]], "tmc5041_w2_shift (c macro)": [[0, "c.TMC5041_W2_SHIFT"]], "tmc5041_w3_mask (c macro)": [[0, "c.TMC5041_W3_MASK"]], "tmc5041_w3_shift (c macro)": [[0, "c.TMC5041_W3_SHIFT"]], "tmc5041_write_bit (c macro)": [[0, "c.TMC5041_WRITE_BIT"]], "tmc5041_x1_mask (c macro)": [[0, "c.TMC5041_X1_MASK"]], "tmc5041_x1_shift (c macro)": [[0, "c.TMC5041_X1_SHIFT"]], "tmc5041_x2_mask (c macro)": [[0, "c.TMC5041_X2_MASK"]], "tmc5041_x2_shift (c macro)": [[0, "c.TMC5041_X2_SHIFT"]], "tmc5041_x3_mask (c macro)": [[0, "c.TMC5041_X3_MASK"]], "tmc5041_x3_shift (c macro)": [[0, "c.TMC5041_X3_SHIFT"]], "tmc5041_xactual (c macro)": [[0, "c.TMC5041_XACTUAL"]], "tmc5041_xactual_mask (c macro)": [[0, "c.TMC5041_XACTUAL_MASK"]], "tmc5041_xactual_shift (c macro)": [[0, "c.TMC5041_XACTUAL_SHIFT"]], "tmc5041_xlatch (c macro)": [[0, "c.TMC5041_XLATCH"]], "tmc5041_xlatch_mask (c macro)": [[0, "c.TMC5041_XLATCH_MASK"]], "tmc5041_xlatch_shift (c macro)": [[0, "c.TMC5041_XLATCH_SHIFT"]], "tmc5041_xtarget (c macro)": [[0, "c.TMC5041_XTARGET"]], "tmc5041_xtarget_mask (c macro)": [[0, "c.TMC5041_XTARGET_MASK"]], "tmc5041_xtarget_shift (c macro)": [[0, "c.TMC5041_XTARGET_SHIFT"]], "tmc5041_x_compare (c macro)": [[0, "c.TMC5041_X_COMPARE"]], "tmc5041_x_compare_mask (c macro)": [[0, "c.TMC5041_X_COMPARE_MASK"]], "tmc5041_x_compare_shift (c macro)": [[0, "c.TMC5041_X_COMPARE_SHIFT"]], "tmc5062typedef (c++ struct)": [[0, "_CPPv414TMC5062TypeDef"]], "tmc5062typedef::chipfrequency (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef13chipFrequencyE"]], "tmc5062typedef::config (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef6configE"]], "tmc5062typedef::measurementinterval (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef19measurementIntervalE"]], "tmc5062typedef::motors (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef6motorsE"]], "tmc5062typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef7oldTickE"]], "tmc5062typedef::oldxactual (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef10oldXActualE"]], "tmc5062typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef14registerAccessE"]], "tmc5062typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef18registerResetStateE"]], "tmc5062typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5062TypeDef8velocityE"]], "tmc5062_a1 (c macro)": [[0, "c.TMC5062_A1"]], "tmc5062_a1_mask (c macro)": [[0, "c.TMC5062_A1_MASK"]], "tmc5062_a1_shift (c macro)": [[0, "c.TMC5062_A1_SHIFT"]], "tmc5062_address_mask (c macro)": [[0, "c.TMC5062_ADDRESS_MASK"]], "tmc5062_amax (c macro)": [[0, "c.TMC5062_AMAX"]], "tmc5062_amax_mask (c macro)": [[0, "c.TMC5062_AMAX_MASK"]], "tmc5062_amax_shift (c macro)": [[0, "c.TMC5062_AMAX_SHIFT"]], "tmc5062_chm_mask (c macro)": [[0, "c.TMC5062_CHM_MASK"]], "tmc5062_chm_shift (c macro)": [[0, "c.TMC5062_CHM_SHIFT"]], "tmc5062_chopconf (c macro)": [[0, "c.TMC5062_CHOPCONF"]], "tmc5062_clr_cont_mask (c macro)": [[0, "c.TMC5062_CLR_CONT_MASK"]], "tmc5062_clr_cont_shift (c macro)": [[0, "c.TMC5062_CLR_CONT_SHIFT"]], "tmc5062_clr_enc_x_mask (c macro)": [[0, "c.TMC5062_CLR_ENC_X_MASK"]], "tmc5062_clr_enc_x_shift (c macro)": [[0, "c.TMC5062_CLR_ENC_X_SHIFT"]], "tmc5062_clr_once_mask (c macro)": [[0, "c.TMC5062_CLR_ONCE_MASK"]], "tmc5062_clr_once_shift (c macro)": [[0, "c.TMC5062_CLR_ONCE_SHIFT"]], "tmc5062_coolconf (c macro)": [[0, "c.TMC5062_COOLCONF"]], "tmc5062_cs_actual_mask (c macro)": [[0, "c.TMC5062_CS_ACTUAL_MASK"]], "tmc5062_cs_actual_shift (c macro)": [[0, "c.TMC5062_CS_ACTUAL_SHIFT"]], "tmc5062_cur_a_mask (c macro)": [[0, "c.TMC5062_CUR_A_MASK"]], "tmc5062_cur_a_shift (c macro)": [[0, "c.TMC5062_CUR_A_SHIFT"]], "tmc5062_cur_b_mask (c macro)": [[0, "c.TMC5062_CUR_B_MASK"]], "tmc5062_cur_b_shift (c macro)": [[0, "c.TMC5062_CUR_B_SHIFT"]], "tmc5062_d1 (c macro)": [[0, "c.TMC5062_D1"]], "tmc5062_d1_mask (c macro)": [[0, "c.TMC5062_D1_MASK"]], "tmc5062_d1_shift (c macro)": [[0, "c.TMC5062_D1_SHIFT"]], "tmc5062_dcctrl (c macro)": [[0, "c.TMC5062_DCCTRL"]], "tmc5062_disfdcc_mask (c macro)": [[0, "c.TMC5062_DISFDCC_MASK"]], "tmc5062_disfdcc_shift (c macro)": [[0, "c.TMC5062_DISFDCC_SHIFT"]], "tmc5062_diss2g_mask (c macro)": [[0, "c.TMC5062_DISS2G_MASK"]], "tmc5062_diss2g_shift (c macro)": [[0, "c.TMC5062_DISS2G_SHIFT"]], "tmc5062_dmax (c macro)": [[0, "c.TMC5062_DMAX"]], "tmc5062_dmax_mask (c macro)": [[0, "c.TMC5062_DMAX_MASK"]], "tmc5062_dmax_shift (c macro)": [[0, "c.TMC5062_DMAX_SHIFT"]], "tmc5062_drvstatus (c macro)": [[0, "c.TMC5062_DRVSTATUS"]], "tmc5062_drv_enn_mask (c macro)": [[0, "c.TMC5062_DRV_ENN_MASK"]], "tmc5062_drv_enn_shift (c macro)": [[0, "c.TMC5062_DRV_ENN_SHIFT"]], "tmc5062_drv_err1_mask (c macro)": [[0, "c.TMC5062_DRV_ERR1_MASK"]], "tmc5062_drv_err1_shift (c macro)": [[0, "c.TMC5062_DRV_ERR1_SHIFT"]], "tmc5062_enc1_refsel_mask (c macro)": [[0, "c.TMC5062_ENC1_REFSEL_MASK"]], "tmc5062_enc1_refsel_shift (c macro)": [[0, "c.TMC5062_ENC1_REFSEL_SHIFT"]], "tmc5062_enc2_enable_mask (c macro)": [[0, "c.TMC5062_ENC2_ENABLE_MASK"]], "tmc5062_enc2_enable_shift (c macro)": [[0, "c.TMC5062_ENC2_ENABLE_SHIFT"]], "tmc5062_enc2_refsel_mask (c macro)": [[0, "c.TMC5062_ENC2_REFSEL_MASK"]], "tmc5062_enc2_refsel_shift (c macro)": [[0, "c.TMC5062_ENC2_REFSEL_SHIFT"]], "tmc5062_encmode (c macro)": [[0, "c.TMC5062_ENCMODE"]], "tmc5062_enc_const (c macro)": [[0, "c.TMC5062_ENC_CONST"]], "tmc5062_enc_latch (c macro)": [[0, "c.TMC5062_ENC_LATCH"]], "tmc5062_enc_latch_mask (c macro)": [[0, "c.TMC5062_ENC_LATCH_MASK"]], "tmc5062_enc_latch_shift (c macro)": [[0, "c.TMC5062_ENC_LATCH_SHIFT"]], "tmc5062_enc_sel_decimal_mask (c macro)": [[0, "c.TMC5062_ENC_SEL_DECIMAL_MASK"]], "tmc5062_enc_sel_decimal_shift (c macro)": [[0, "c.TMC5062_ENC_SEL_DECIMAL_SHIFT"]], "tmc5062_enc_status (c macro)": [[0, "c.TMC5062_ENC_STATUS"]], "tmc5062_enc_status_mask (c macro)": [[0, "c.TMC5062_ENC_STATUS_MASK"]], "tmc5062_enc_status_shift (c macro)": [[0, "c.TMC5062_ENC_STATUS_SHIFT"]], "tmc5062_en_latch_encoder_mask (c macro)": [[0, "c.TMC5062_EN_LATCH_ENCODER_MASK"]], "tmc5062_en_latch_encoder_shift (c macro)": [[0, "c.TMC5062_EN_LATCH_ENCODER_SHIFT"]], "tmc5062_en_softstop_mask (c macro)": [[0, "c.TMC5062_EN_SOFTSTOP_MASK"]], "tmc5062_en_softstop_shift (c macro)": [[0, "c.TMC5062_EN_SOFTSTOP_SHIFT"]], "tmc5062_event_pos_reached_mask (c macro)": [[0, "c.TMC5062_EVENT_POS_REACHED_MASK"]], "tmc5062_event_pos_reached_shift (c macro)": [[0, "c.TMC5062_EVENT_POS_REACHED_SHIFT"]], "tmc5062_event_stop_l_mask (c macro)": [[0, "c.TMC5062_EVENT_STOP_L_MASK"]], "tmc5062_event_stop_l_shift (c macro)": [[0, "c.TMC5062_EVENT_STOP_L_SHIFT"]], "tmc5062_event_stop_r_mask (c macro)": [[0, "c.TMC5062_EVENT_STOP_R_MASK"]], "tmc5062_event_stop_r_shift (c macro)": [[0, "c.TMC5062_EVENT_STOP_R_SHIFT"]], "tmc5062_event_stop_sg_mask (c macro)": [[0, "c.TMC5062_EVENT_STOP_SG_MASK"]], "tmc5062_event_stop_sg_shift (c macro)": [[0, "c.TMC5062_EVENT_STOP_SG_SHIFT"]], "tmc5062_field_read (c macro)": [[0, "c.TMC5062_FIELD_READ"]], "tmc5062_field_write (c macro)": [[0, "c.TMC5062_FIELD_WRITE"]], "tmc5062_fractional_mask (c macro)": [[0, "c.TMC5062_FRACTIONAL_MASK"]], "tmc5062_fractional_shift (c macro)": [[0, "c.TMC5062_FRACTIONAL_SHIFT"]], "tmc5062_fsactive_mask (c macro)": [[0, "c.TMC5062_FSACTIVE_MASK"]], "tmc5062_fsactive_shift (c macro)": [[0, "c.TMC5062_FSACTIVE_SHIFT"]], "tmc5062_gconf (c macro)": [[0, "c.TMC5062_GCONF"]], "tmc5062_gstat (c macro)": [[0, "c.TMC5062_GSTAT"]], "tmc5062_hend_mask (c macro)": [[0, "c.TMC5062_HEND_MASK"]], "tmc5062_hend_shift (c macro)": [[0, "c.TMC5062_HEND_SHIFT"]], "tmc5062_hstrt_mask (c macro)": [[0, "c.TMC5062_HSTRT_MASK"]], "tmc5062_hstrt_shift (c macro)": [[0, "c.TMC5062_HSTRT_SHIFT"]], "tmc5062_ifcnt (c macro)": [[0, "c.TMC5062_IFCNT"]], "tmc5062_ignore_ab_mask (c macro)": [[0, "c.TMC5062_IGNORE_AB_MASK"]], "tmc5062_ignore_ab_shift (c macro)": [[0, "c.TMC5062_IGNORE_AB_SHIFT"]], "tmc5062_iholddelay_mask (c macro)": [[0, "c.TMC5062_IHOLDDELAY_MASK"]], "tmc5062_iholddelay_shift (c macro)": [[0, "c.TMC5062_IHOLDDELAY_SHIFT"]], "tmc5062_ihold_irun (c macro)": [[0, "c.TMC5062_IHOLD_IRUN"]], "tmc5062_ihold_mask (c macro)": [[0, "c.TMC5062_IHOLD_MASK"]], "tmc5062_ihold_shift (c macro)": [[0, "c.TMC5062_IHOLD_SHIFT"]], "tmc5062_inp_out (c macro)": [[0, "c.TMC5062_INP_OUT"]], "tmc5062_integer_mask (c macro)": [[0, "c.TMC5062_INTEGER_MASK"]], "tmc5062_integer_shift (c macro)": [[0, "c.TMC5062_INTEGER_SHIFT"]], "tmc5062_io0_in_mask (c macro)": [[0, "c.TMC5062_IO0_IN_MASK"]], "tmc5062_io0_in_shift (c macro)": [[0, "c.TMC5062_IO0_IN_SHIFT"]], "tmc5062_io0_out_mask (c macro)": [[0, "c.TMC5062_IO0_OUT_MASK"]], "tmc5062_io0_out_shift (c macro)": [[0, "c.TMC5062_IO0_OUT_SHIFT"]], "tmc5062_io1_in_mask (c macro)": [[0, "c.TMC5062_IO1_IN_MASK"]], "tmc5062_io1_in_shift (c macro)": [[0, "c.TMC5062_IO1_IN_SHIFT"]], "tmc5062_io1_out_mask (c macro)": [[0, "c.TMC5062_IO1_OUT_MASK"]], "tmc5062_io1_out_shift (c macro)": [[0, "c.TMC5062_IO1_OUT_SHIFT"]], "tmc5062_io2_in_mask (c macro)": [[0, "c.TMC5062_IO2_IN_MASK"]], "tmc5062_io2_in_shift (c macro)": [[0, "c.TMC5062_IO2_IN_SHIFT"]], "tmc5062_io2_out_mask (c macro)": [[0, "c.TMC5062_IO2_OUT_MASK"]], "tmc5062_io2_out_shift (c macro)": [[0, "c.TMC5062_IO2_OUT_SHIFT"]], "tmc5062_io3_in_mask (c macro)": [[0, "c.TMC5062_IO3_IN_MASK"]], "tmc5062_io3_in_shift (c macro)": [[0, "c.TMC5062_IO3_IN_SHIFT"]], "tmc5062_io3_out_mask (c macro)": [[0, "c.TMC5062_IO3_OUT_MASK"]], "tmc5062_io3_out_shift (c macro)": [[0, "c.TMC5062_IO3_OUT_SHIFT"]], "tmc5062_ioddr0_mask (c macro)": [[0, "c.TMC5062_IODDR0_MASK"]], "tmc5062_ioddr0_shift (c macro)": [[0, "c.TMC5062_IODDR0_SHIFT"]], "tmc5062_ioddr1_mask (c macro)": [[0, "c.TMC5062_IODDR1_MASK"]], "tmc5062_ioddr1_shift (c macro)": [[0, "c.TMC5062_IODDR1_SHIFT"]], "tmc5062_ioddr2_mask (c macro)": [[0, "c.TMC5062_IODDR2_MASK"]], "tmc5062_ioddr2_shift (c macro)": [[0, "c.TMC5062_IODDR2_SHIFT"]], "tmc5062_ioddr3_mask (c macro)": [[0, "c.TMC5062_IODDR3_MASK"]], "tmc5062_ioddr3_shift (c macro)": [[0, "c.TMC5062_IODDR3_SHIFT"]], "tmc5062_ion_in_mask (c macro)": [[0, "c.TMC5062_ION_IN_MASK"]], "tmc5062_ion_in_shift (c macro)": [[0, "c.TMC5062_ION_IN_SHIFT"]], "tmc5062_iop_in_mask (c macro)": [[0, "c.TMC5062_IOP_IN_MASK"]], "tmc5062_iop_in_shift (c macro)": [[0, "c.TMC5062_IOP_IN_SHIFT"]], "tmc5062_irun_mask (c macro)": [[0, "c.TMC5062_IRUN_MASK"]], "tmc5062_irun_shift (c macro)": [[0, "c.TMC5062_IRUN_SHIFT"]], "tmc5062_latch_l_active_mask (c macro)": [[0, "c.TMC5062_LATCH_L_ACTIVE_MASK"]], "tmc5062_latch_l_active_shift (c macro)": [[0, "c.TMC5062_LATCH_L_ACTIVE_SHIFT"]], "tmc5062_latch_l_inactive_mask (c macro)": [[0, "c.TMC5062_LATCH_L_INACTIVE_MASK"]], "tmc5062_latch_l_inactive_shift (c macro)": [[0, "c.TMC5062_LATCH_L_INACTIVE_SHIFT"]], "tmc5062_latch_r_active_mask (c macro)": [[0, "c.TMC5062_LATCH_R_ACTIVE_MASK"]], "tmc5062_latch_r_active_shift (c macro)": [[0, "c.TMC5062_LATCH_R_ACTIVE_SHIFT"]], "tmc5062_latch_r_inactive_mask (c macro)": [[0, "c.TMC5062_LATCH_R_INACTIVE_MASK"]], "tmc5062_latch_r_inactive_shift (c macro)": [[0, "c.TMC5062_LATCH_R_INACTIVE_SHIFT"]], "tmc5062_latch_x_act_mask (c macro)": [[0, "c.TMC5062_LATCH_X_ACT_MASK"]], "tmc5062_latch_x_act_shift (c macro)": [[0, "c.TMC5062_LATCH_X_ACT_SHIFT"]], "tmc5062_lock_gconf_mask (c macro)": [[0, "c.TMC5062_LOCK_GCONF_MASK"]], "tmc5062_lock_gconf_shift (c macro)": [[0, "c.TMC5062_LOCK_GCONF_SHIFT"]], "tmc5062_max_acceleration (c macro)": [[0, "c.TMC5062_MAX_ACCELERATION"]], "tmc5062_max_velocity (c macro)": [[0, "c.TMC5062_MAX_VELOCITY"]], "tmc5062_mode_hold (c macro)": [[0, "c.TMC5062_MODE_HOLD"]], "tmc5062_mode_position (c macro)": [[0, "c.TMC5062_MODE_POSITION"]], "tmc5062_mode_velneg (c macro)": [[0, "c.TMC5062_MODE_VELNEG"]], "tmc5062_mode_velpos (c macro)": [[0, "c.TMC5062_MODE_VELPOS"]], "tmc5062_motors (c macro)": [[0, "c.TMC5062_MOTORS"]], "tmc5062_mres_mask (c macro)": [[0, "c.TMC5062_MRES_MASK"]], "tmc5062_mres_shift (c macro)": [[0, "c.TMC5062_MRES_SHIFT"]], "tmc5062_mscnt (c macro)": [[0, "c.TMC5062_MSCNT"]], "tmc5062_mscnt_mask (c macro)": [[0, "c.TMC5062_MSCNT_MASK"]], "tmc5062_mscnt_shift (c macro)": [[0, "c.TMC5062_MSCNT_SHIFT"]], "tmc5062_mscuract (c macro)": [[0, "c.TMC5062_MSCURACT"]], "tmc5062_mslut0 (c macro)": [[0, "c.TMC5062_MSLUT0"]], "tmc5062_mslut1 (c macro)": [[0, "c.TMC5062_MSLUT1"]], "tmc5062_mslut2 (c macro)": [[0, "c.TMC5062_MSLUT2"]], "tmc5062_mslut3 (c macro)": [[0, "c.TMC5062_MSLUT3"]], "tmc5062_mslut4 (c macro)": [[0, "c.TMC5062_MSLUT4"]], "tmc5062_mslut5 (c macro)": [[0, "c.TMC5062_MSLUT5"]], "tmc5062_mslut6 (c macro)": [[0, "c.TMC5062_MSLUT6"]], "tmc5062_mslut7 (c macro)": [[0, "c.TMC5062_MSLUT7"]], "tmc5062_mslutsel (c macro)": [[0, "c.TMC5062_MSLUTSEL"]], "tmc5062_mslutstart (c macro)": [[0, "c.TMC5062_MSLUTSTART"]], "tmc5062_microsteptable (c++ struct)": [[0, "_CPPv422TMC5062_MicroStepTable"]], "tmc5062_microsteptable::lut_0 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable5LUT_0E"]], "tmc5062_microsteptable::lut_1 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable5LUT_1E"]], "tmc5062_microsteptable::lut_2 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable5LUT_2E"]], "tmc5062_microsteptable::lut_3 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable5LUT_3E"]], "tmc5062_microsteptable::lut_4 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable5LUT_4E"]], "tmc5062_microsteptable::lut_5 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable5LUT_5E"]], "tmc5062_microsteptable::lut_6 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable5LUT_6E"]], "tmc5062_microsteptable::lut_7 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable5LUT_7E"]], "tmc5062_microsteptable::start_sin (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable9START_SINE"]], "tmc5062_microsteptable::start_sin90 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable11START_SIN90E"]], "tmc5062_microsteptable::w0 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable2W0E"]], "tmc5062_microsteptable::w1 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable2W1E"]], "tmc5062_microsteptable::w2 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable2W2E"]], "tmc5062_microsteptable::w3 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable2W3E"]], "tmc5062_microsteptable::x1 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable2X1E"]], "tmc5062_microsteptable::x2 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable2X2E"]], "tmc5062_microsteptable::x3 (c++ member)": [[0, "_CPPv4N22TMC5062_MicroStepTable2X3E"]], "tmc5062_offset_mask (c macro)": [[0, "c.TMC5062_OFFSET_MASK"]], "tmc5062_offset_shift (c macro)": [[0, "c.TMC5062_OFFSET_SHIFT"]], "tmc5062_ofs0_mask (c macro)": [[0, "c.TMC5062_OFS0_MASK"]], "tmc5062_ofs0_shift (c macro)": [[0, "c.TMC5062_OFS0_SHIFT"]], "tmc5062_ofs100_mask (c macro)": [[0, "c.TMC5062_OFS100_MASK"]], "tmc5062_ofs100_shift (c macro)": [[0, "c.TMC5062_OFS100_SHIFT"]], "tmc5062_ofs101_mask (c macro)": [[0, "c.TMC5062_OFS101_MASK"]], "tmc5062_ofs101_shift (c macro)": [[0, "c.TMC5062_OFS101_SHIFT"]], "tmc5062_ofs102_mask (c macro)": [[0, "c.TMC5062_OFS102_MASK"]], "tmc5062_ofs102_shift (c macro)": [[0, "c.TMC5062_OFS102_SHIFT"]], "tmc5062_ofs103_mask (c macro)": [[0, "c.TMC5062_OFS103_MASK"]], "tmc5062_ofs103_shift (c macro)": [[0, "c.TMC5062_OFS103_SHIFT"]], "tmc5062_ofs104_mask (c macro)": [[0, "c.TMC5062_OFS104_MASK"]], "tmc5062_ofs104_shift (c macro)": [[0, "c.TMC5062_OFS104_SHIFT"]], "tmc5062_ofs105_mask (c macro)": [[0, "c.TMC5062_OFS105_MASK"]], "tmc5062_ofs105_shift (c macro)": [[0, "c.TMC5062_OFS105_SHIFT"]], "tmc5062_ofs106_mask (c macro)": [[0, "c.TMC5062_OFS106_MASK"]], "tmc5062_ofs106_shift (c macro)": [[0, "c.TMC5062_OFS106_SHIFT"]], "tmc5062_ofs107_mask (c macro)": [[0, "c.TMC5062_OFS107_MASK"]], "tmc5062_ofs107_shift (c macro)": [[0, "c.TMC5062_OFS107_SHIFT"]], "tmc5062_ofs108_mask (c macro)": [[0, "c.TMC5062_OFS108_MASK"]], "tmc5062_ofs108_shift (c macro)": [[0, "c.TMC5062_OFS108_SHIFT"]], "tmc5062_ofs109_mask (c macro)": [[0, "c.TMC5062_OFS109_MASK"]], "tmc5062_ofs109_shift (c macro)": [[0, "c.TMC5062_OFS109_SHIFT"]], "tmc5062_ofs10_mask (c macro)": [[0, "c.TMC5062_OFS10_MASK"]], "tmc5062_ofs10_shift (c macro)": [[0, "c.TMC5062_OFS10_SHIFT"]], "tmc5062_ofs110_mask (c macro)": [[0, "c.TMC5062_OFS110_MASK"]], "tmc5062_ofs110_shift (c macro)": [[0, "c.TMC5062_OFS110_SHIFT"]], "tmc5062_ofs111_mask (c macro)": [[0, "c.TMC5062_OFS111_MASK"]], "tmc5062_ofs111_shift (c macro)": [[0, "c.TMC5062_OFS111_SHIFT"]], "tmc5062_ofs112_mask (c macro)": [[0, "c.TMC5062_OFS112_MASK"]], "tmc5062_ofs112_shift (c macro)": [[0, "c.TMC5062_OFS112_SHIFT"]], "tmc5062_ofs113_mask (c macro)": [[0, "c.TMC5062_OFS113_MASK"]], "tmc5062_ofs113_shift (c macro)": [[0, "c.TMC5062_OFS113_SHIFT"]], "tmc5062_ofs114_mask (c macro)": [[0, "c.TMC5062_OFS114_MASK"]], "tmc5062_ofs114_shift (c macro)": [[0, "c.TMC5062_OFS114_SHIFT"]], "tmc5062_ofs115_mask (c macro)": [[0, "c.TMC5062_OFS115_MASK"]], "tmc5062_ofs115_shift (c macro)": [[0, "c.TMC5062_OFS115_SHIFT"]], "tmc5062_ofs116_mask (c macro)": [[0, "c.TMC5062_OFS116_MASK"]], "tmc5062_ofs116_shift (c macro)": [[0, "c.TMC5062_OFS116_SHIFT"]], "tmc5062_ofs117_mask (c macro)": [[0, "c.TMC5062_OFS117_MASK"]], "tmc5062_ofs117_shift (c macro)": [[0, "c.TMC5062_OFS117_SHIFT"]], "tmc5062_ofs118_mask (c macro)": [[0, "c.TMC5062_OFS118_MASK"]], "tmc5062_ofs118_shift (c macro)": [[0, "c.TMC5062_OFS118_SHIFT"]], "tmc5062_ofs119_mask (c macro)": [[0, "c.TMC5062_OFS119_MASK"]], "tmc5062_ofs119_shift (c macro)": [[0, "c.TMC5062_OFS119_SHIFT"]], "tmc5062_ofs11_mask (c macro)": [[0, "c.TMC5062_OFS11_MASK"]], "tmc5062_ofs11_shift (c macro)": [[0, "c.TMC5062_OFS11_SHIFT"]], "tmc5062_ofs120_mask (c macro)": [[0, "c.TMC5062_OFS120_MASK"]], "tmc5062_ofs120_shift (c macro)": [[0, "c.TMC5062_OFS120_SHIFT"]], "tmc5062_ofs121_mask (c macro)": [[0, "c.TMC5062_OFS121_MASK"]], "tmc5062_ofs121_shift (c macro)": [[0, "c.TMC5062_OFS121_SHIFT"]], "tmc5062_ofs122_mask (c macro)": [[0, "c.TMC5062_OFS122_MASK"]], "tmc5062_ofs122_shift (c macro)": [[0, "c.TMC5062_OFS122_SHIFT"]], "tmc5062_ofs123_mask (c macro)": [[0, "c.TMC5062_OFS123_MASK"]], "tmc5062_ofs123_shift (c macro)": [[0, "c.TMC5062_OFS123_SHIFT"]], "tmc5062_ofs124_mask (c macro)": [[0, "c.TMC5062_OFS124_MASK"]], "tmc5062_ofs124_shift (c macro)": [[0, "c.TMC5062_OFS124_SHIFT"]], "tmc5062_ofs125_mask (c macro)": [[0, "c.TMC5062_OFS125_MASK"]], "tmc5062_ofs125_shift (c macro)": [[0, "c.TMC5062_OFS125_SHIFT"]], "tmc5062_ofs126_mask (c macro)": [[0, "c.TMC5062_OFS126_MASK"]], "tmc5062_ofs126_shift (c macro)": [[0, "c.TMC5062_OFS126_SHIFT"]], "tmc5062_ofs127_mask (c macro)": [[0, "c.TMC5062_OFS127_MASK"]], "tmc5062_ofs127_shift (c macro)": [[0, "c.TMC5062_OFS127_SHIFT"]], "tmc5062_ofs128_mask (c macro)": [[0, "c.TMC5062_OFS128_MASK"]], "tmc5062_ofs128_shift (c macro)": [[0, "c.TMC5062_OFS128_SHIFT"]], "tmc5062_ofs129_mask (c macro)": [[0, "c.TMC5062_OFS129_MASK"]], "tmc5062_ofs129_shift (c macro)": [[0, "c.TMC5062_OFS129_SHIFT"]], "tmc5062_ofs12_mask (c macro)": [[0, "c.TMC5062_OFS12_MASK"]], "tmc5062_ofs12_shift (c macro)": [[0, "c.TMC5062_OFS12_SHIFT"]], "tmc5062_ofs130_mask (c macro)": [[0, "c.TMC5062_OFS130_MASK"]], "tmc5062_ofs130_shift (c macro)": [[0, "c.TMC5062_OFS130_SHIFT"]], "tmc5062_ofs131_mask (c macro)": [[0, "c.TMC5062_OFS131_MASK"]], "tmc5062_ofs131_shift (c macro)": [[0, "c.TMC5062_OFS131_SHIFT"]], "tmc5062_ofs132_mask (c macro)": [[0, "c.TMC5062_OFS132_MASK"]], "tmc5062_ofs132_shift (c macro)": [[0, "c.TMC5062_OFS132_SHIFT"]], "tmc5062_ofs133_mask (c macro)": [[0, "c.TMC5062_OFS133_MASK"]], "tmc5062_ofs133_shift (c macro)": [[0, "c.TMC5062_OFS133_SHIFT"]], "tmc5062_ofs134_mask (c macro)": [[0, "c.TMC5062_OFS134_MASK"]], "tmc5062_ofs134_shift (c macro)": [[0, "c.TMC5062_OFS134_SHIFT"]], "tmc5062_ofs135_mask (c macro)": [[0, "c.TMC5062_OFS135_MASK"]], "tmc5062_ofs135_shift (c macro)": [[0, "c.TMC5062_OFS135_SHIFT"]], "tmc5062_ofs136_mask (c macro)": [[0, "c.TMC5062_OFS136_MASK"]], "tmc5062_ofs136_shift (c macro)": [[0, "c.TMC5062_OFS136_SHIFT"]], "tmc5062_ofs137_mask (c macro)": [[0, "c.TMC5062_OFS137_MASK"]], "tmc5062_ofs137_shift (c macro)": [[0, "c.TMC5062_OFS137_SHIFT"]], "tmc5062_ofs138_mask (c macro)": [[0, "c.TMC5062_OFS138_MASK"]], "tmc5062_ofs138_shift (c macro)": [[0, "c.TMC5062_OFS138_SHIFT"]], "tmc5062_ofs139_mask (c macro)": [[0, "c.TMC5062_OFS139_MASK"]], "tmc5062_ofs139_shift (c macro)": [[0, "c.TMC5062_OFS139_SHIFT"]], "tmc5062_ofs13_mask (c macro)": [[0, "c.TMC5062_OFS13_MASK"]], "tmc5062_ofs13_shift (c macro)": [[0, "c.TMC5062_OFS13_SHIFT"]], "tmc5062_ofs140_mask (c macro)": [[0, "c.TMC5062_OFS140_MASK"]], "tmc5062_ofs140_shift (c macro)": [[0, "c.TMC5062_OFS140_SHIFT"]], "tmc5062_ofs141_mask (c macro)": [[0, "c.TMC5062_OFS141_MASK"]], "tmc5062_ofs141_shift (c macro)": [[0, "c.TMC5062_OFS141_SHIFT"]], "tmc5062_ofs142_mask (c macro)": [[0, "c.TMC5062_OFS142_MASK"]], "tmc5062_ofs142_shift (c macro)": [[0, "c.TMC5062_OFS142_SHIFT"]], "tmc5062_ofs143_mask (c macro)": [[0, "c.TMC5062_OFS143_MASK"]], "tmc5062_ofs143_shift (c macro)": [[0, "c.TMC5062_OFS143_SHIFT"]], "tmc5062_ofs144_mask (c macro)": [[0, "c.TMC5062_OFS144_MASK"]], "tmc5062_ofs144_shift (c macro)": [[0, "c.TMC5062_OFS144_SHIFT"]], "tmc5062_ofs145_mask (c macro)": [[0, "c.TMC5062_OFS145_MASK"]], "tmc5062_ofs145_shift (c macro)": [[0, "c.TMC5062_OFS145_SHIFT"]], "tmc5062_ofs146_mask (c macro)": [[0, "c.TMC5062_OFS146_MASK"]], "tmc5062_ofs146_shift (c macro)": [[0, "c.TMC5062_OFS146_SHIFT"]], "tmc5062_ofs147_mask (c macro)": [[0, "c.TMC5062_OFS147_MASK"]], "tmc5062_ofs147_shift (c macro)": [[0, "c.TMC5062_OFS147_SHIFT"]], "tmc5062_ofs148_mask (c macro)": [[0, "c.TMC5062_OFS148_MASK"]], "tmc5062_ofs148_shift (c macro)": [[0, "c.TMC5062_OFS148_SHIFT"]], "tmc5062_ofs149_mask (c macro)": [[0, "c.TMC5062_OFS149_MASK"]], "tmc5062_ofs149_shift (c macro)": [[0, "c.TMC5062_OFS149_SHIFT"]], "tmc5062_ofs14_mask (c macro)": [[0, "c.TMC5062_OFS14_MASK"]], "tmc5062_ofs14_shift (c macro)": [[0, "c.TMC5062_OFS14_SHIFT"]], "tmc5062_ofs150_mask (c macro)": [[0, "c.TMC5062_OFS150_MASK"]], "tmc5062_ofs150_shift (c macro)": [[0, "c.TMC5062_OFS150_SHIFT"]], "tmc5062_ofs151_mask (c macro)": [[0, "c.TMC5062_OFS151_MASK"]], "tmc5062_ofs151_shift (c macro)": [[0, "c.TMC5062_OFS151_SHIFT"]], "tmc5062_ofs152_mask (c macro)": [[0, "c.TMC5062_OFS152_MASK"]], "tmc5062_ofs152_shift (c macro)": [[0, "c.TMC5062_OFS152_SHIFT"]], "tmc5062_ofs153_mask (c macro)": [[0, "c.TMC5062_OFS153_MASK"]], "tmc5062_ofs153_shift (c macro)": [[0, "c.TMC5062_OFS153_SHIFT"]], "tmc5062_ofs154_mask (c macro)": [[0, "c.TMC5062_OFS154_MASK"]], "tmc5062_ofs154_shift (c macro)": [[0, "c.TMC5062_OFS154_SHIFT"]], "tmc5062_ofs155_mask (c macro)": [[0, "c.TMC5062_OFS155_MASK"]], "tmc5062_ofs155_shift (c macro)": [[0, "c.TMC5062_OFS155_SHIFT"]], "tmc5062_ofs156_mask (c macro)": [[0, "c.TMC5062_OFS156_MASK"]], "tmc5062_ofs156_shift (c macro)": [[0, "c.TMC5062_OFS156_SHIFT"]], "tmc5062_ofs157_mask (c macro)": [[0, "c.TMC5062_OFS157_MASK"]], "tmc5062_ofs157_shift (c macro)": [[0, "c.TMC5062_OFS157_SHIFT"]], "tmc5062_ofs158_mask (c macro)": [[0, "c.TMC5062_OFS158_MASK"]], "tmc5062_ofs158_shift (c macro)": [[0, "c.TMC5062_OFS158_SHIFT"]], "tmc5062_ofs159_mask (c macro)": [[0, "c.TMC5062_OFS159_MASK"]], "tmc5062_ofs159_shift (c macro)": [[0, "c.TMC5062_OFS159_SHIFT"]], "tmc5062_ofs15_mask (c macro)": [[0, "c.TMC5062_OFS15_MASK"]], "tmc5062_ofs15_shift (c macro)": [[0, "c.TMC5062_OFS15_SHIFT"]], "tmc5062_ofs160_mask (c macro)": [[0, "c.TMC5062_OFS160_MASK"]], "tmc5062_ofs160_shift (c macro)": [[0, "c.TMC5062_OFS160_SHIFT"]], "tmc5062_ofs161_mask (c macro)": [[0, "c.TMC5062_OFS161_MASK"]], "tmc5062_ofs161_shift (c macro)": [[0, "c.TMC5062_OFS161_SHIFT"]], "tmc5062_ofs162_mask (c macro)": [[0, "c.TMC5062_OFS162_MASK"]], "tmc5062_ofs162_shift (c macro)": [[0, "c.TMC5062_OFS162_SHIFT"]], "tmc5062_ofs163_mask (c macro)": [[0, "c.TMC5062_OFS163_MASK"]], "tmc5062_ofs163_shift (c macro)": [[0, "c.TMC5062_OFS163_SHIFT"]], "tmc5062_ofs164_mask (c macro)": [[0, "c.TMC5062_OFS164_MASK"]], "tmc5062_ofs164_shift (c macro)": [[0, "c.TMC5062_OFS164_SHIFT"]], "tmc5062_ofs165_mask (c macro)": [[0, "c.TMC5062_OFS165_MASK"]], "tmc5062_ofs165_shift (c macro)": [[0, "c.TMC5062_OFS165_SHIFT"]], "tmc5062_ofs166_mask (c macro)": [[0, "c.TMC5062_OFS166_MASK"]], "tmc5062_ofs166_shift (c macro)": [[0, "c.TMC5062_OFS166_SHIFT"]], "tmc5062_ofs167_mask (c macro)": [[0, "c.TMC5062_OFS167_MASK"]], "tmc5062_ofs167_shift (c macro)": [[0, "c.TMC5062_OFS167_SHIFT"]], "tmc5062_ofs168_mask (c macro)": [[0, "c.TMC5062_OFS168_MASK"]], "tmc5062_ofs168_shift (c macro)": [[0, "c.TMC5062_OFS168_SHIFT"]], "tmc5062_ofs169_mask (c macro)": [[0, "c.TMC5062_OFS169_MASK"]], "tmc5062_ofs169_shift (c macro)": [[0, "c.TMC5062_OFS169_SHIFT"]], "tmc5062_ofs16_mask (c macro)": [[0, "c.TMC5062_OFS16_MASK"]], "tmc5062_ofs16_shift (c macro)": [[0, "c.TMC5062_OFS16_SHIFT"]], "tmc5062_ofs170_mask (c macro)": [[0, "c.TMC5062_OFS170_MASK"]], "tmc5062_ofs170_shift (c macro)": [[0, "c.TMC5062_OFS170_SHIFT"]], "tmc5062_ofs171_mask (c macro)": [[0, "c.TMC5062_OFS171_MASK"]], "tmc5062_ofs171_shift (c macro)": [[0, "c.TMC5062_OFS171_SHIFT"]], "tmc5062_ofs172_mask (c macro)": [[0, "c.TMC5062_OFS172_MASK"]], "tmc5062_ofs172_shift (c macro)": [[0, "c.TMC5062_OFS172_SHIFT"]], "tmc5062_ofs173_mask (c macro)": [[0, "c.TMC5062_OFS173_MASK"]], "tmc5062_ofs173_shift (c macro)": [[0, "c.TMC5062_OFS173_SHIFT"]], "tmc5062_ofs174_mask (c macro)": [[0, "c.TMC5062_OFS174_MASK"]], "tmc5062_ofs174_shift (c macro)": [[0, "c.TMC5062_OFS174_SHIFT"]], "tmc5062_ofs175_mask (c macro)": [[0, "c.TMC5062_OFS175_MASK"]], "tmc5062_ofs175_shift (c macro)": [[0, "c.TMC5062_OFS175_SHIFT"]], "tmc5062_ofs176_mask (c macro)": [[0, "c.TMC5062_OFS176_MASK"]], "tmc5062_ofs176_shift (c macro)": [[0, "c.TMC5062_OFS176_SHIFT"]], "tmc5062_ofs177_mask (c macro)": [[0, "c.TMC5062_OFS177_MASK"]], "tmc5062_ofs177_shift (c macro)": [[0, "c.TMC5062_OFS177_SHIFT"]], "tmc5062_ofs178_mask (c macro)": [[0, "c.TMC5062_OFS178_MASK"]], "tmc5062_ofs178_shift (c macro)": [[0, "c.TMC5062_OFS178_SHIFT"]], "tmc5062_ofs179_mask (c macro)": [[0, "c.TMC5062_OFS179_MASK"]], "tmc5062_ofs179_shift (c macro)": [[0, "c.TMC5062_OFS179_SHIFT"]], "tmc5062_ofs17_mask (c macro)": [[0, "c.TMC5062_OFS17_MASK"]], "tmc5062_ofs17_shift (c macro)": [[0, "c.TMC5062_OFS17_SHIFT"]], "tmc5062_ofs180_mask (c macro)": [[0, "c.TMC5062_OFS180_MASK"]], "tmc5062_ofs180_shift (c macro)": [[0, "c.TMC5062_OFS180_SHIFT"]], "tmc5062_ofs181_mask (c macro)": [[0, "c.TMC5062_OFS181_MASK"]], "tmc5062_ofs181_shift (c macro)": [[0, "c.TMC5062_OFS181_SHIFT"]], "tmc5062_ofs182_mask (c macro)": [[0, "c.TMC5062_OFS182_MASK"]], "tmc5062_ofs182_shift (c macro)": [[0, "c.TMC5062_OFS182_SHIFT"]], "tmc5062_ofs183_mask (c macro)": [[0, "c.TMC5062_OFS183_MASK"]], "tmc5062_ofs183_shift (c macro)": [[0, "c.TMC5062_OFS183_SHIFT"]], "tmc5062_ofs184_mask (c macro)": [[0, "c.TMC5062_OFS184_MASK"]], "tmc5062_ofs184_shift (c macro)": [[0, "c.TMC5062_OFS184_SHIFT"]], "tmc5062_ofs185_mask (c macro)": [[0, "c.TMC5062_OFS185_MASK"]], "tmc5062_ofs185_shift (c macro)": [[0, "c.TMC5062_OFS185_SHIFT"]], "tmc5062_ofs186_mask (c macro)": [[0, "c.TMC5062_OFS186_MASK"]], "tmc5062_ofs186_shift (c macro)": [[0, "c.TMC5062_OFS186_SHIFT"]], "tmc5062_ofs187_mask (c macro)": [[0, "c.TMC5062_OFS187_MASK"]], "tmc5062_ofs187_shift (c macro)": [[0, "c.TMC5062_OFS187_SHIFT"]], "tmc5062_ofs188_mask (c macro)": [[0, "c.TMC5062_OFS188_MASK"]], "tmc5062_ofs188_shift (c macro)": [[0, "c.TMC5062_OFS188_SHIFT"]], "tmc5062_ofs189_mask (c macro)": [[0, "c.TMC5062_OFS189_MASK"]], "tmc5062_ofs189_shift (c macro)": [[0, "c.TMC5062_OFS189_SHIFT"]], "tmc5062_ofs18_mask (c macro)": [[0, "c.TMC5062_OFS18_MASK"]], "tmc5062_ofs18_shift (c macro)": [[0, "c.TMC5062_OFS18_SHIFT"]], "tmc5062_ofs190_mask (c macro)": [[0, "c.TMC5062_OFS190_MASK"]], "tmc5062_ofs190_shift (c macro)": [[0, "c.TMC5062_OFS190_SHIFT"]], "tmc5062_ofs191_mask (c macro)": [[0, "c.TMC5062_OFS191_MASK"]], "tmc5062_ofs191_shift (c macro)": [[0, "c.TMC5062_OFS191_SHIFT"]], "tmc5062_ofs192_mask (c macro)": [[0, "c.TMC5062_OFS192_MASK"]], "tmc5062_ofs192_shift (c macro)": [[0, "c.TMC5062_OFS192_SHIFT"]], "tmc5062_ofs193_mask (c macro)": [[0, "c.TMC5062_OFS193_MASK"]], "tmc5062_ofs193_shift (c macro)": [[0, "c.TMC5062_OFS193_SHIFT"]], "tmc5062_ofs194_mask (c macro)": [[0, "c.TMC5062_OFS194_MASK"]], "tmc5062_ofs194_shift (c macro)": [[0, "c.TMC5062_OFS194_SHIFT"]], "tmc5062_ofs195_mask (c macro)": [[0, "c.TMC5062_OFS195_MASK"]], "tmc5062_ofs195_shift (c macro)": [[0, "c.TMC5062_OFS195_SHIFT"]], "tmc5062_ofs196_mask (c macro)": [[0, "c.TMC5062_OFS196_MASK"]], "tmc5062_ofs196_shift (c macro)": [[0, "c.TMC5062_OFS196_SHIFT"]], "tmc5062_ofs197_mask (c macro)": [[0, "c.TMC5062_OFS197_MASK"]], "tmc5062_ofs197_shift (c macro)": [[0, "c.TMC5062_OFS197_SHIFT"]], "tmc5062_ofs198_mask (c macro)": [[0, "c.TMC5062_OFS198_MASK"]], "tmc5062_ofs198_shift (c macro)": [[0, "c.TMC5062_OFS198_SHIFT"]], "tmc5062_ofs199_mask (c macro)": [[0, "c.TMC5062_OFS199_MASK"]], "tmc5062_ofs199_shift (c macro)": [[0, "c.TMC5062_OFS199_SHIFT"]], "tmc5062_ofs19_mask (c macro)": [[0, "c.TMC5062_OFS19_MASK"]], "tmc5062_ofs19_shift (c macro)": [[0, "c.TMC5062_OFS19_SHIFT"]], "tmc5062_ofs1_mask (c macro)": [[0, "c.TMC5062_OFS1_MASK"]], "tmc5062_ofs1_shift (c macro)": [[0, "c.TMC5062_OFS1_SHIFT"]], "tmc5062_ofs200_mask (c macro)": [[0, "c.TMC5062_OFS200_MASK"]], "tmc5062_ofs200_shift (c macro)": [[0, "c.TMC5062_OFS200_SHIFT"]], "tmc5062_ofs201_mask (c macro)": [[0, "c.TMC5062_OFS201_MASK"]], "tmc5062_ofs201_shift (c macro)": [[0, "c.TMC5062_OFS201_SHIFT"]], "tmc5062_ofs202_mask (c macro)": [[0, "c.TMC5062_OFS202_MASK"]], "tmc5062_ofs202_shift (c macro)": [[0, "c.TMC5062_OFS202_SHIFT"]], "tmc5062_ofs203_mask (c macro)": [[0, "c.TMC5062_OFS203_MASK"]], "tmc5062_ofs203_shift (c macro)": [[0, "c.TMC5062_OFS203_SHIFT"]], "tmc5062_ofs204_mask (c macro)": [[0, "c.TMC5062_OFS204_MASK"]], "tmc5062_ofs204_shift (c macro)": [[0, "c.TMC5062_OFS204_SHIFT"]], "tmc5062_ofs205_mask (c macro)": [[0, "c.TMC5062_OFS205_MASK"]], "tmc5062_ofs205_shift (c macro)": [[0, "c.TMC5062_OFS205_SHIFT"]], "tmc5062_ofs206_mask (c macro)": [[0, "c.TMC5062_OFS206_MASK"]], "tmc5062_ofs206_shift (c macro)": [[0, "c.TMC5062_OFS206_SHIFT"]], "tmc5062_ofs207_mask (c macro)": [[0, "c.TMC5062_OFS207_MASK"]], "tmc5062_ofs207_shift (c macro)": [[0, "c.TMC5062_OFS207_SHIFT"]], "tmc5062_ofs208_mask (c macro)": [[0, "c.TMC5062_OFS208_MASK"]], "tmc5062_ofs208_shift (c macro)": [[0, "c.TMC5062_OFS208_SHIFT"]], "tmc5062_ofs209_mask (c macro)": [[0, "c.TMC5062_OFS209_MASK"]], "tmc5062_ofs209_shift (c macro)": [[0, "c.TMC5062_OFS209_SHIFT"]], "tmc5062_ofs20_mask (c macro)": [[0, "c.TMC5062_OFS20_MASK"]], "tmc5062_ofs20_shift (c macro)": [[0, "c.TMC5062_OFS20_SHIFT"]], "tmc5062_ofs210_mask (c macro)": [[0, "c.TMC5062_OFS210_MASK"]], "tmc5062_ofs210_shift (c macro)": [[0, "c.TMC5062_OFS210_SHIFT"]], "tmc5062_ofs211_mask (c macro)": [[0, "c.TMC5062_OFS211_MASK"]], "tmc5062_ofs211_shift (c macro)": [[0, "c.TMC5062_OFS211_SHIFT"]], "tmc5062_ofs212_mask (c macro)": [[0, "c.TMC5062_OFS212_MASK"]], "tmc5062_ofs212_shift (c macro)": [[0, "c.TMC5062_OFS212_SHIFT"]], "tmc5062_ofs213_mask (c macro)": [[0, "c.TMC5062_OFS213_MASK"]], "tmc5062_ofs213_shift (c macro)": [[0, "c.TMC5062_OFS213_SHIFT"]], "tmc5062_ofs214_mask (c macro)": [[0, "c.TMC5062_OFS214_MASK"]], "tmc5062_ofs214_shift (c macro)": [[0, "c.TMC5062_OFS214_SHIFT"]], "tmc5062_ofs215_mask (c macro)": [[0, "c.TMC5062_OFS215_MASK"]], "tmc5062_ofs215_shift (c macro)": [[0, "c.TMC5062_OFS215_SHIFT"]], "tmc5062_ofs216_mask (c macro)": [[0, "c.TMC5062_OFS216_MASK"]], "tmc5062_ofs216_shift (c macro)": [[0, "c.TMC5062_OFS216_SHIFT"]], "tmc5062_ofs217_mask (c macro)": [[0, "c.TMC5062_OFS217_MASK"]], "tmc5062_ofs217_shift (c macro)": [[0, "c.TMC5062_OFS217_SHIFT"]], "tmc5062_ofs218_mask (c macro)": [[0, "c.TMC5062_OFS218_MASK"]], "tmc5062_ofs218_shift (c macro)": [[0, "c.TMC5062_OFS218_SHIFT"]], "tmc5062_ofs219_mask (c macro)": [[0, "c.TMC5062_OFS219_MASK"]], "tmc5062_ofs219_shift (c macro)": [[0, "c.TMC5062_OFS219_SHIFT"]], "tmc5062_ofs21_mask (c macro)": [[0, "c.TMC5062_OFS21_MASK"]], "tmc5062_ofs21_shift (c macro)": [[0, "c.TMC5062_OFS21_SHIFT"]], "tmc5062_ofs220_mask (c macro)": [[0, "c.TMC5062_OFS220_MASK"]], "tmc5062_ofs220_shift (c macro)": [[0, "c.TMC5062_OFS220_SHIFT"]], "tmc5062_ofs221_mask (c macro)": [[0, "c.TMC5062_OFS221_MASK"]], "tmc5062_ofs221_shift (c macro)": [[0, "c.TMC5062_OFS221_SHIFT"]], "tmc5062_ofs222_mask (c macro)": [[0, "c.TMC5062_OFS222_MASK"]], "tmc5062_ofs222_shift (c macro)": [[0, "c.TMC5062_OFS222_SHIFT"]], "tmc5062_ofs223_mask (c macro)": [[0, "c.TMC5062_OFS223_MASK"]], "tmc5062_ofs223_shift (c macro)": [[0, "c.TMC5062_OFS223_SHIFT"]], "tmc5062_ofs224_mask (c macro)": [[0, "c.TMC5062_OFS224_MASK"]], "tmc5062_ofs224_shift (c macro)": [[0, "c.TMC5062_OFS224_SHIFT"]], "tmc5062_ofs225_mask (c macro)": [[0, "c.TMC5062_OFS225_MASK"]], "tmc5062_ofs225_shift (c macro)": [[0, "c.TMC5062_OFS225_SHIFT"]], "tmc5062_ofs226_mask (c macro)": [[0, "c.TMC5062_OFS226_MASK"]], "tmc5062_ofs226_shift (c macro)": [[0, "c.TMC5062_OFS226_SHIFT"]], "tmc5062_ofs227_mask (c macro)": [[0, "c.TMC5062_OFS227_MASK"]], "tmc5062_ofs227_shift (c macro)": [[0, "c.TMC5062_OFS227_SHIFT"]], "tmc5062_ofs228_mask (c macro)": [[0, "c.TMC5062_OFS228_MASK"]], "tmc5062_ofs228_shift (c macro)": [[0, "c.TMC5062_OFS228_SHIFT"]], "tmc5062_ofs229_mask (c macro)": [[0, "c.TMC5062_OFS229_MASK"]], "tmc5062_ofs229_shift (c macro)": [[0, "c.TMC5062_OFS229_SHIFT"]], "tmc5062_ofs22_mask (c macro)": [[0, "c.TMC5062_OFS22_MASK"]], "tmc5062_ofs22_shift (c macro)": [[0, "c.TMC5062_OFS22_SHIFT"]], "tmc5062_ofs230_mask (c macro)": [[0, "c.TMC5062_OFS230_MASK"]], "tmc5062_ofs230_shift (c macro)": [[0, "c.TMC5062_OFS230_SHIFT"]], "tmc5062_ofs231_mask (c macro)": [[0, "c.TMC5062_OFS231_MASK"]], "tmc5062_ofs231_shift (c macro)": [[0, "c.TMC5062_OFS231_SHIFT"]], "tmc5062_ofs232_mask (c macro)": [[0, "c.TMC5062_OFS232_MASK"]], "tmc5062_ofs232_shift (c macro)": [[0, "c.TMC5062_OFS232_SHIFT"]], "tmc5062_ofs233_mask (c macro)": [[0, "c.TMC5062_OFS233_MASK"]], "tmc5062_ofs233_shift (c macro)": [[0, "c.TMC5062_OFS233_SHIFT"]], "tmc5062_ofs234_mask (c macro)": [[0, "c.TMC5062_OFS234_MASK"]], "tmc5062_ofs234_shift (c macro)": [[0, "c.TMC5062_OFS234_SHIFT"]], "tmc5062_ofs235_mask (c macro)": [[0, "c.TMC5062_OFS235_MASK"]], "tmc5062_ofs235_shift (c macro)": [[0, "c.TMC5062_OFS235_SHIFT"]], "tmc5062_ofs236_mask (c macro)": [[0, "c.TMC5062_OFS236_MASK"]], "tmc5062_ofs236_shift (c macro)": [[0, "c.TMC5062_OFS236_SHIFT"]], "tmc5062_ofs237_mask (c macro)": [[0, "c.TMC5062_OFS237_MASK"]], "tmc5062_ofs237_shift (c macro)": [[0, "c.TMC5062_OFS237_SHIFT"]], "tmc5062_ofs238_mask (c macro)": [[0, "c.TMC5062_OFS238_MASK"]], "tmc5062_ofs238_shift (c macro)": [[0, "c.TMC5062_OFS238_SHIFT"]], "tmc5062_ofs239_mask (c macro)": [[0, "c.TMC5062_OFS239_MASK"]], "tmc5062_ofs239_shift (c macro)": [[0, "c.TMC5062_OFS239_SHIFT"]], "tmc5062_ofs23_mask (c macro)": [[0, "c.TMC5062_OFS23_MASK"]], "tmc5062_ofs23_shift (c macro)": [[0, "c.TMC5062_OFS23_SHIFT"]], "tmc5062_ofs240_mask (c macro)": [[0, "c.TMC5062_OFS240_MASK"]], "tmc5062_ofs240_shift (c macro)": [[0, "c.TMC5062_OFS240_SHIFT"]], "tmc5062_ofs241_mask (c macro)": [[0, "c.TMC5062_OFS241_MASK"]], "tmc5062_ofs241_shift (c macro)": [[0, "c.TMC5062_OFS241_SHIFT"]], "tmc5062_ofs242_mask (c macro)": [[0, "c.TMC5062_OFS242_MASK"]], "tmc5062_ofs242_shift (c macro)": [[0, "c.TMC5062_OFS242_SHIFT"]], "tmc5062_ofs243_mask (c macro)": [[0, "c.TMC5062_OFS243_MASK"]], "tmc5062_ofs243_shift (c macro)": [[0, "c.TMC5062_OFS243_SHIFT"]], "tmc5062_ofs244_mask (c macro)": [[0, "c.TMC5062_OFS244_MASK"]], "tmc5062_ofs244_shift (c macro)": [[0, "c.TMC5062_OFS244_SHIFT"]], "tmc5062_ofs245_mask (c macro)": [[0, "c.TMC5062_OFS245_MASK"]], "tmc5062_ofs245_shift (c macro)": [[0, "c.TMC5062_OFS245_SHIFT"]], "tmc5062_ofs246_mask (c macro)": [[0, "c.TMC5062_OFS246_MASK"]], "tmc5062_ofs246_shift (c macro)": [[0, "c.TMC5062_OFS246_SHIFT"]], "tmc5062_ofs247_mask (c macro)": [[0, "c.TMC5062_OFS247_MASK"]], "tmc5062_ofs247_shift (c macro)": [[0, "c.TMC5062_OFS247_SHIFT"]], "tmc5062_ofs248_mask (c macro)": [[0, "c.TMC5062_OFS248_MASK"]], "tmc5062_ofs248_shift (c macro)": [[0, "c.TMC5062_OFS248_SHIFT"]], "tmc5062_ofs249_mask (c macro)": [[0, "c.TMC5062_OFS249_MASK"]], "tmc5062_ofs249_shift (c macro)": [[0, "c.TMC5062_OFS249_SHIFT"]], "tmc5062_ofs24_mask (c macro)": [[0, "c.TMC5062_OFS24_MASK"]], "tmc5062_ofs24_shift (c macro)": [[0, "c.TMC5062_OFS24_SHIFT"]], "tmc5062_ofs250_mask (c macro)": [[0, "c.TMC5062_OFS250_MASK"]], "tmc5062_ofs250_shift (c macro)": [[0, "c.TMC5062_OFS250_SHIFT"]], "tmc5062_ofs251_mask (c macro)": [[0, "c.TMC5062_OFS251_MASK"]], "tmc5062_ofs251_shift (c macro)": [[0, "c.TMC5062_OFS251_SHIFT"]], "tmc5062_ofs252_mask (c macro)": [[0, "c.TMC5062_OFS252_MASK"]], "tmc5062_ofs252_shift (c macro)": [[0, "c.TMC5062_OFS252_SHIFT"]], "tmc5062_ofs253_mask (c macro)": [[0, "c.TMC5062_OFS253_MASK"]], "tmc5062_ofs253_shift (c macro)": [[0, "c.TMC5062_OFS253_SHIFT"]], "tmc5062_ofs254_mask (c macro)": [[0, "c.TMC5062_OFS254_MASK"]], "tmc5062_ofs254_shift (c macro)": [[0, "c.TMC5062_OFS254_SHIFT"]], "tmc5062_ofs255_mask (c macro)": [[0, "c.TMC5062_OFS255_MASK"]], "tmc5062_ofs255_shift (c macro)": [[0, "c.TMC5062_OFS255_SHIFT"]], "tmc5062_ofs25_mask (c macro)": [[0, "c.TMC5062_OFS25_MASK"]], "tmc5062_ofs25_shift (c macro)": [[0, "c.TMC5062_OFS25_SHIFT"]], "tmc5062_ofs26_mask (c macro)": [[0, "c.TMC5062_OFS26_MASK"]], "tmc5062_ofs26_shift (c macro)": [[0, "c.TMC5062_OFS26_SHIFT"]], "tmc5062_ofs27_mask (c macro)": [[0, "c.TMC5062_OFS27_MASK"]], "tmc5062_ofs27_shift (c macro)": [[0, "c.TMC5062_OFS27_SHIFT"]], "tmc5062_ofs28_mask (c macro)": [[0, "c.TMC5062_OFS28_MASK"]], "tmc5062_ofs28_shift (c macro)": [[0, "c.TMC5062_OFS28_SHIFT"]], "tmc5062_ofs29_mask (c macro)": [[0, "c.TMC5062_OFS29_MASK"]], "tmc5062_ofs29_shift (c macro)": [[0, "c.TMC5062_OFS29_SHIFT"]], "tmc5062_ofs2_mask (c macro)": [[0, "c.TMC5062_OFS2_MASK"]], "tmc5062_ofs2_shift (c macro)": [[0, "c.TMC5062_OFS2_SHIFT"]], "tmc5062_ofs30_mask (c macro)": [[0, "c.TMC5062_OFS30_MASK"]], "tmc5062_ofs30_shift (c macro)": [[0, "c.TMC5062_OFS30_SHIFT"]], "tmc5062_ofs31_mask (c macro)": [[0, "c.TMC5062_OFS31_MASK"]], "tmc5062_ofs31_shift (c macro)": [[0, "c.TMC5062_OFS31_SHIFT"]], "tmc5062_ofs32_mask (c macro)": [[0, "c.TMC5062_OFS32_MASK"]], "tmc5062_ofs32_shift (c macro)": [[0, "c.TMC5062_OFS32_SHIFT"]], "tmc5062_ofs33_mask (c macro)": [[0, "c.TMC5062_OFS33_MASK"]], "tmc5062_ofs33_shift (c macro)": [[0, "c.TMC5062_OFS33_SHIFT"]], "tmc5062_ofs34_mask (c macro)": [[0, "c.TMC5062_OFS34_MASK"]], "tmc5062_ofs34_shift (c macro)": [[0, "c.TMC5062_OFS34_SHIFT"]], "tmc5062_ofs35_mask (c macro)": [[0, "c.TMC5062_OFS35_MASK"]], "tmc5062_ofs35_shift (c macro)": [[0, "c.TMC5062_OFS35_SHIFT"]], "tmc5062_ofs36_mask (c macro)": [[0, "c.TMC5062_OFS36_MASK"]], "tmc5062_ofs36_shift (c macro)": [[0, "c.TMC5062_OFS36_SHIFT"]], "tmc5062_ofs37_mask (c macro)": [[0, "c.TMC5062_OFS37_MASK"]], "tmc5062_ofs37_shift (c macro)": [[0, "c.TMC5062_OFS37_SHIFT"]], "tmc5062_ofs38_mask (c macro)": [[0, "c.TMC5062_OFS38_MASK"]], "tmc5062_ofs38_shift (c macro)": [[0, "c.TMC5062_OFS38_SHIFT"]], "tmc5062_ofs39_mask (c macro)": [[0, "c.TMC5062_OFS39_MASK"]], "tmc5062_ofs39_shift (c macro)": [[0, "c.TMC5062_OFS39_SHIFT"]], "tmc5062_ofs3_mask (c macro)": [[0, "c.TMC5062_OFS3_MASK"]], "tmc5062_ofs3_shift (c macro)": [[0, "c.TMC5062_OFS3_SHIFT"]], "tmc5062_ofs40_mask (c macro)": [[0, "c.TMC5062_OFS40_MASK"]], "tmc5062_ofs40_shift (c macro)": [[0, "c.TMC5062_OFS40_SHIFT"]], "tmc5062_ofs41_mask (c macro)": [[0, "c.TMC5062_OFS41_MASK"]], "tmc5062_ofs41_shift (c macro)": [[0, "c.TMC5062_OFS41_SHIFT"]], "tmc5062_ofs42_mask (c macro)": [[0, "c.TMC5062_OFS42_MASK"]], "tmc5062_ofs42_shift (c macro)": [[0, "c.TMC5062_OFS42_SHIFT"]], "tmc5062_ofs43_mask (c macro)": [[0, "c.TMC5062_OFS43_MASK"]], "tmc5062_ofs43_shift (c macro)": [[0, "c.TMC5062_OFS43_SHIFT"]], "tmc5062_ofs44_mask (c macro)": [[0, "c.TMC5062_OFS44_MASK"]], "tmc5062_ofs44_shift (c macro)": [[0, "c.TMC5062_OFS44_SHIFT"]], "tmc5062_ofs45_mask (c macro)": [[0, "c.TMC5062_OFS45_MASK"]], "tmc5062_ofs45_shift (c macro)": [[0, "c.TMC5062_OFS45_SHIFT"]], "tmc5062_ofs46_mask (c macro)": [[0, "c.TMC5062_OFS46_MASK"]], "tmc5062_ofs46_shift (c macro)": [[0, "c.TMC5062_OFS46_SHIFT"]], "tmc5062_ofs47_mask (c macro)": [[0, "c.TMC5062_OFS47_MASK"]], "tmc5062_ofs47_shift (c macro)": [[0, "c.TMC5062_OFS47_SHIFT"]], "tmc5062_ofs48_mask (c macro)": [[0, "c.TMC5062_OFS48_MASK"]], "tmc5062_ofs48_shift (c macro)": [[0, "c.TMC5062_OFS48_SHIFT"]], "tmc5062_ofs49_mask (c macro)": [[0, "c.TMC5062_OFS49_MASK"]], "tmc5062_ofs49_shift (c macro)": [[0, "c.TMC5062_OFS49_SHIFT"]], "tmc5062_ofs4_mask (c macro)": [[0, "c.TMC5062_OFS4_MASK"]], "tmc5062_ofs4_shift (c macro)": [[0, "c.TMC5062_OFS4_SHIFT"]], "tmc5062_ofs50_mask (c macro)": [[0, "c.TMC5062_OFS50_MASK"]], "tmc5062_ofs50_shift (c macro)": [[0, "c.TMC5062_OFS50_SHIFT"]], "tmc5062_ofs51_mask (c macro)": [[0, "c.TMC5062_OFS51_MASK"]], "tmc5062_ofs51_shift (c macro)": [[0, "c.TMC5062_OFS51_SHIFT"]], "tmc5062_ofs52_mask (c macro)": [[0, "c.TMC5062_OFS52_MASK"]], "tmc5062_ofs52_shift (c macro)": [[0, "c.TMC5062_OFS52_SHIFT"]], "tmc5062_ofs53_mask (c macro)": [[0, "c.TMC5062_OFS53_MASK"]], "tmc5062_ofs53_shift (c macro)": [[0, "c.TMC5062_OFS53_SHIFT"]], "tmc5062_ofs54_mask (c macro)": [[0, "c.TMC5062_OFS54_MASK"]], "tmc5062_ofs54_shift (c macro)": [[0, "c.TMC5062_OFS54_SHIFT"]], "tmc5062_ofs55_mask (c macro)": [[0, "c.TMC5062_OFS55_MASK"]], "tmc5062_ofs55_shift (c macro)": [[0, "c.TMC5062_OFS55_SHIFT"]], "tmc5062_ofs56_mask (c macro)": [[0, "c.TMC5062_OFS56_MASK"]], "tmc5062_ofs56_shift (c macro)": [[0, "c.TMC5062_OFS56_SHIFT"]], "tmc5062_ofs57_mask (c macro)": [[0, "c.TMC5062_OFS57_MASK"]], "tmc5062_ofs57_shift (c macro)": [[0, "c.TMC5062_OFS57_SHIFT"]], "tmc5062_ofs58_mask (c macro)": [[0, "c.TMC5062_OFS58_MASK"]], "tmc5062_ofs58_shift (c macro)": [[0, "c.TMC5062_OFS58_SHIFT"]], "tmc5062_ofs59_mask (c macro)": [[0, "c.TMC5062_OFS59_MASK"]], "tmc5062_ofs59_shift (c macro)": [[0, "c.TMC5062_OFS59_SHIFT"]], "tmc5062_ofs5_mask (c macro)": [[0, "c.TMC5062_OFS5_MASK"]], "tmc5062_ofs5_shift (c macro)": [[0, "c.TMC5062_OFS5_SHIFT"]], "tmc5062_ofs60_mask (c macro)": [[0, "c.TMC5062_OFS60_MASK"]], "tmc5062_ofs60_shift (c macro)": [[0, "c.TMC5062_OFS60_SHIFT"]], "tmc5062_ofs61_mask (c macro)": [[0, "c.TMC5062_OFS61_MASK"]], "tmc5062_ofs61_shift (c macro)": [[0, "c.TMC5062_OFS61_SHIFT"]], "tmc5062_ofs62_mask (c macro)": [[0, "c.TMC5062_OFS62_MASK"]], "tmc5062_ofs62_shift (c macro)": [[0, "c.TMC5062_OFS62_SHIFT"]], "tmc5062_ofs63_mask (c macro)": [[0, "c.TMC5062_OFS63_MASK"]], "tmc5062_ofs63_shift (c macro)": [[0, "c.TMC5062_OFS63_SHIFT"]], "tmc5062_ofs64_mask (c macro)": [[0, "c.TMC5062_OFS64_MASK"]], "tmc5062_ofs64_shift (c macro)": [[0, "c.TMC5062_OFS64_SHIFT"]], "tmc5062_ofs65_mask (c macro)": [[0, "c.TMC5062_OFS65_MASK"]], "tmc5062_ofs65_shift (c macro)": [[0, "c.TMC5062_OFS65_SHIFT"]], "tmc5062_ofs66_mask (c macro)": [[0, "c.TMC5062_OFS66_MASK"]], "tmc5062_ofs66_shift (c macro)": [[0, "c.TMC5062_OFS66_SHIFT"]], "tmc5062_ofs67_mask (c macro)": [[0, "c.TMC5062_OFS67_MASK"]], "tmc5062_ofs67_shift (c macro)": [[0, "c.TMC5062_OFS67_SHIFT"]], "tmc5062_ofs68_mask (c macro)": [[0, "c.TMC5062_OFS68_MASK"]], "tmc5062_ofs68_shift (c macro)": [[0, "c.TMC5062_OFS68_SHIFT"]], "tmc5062_ofs69_mask (c macro)": [[0, "c.TMC5062_OFS69_MASK"]], "tmc5062_ofs69_shift (c macro)": [[0, "c.TMC5062_OFS69_SHIFT"]], "tmc5062_ofs6_mask (c macro)": [[0, "c.TMC5062_OFS6_MASK"]], "tmc5062_ofs6_shift (c macro)": [[0, "c.TMC5062_OFS6_SHIFT"]], "tmc5062_ofs70_mask (c macro)": [[0, "c.TMC5062_OFS70_MASK"]], "tmc5062_ofs70_shift (c macro)": [[0, "c.TMC5062_OFS70_SHIFT"]], "tmc5062_ofs71_mask (c macro)": [[0, "c.TMC5062_OFS71_MASK"]], "tmc5062_ofs71_shift (c macro)": [[0, "c.TMC5062_OFS71_SHIFT"]], "tmc5062_ofs72_mask (c macro)": [[0, "c.TMC5062_OFS72_MASK"]], "tmc5062_ofs72_shift (c macro)": [[0, "c.TMC5062_OFS72_SHIFT"]], "tmc5062_ofs73_mask (c macro)": [[0, "c.TMC5062_OFS73_MASK"]], "tmc5062_ofs73_shift (c macro)": [[0, "c.TMC5062_OFS73_SHIFT"]], "tmc5062_ofs74_mask (c macro)": [[0, "c.TMC5062_OFS74_MASK"]], "tmc5062_ofs74_shift (c macro)": [[0, "c.TMC5062_OFS74_SHIFT"]], "tmc5062_ofs75_mask (c macro)": [[0, "c.TMC5062_OFS75_MASK"]], "tmc5062_ofs75_shift (c macro)": [[0, "c.TMC5062_OFS75_SHIFT"]], "tmc5062_ofs76_mask (c macro)": [[0, "c.TMC5062_OFS76_MASK"]], "tmc5062_ofs76_shift (c macro)": [[0, "c.TMC5062_OFS76_SHIFT"]], "tmc5062_ofs77_mask (c macro)": [[0, "c.TMC5062_OFS77_MASK"]], "tmc5062_ofs77_shift (c macro)": [[0, "c.TMC5062_OFS77_SHIFT"]], "tmc5062_ofs78_mask (c macro)": [[0, "c.TMC5062_OFS78_MASK"]], "tmc5062_ofs78_shift (c macro)": [[0, "c.TMC5062_OFS78_SHIFT"]], "tmc5062_ofs79_mask (c macro)": [[0, "c.TMC5062_OFS79_MASK"]], "tmc5062_ofs79_shift (c macro)": [[0, "c.TMC5062_OFS79_SHIFT"]], "tmc5062_ofs7_mask (c macro)": [[0, "c.TMC5062_OFS7_MASK"]], "tmc5062_ofs7_shift (c macro)": [[0, "c.TMC5062_OFS7_SHIFT"]], "tmc5062_ofs80_mask (c macro)": [[0, "c.TMC5062_OFS80_MASK"]], "tmc5062_ofs80_shift (c macro)": [[0, "c.TMC5062_OFS80_SHIFT"]], "tmc5062_ofs81_mask (c macro)": [[0, "c.TMC5062_OFS81_MASK"]], "tmc5062_ofs81_shift (c macro)": [[0, "c.TMC5062_OFS81_SHIFT"]], "tmc5062_ofs82_mask (c macro)": [[0, "c.TMC5062_OFS82_MASK"]], "tmc5062_ofs82_shift (c macro)": [[0, "c.TMC5062_OFS82_SHIFT"]], "tmc5062_ofs83_mask (c macro)": [[0, "c.TMC5062_OFS83_MASK"]], "tmc5062_ofs83_shift (c macro)": [[0, "c.TMC5062_OFS83_SHIFT"]], "tmc5062_ofs84_mask (c macro)": [[0, "c.TMC5062_OFS84_MASK"]], "tmc5062_ofs84_shift (c macro)": [[0, "c.TMC5062_OFS84_SHIFT"]], "tmc5062_ofs85_mask (c macro)": [[0, "c.TMC5062_OFS85_MASK"]], "tmc5062_ofs85_shift (c macro)": [[0, "c.TMC5062_OFS85_SHIFT"]], "tmc5062_ofs86_mask (c macro)": [[0, "c.TMC5062_OFS86_MASK"]], "tmc5062_ofs86_shift (c macro)": [[0, "c.TMC5062_OFS86_SHIFT"]], "tmc5062_ofs87_mask (c macro)": [[0, "c.TMC5062_OFS87_MASK"]], "tmc5062_ofs87_shift (c macro)": [[0, "c.TMC5062_OFS87_SHIFT"]], "tmc5062_ofs88_mask (c macro)": [[0, "c.TMC5062_OFS88_MASK"]], "tmc5062_ofs88_shift (c macro)": [[0, "c.TMC5062_OFS88_SHIFT"]], "tmc5062_ofs89_mask (c macro)": [[0, "c.TMC5062_OFS89_MASK"]], "tmc5062_ofs89_shift (c macro)": [[0, "c.TMC5062_OFS89_SHIFT"]], "tmc5062_ofs8_mask (c macro)": [[0, "c.TMC5062_OFS8_MASK"]], "tmc5062_ofs8_shift (c macro)": [[0, "c.TMC5062_OFS8_SHIFT"]], "tmc5062_ofs90_mask (c macro)": [[0, "c.TMC5062_OFS90_MASK"]], "tmc5062_ofs90_shift (c macro)": [[0, "c.TMC5062_OFS90_SHIFT"]], "tmc5062_ofs91_mask (c macro)": [[0, "c.TMC5062_OFS91_MASK"]], "tmc5062_ofs91_shift (c macro)": [[0, "c.TMC5062_OFS91_SHIFT"]], "tmc5062_ofs92_mask (c macro)": [[0, "c.TMC5062_OFS92_MASK"]], "tmc5062_ofs92_shift (c macro)": [[0, "c.TMC5062_OFS92_SHIFT"]], "tmc5062_ofs93_mask (c macro)": [[0, "c.TMC5062_OFS93_MASK"]], "tmc5062_ofs93_shift (c macro)": [[0, "c.TMC5062_OFS93_SHIFT"]], "tmc5062_ofs94_mask (c macro)": [[0, "c.TMC5062_OFS94_MASK"]], "tmc5062_ofs94_shift (c macro)": [[0, "c.TMC5062_OFS94_SHIFT"]], "tmc5062_ofs95_mask (c macro)": [[0, "c.TMC5062_OFS95_MASK"]], "tmc5062_ofs95_shift (c macro)": [[0, "c.TMC5062_OFS95_SHIFT"]], "tmc5062_ofs96_mask (c macro)": [[0, "c.TMC5062_OFS96_MASK"]], "tmc5062_ofs96_shift (c macro)": [[0, "c.TMC5062_OFS96_SHIFT"]], "tmc5062_ofs97_mask (c macro)": [[0, "c.TMC5062_OFS97_MASK"]], "tmc5062_ofs97_shift (c macro)": [[0, "c.TMC5062_OFS97_SHIFT"]], "tmc5062_ofs98_mask (c macro)": [[0, "c.TMC5062_OFS98_MASK"]], "tmc5062_ofs98_shift (c macro)": [[0, "c.TMC5062_OFS98_SHIFT"]], "tmc5062_ofs99_mask (c macro)": [[0, "c.TMC5062_OFS99_MASK"]], "tmc5062_ofs99_shift (c macro)": [[0, "c.TMC5062_OFS99_SHIFT"]], "tmc5062_ofs9_mask (c macro)": [[0, "c.TMC5062_OFS9_MASK"]], "tmc5062_ofs9_shift (c macro)": [[0, "c.TMC5062_OFS9_SHIFT"]], "tmc5062_ola_mask (c macro)": [[0, "c.TMC5062_OLA_MASK"]], "tmc5062_ola_shift (c macro)": [[0, "c.TMC5062_OLA_SHIFT"]], "tmc5062_olb_mask (c macro)": [[0, "c.TMC5062_OLB_MASK"]], "tmc5062_olb_shift (c macro)": [[0, "c.TMC5062_OLB_SHIFT"]], "tmc5062_otpw_mask (c macro)": [[0, "c.TMC5062_OTPW_MASK"]], "tmc5062_otpw_shift (c macro)": [[0, "c.TMC5062_OTPW_SHIFT"]], "tmc5062_ot_mask (c macro)": [[0, "c.TMC5062_OT_MASK"]], "tmc5062_ot_shift (c macro)": [[0, "c.TMC5062_OT_SHIFT"]], "tmc5062_pol_a_mask (c macro)": [[0, "c.TMC5062_POL_A_MASK"]], "tmc5062_pol_a_shift (c macro)": [[0, "c.TMC5062_POL_A_SHIFT"]], "tmc5062_pol_b_mask (c macro)": [[0, "c.TMC5062_POL_B_MASK"]], "tmc5062_pol_b_shift (c macro)": [[0, "c.TMC5062_POL_B_SHIFT"]], "tmc5062_pol_n_mask (c macro)": [[0, "c.TMC5062_POL_N_MASK"]], "tmc5062_pol_n_shift (c macro)": [[0, "c.TMC5062_POL_N_SHIFT"]], "tmc5062_pol_stop_l_mask (c macro)": [[0, "c.TMC5062_POL_STOP_L_MASK"]], "tmc5062_pol_stop_l_shift (c macro)": [[0, "c.TMC5062_POL_STOP_L_SHIFT"]], "tmc5062_pol_stop_r_mask (c macro)": [[0, "c.TMC5062_POL_STOP_R_MASK"]], "tmc5062_pol_stop_r_shift (c macro)": [[0, "c.TMC5062_POL_STOP_R_SHIFT"]], "tmc5062_poscmp_enable_mask (c macro)": [[0, "c.TMC5062_POSCMP_ENABLE_MASK"]], "tmc5062_poscmp_enable_shift (c macro)": [[0, "c.TMC5062_POSCMP_ENABLE_SHIFT"]], "tmc5062_position_reached_mask (c macro)": [[0, "c.TMC5062_POSITION_REACHED_MASK"]], "tmc5062_position_reached_shift (c macro)": [[0, "c.TMC5062_POSITION_REACHED_SHIFT"]], "tmc5062_pos_edgeneg_edge_mask (c macro)": [[0, "c.TMC5062_POS_EDGENEG_EDGE_MASK"]], "tmc5062_pos_edgeneg_edge_shift (c macro)": [[0, "c.TMC5062_POS_EDGENEG_EDGE_SHIFT"]], "tmc5062_pwmconf (c macro)": [[0, "c.TMC5062_PWMCONF"]], "tmc5062_pwm_status (c macro)": [[0, "c.TMC5062_PWM_STATUS"]], "tmc5062_rampmode (c macro)": [[0, "c.TMC5062_RAMPMODE"]], "tmc5062_rampmode_mask (c macro)": [[0, "c.TMC5062_RAMPMODE_MASK"]], "tmc5062_rampmode_shift (c macro)": [[0, "c.TMC5062_RAMPMODE_SHIFT"]], "tmc5062_rampstat (c macro)": [[0, "c.TMC5062_RAMPSTAT"]], "tmc5062_register_count (c macro)": [[0, "c.TMC5062_REGISTER_COUNT"]], "tmc5062_reset_mask (c macro)": [[0, "c.TMC5062_RESET_MASK"]], "tmc5062_reset_shift (c macro)": [[0, "c.TMC5062_RESET_SHIFT"]], "tmc5062_rndtf_mask (c macro)": [[0, "c.TMC5062_RNDTF_MASK"]], "tmc5062_rndtf_shift (c macro)": [[0, "c.TMC5062_RNDTF_SHIFT"]], "tmc5062_s2ga_mask (c macro)": [[0, "c.TMC5062_S2GA_MASK"]], "tmc5062_s2ga_shift (c macro)": [[0, "c.TMC5062_S2GA_SHIFT"]], "tmc5062_s2gb_mask (c macro)": [[0, "c.TMC5062_S2GB_MASK"]], "tmc5062_s2gb_shift (c macro)": [[0, "c.TMC5062_S2GB_SHIFT"]], "tmc5062_second_move_mask (c macro)": [[0, "c.TMC5062_SECOND_MOVE_MASK"]], "tmc5062_second_move_shift (c macro)": [[0, "c.TMC5062_SECOND_MOVE_SHIFT"]], "tmc5062_sedn_mask (c macro)": [[0, "c.TMC5062_SEDN_MASK"]], "tmc5062_sedn_shift (c macro)": [[0, "c.TMC5062_SEDN_SHIFT"]], "tmc5062_seimin_mask (c macro)": [[0, "c.TMC5062_SEIMIN_MASK"]], "tmc5062_seimin_shift (c macro)": [[0, "c.TMC5062_SEIMIN_SHIFT"]], "tmc5062_semax_mask (c macro)": [[0, "c.TMC5062_SEMAX_MASK"]], "tmc5062_semax_shift (c macro)": [[0, "c.TMC5062_SEMAX_SHIFT"]], "tmc5062_semin_mask (c macro)": [[0, "c.TMC5062_SEMIN_MASK"]], "tmc5062_semin_shift (c macro)": [[0, "c.TMC5062_SEMIN_SHIFT"]], "tmc5062_senddelay_mask (c macro)": [[0, "c.TMC5062_SENDDELAY_MASK"]], "tmc5062_senddelay_shift (c macro)": [[0, "c.TMC5062_SENDDELAY_SHIFT"]], "tmc5062_seup_mask (c macro)": [[0, "c.TMC5062_SEUP_MASK"]], "tmc5062_seup_shift (c macro)": [[0, "c.TMC5062_SEUP_SHIFT"]], "tmc5062_sfilt_mask (c macro)": [[0, "c.TMC5062_SFILT_MASK"]], "tmc5062_sfilt_shift (c macro)": [[0, "c.TMC5062_SFILT_SHIFT"]], "tmc5062_sgt_mask (c macro)": [[0, "c.TMC5062_SGT_MASK"]], "tmc5062_sgt_shift (c macro)": [[0, "c.TMC5062_SGT_SHIFT"]], "tmc5062_sg_result_mask (c macro)": [[0, "c.TMC5062_SG_RESULT_MASK"]], "tmc5062_sg_result_shift (c macro)": [[0, "c.TMC5062_SG_RESULT_SHIFT"]], "tmc5062_sg_stop_mask (c macro)": [[0, "c.TMC5062_SG_STOP_MASK"]], "tmc5062_sg_stop_shift (c macro)": [[0, "c.TMC5062_SG_STOP_SHIFT"]], "tmc5062_shaft1_mask (c macro)": [[0, "c.TMC5062_SHAFT1_MASK"]], "tmc5062_shaft1_shift (c macro)": [[0, "c.TMC5062_SHAFT1_SHIFT"]], "tmc5062_shaft2_mask (c macro)": [[0, "c.TMC5062_SHAFT2_MASK"]], "tmc5062_shaft2_shift (c macro)": [[0, "c.TMC5062_SHAFT2_SHIFT"]], "tmc5062_slaveconf (c macro)": [[0, "c.TMC5062_SLAVECONF"]], "tmc5062_stallguard_mask (c macro)": [[0, "c.TMC5062_STALLGUARD_MASK"]], "tmc5062_stallguard_shift (c macro)": [[0, "c.TMC5062_STALLGUARD_SHIFT"]], "tmc5062_start_sin90_mask (c macro)": [[0, "c.TMC5062_START_SIN90_MASK"]], "tmc5062_start_sin90_shift (c macro)": [[0, "c.TMC5062_START_SIN90_SHIFT"]], "tmc5062_start_sin_mask (c macro)": [[0, "c.TMC5062_START_SIN_MASK"]], "tmc5062_start_sin_shift (c macro)": [[0, "c.TMC5062_START_SIN_SHIFT"]], "tmc5062_status_latch_l_mask (c macro)": [[0, "c.TMC5062_STATUS_LATCH_L_MASK"]], "tmc5062_status_latch_l_shift (c macro)": [[0, "c.TMC5062_STATUS_LATCH_L_SHIFT"]], "tmc5062_status_latch_r_mask (c macro)": [[0, "c.TMC5062_STATUS_LATCH_R_MASK"]], "tmc5062_status_latch_r_shift (c macro)": [[0, "c.TMC5062_STATUS_LATCH_R_SHIFT"]], "tmc5062_status_sg_mask (c macro)": [[0, "c.TMC5062_STATUS_SG_MASK"]], "tmc5062_status_sg_shift (c macro)": [[0, "c.TMC5062_STATUS_SG_SHIFT"]], "tmc5062_status_stop_l_mask (c macro)": [[0, "c.TMC5062_STATUS_STOP_L_MASK"]], "tmc5062_status_stop_l_shift (c macro)": [[0, "c.TMC5062_STATUS_STOP_L_SHIFT"]], "tmc5062_status_stop_r_mask (c macro)": [[0, "c.TMC5062_STATUS_STOP_R_MASK"]], "tmc5062_status_stop_r_shift (c macro)": [[0, "c.TMC5062_STATUS_STOP_R_SHIFT"]], "tmc5062_stop_l_enable_mask (c macro)": [[0, "c.TMC5062_STOP_L_ENABLE_MASK"]], "tmc5062_stop_l_enable_shift (c macro)": [[0, "c.TMC5062_STOP_L_ENABLE_SHIFT"]], "tmc5062_stop_r_enable_mask (c macro)": [[0, "c.TMC5062_STOP_R_ENABLE_MASK"]], "tmc5062_stop_r_enable_shift (c macro)": [[0, "c.TMC5062_STOP_R_ENABLE_SHIFT"]], "tmc5062_stst_mask (c macro)": [[0, "c.TMC5062_STST_MASK"]], "tmc5062_stst_shift (c macro)": [[0, "c.TMC5062_STST_SHIFT"]], "tmc5062_swap_lr_mask (c macro)": [[0, "c.TMC5062_SWAP_LR_MASK"]], "tmc5062_swap_lr_shift (c macro)": [[0, "c.TMC5062_SWAP_LR_SHIFT"]], "tmc5062_swmode (c macro)": [[0, "c.TMC5062_SWMODE"]], "tmc5062_sync_mask (c macro)": [[0, "c.TMC5062_SYNC_MASK"]], "tmc5062_sync_shift (c macro)": [[0, "c.TMC5062_SYNC_SHIFT"]], "tmc5062_tbl_mask (c macro)": [[0, "c.TMC5062_TBL_MASK"]], "tmc5062_tbl_shift (c macro)": [[0, "c.TMC5062_TBL_SHIFT"]], "tmc5062_test_mode_mask (c macro)": [[0, "c.TMC5062_TEST_MODE_MASK"]], "tmc5062_test_mode_shift (c macro)": [[0, "c.TMC5062_TEST_MODE_SHIFT"]], "tmc5062_test_sel_mask (c macro)": [[0, "c.TMC5062_TEST_SEL_MASK"]], "tmc5062_test_sel_shift (c macro)": [[0, "c.TMC5062_TEST_SEL_SHIFT"]], "tmc5062_tfd_3_mask (c macro)": [[0, "c.TMC5062_TFD_3_MASK"]], "tmc5062_tfd_3_shift (c macro)": [[0, "c.TMC5062_TFD_3_SHIFT"]], "tmc5062_tfd_all_mask (c macro)": [[0, "c.TMC5062_TFD_ALL_MASK"]], "tmc5062_tfd_all_shift (c macro)": [[0, "c.TMC5062_TFD_ALL_SHIFT"]], "tmc5062_toff_mask (c macro)": [[0, "c.TMC5062_TOFF_MASK"]], "tmc5062_toff_shift (c macro)": [[0, "c.TMC5062_TOFF_SHIFT"]], "tmc5062_tzerowait (c macro)": [[0, "c.TMC5062_TZEROWAIT"]], "tmc5062_tzerowait_mask (c macro)": [[0, "c.TMC5062_TZEROWAIT_MASK"]], "tmc5062_tzerowait_shift (c macro)": [[0, "c.TMC5062_TZEROWAIT_SHIFT"]], "tmc5062_t_zerowait_active_mask (c macro)": [[0, "c.TMC5062_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5062_t_zerowait_active_shift (c macro)": [[0, "c.TMC5062_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5062_uv_cp_mask (c macro)": [[0, "c.TMC5062_UV_CP_MASK"]], "tmc5062_uv_cp_shift (c macro)": [[0, "c.TMC5062_UV_CP_SHIFT"]], "tmc5062_v1 (c macro)": [[0, "c.TMC5062_V1"]], "tmc5062_v1__mask (c macro)": [[0, "c.TMC5062_V1__MASK"]], "tmc5062_v1__shift (c macro)": [[0, "c.TMC5062_V1__SHIFT"]], "tmc5062_vactual (c macro)": [[0, "c.TMC5062_VACTUAL"]], "tmc5062_vactual_mask (c macro)": [[0, "c.TMC5062_VACTUAL_MASK"]], "tmc5062_vactual_shift (c macro)": [[0, "c.TMC5062_VACTUAL_SHIFT"]], "tmc5062_vcoolthrs (c macro)": [[0, "c.TMC5062_VCOOLTHRS"]], "tmc5062_vcoolthrs_mask (c macro)": [[0, "c.TMC5062_VCOOLTHRS_MASK"]], "tmc5062_vcoolthrs_shift (c macro)": [[0, "c.TMC5062_VCOOLTHRS_SHIFT"]], "tmc5062_vdcmin (c macro)": [[0, "c.TMC5062_VDCMIN"]], "tmc5062_velocity_reached_mask (c macro)": [[0, "c.TMC5062_VELOCITY_REACHED_MASK"]], "tmc5062_velocity_reached_shift (c macro)": [[0, "c.TMC5062_VELOCITY_REACHED_SHIFT"]], "tmc5062_version_mask (c macro)": [[0, "c.TMC5062_VERSION_MASK"]], "tmc5062_version_shift (c macro)": [[0, "c.TMC5062_VERSION_SHIFT"]], "tmc5062_vhigh (c macro)": [[0, "c.TMC5062_VHIGH"]], "tmc5062_vhighchm_mask (c macro)": [[0, "c.TMC5062_VHIGHCHM_MASK"]], "tmc5062_vhighchm_shift (c macro)": [[0, "c.TMC5062_VHIGHCHM_SHIFT"]], "tmc5062_vhighfs_mask (c macro)": [[0, "c.TMC5062_VHIGHFS_MASK"]], "tmc5062_vhighfs_shift (c macro)": [[0, "c.TMC5062_VHIGHFS_SHIFT"]], "tmc5062_vhigh_mask (c macro)": [[0, "c.TMC5062_VHIGH_MASK"]], "tmc5062_vhigh_shift (c macro)": [[0, "c.TMC5062_VHIGH_SHIFT"]], "tmc5062_vmax (c macro)": [[0, "c.TMC5062_VMAX"]], "tmc5062_vmax_mask (c macro)": [[0, "c.TMC5062_VMAX_MASK"]], "tmc5062_vmax_shift (c macro)": [[0, "c.TMC5062_VMAX_SHIFT"]], "tmc5062_vsense_mask (c macro)": [[0, "c.TMC5062_VSENSE_MASK"]], "tmc5062_vsense_shift (c macro)": [[0, "c.TMC5062_VSENSE_SHIFT"]], "tmc5062_vstart (c macro)": [[0, "c.TMC5062_VSTART"]], "tmc5062_vstart_mask (c macro)": [[0, "c.TMC5062_VSTART_MASK"]], "tmc5062_vstart_shift (c macro)": [[0, "c.TMC5062_VSTART_SHIFT"]], "tmc5062_vstop (c macro)": [[0, "c.TMC5062_VSTOP"]], "tmc5062_vstop_mask (c macro)": [[0, "c.TMC5062_VSTOP_MASK"]], "tmc5062_vstop_shift (c macro)": [[0, "c.TMC5062_VSTOP_SHIFT"]], "tmc5062_vzero_mask (c macro)": [[0, "c.TMC5062_VZERO_MASK"]], "tmc5062_vzero_shift (c macro)": [[0, "c.TMC5062_VZERO_SHIFT"]], "tmc5062_w0_mask (c macro)": [[0, "c.TMC5062_W0_MASK"]], "tmc5062_w0_shift (c macro)": [[0, "c.TMC5062_W0_SHIFT"]], "tmc5062_w1_mask (c macro)": [[0, "c.TMC5062_W1_MASK"]], "tmc5062_w1_shift (c macro)": [[0, "c.TMC5062_W1_SHIFT"]], "tmc5062_w2_mask (c macro)": [[0, "c.TMC5062_W2_MASK"]], "tmc5062_w2_shift (c macro)": [[0, "c.TMC5062_W2_SHIFT"]], "tmc5062_w3_mask (c macro)": [[0, "c.TMC5062_W3_MASK"]], "tmc5062_w3_shift (c macro)": [[0, "c.TMC5062_W3_SHIFT"]], "tmc5062_write_bit (c macro)": [[0, "c.TMC5062_WRITE_BIT"]], "tmc5062_x1_mask (c macro)": [[0, "c.TMC5062_X1_MASK"]], "tmc5062_x1_shift (c macro)": [[0, "c.TMC5062_X1_SHIFT"]], "tmc5062_x2_mask (c macro)": [[0, "c.TMC5062_X2_MASK"]], "tmc5062_x2_shift (c macro)": [[0, "c.TMC5062_X2_SHIFT"]], "tmc5062_x3_mask (c macro)": [[0, "c.TMC5062_X3_MASK"]], "tmc5062_x3_shift (c macro)": [[0, "c.TMC5062_X3_SHIFT"]], "tmc5062_xactual (c macro)": [[0, "c.TMC5062_XACTUAL"]], "tmc5062_xactual_mask (c macro)": [[0, "c.TMC5062_XACTUAL_MASK"]], "tmc5062_xactual_shift (c macro)": [[0, "c.TMC5062_XACTUAL_SHIFT"]], "tmc5062_xenc (c macro)": [[0, "c.TMC5062_XENC"]], "tmc5062_xlatch (c macro)": [[0, "c.TMC5062_XLATCH"]], "tmc5062_xlatch_mask (c macro)": [[0, "c.TMC5062_XLATCH_MASK"]], "tmc5062_xlatch_shift (c macro)": [[0, "c.TMC5062_XLATCH_SHIFT"]], "tmc5062_xtarget (c macro)": [[0, "c.TMC5062_XTARGET"]], "tmc5062_xtarget_mask (c macro)": [[0, "c.TMC5062_XTARGET_MASK"]], "tmc5062_xtarget_shift (c macro)": [[0, "c.TMC5062_XTARGET_SHIFT"]], "tmc5062_x_compare (c macro)": [[0, "c.TMC5062_X_COMPARE"]], "tmc5062_x_compare_mask (c macro)": [[0, "c.TMC5062_X_COMPARE_MASK"]], "tmc5062_x_compare_shift (c macro)": [[0, "c.TMC5062_X_COMPARE_SHIFT"]], "tmc5062_x_enc_mask (c macro)": [[0, "c.TMC5062_X_ENC_MASK"]], "tmc5062_x_enc_shift (c macro)": [[0, "c.TMC5062_X_ENC_SHIFT"]], "tmc5072typedef (c++ struct)": [[0, "_CPPv414TMC5072TypeDef"]], "tmc5072typedef::config (c++ member)": [[0, "_CPPv4N14TMC5072TypeDef6configE"]], "tmc5072typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5072TypeDef7oldTickE"]], "tmc5072typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC5072TypeDef4oldXE"]], "tmc5072typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5072TypeDef14registerAccessE"]], "tmc5072typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5072TypeDef18registerResetStateE"]], "tmc5072typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5072TypeDef8velocityE"]], "tmc5072_a1 (c macro)": [[0, "c.TMC5072_A1"]], "tmc5072_a1_mask (c macro)": [[0, "c.TMC5072_A1_MASK"]], "tmc5072_a1_shift (c macro)": [[0, "c.TMC5072_A1_SHIFT"]], "tmc5072_address_mask (c macro)": [[0, "c.TMC5072_ADDRESS_MASK"]], "tmc5072_amax (c macro)": [[0, "c.TMC5072_AMAX"]], "tmc5072_amax_mask (c macro)": [[0, "c.TMC5072_AMAX_MASK"]], "tmc5072_amax_shift (c macro)": [[0, "c.TMC5072_AMAX_SHIFT"]], "tmc5072_chm_mask (c macro)": [[0, "c.TMC5072_CHM_MASK"]], "tmc5072_chm_shift (c macro)": [[0, "c.TMC5072_CHM_SHIFT"]], "tmc5072_chopconf (c macro)": [[0, "c.TMC5072_CHOPCONF"]], "tmc5072_clr_cont_mask (c macro)": [[0, "c.TMC5072_CLR_CONT_MASK"]], "tmc5072_clr_cont_shift (c macro)": [[0, "c.TMC5072_CLR_CONT_SHIFT"]], "tmc5072_clr_enc_x_mask (c macro)": [[0, "c.TMC5072_CLR_ENC_X_MASK"]], "tmc5072_clr_enc_x_shift (c macro)": [[0, "c.TMC5072_CLR_ENC_X_SHIFT"]], "tmc5072_clr_once_mask (c macro)": [[0, "c.TMC5072_CLR_ONCE_MASK"]], "tmc5072_clr_once_shift (c macro)": [[0, "c.TMC5072_CLR_ONCE_SHIFT"]], "tmc5072_coolconf (c macro)": [[0, "c.TMC5072_COOLCONF"]], "tmc5072_cs_actual_mask (c macro)": [[0, "c.TMC5072_CS_ACTUAL_MASK"]], "tmc5072_cs_actual_shift (c macro)": [[0, "c.TMC5072_CS_ACTUAL_SHIFT"]], "tmc5072_cur_a_mask (c macro)": [[0, "c.TMC5072_CUR_A_MASK"]], "tmc5072_cur_a_shift (c macro)": [[0, "c.TMC5072_CUR_A_SHIFT"]], "tmc5072_cur_b_mask (c macro)": [[0, "c.TMC5072_CUR_B_MASK"]], "tmc5072_cur_b_shift (c macro)": [[0, "c.TMC5072_CUR_B_SHIFT"]], "tmc5072_d1 (c macro)": [[0, "c.TMC5072_D1"]], "tmc5072_d1_mask (c macro)": [[0, "c.TMC5072_D1_MASK"]], "tmc5072_d1_shift (c macro)": [[0, "c.TMC5072_D1_SHIFT"]], "tmc5072_dcctrl (c macro)": [[0, "c.TMC5072_DCCTRL"]], "tmc5072_dc_sg_mask (c macro)": [[0, "c.TMC5072_DC_SG_MASK"]], "tmc5072_dc_sg_shift (c macro)": [[0, "c.TMC5072_DC_SG_SHIFT"]], "tmc5072_dc_sync_mask (c macro)": [[0, "c.TMC5072_DC_SYNC_MASK"]], "tmc5072_dc_sync_shift (c macro)": [[0, "c.TMC5072_DC_SYNC_SHIFT"]], "tmc5072_dc_time_mask (c macro)": [[0, "c.TMC5072_DC_TIME_MASK"]], "tmc5072_dc_time_shift (c macro)": [[0, "c.TMC5072_DC_TIME_SHIFT"]], "tmc5072_dedge_mask (c macro)": [[0, "c.TMC5072_DEDGE_MASK"]], "tmc5072_dedge_shift (c macro)": [[0, "c.TMC5072_DEDGE_SHIFT"]], "tmc5072_disfdcc_mask (c macro)": [[0, "c.TMC5072_DISFDCC_MASK"]], "tmc5072_disfdcc_shift (c macro)": [[0, "c.TMC5072_DISFDCC_SHIFT"]], "tmc5072_diss2g_mask (c macro)": [[0, "c.TMC5072_DISS2G_MASK"]], "tmc5072_diss2g_shift (c macro)": [[0, "c.TMC5072_DISS2G_SHIFT"]], "tmc5072_dmax (c macro)": [[0, "c.TMC5072_DMAX"]], "tmc5072_dmax_mask (c macro)": [[0, "c.TMC5072_DMAX_MASK"]], "tmc5072_dmax_shift (c macro)": [[0, "c.TMC5072_DMAX_SHIFT"]], "tmc5072_drvstatus (c macro)": [[0, "c.TMC5072_DRVSTATUS"]], "tmc5072_drv_enn_mask (c macro)": [[0, "c.TMC5072_DRV_ENN_MASK"]], "tmc5072_drv_enn_shift (c macro)": [[0, "c.TMC5072_DRV_ENN_SHIFT"]], "tmc5072_drv_err1_mask (c macro)": [[0, "c.TMC5072_DRV_ERR1_MASK"]], "tmc5072_drv_err1_shift (c macro)": [[0, "c.TMC5072_DRV_ERR1_SHIFT"]], "tmc5072_enc1_refsel_mask (c macro)": [[0, "c.TMC5072_ENC1_REFSEL_MASK"]], "tmc5072_enc1_refsel_shift (c macro)": [[0, "c.TMC5072_ENC1_REFSEL_SHIFT"]], "tmc5072_enc2_enable_mask (c macro)": [[0, "c.TMC5072_ENC2_ENABLE_MASK"]], "tmc5072_enc2_enable_shift (c macro)": [[0, "c.TMC5072_ENC2_ENABLE_SHIFT"]], "tmc5072_enc2_refsel_mask (c macro)": [[0, "c.TMC5072_ENC2_REFSEL_MASK"]], "tmc5072_enc2_refsel_shift (c macro)": [[0, "c.TMC5072_ENC2_REFSEL_SHIFT"]], "tmc5072_encmode (c macro)": [[0, "c.TMC5072_ENCMODE"]], "tmc5072_enc_const (c macro)": [[0, "c.TMC5072_ENC_CONST"]], "tmc5072_enc_latch (c macro)": [[0, "c.TMC5072_ENC_LATCH"]], "tmc5072_enc_latch_mask (c macro)": [[0, "c.TMC5072_ENC_LATCH_MASK"]], "tmc5072_enc_latch_shift (c macro)": [[0, "c.TMC5072_ENC_LATCH_SHIFT"]], "tmc5072_enc_sel_decimal_mask (c macro)": [[0, "c.TMC5072_ENC_SEL_DECIMAL_MASK"]], "tmc5072_enc_sel_decimal_shift (c macro)": [[0, "c.TMC5072_ENC_SEL_DECIMAL_SHIFT"]], "tmc5072_enc_status (c macro)": [[0, "c.TMC5072_ENC_STATUS"]], "tmc5072_enc_status_mask (c macro)": [[0, "c.TMC5072_ENC_STATUS_MASK"]], "tmc5072_enc_status_shift (c macro)": [[0, "c.TMC5072_ENC_STATUS_SHIFT"]], "tmc5072_en_latch_encoder_mask (c macro)": [[0, "c.TMC5072_EN_LATCH_ENCODER_MASK"]], "tmc5072_en_latch_encoder_shift (c macro)": [[0, "c.TMC5072_EN_LATCH_ENCODER_SHIFT"]], "tmc5072_en_softstop_mask (c macro)": [[0, "c.TMC5072_EN_SOFTSTOP_MASK"]], "tmc5072_en_softstop_shift (c macro)": [[0, "c.TMC5072_EN_SOFTSTOP_SHIFT"]], "tmc5072_event_pos_reached_mask (c macro)": [[0, "c.TMC5072_EVENT_POS_REACHED_MASK"]], "tmc5072_event_pos_reached_shift (c macro)": [[0, "c.TMC5072_EVENT_POS_REACHED_SHIFT"]], "tmc5072_event_stop_l_mask (c macro)": [[0, "c.TMC5072_EVENT_STOP_L_MASK"]], "tmc5072_event_stop_l_shift (c macro)": [[0, "c.TMC5072_EVENT_STOP_L_SHIFT"]], "tmc5072_event_stop_r_mask (c macro)": [[0, "c.TMC5072_EVENT_STOP_R_MASK"]], "tmc5072_event_stop_r_shift (c macro)": [[0, "c.TMC5072_EVENT_STOP_R_SHIFT"]], "tmc5072_event_stop_sg_mask (c macro)": [[0, "c.TMC5072_EVENT_STOP_SG_MASK"]], "tmc5072_event_stop_sg_shift (c macro)": [[0, "c.TMC5072_EVENT_STOP_SG_SHIFT"]], "tmc5072_field_read (c macro)": [[0, "c.TMC5072_FIELD_READ"]], "tmc5072_field_write (c macro)": [[0, "c.TMC5072_FIELD_WRITE"]], "tmc5072_fractional_mask (c macro)": [[0, "c.TMC5072_FRACTIONAL_MASK"]], "tmc5072_fractional_shift (c macro)": [[0, "c.TMC5072_FRACTIONAL_SHIFT"]], "tmc5072_freewheel_mask (c macro)": [[0, "c.TMC5072_FREEWHEEL_MASK"]], "tmc5072_freewheel_shift (c macro)": [[0, "c.TMC5072_FREEWHEEL_SHIFT"]], "tmc5072_fsactive_mask (c macro)": [[0, "c.TMC5072_FSACTIVE_MASK"]], "tmc5072_fsactive_shift (c macro)": [[0, "c.TMC5072_FSACTIVE_SHIFT"]], "tmc5072_gconf (c macro)": [[0, "c.TMC5072_GCONF"]], "tmc5072_gstat (c macro)": [[0, "c.TMC5072_GSTAT"]], "tmc5072_hend_mask (c macro)": [[0, "c.TMC5072_HEND_MASK"]], "tmc5072_hend_shift (c macro)": [[0, "c.TMC5072_HEND_SHIFT"]], "tmc5072_hstrt_mask (c macro)": [[0, "c.TMC5072_HSTRT_MASK"]], "tmc5072_hstrt_shift (c macro)": [[0, "c.TMC5072_HSTRT_SHIFT"]], "tmc5072_ifcnt (c macro)": [[0, "c.TMC5072_IFCNT"]], "tmc5072_ifcnt_mask (c macro)": [[0, "c.TMC5072_IFCNT_MASK"]], "tmc5072_ifcnt_shift (c macro)": [[0, "c.TMC5072_IFCNT_SHIFT"]], "tmc5072_ignore_ab_mask (c macro)": [[0, "c.TMC5072_IGNORE_AB_MASK"]], "tmc5072_ignore_ab_shift (c macro)": [[0, "c.TMC5072_IGNORE_AB_SHIFT"]], "tmc5072_iholddelay_mask (c macro)": [[0, "c.TMC5072_IHOLDDELAY_MASK"]], "tmc5072_iholddelay_shift (c macro)": [[0, "c.TMC5072_IHOLDDELAY_SHIFT"]], "tmc5072_ihold_irun (c macro)": [[0, "c.TMC5072_IHOLD_IRUN"]], "tmc5072_ihold_mask (c macro)": [[0, "c.TMC5072_IHOLD_MASK"]], "tmc5072_ihold_shift (c macro)": [[0, "c.TMC5072_IHOLD_SHIFT"]], "tmc5072_input (c macro)": [[0, "c.TMC5072_INPUT"]], "tmc5072_integer_mask (c macro)": [[0, "c.TMC5072_INTEGER_MASK"]], "tmc5072_integer_shift (c macro)": [[0, "c.TMC5072_INTEGER_SHIFT"]], "tmc5072_intpol_mask (c macro)": [[0, "c.TMC5072_INTPOL_MASK"]], "tmc5072_intpol_shift (c macro)": [[0, "c.TMC5072_INTPOL_SHIFT"]], "tmc5072_io0_in_mask (c macro)": [[0, "c.TMC5072_IO0_IN_MASK"]], "tmc5072_io0_in_shift (c macro)": [[0, "c.TMC5072_IO0_IN_SHIFT"]], "tmc5072_io0_out_mask (c macro)": [[0, "c.TMC5072_IO0_OUT_MASK"]], "tmc5072_io0_out_shift (c macro)": [[0, "c.TMC5072_IO0_OUT_SHIFT"]], "tmc5072_io1_in_mask (c macro)": [[0, "c.TMC5072_IO1_IN_MASK"]], "tmc5072_io1_in_shift (c macro)": [[0, "c.TMC5072_IO1_IN_SHIFT"]], "tmc5072_io1_out_mask (c macro)": [[0, "c.TMC5072_IO1_OUT_MASK"]], "tmc5072_io1_out_shift (c macro)": [[0, "c.TMC5072_IO1_OUT_SHIFT"]], "tmc5072_io2_in_mask (c macro)": [[0, "c.TMC5072_IO2_IN_MASK"]], "tmc5072_io2_in_shift (c macro)": [[0, "c.TMC5072_IO2_IN_SHIFT"]], "tmc5072_io2_out_mask (c macro)": [[0, "c.TMC5072_IO2_OUT_MASK"]], "tmc5072_io2_out_shift (c macro)": [[0, "c.TMC5072_IO2_OUT_SHIFT"]], "tmc5072_io3_in_mask (c macro)": [[0, "c.TMC5072_IO3_IN_MASK"]], "tmc5072_io3_in_shift (c macro)": [[0, "c.TMC5072_IO3_IN_SHIFT"]], "tmc5072_ioddr0_mask (c macro)": [[0, "c.TMC5072_IODDR0_MASK"]], "tmc5072_ioddr0_shift (c macro)": [[0, "c.TMC5072_IODDR0_SHIFT"]], "tmc5072_ioddr1_mask (c macro)": [[0, "c.TMC5072_IODDR1_MASK"]], "tmc5072_ioddr1_shift (c macro)": [[0, "c.TMC5072_IODDR1_SHIFT"]], "tmc5072_ioddr2_mask (c macro)": [[0, "c.TMC5072_IODDR2_MASK"]], "tmc5072_ioddr2_shift (c macro)": [[0, "c.TMC5072_IODDR2_SHIFT"]], "tmc5072_ion_in_mask (c macro)": [[0, "c.TMC5072_ION_IN_MASK"]], "tmc5072_ion_in_shift (c macro)": [[0, "c.TMC5072_ION_IN_SHIFT"]], "tmc5072_iop_in_mask (c macro)": [[0, "c.TMC5072_IOP_IN_MASK"]], "tmc5072_iop_in_shift (c macro)": [[0, "c.TMC5072_IOP_IN_SHIFT"]], "tmc5072_irun_mask (c macro)": [[0, "c.TMC5072_IRUN_MASK"]], "tmc5072_irun_shift (c macro)": [[0, "c.TMC5072_IRUN_SHIFT"]], "tmc5072_latch_l_active_mask (c macro)": [[0, "c.TMC5072_LATCH_L_ACTIVE_MASK"]], "tmc5072_latch_l_active_shift (c macro)": [[0, "c.TMC5072_LATCH_L_ACTIVE_SHIFT"]], "tmc5072_latch_l_inactive_mask (c macro)": [[0, "c.TMC5072_LATCH_L_INACTIVE_MASK"]], "tmc5072_latch_l_inactive_shift (c macro)": [[0, "c.TMC5072_LATCH_L_INACTIVE_SHIFT"]], "tmc5072_latch_now__mask (c macro)": [[0, "c.TMC5072_LATCH_NOW__MASK"]], "tmc5072_latch_now__shift (c macro)": [[0, "c.TMC5072_LATCH_NOW__SHIFT"]], "tmc5072_latch_r_active_mask (c macro)": [[0, "c.TMC5072_LATCH_R_ACTIVE_MASK"]], "tmc5072_latch_r_active_shift (c macro)": [[0, "c.TMC5072_LATCH_R_ACTIVE_SHIFT"]], "tmc5072_latch_r_inactive_mask (c macro)": [[0, "c.TMC5072_LATCH_R_INACTIVE_MASK"]], "tmc5072_latch_r_inactive_shift (c macro)": [[0, "c.TMC5072_LATCH_R_INACTIVE_SHIFT"]], "tmc5072_latch_x_act_mask (c macro)": [[0, "c.TMC5072_LATCH_X_ACT_MASK"]], "tmc5072_latch_x_act_shift (c macro)": [[0, "c.TMC5072_LATCH_X_ACT_SHIFT"]], "tmc5072_lock_gconf_mask (c macro)": [[0, "c.TMC5072_LOCK_GCONF_MASK"]], "tmc5072_lock_gconf_shift (c macro)": [[0, "c.TMC5072_LOCK_GCONF_SHIFT"]], "tmc5072_max_acceleration (c macro)": [[0, "c.TMC5072_MAX_ACCELERATION"]], "tmc5072_max_velocity (c macro)": [[0, "c.TMC5072_MAX_VELOCITY"]], "tmc5072_mode_hold (c macro)": [[0, "c.TMC5072_MODE_HOLD"]], "tmc5072_mode_position (c macro)": [[0, "c.TMC5072_MODE_POSITION"]], "tmc5072_mode_velneg (c macro)": [[0, "c.TMC5072_MODE_VELNEG"]], "tmc5072_mode_velpos (c macro)": [[0, "c.TMC5072_MODE_VELPOS"]], "tmc5072_motors (c macro)": [[0, "c.TMC5072_MOTORS"]], "tmc5072_mres_mask (c macro)": [[0, "c.TMC5072_MRES_MASK"]], "tmc5072_mres_shift (c macro)": [[0, "c.TMC5072_MRES_SHIFT"]], "tmc5072_mscnt (c macro)": [[0, "c.TMC5072_MSCNT"]], "tmc5072_mscnt_mask (c macro)": [[0, "c.TMC5072_MSCNT_MASK"]], "tmc5072_mscnt_shift (c macro)": [[0, "c.TMC5072_MSCNT_SHIFT"]], "tmc5072_mscuract (c macro)": [[0, "c.TMC5072_MSCURACT"]], "tmc5072_mslut0 (c macro)": [[0, "c.TMC5072_MSLUT0"]], "tmc5072_mslut1 (c macro)": [[0, "c.TMC5072_MSLUT1"]], "tmc5072_mslut2 (c macro)": [[0, "c.TMC5072_MSLUT2"]], "tmc5072_mslut3 (c macro)": [[0, "c.TMC5072_MSLUT3"]], "tmc5072_mslut4 (c macro)": [[0, "c.TMC5072_MSLUT4"]], "tmc5072_mslut5 (c macro)": [[0, "c.TMC5072_MSLUT5"]], "tmc5072_mslut6 (c macro)": [[0, "c.TMC5072_MSLUT6"]], "tmc5072_mslut7 (c macro)": [[0, "c.TMC5072_MSLUT7"]], "tmc5072_mslutsel (c macro)": [[0, "c.TMC5072_MSLUTSEL"]], "tmc5072_mslutstart (c macro)": [[0, "c.TMC5072_MSLUTSTART"]], "tmc5072_nextaddr_in_mask (c macro)": [[0, "c.TMC5072_NEXTADDR_IN_MASK"]], "tmc5072_nextaddr_in_shift (c macro)": [[0, "c.TMC5072_NEXTADDR_IN_SHIFT"]], "tmc5072_offset_mask (c macro)": [[0, "c.TMC5072_OFFSET_MASK"]], "tmc5072_offset_shift (c macro)": [[0, "c.TMC5072_OFFSET_SHIFT"]], "tmc5072_ofs0_mask (c macro)": [[0, "c.TMC5072_OFS0_MASK"]], "tmc5072_ofs0_shift (c macro)": [[0, "c.TMC5072_OFS0_SHIFT"]], "tmc5072_ofs100_mask (c macro)": [[0, "c.TMC5072_OFS100_MASK"]], "tmc5072_ofs100_shift (c macro)": [[0, "c.TMC5072_OFS100_SHIFT"]], "tmc5072_ofs101_mask (c macro)": [[0, "c.TMC5072_OFS101_MASK"]], "tmc5072_ofs101_shift (c macro)": [[0, "c.TMC5072_OFS101_SHIFT"]], "tmc5072_ofs102_mask (c macro)": [[0, "c.TMC5072_OFS102_MASK"]], "tmc5072_ofs102_shift (c macro)": [[0, "c.TMC5072_OFS102_SHIFT"]], "tmc5072_ofs103_mask (c macro)": [[0, "c.TMC5072_OFS103_MASK"]], "tmc5072_ofs103_shift (c macro)": [[0, "c.TMC5072_OFS103_SHIFT"]], "tmc5072_ofs104_mask (c macro)": [[0, "c.TMC5072_OFS104_MASK"]], "tmc5072_ofs104_shift (c macro)": [[0, "c.TMC5072_OFS104_SHIFT"]], "tmc5072_ofs105_mask (c macro)": [[0, "c.TMC5072_OFS105_MASK"]], "tmc5072_ofs105_shift (c macro)": [[0, "c.TMC5072_OFS105_SHIFT"]], "tmc5072_ofs106_mask (c macro)": [[0, "c.TMC5072_OFS106_MASK"]], "tmc5072_ofs106_shift (c macro)": [[0, "c.TMC5072_OFS106_SHIFT"]], "tmc5072_ofs107_mask (c macro)": [[0, "c.TMC5072_OFS107_MASK"]], "tmc5072_ofs107_shift (c macro)": [[0, "c.TMC5072_OFS107_SHIFT"]], "tmc5072_ofs108_mask (c macro)": [[0, "c.TMC5072_OFS108_MASK"]], "tmc5072_ofs108_shift (c macro)": [[0, "c.TMC5072_OFS108_SHIFT"]], "tmc5072_ofs109_mask (c macro)": [[0, "c.TMC5072_OFS109_MASK"]], "tmc5072_ofs109_shift (c macro)": [[0, "c.TMC5072_OFS109_SHIFT"]], "tmc5072_ofs10_mask (c macro)": [[0, "c.TMC5072_OFS10_MASK"]], "tmc5072_ofs10_shift (c macro)": [[0, "c.TMC5072_OFS10_SHIFT"]], "tmc5072_ofs110_mask (c macro)": [[0, "c.TMC5072_OFS110_MASK"]], "tmc5072_ofs110_shift (c macro)": [[0, "c.TMC5072_OFS110_SHIFT"]], "tmc5072_ofs111_mask (c macro)": [[0, "c.TMC5072_OFS111_MASK"]], "tmc5072_ofs111_shift (c macro)": [[0, "c.TMC5072_OFS111_SHIFT"]], "tmc5072_ofs112_mask (c macro)": [[0, "c.TMC5072_OFS112_MASK"]], "tmc5072_ofs112_shift (c macro)": [[0, "c.TMC5072_OFS112_SHIFT"]], "tmc5072_ofs113_mask (c macro)": [[0, "c.TMC5072_OFS113_MASK"]], "tmc5072_ofs113_shift (c macro)": [[0, "c.TMC5072_OFS113_SHIFT"]], "tmc5072_ofs114_mask (c macro)": [[0, "c.TMC5072_OFS114_MASK"]], "tmc5072_ofs114_shift (c macro)": [[0, "c.TMC5072_OFS114_SHIFT"]], "tmc5072_ofs115_mask (c macro)": [[0, "c.TMC5072_OFS115_MASK"]], "tmc5072_ofs115_shift (c macro)": [[0, "c.TMC5072_OFS115_SHIFT"]], "tmc5072_ofs116_mask (c macro)": [[0, "c.TMC5072_OFS116_MASK"]], "tmc5072_ofs116_shift (c macro)": [[0, "c.TMC5072_OFS116_SHIFT"]], "tmc5072_ofs117_mask (c macro)": [[0, "c.TMC5072_OFS117_MASK"]], "tmc5072_ofs117_shift (c macro)": [[0, "c.TMC5072_OFS117_SHIFT"]], "tmc5072_ofs118_mask (c macro)": [[0, "c.TMC5072_OFS118_MASK"]], "tmc5072_ofs118_shift (c macro)": [[0, "c.TMC5072_OFS118_SHIFT"]], "tmc5072_ofs119_mask (c macro)": [[0, "c.TMC5072_OFS119_MASK"]], "tmc5072_ofs119_shift (c macro)": [[0, "c.TMC5072_OFS119_SHIFT"]], "tmc5072_ofs11_mask (c macro)": [[0, "c.TMC5072_OFS11_MASK"]], "tmc5072_ofs11_shift (c macro)": [[0, "c.TMC5072_OFS11_SHIFT"]], "tmc5072_ofs120_mask (c macro)": [[0, "c.TMC5072_OFS120_MASK"]], "tmc5072_ofs120_shift (c macro)": [[0, "c.TMC5072_OFS120_SHIFT"]], "tmc5072_ofs121_mask (c macro)": [[0, "c.TMC5072_OFS121_MASK"]], "tmc5072_ofs121_shift (c macro)": [[0, "c.TMC5072_OFS121_SHIFT"]], "tmc5072_ofs122_mask (c macro)": [[0, "c.TMC5072_OFS122_MASK"]], "tmc5072_ofs122_shift (c macro)": [[0, "c.TMC5072_OFS122_SHIFT"]], "tmc5072_ofs123_mask (c macro)": [[0, "c.TMC5072_OFS123_MASK"]], "tmc5072_ofs123_shift (c macro)": [[0, "c.TMC5072_OFS123_SHIFT"]], "tmc5072_ofs124_mask (c macro)": [[0, "c.TMC5072_OFS124_MASK"]], "tmc5072_ofs124_shift (c macro)": [[0, "c.TMC5072_OFS124_SHIFT"]], "tmc5072_ofs125_mask (c macro)": [[0, "c.TMC5072_OFS125_MASK"]], "tmc5072_ofs125_shift (c macro)": [[0, "c.TMC5072_OFS125_SHIFT"]], "tmc5072_ofs126_mask (c macro)": [[0, "c.TMC5072_OFS126_MASK"]], "tmc5072_ofs126_shift (c macro)": [[0, "c.TMC5072_OFS126_SHIFT"]], "tmc5072_ofs127_mask (c macro)": [[0, "c.TMC5072_OFS127_MASK"]], "tmc5072_ofs127_shift (c macro)": [[0, "c.TMC5072_OFS127_SHIFT"]], "tmc5072_ofs128_mask (c macro)": [[0, "c.TMC5072_OFS128_MASK"]], "tmc5072_ofs128_shift (c macro)": [[0, "c.TMC5072_OFS128_SHIFT"]], "tmc5072_ofs129_mask (c macro)": [[0, "c.TMC5072_OFS129_MASK"]], "tmc5072_ofs129_shift (c macro)": [[0, "c.TMC5072_OFS129_SHIFT"]], "tmc5072_ofs12_mask (c macro)": [[0, "c.TMC5072_OFS12_MASK"]], "tmc5072_ofs12_shift (c macro)": [[0, "c.TMC5072_OFS12_SHIFT"]], "tmc5072_ofs130_mask (c macro)": [[0, "c.TMC5072_OFS130_MASK"]], "tmc5072_ofs130_shift (c macro)": [[0, "c.TMC5072_OFS130_SHIFT"]], "tmc5072_ofs131_mask (c macro)": [[0, "c.TMC5072_OFS131_MASK"]], "tmc5072_ofs131_shift (c macro)": [[0, "c.TMC5072_OFS131_SHIFT"]], "tmc5072_ofs132_mask (c macro)": [[0, "c.TMC5072_OFS132_MASK"]], "tmc5072_ofs132_shift (c macro)": [[0, "c.TMC5072_OFS132_SHIFT"]], "tmc5072_ofs133_mask (c macro)": [[0, "c.TMC5072_OFS133_MASK"]], "tmc5072_ofs133_shift (c macro)": [[0, "c.TMC5072_OFS133_SHIFT"]], "tmc5072_ofs134_mask (c macro)": [[0, "c.TMC5072_OFS134_MASK"]], "tmc5072_ofs134_shift (c macro)": [[0, "c.TMC5072_OFS134_SHIFT"]], "tmc5072_ofs135_mask (c macro)": [[0, "c.TMC5072_OFS135_MASK"]], "tmc5072_ofs135_shift (c macro)": [[0, "c.TMC5072_OFS135_SHIFT"]], "tmc5072_ofs136_mask (c macro)": [[0, "c.TMC5072_OFS136_MASK"]], "tmc5072_ofs136_shift (c macro)": [[0, "c.TMC5072_OFS136_SHIFT"]], "tmc5072_ofs137_mask (c macro)": [[0, "c.TMC5072_OFS137_MASK"]], "tmc5072_ofs137_shift (c macro)": [[0, "c.TMC5072_OFS137_SHIFT"]], "tmc5072_ofs138_mask (c macro)": [[0, "c.TMC5072_OFS138_MASK"]], "tmc5072_ofs138_shift (c macro)": [[0, "c.TMC5072_OFS138_SHIFT"]], "tmc5072_ofs139_mask (c macro)": [[0, "c.TMC5072_OFS139_MASK"]], "tmc5072_ofs139_shift (c macro)": [[0, "c.TMC5072_OFS139_SHIFT"]], "tmc5072_ofs13_mask (c macro)": [[0, "c.TMC5072_OFS13_MASK"]], "tmc5072_ofs13_shift (c macro)": [[0, "c.TMC5072_OFS13_SHIFT"]], "tmc5072_ofs140_mask (c macro)": [[0, "c.TMC5072_OFS140_MASK"]], "tmc5072_ofs140_shift (c macro)": [[0, "c.TMC5072_OFS140_SHIFT"]], "tmc5072_ofs141_mask (c macro)": [[0, "c.TMC5072_OFS141_MASK"]], "tmc5072_ofs141_shift (c macro)": [[0, "c.TMC5072_OFS141_SHIFT"]], "tmc5072_ofs142_mask (c macro)": [[0, "c.TMC5072_OFS142_MASK"]], "tmc5072_ofs142_shift (c macro)": [[0, "c.TMC5072_OFS142_SHIFT"]], "tmc5072_ofs143_mask (c macro)": [[0, "c.TMC5072_OFS143_MASK"]], "tmc5072_ofs143_shift (c macro)": [[0, "c.TMC5072_OFS143_SHIFT"]], "tmc5072_ofs144_mask (c macro)": [[0, "c.TMC5072_OFS144_MASK"]], "tmc5072_ofs144_shift (c macro)": [[0, "c.TMC5072_OFS144_SHIFT"]], "tmc5072_ofs145_mask (c macro)": [[0, "c.TMC5072_OFS145_MASK"]], "tmc5072_ofs145_shift (c macro)": [[0, "c.TMC5072_OFS145_SHIFT"]], "tmc5072_ofs146_mask (c macro)": [[0, "c.TMC5072_OFS146_MASK"]], "tmc5072_ofs146_shift (c macro)": [[0, "c.TMC5072_OFS146_SHIFT"]], "tmc5072_ofs147_mask (c macro)": [[0, "c.TMC5072_OFS147_MASK"]], "tmc5072_ofs147_shift (c macro)": [[0, "c.TMC5072_OFS147_SHIFT"]], "tmc5072_ofs148_mask (c macro)": [[0, "c.TMC5072_OFS148_MASK"]], "tmc5072_ofs148_shift (c macro)": [[0, "c.TMC5072_OFS148_SHIFT"]], "tmc5072_ofs149_mask (c macro)": [[0, "c.TMC5072_OFS149_MASK"]], "tmc5072_ofs149_shift (c macro)": [[0, "c.TMC5072_OFS149_SHIFT"]], "tmc5072_ofs14_mask (c macro)": [[0, "c.TMC5072_OFS14_MASK"]], "tmc5072_ofs14_shift (c macro)": [[0, "c.TMC5072_OFS14_SHIFT"]], "tmc5072_ofs150_mask (c macro)": [[0, "c.TMC5072_OFS150_MASK"]], "tmc5072_ofs150_shift (c macro)": [[0, "c.TMC5072_OFS150_SHIFT"]], "tmc5072_ofs151_mask (c macro)": [[0, "c.TMC5072_OFS151_MASK"]], "tmc5072_ofs151_shift (c macro)": [[0, "c.TMC5072_OFS151_SHIFT"]], "tmc5072_ofs152_mask (c macro)": [[0, "c.TMC5072_OFS152_MASK"]], "tmc5072_ofs152_shift (c macro)": [[0, "c.TMC5072_OFS152_SHIFT"]], "tmc5072_ofs153_mask (c macro)": [[0, "c.TMC5072_OFS153_MASK"]], "tmc5072_ofs153_shift (c macro)": [[0, "c.TMC5072_OFS153_SHIFT"]], "tmc5072_ofs154_mask (c macro)": [[0, "c.TMC5072_OFS154_MASK"]], "tmc5072_ofs154_shift (c macro)": [[0, "c.TMC5072_OFS154_SHIFT"]], "tmc5072_ofs155_mask (c macro)": [[0, "c.TMC5072_OFS155_MASK"]], "tmc5072_ofs155_shift (c macro)": [[0, "c.TMC5072_OFS155_SHIFT"]], "tmc5072_ofs156_mask (c macro)": [[0, "c.TMC5072_OFS156_MASK"]], "tmc5072_ofs156_shift (c macro)": [[0, "c.TMC5072_OFS156_SHIFT"]], "tmc5072_ofs157_mask (c macro)": [[0, "c.TMC5072_OFS157_MASK"]], "tmc5072_ofs157_shift (c macro)": [[0, "c.TMC5072_OFS157_SHIFT"]], "tmc5072_ofs158_mask (c macro)": [[0, "c.TMC5072_OFS158_MASK"]], "tmc5072_ofs158_shift (c macro)": [[0, "c.TMC5072_OFS158_SHIFT"]], "tmc5072_ofs159_mask (c macro)": [[0, "c.TMC5072_OFS159_MASK"]], "tmc5072_ofs159_shift (c macro)": [[0, "c.TMC5072_OFS159_SHIFT"]], "tmc5072_ofs15_mask (c macro)": [[0, "c.TMC5072_OFS15_MASK"]], "tmc5072_ofs15_shift (c macro)": [[0, "c.TMC5072_OFS15_SHIFT"]], "tmc5072_ofs160_mask (c macro)": [[0, "c.TMC5072_OFS160_MASK"]], "tmc5072_ofs160_shift (c macro)": [[0, "c.TMC5072_OFS160_SHIFT"]], "tmc5072_ofs161_mask (c macro)": [[0, "c.TMC5072_OFS161_MASK"]], "tmc5072_ofs161_shift (c macro)": [[0, "c.TMC5072_OFS161_SHIFT"]], "tmc5072_ofs162_mask (c macro)": [[0, "c.TMC5072_OFS162_MASK"]], "tmc5072_ofs162_shift (c macro)": [[0, "c.TMC5072_OFS162_SHIFT"]], "tmc5072_ofs163_mask (c macro)": [[0, "c.TMC5072_OFS163_MASK"]], "tmc5072_ofs163_shift (c macro)": [[0, "c.TMC5072_OFS163_SHIFT"]], "tmc5072_ofs164_mask (c macro)": [[0, "c.TMC5072_OFS164_MASK"]], "tmc5072_ofs164_shift (c macro)": [[0, "c.TMC5072_OFS164_SHIFT"]], "tmc5072_ofs165_mask (c macro)": [[0, "c.TMC5072_OFS165_MASK"]], "tmc5072_ofs165_shift (c macro)": [[0, "c.TMC5072_OFS165_SHIFT"]], "tmc5072_ofs166_mask (c macro)": [[0, "c.TMC5072_OFS166_MASK"]], "tmc5072_ofs166_shift (c macro)": [[0, "c.TMC5072_OFS166_SHIFT"]], "tmc5072_ofs167_mask (c macro)": [[0, "c.TMC5072_OFS167_MASK"]], "tmc5072_ofs167_shift (c macro)": [[0, "c.TMC5072_OFS167_SHIFT"]], "tmc5072_ofs168_mask (c macro)": [[0, "c.TMC5072_OFS168_MASK"]], "tmc5072_ofs168_shift (c macro)": [[0, "c.TMC5072_OFS168_SHIFT"]], "tmc5072_ofs169_mask (c macro)": [[0, "c.TMC5072_OFS169_MASK"]], "tmc5072_ofs169_shift (c macro)": [[0, "c.TMC5072_OFS169_SHIFT"]], "tmc5072_ofs16_mask (c macro)": [[0, "c.TMC5072_OFS16_MASK"]], "tmc5072_ofs16_shift (c macro)": [[0, "c.TMC5072_OFS16_SHIFT"]], "tmc5072_ofs170_mask (c macro)": [[0, "c.TMC5072_OFS170_MASK"]], "tmc5072_ofs170_shift (c macro)": [[0, "c.TMC5072_OFS170_SHIFT"]], "tmc5072_ofs171_mask (c macro)": [[0, "c.TMC5072_OFS171_MASK"]], "tmc5072_ofs171_shift (c macro)": [[0, "c.TMC5072_OFS171_SHIFT"]], "tmc5072_ofs172_mask (c macro)": [[0, "c.TMC5072_OFS172_MASK"]], "tmc5072_ofs172_shift (c macro)": [[0, "c.TMC5072_OFS172_SHIFT"]], "tmc5072_ofs173_mask (c macro)": [[0, "c.TMC5072_OFS173_MASK"]], "tmc5072_ofs173_shift (c macro)": [[0, "c.TMC5072_OFS173_SHIFT"]], "tmc5072_ofs174_mask (c macro)": [[0, "c.TMC5072_OFS174_MASK"]], "tmc5072_ofs174_shift (c macro)": [[0, "c.TMC5072_OFS174_SHIFT"]], "tmc5072_ofs175_mask (c macro)": [[0, "c.TMC5072_OFS175_MASK"]], "tmc5072_ofs175_shift (c macro)": [[0, "c.TMC5072_OFS175_SHIFT"]], "tmc5072_ofs176_mask (c macro)": [[0, "c.TMC5072_OFS176_MASK"]], "tmc5072_ofs176_shift (c macro)": [[0, "c.TMC5072_OFS176_SHIFT"]], "tmc5072_ofs177_mask (c macro)": [[0, "c.TMC5072_OFS177_MASK"]], "tmc5072_ofs177_shift (c macro)": [[0, "c.TMC5072_OFS177_SHIFT"]], "tmc5072_ofs178_mask (c macro)": [[0, "c.TMC5072_OFS178_MASK"]], "tmc5072_ofs178_shift (c macro)": [[0, "c.TMC5072_OFS178_SHIFT"]], "tmc5072_ofs179_mask (c macro)": [[0, "c.TMC5072_OFS179_MASK"]], "tmc5072_ofs179_shift (c macro)": [[0, "c.TMC5072_OFS179_SHIFT"]], "tmc5072_ofs17_mask (c macro)": [[0, "c.TMC5072_OFS17_MASK"]], "tmc5072_ofs17_shift (c macro)": [[0, "c.TMC5072_OFS17_SHIFT"]], "tmc5072_ofs180_mask (c macro)": [[0, "c.TMC5072_OFS180_MASK"]], "tmc5072_ofs180_shift (c macro)": [[0, "c.TMC5072_OFS180_SHIFT"]], "tmc5072_ofs181_mask (c macro)": [[0, "c.TMC5072_OFS181_MASK"]], "tmc5072_ofs181_shift (c macro)": [[0, "c.TMC5072_OFS181_SHIFT"]], "tmc5072_ofs182_mask (c macro)": [[0, "c.TMC5072_OFS182_MASK"]], "tmc5072_ofs182_shift (c macro)": [[0, "c.TMC5072_OFS182_SHIFT"]], "tmc5072_ofs183_mask (c macro)": [[0, "c.TMC5072_OFS183_MASK"]], "tmc5072_ofs183_shift (c macro)": [[0, "c.TMC5072_OFS183_SHIFT"]], "tmc5072_ofs184_mask (c macro)": [[0, "c.TMC5072_OFS184_MASK"]], "tmc5072_ofs184_shift (c macro)": [[0, "c.TMC5072_OFS184_SHIFT"]], "tmc5072_ofs185_mask (c macro)": [[0, "c.TMC5072_OFS185_MASK"]], "tmc5072_ofs185_shift (c macro)": [[0, "c.TMC5072_OFS185_SHIFT"]], "tmc5072_ofs186_mask (c macro)": [[0, "c.TMC5072_OFS186_MASK"]], "tmc5072_ofs186_shift (c macro)": [[0, "c.TMC5072_OFS186_SHIFT"]], "tmc5072_ofs187_mask (c macro)": [[0, "c.TMC5072_OFS187_MASK"]], "tmc5072_ofs187_shift (c macro)": [[0, "c.TMC5072_OFS187_SHIFT"]], "tmc5072_ofs188_mask (c macro)": [[0, "c.TMC5072_OFS188_MASK"]], "tmc5072_ofs188_shift (c macro)": [[0, "c.TMC5072_OFS188_SHIFT"]], "tmc5072_ofs189_mask (c macro)": [[0, "c.TMC5072_OFS189_MASK"]], "tmc5072_ofs189_shift (c macro)": [[0, "c.TMC5072_OFS189_SHIFT"]], "tmc5072_ofs18_mask (c macro)": [[0, "c.TMC5072_OFS18_MASK"]], "tmc5072_ofs18_shift (c macro)": [[0, "c.TMC5072_OFS18_SHIFT"]], "tmc5072_ofs190_mask (c macro)": [[0, "c.TMC5072_OFS190_MASK"]], "tmc5072_ofs190_shift (c macro)": [[0, "c.TMC5072_OFS190_SHIFT"]], "tmc5072_ofs191_mask (c macro)": [[0, "c.TMC5072_OFS191_MASK"]], "tmc5072_ofs191_shift (c macro)": [[0, "c.TMC5072_OFS191_SHIFT"]], "tmc5072_ofs192_mask (c macro)": [[0, "c.TMC5072_OFS192_MASK"]], "tmc5072_ofs192_shift (c macro)": [[0, "c.TMC5072_OFS192_SHIFT"]], "tmc5072_ofs193_mask (c macro)": [[0, "c.TMC5072_OFS193_MASK"]], "tmc5072_ofs193_shift (c macro)": [[0, "c.TMC5072_OFS193_SHIFT"]], "tmc5072_ofs194_mask (c macro)": [[0, "c.TMC5072_OFS194_MASK"]], "tmc5072_ofs194_shift (c macro)": [[0, "c.TMC5072_OFS194_SHIFT"]], "tmc5072_ofs195_mask (c macro)": [[0, "c.TMC5072_OFS195_MASK"]], "tmc5072_ofs195_shift (c macro)": [[0, "c.TMC5072_OFS195_SHIFT"]], "tmc5072_ofs196_mask (c macro)": [[0, "c.TMC5072_OFS196_MASK"]], "tmc5072_ofs196_shift (c macro)": [[0, "c.TMC5072_OFS196_SHIFT"]], "tmc5072_ofs197_mask (c macro)": [[0, "c.TMC5072_OFS197_MASK"]], "tmc5072_ofs197_shift (c macro)": [[0, "c.TMC5072_OFS197_SHIFT"]], "tmc5072_ofs198_mask (c macro)": [[0, "c.TMC5072_OFS198_MASK"]], "tmc5072_ofs198_shift (c macro)": [[0, "c.TMC5072_OFS198_SHIFT"]], "tmc5072_ofs199_mask (c macro)": [[0, "c.TMC5072_OFS199_MASK"]], "tmc5072_ofs199_shift (c macro)": [[0, "c.TMC5072_OFS199_SHIFT"]], "tmc5072_ofs19_mask (c macro)": [[0, "c.TMC5072_OFS19_MASK"]], "tmc5072_ofs19_shift (c macro)": [[0, "c.TMC5072_OFS19_SHIFT"]], "tmc5072_ofs1_mask (c macro)": [[0, "c.TMC5072_OFS1_MASK"]], "tmc5072_ofs1_shift (c macro)": [[0, "c.TMC5072_OFS1_SHIFT"]], "tmc5072_ofs200_mask (c macro)": [[0, "c.TMC5072_OFS200_MASK"]], "tmc5072_ofs200_shift (c macro)": [[0, "c.TMC5072_OFS200_SHIFT"]], "tmc5072_ofs201_mask (c macro)": [[0, "c.TMC5072_OFS201_MASK"]], "tmc5072_ofs201_shift (c macro)": [[0, "c.TMC5072_OFS201_SHIFT"]], "tmc5072_ofs202_mask (c macro)": [[0, "c.TMC5072_OFS202_MASK"]], "tmc5072_ofs202_shift (c macro)": [[0, "c.TMC5072_OFS202_SHIFT"]], "tmc5072_ofs203_mask (c macro)": [[0, "c.TMC5072_OFS203_MASK"]], "tmc5072_ofs203_shift (c macro)": [[0, "c.TMC5072_OFS203_SHIFT"]], "tmc5072_ofs204_mask (c macro)": [[0, "c.TMC5072_OFS204_MASK"]], "tmc5072_ofs204_shift (c macro)": [[0, "c.TMC5072_OFS204_SHIFT"]], "tmc5072_ofs205_mask (c macro)": [[0, "c.TMC5072_OFS205_MASK"]], "tmc5072_ofs205_shift (c macro)": [[0, "c.TMC5072_OFS205_SHIFT"]], "tmc5072_ofs206_mask (c macro)": [[0, "c.TMC5072_OFS206_MASK"]], "tmc5072_ofs206_shift (c macro)": [[0, "c.TMC5072_OFS206_SHIFT"]], "tmc5072_ofs207_mask (c macro)": [[0, "c.TMC5072_OFS207_MASK"]], "tmc5072_ofs207_shift (c macro)": [[0, "c.TMC5072_OFS207_SHIFT"]], "tmc5072_ofs208_mask (c macro)": [[0, "c.TMC5072_OFS208_MASK"]], "tmc5072_ofs208_shift (c macro)": [[0, "c.TMC5072_OFS208_SHIFT"]], "tmc5072_ofs209_mask (c macro)": [[0, "c.TMC5072_OFS209_MASK"]], "tmc5072_ofs209_shift (c macro)": [[0, "c.TMC5072_OFS209_SHIFT"]], "tmc5072_ofs20_mask (c macro)": [[0, "c.TMC5072_OFS20_MASK"]], "tmc5072_ofs20_shift (c macro)": [[0, "c.TMC5072_OFS20_SHIFT"]], "tmc5072_ofs210_mask (c macro)": [[0, "c.TMC5072_OFS210_MASK"]], "tmc5072_ofs210_shift (c macro)": [[0, "c.TMC5072_OFS210_SHIFT"]], "tmc5072_ofs211_mask (c macro)": [[0, "c.TMC5072_OFS211_MASK"]], "tmc5072_ofs211_shift (c macro)": [[0, "c.TMC5072_OFS211_SHIFT"]], "tmc5072_ofs212_mask (c macro)": [[0, "c.TMC5072_OFS212_MASK"]], "tmc5072_ofs212_shift (c macro)": [[0, "c.TMC5072_OFS212_SHIFT"]], "tmc5072_ofs213_mask (c macro)": [[0, "c.TMC5072_OFS213_MASK"]], "tmc5072_ofs213_shift (c macro)": [[0, "c.TMC5072_OFS213_SHIFT"]], "tmc5072_ofs214_mask (c macro)": [[0, "c.TMC5072_OFS214_MASK"]], "tmc5072_ofs214_shift (c macro)": [[0, "c.TMC5072_OFS214_SHIFT"]], "tmc5072_ofs215_mask (c macro)": [[0, "c.TMC5072_OFS215_MASK"]], "tmc5072_ofs215_shift (c macro)": [[0, "c.TMC5072_OFS215_SHIFT"]], "tmc5072_ofs216_mask (c macro)": [[0, "c.TMC5072_OFS216_MASK"]], "tmc5072_ofs216_shift (c macro)": [[0, "c.TMC5072_OFS216_SHIFT"]], "tmc5072_ofs217_mask (c macro)": [[0, "c.TMC5072_OFS217_MASK"]], "tmc5072_ofs217_shift (c macro)": [[0, "c.TMC5072_OFS217_SHIFT"]], "tmc5072_ofs218_mask (c macro)": [[0, "c.TMC5072_OFS218_MASK"]], "tmc5072_ofs218_shift (c macro)": [[0, "c.TMC5072_OFS218_SHIFT"]], "tmc5072_ofs219_mask (c macro)": [[0, "c.TMC5072_OFS219_MASK"]], "tmc5072_ofs219_shift (c macro)": [[0, "c.TMC5072_OFS219_SHIFT"]], "tmc5072_ofs21_mask (c macro)": [[0, "c.TMC5072_OFS21_MASK"]], "tmc5072_ofs21_shift (c macro)": [[0, "c.TMC5072_OFS21_SHIFT"]], "tmc5072_ofs220_mask (c macro)": [[0, "c.TMC5072_OFS220_MASK"]], "tmc5072_ofs220_shift (c macro)": [[0, "c.TMC5072_OFS220_SHIFT"]], "tmc5072_ofs221_mask (c macro)": [[0, "c.TMC5072_OFS221_MASK"]], "tmc5072_ofs221_shift (c macro)": [[0, "c.TMC5072_OFS221_SHIFT"]], "tmc5072_ofs222_mask (c macro)": [[0, "c.TMC5072_OFS222_MASK"]], "tmc5072_ofs222_shift (c macro)": [[0, "c.TMC5072_OFS222_SHIFT"]], "tmc5072_ofs223_mask (c macro)": [[0, "c.TMC5072_OFS223_MASK"]], "tmc5072_ofs223_shift (c macro)": [[0, "c.TMC5072_OFS223_SHIFT"]], "tmc5072_ofs224_mask (c macro)": [[0, "c.TMC5072_OFS224_MASK"]], "tmc5072_ofs224_shift (c macro)": [[0, "c.TMC5072_OFS224_SHIFT"]], "tmc5072_ofs225_mask (c macro)": [[0, "c.TMC5072_OFS225_MASK"]], "tmc5072_ofs225_shift (c macro)": [[0, "c.TMC5072_OFS225_SHIFT"]], "tmc5072_ofs226_mask (c macro)": [[0, "c.TMC5072_OFS226_MASK"]], "tmc5072_ofs226_shift (c macro)": [[0, "c.TMC5072_OFS226_SHIFT"]], "tmc5072_ofs227_mask (c macro)": [[0, "c.TMC5072_OFS227_MASK"]], "tmc5072_ofs227_shift (c macro)": [[0, "c.TMC5072_OFS227_SHIFT"]], "tmc5072_ofs228_mask (c macro)": [[0, "c.TMC5072_OFS228_MASK"]], "tmc5072_ofs228_shift (c macro)": [[0, "c.TMC5072_OFS228_SHIFT"]], "tmc5072_ofs229_mask (c macro)": [[0, "c.TMC5072_OFS229_MASK"]], "tmc5072_ofs229_shift (c macro)": [[0, "c.TMC5072_OFS229_SHIFT"]], "tmc5072_ofs22_mask (c macro)": [[0, "c.TMC5072_OFS22_MASK"]], "tmc5072_ofs22_shift (c macro)": [[0, "c.TMC5072_OFS22_SHIFT"]], "tmc5072_ofs230_mask (c macro)": [[0, "c.TMC5072_OFS230_MASK"]], "tmc5072_ofs230_shift (c macro)": [[0, "c.TMC5072_OFS230_SHIFT"]], "tmc5072_ofs231_mask (c macro)": [[0, "c.TMC5072_OFS231_MASK"]], "tmc5072_ofs231_shift (c macro)": [[0, "c.TMC5072_OFS231_SHIFT"]], "tmc5072_ofs232_mask (c macro)": [[0, "c.TMC5072_OFS232_MASK"]], "tmc5072_ofs232_shift (c macro)": [[0, "c.TMC5072_OFS232_SHIFT"]], "tmc5072_ofs233_mask (c macro)": [[0, "c.TMC5072_OFS233_MASK"]], "tmc5072_ofs233_shift (c macro)": [[0, "c.TMC5072_OFS233_SHIFT"]], "tmc5072_ofs234_mask (c macro)": [[0, "c.TMC5072_OFS234_MASK"]], "tmc5072_ofs234_shift (c macro)": [[0, "c.TMC5072_OFS234_SHIFT"]], "tmc5072_ofs235_mask (c macro)": [[0, "c.TMC5072_OFS235_MASK"]], "tmc5072_ofs235_shift (c macro)": [[0, "c.TMC5072_OFS235_SHIFT"]], "tmc5072_ofs236_mask (c macro)": [[0, "c.TMC5072_OFS236_MASK"]], "tmc5072_ofs236_shift (c macro)": [[0, "c.TMC5072_OFS236_SHIFT"]], "tmc5072_ofs237_mask (c macro)": [[0, "c.TMC5072_OFS237_MASK"]], "tmc5072_ofs237_shift (c macro)": [[0, "c.TMC5072_OFS237_SHIFT"]], "tmc5072_ofs238_mask (c macro)": [[0, "c.TMC5072_OFS238_MASK"]], "tmc5072_ofs238_shift (c macro)": [[0, "c.TMC5072_OFS238_SHIFT"]], "tmc5072_ofs239_mask (c macro)": [[0, "c.TMC5072_OFS239_MASK"]], "tmc5072_ofs239_shift (c macro)": [[0, "c.TMC5072_OFS239_SHIFT"]], "tmc5072_ofs23_mask (c macro)": [[0, "c.TMC5072_OFS23_MASK"]], "tmc5072_ofs23_shift (c macro)": [[0, "c.TMC5072_OFS23_SHIFT"]], "tmc5072_ofs240_mask (c macro)": [[0, "c.TMC5072_OFS240_MASK"]], "tmc5072_ofs240_shift (c macro)": [[0, "c.TMC5072_OFS240_SHIFT"]], "tmc5072_ofs241_mask (c macro)": [[0, "c.TMC5072_OFS241_MASK"]], "tmc5072_ofs241_shift (c macro)": [[0, "c.TMC5072_OFS241_SHIFT"]], "tmc5072_ofs242_mask (c macro)": [[0, "c.TMC5072_OFS242_MASK"]], "tmc5072_ofs242_shift (c macro)": [[0, "c.TMC5072_OFS242_SHIFT"]], "tmc5072_ofs243_mask (c macro)": [[0, "c.TMC5072_OFS243_MASK"]], "tmc5072_ofs243_shift (c macro)": [[0, "c.TMC5072_OFS243_SHIFT"]], "tmc5072_ofs244_mask (c macro)": [[0, "c.TMC5072_OFS244_MASK"]], "tmc5072_ofs244_shift (c macro)": [[0, "c.TMC5072_OFS244_SHIFT"]], "tmc5072_ofs245_mask (c macro)": [[0, "c.TMC5072_OFS245_MASK"]], "tmc5072_ofs245_shift (c macro)": [[0, "c.TMC5072_OFS245_SHIFT"]], "tmc5072_ofs246_mask (c macro)": [[0, "c.TMC5072_OFS246_MASK"]], "tmc5072_ofs246_shift (c macro)": [[0, "c.TMC5072_OFS246_SHIFT"]], "tmc5072_ofs247_mask (c macro)": [[0, "c.TMC5072_OFS247_MASK"]], "tmc5072_ofs247_shift (c macro)": [[0, "c.TMC5072_OFS247_SHIFT"]], "tmc5072_ofs248_mask (c macro)": [[0, "c.TMC5072_OFS248_MASK"]], "tmc5072_ofs248_shift (c macro)": [[0, "c.TMC5072_OFS248_SHIFT"]], "tmc5072_ofs249_mask (c macro)": [[0, "c.TMC5072_OFS249_MASK"]], "tmc5072_ofs249_shift (c macro)": [[0, "c.TMC5072_OFS249_SHIFT"]], "tmc5072_ofs24_mask (c macro)": [[0, "c.TMC5072_OFS24_MASK"]], "tmc5072_ofs24_shift (c macro)": [[0, "c.TMC5072_OFS24_SHIFT"]], "tmc5072_ofs250_mask (c macro)": [[0, "c.TMC5072_OFS250_MASK"]], "tmc5072_ofs250_shift (c macro)": [[0, "c.TMC5072_OFS250_SHIFT"]], "tmc5072_ofs251_mask (c macro)": [[0, "c.TMC5072_OFS251_MASK"]], "tmc5072_ofs251_shift (c macro)": [[0, "c.TMC5072_OFS251_SHIFT"]], "tmc5072_ofs252_mask (c macro)": [[0, "c.TMC5072_OFS252_MASK"]], "tmc5072_ofs252_shift (c macro)": [[0, "c.TMC5072_OFS252_SHIFT"]], "tmc5072_ofs253_mask (c macro)": [[0, "c.TMC5072_OFS253_MASK"]], "tmc5072_ofs253_shift (c macro)": [[0, "c.TMC5072_OFS253_SHIFT"]], "tmc5072_ofs254_mask (c macro)": [[0, "c.TMC5072_OFS254_MASK"]], "tmc5072_ofs254_shift (c macro)": [[0, "c.TMC5072_OFS254_SHIFT"]], "tmc5072_ofs255_mask (c macro)": [[0, "c.TMC5072_OFS255_MASK"]], "tmc5072_ofs255_shift (c macro)": [[0, "c.TMC5072_OFS255_SHIFT"]], "tmc5072_ofs25_mask (c macro)": [[0, "c.TMC5072_OFS25_MASK"]], "tmc5072_ofs25_shift (c macro)": [[0, "c.TMC5072_OFS25_SHIFT"]], "tmc5072_ofs26_mask (c macro)": [[0, "c.TMC5072_OFS26_MASK"]], "tmc5072_ofs26_shift (c macro)": [[0, "c.TMC5072_OFS26_SHIFT"]], "tmc5072_ofs27_mask (c macro)": [[0, "c.TMC5072_OFS27_MASK"]], "tmc5072_ofs27_shift (c macro)": [[0, "c.TMC5072_OFS27_SHIFT"]], "tmc5072_ofs28_mask (c macro)": [[0, "c.TMC5072_OFS28_MASK"]], "tmc5072_ofs28_shift (c macro)": [[0, "c.TMC5072_OFS28_SHIFT"]], "tmc5072_ofs29_mask (c macro)": [[0, "c.TMC5072_OFS29_MASK"]], "tmc5072_ofs29_shift (c macro)": [[0, "c.TMC5072_OFS29_SHIFT"]], "tmc5072_ofs2_mask (c macro)": [[0, "c.TMC5072_OFS2_MASK"]], "tmc5072_ofs2_shift (c macro)": [[0, "c.TMC5072_OFS2_SHIFT"]], "tmc5072_ofs30_mask (c macro)": [[0, "c.TMC5072_OFS30_MASK"]], "tmc5072_ofs30_shift (c macro)": [[0, "c.TMC5072_OFS30_SHIFT"]], "tmc5072_ofs31_mask (c macro)": [[0, "c.TMC5072_OFS31_MASK"]], "tmc5072_ofs31_shift (c macro)": [[0, "c.TMC5072_OFS31_SHIFT"]], "tmc5072_ofs32_mask (c macro)": [[0, "c.TMC5072_OFS32_MASK"]], "tmc5072_ofs32_shift (c macro)": [[0, "c.TMC5072_OFS32_SHIFT"]], "tmc5072_ofs33_mask (c macro)": [[0, "c.TMC5072_OFS33_MASK"]], "tmc5072_ofs33_shift (c macro)": [[0, "c.TMC5072_OFS33_SHIFT"]], "tmc5072_ofs34_mask (c macro)": [[0, "c.TMC5072_OFS34_MASK"]], "tmc5072_ofs34_shift (c macro)": [[0, "c.TMC5072_OFS34_SHIFT"]], "tmc5072_ofs35_mask (c macro)": [[0, "c.TMC5072_OFS35_MASK"]], "tmc5072_ofs35_shift (c macro)": [[0, "c.TMC5072_OFS35_SHIFT"]], "tmc5072_ofs36_mask (c macro)": [[0, "c.TMC5072_OFS36_MASK"]], "tmc5072_ofs36_shift (c macro)": [[0, "c.TMC5072_OFS36_SHIFT"]], "tmc5072_ofs37_mask (c macro)": [[0, "c.TMC5072_OFS37_MASK"]], "tmc5072_ofs37_shift (c macro)": [[0, "c.TMC5072_OFS37_SHIFT"]], "tmc5072_ofs38_mask (c macro)": [[0, "c.TMC5072_OFS38_MASK"]], "tmc5072_ofs38_shift (c macro)": [[0, "c.TMC5072_OFS38_SHIFT"]], "tmc5072_ofs39_mask (c macro)": [[0, "c.TMC5072_OFS39_MASK"]], "tmc5072_ofs39_shift (c macro)": [[0, "c.TMC5072_OFS39_SHIFT"]], "tmc5072_ofs3_mask (c macro)": [[0, "c.TMC5072_OFS3_MASK"]], "tmc5072_ofs3_shift (c macro)": [[0, "c.TMC5072_OFS3_SHIFT"]], "tmc5072_ofs40_mask (c macro)": [[0, "c.TMC5072_OFS40_MASK"]], "tmc5072_ofs40_shift (c macro)": [[0, "c.TMC5072_OFS40_SHIFT"]], "tmc5072_ofs41_mask (c macro)": [[0, "c.TMC5072_OFS41_MASK"]], "tmc5072_ofs41_shift (c macro)": [[0, "c.TMC5072_OFS41_SHIFT"]], "tmc5072_ofs42_mask (c macro)": [[0, "c.TMC5072_OFS42_MASK"]], "tmc5072_ofs42_shift (c macro)": [[0, "c.TMC5072_OFS42_SHIFT"]], "tmc5072_ofs43_mask (c macro)": [[0, "c.TMC5072_OFS43_MASK"]], "tmc5072_ofs43_shift (c macro)": [[0, "c.TMC5072_OFS43_SHIFT"]], "tmc5072_ofs44_mask (c macro)": [[0, "c.TMC5072_OFS44_MASK"]], "tmc5072_ofs44_shift (c macro)": [[0, "c.TMC5072_OFS44_SHIFT"]], "tmc5072_ofs45_mask (c macro)": [[0, "c.TMC5072_OFS45_MASK"]], "tmc5072_ofs45_shift (c macro)": [[0, "c.TMC5072_OFS45_SHIFT"]], "tmc5072_ofs46_mask (c macro)": [[0, "c.TMC5072_OFS46_MASK"]], "tmc5072_ofs46_shift (c macro)": [[0, "c.TMC5072_OFS46_SHIFT"]], "tmc5072_ofs47_mask (c macro)": [[0, "c.TMC5072_OFS47_MASK"]], "tmc5072_ofs47_shift (c macro)": [[0, "c.TMC5072_OFS47_SHIFT"]], "tmc5072_ofs48_mask (c macro)": [[0, "c.TMC5072_OFS48_MASK"]], "tmc5072_ofs48_shift (c macro)": [[0, "c.TMC5072_OFS48_SHIFT"]], "tmc5072_ofs49_mask (c macro)": [[0, "c.TMC5072_OFS49_MASK"]], "tmc5072_ofs49_shift (c macro)": [[0, "c.TMC5072_OFS49_SHIFT"]], "tmc5072_ofs4_mask (c macro)": [[0, "c.TMC5072_OFS4_MASK"]], "tmc5072_ofs4_shift (c macro)": [[0, "c.TMC5072_OFS4_SHIFT"]], "tmc5072_ofs50_mask (c macro)": [[0, "c.TMC5072_OFS50_MASK"]], "tmc5072_ofs50_shift (c macro)": [[0, "c.TMC5072_OFS50_SHIFT"]], "tmc5072_ofs51_mask (c macro)": [[0, "c.TMC5072_OFS51_MASK"]], "tmc5072_ofs51_shift (c macro)": [[0, "c.TMC5072_OFS51_SHIFT"]], "tmc5072_ofs52_mask (c macro)": [[0, "c.TMC5072_OFS52_MASK"]], "tmc5072_ofs52_shift (c macro)": [[0, "c.TMC5072_OFS52_SHIFT"]], "tmc5072_ofs53_mask (c macro)": [[0, "c.TMC5072_OFS53_MASK"]], "tmc5072_ofs53_shift (c macro)": [[0, "c.TMC5072_OFS53_SHIFT"]], "tmc5072_ofs54_mask (c macro)": [[0, "c.TMC5072_OFS54_MASK"]], "tmc5072_ofs54_shift (c macro)": [[0, "c.TMC5072_OFS54_SHIFT"]], "tmc5072_ofs55_mask (c macro)": [[0, "c.TMC5072_OFS55_MASK"]], "tmc5072_ofs55_shift (c macro)": [[0, "c.TMC5072_OFS55_SHIFT"]], "tmc5072_ofs56_mask (c macro)": [[0, "c.TMC5072_OFS56_MASK"]], "tmc5072_ofs56_shift (c macro)": [[0, "c.TMC5072_OFS56_SHIFT"]], "tmc5072_ofs57_mask (c macro)": [[0, "c.TMC5072_OFS57_MASK"]], "tmc5072_ofs57_shift (c macro)": [[0, "c.TMC5072_OFS57_SHIFT"]], "tmc5072_ofs58_mask (c macro)": [[0, "c.TMC5072_OFS58_MASK"]], "tmc5072_ofs58_shift (c macro)": [[0, "c.TMC5072_OFS58_SHIFT"]], "tmc5072_ofs59_mask (c macro)": [[0, "c.TMC5072_OFS59_MASK"]], "tmc5072_ofs59_shift (c macro)": [[0, "c.TMC5072_OFS59_SHIFT"]], "tmc5072_ofs5_mask (c macro)": [[0, "c.TMC5072_OFS5_MASK"]], "tmc5072_ofs5_shift (c macro)": [[0, "c.TMC5072_OFS5_SHIFT"]], "tmc5072_ofs60_mask (c macro)": [[0, "c.TMC5072_OFS60_MASK"]], "tmc5072_ofs60_shift (c macro)": [[0, "c.TMC5072_OFS60_SHIFT"]], "tmc5072_ofs61_mask (c macro)": [[0, "c.TMC5072_OFS61_MASK"]], "tmc5072_ofs61_shift (c macro)": [[0, "c.TMC5072_OFS61_SHIFT"]], "tmc5072_ofs62_mask (c macro)": [[0, "c.TMC5072_OFS62_MASK"]], "tmc5072_ofs62_shift (c macro)": [[0, "c.TMC5072_OFS62_SHIFT"]], "tmc5072_ofs63_mask (c macro)": [[0, "c.TMC5072_OFS63_MASK"]], "tmc5072_ofs63_shift (c macro)": [[0, "c.TMC5072_OFS63_SHIFT"]], "tmc5072_ofs64_mask (c macro)": [[0, "c.TMC5072_OFS64_MASK"]], "tmc5072_ofs64_shift (c macro)": [[0, "c.TMC5072_OFS64_SHIFT"]], "tmc5072_ofs65_mask (c macro)": [[0, "c.TMC5072_OFS65_MASK"]], "tmc5072_ofs65_shift (c macro)": [[0, "c.TMC5072_OFS65_SHIFT"]], "tmc5072_ofs66_mask (c macro)": [[0, "c.TMC5072_OFS66_MASK"]], "tmc5072_ofs66_shift (c macro)": [[0, "c.TMC5072_OFS66_SHIFT"]], "tmc5072_ofs67_mask (c macro)": [[0, "c.TMC5072_OFS67_MASK"]], "tmc5072_ofs67_shift (c macro)": [[0, "c.TMC5072_OFS67_SHIFT"]], "tmc5072_ofs68_mask (c macro)": [[0, "c.TMC5072_OFS68_MASK"]], "tmc5072_ofs68_shift (c macro)": [[0, "c.TMC5072_OFS68_SHIFT"]], "tmc5072_ofs69_mask (c macro)": [[0, "c.TMC5072_OFS69_MASK"]], "tmc5072_ofs69_shift (c macro)": [[0, "c.TMC5072_OFS69_SHIFT"]], "tmc5072_ofs6_mask (c macro)": [[0, "c.TMC5072_OFS6_MASK"]], "tmc5072_ofs6_shift (c macro)": [[0, "c.TMC5072_OFS6_SHIFT"]], "tmc5072_ofs70_mask (c macro)": [[0, "c.TMC5072_OFS70_MASK"]], "tmc5072_ofs70_shift (c macro)": [[0, "c.TMC5072_OFS70_SHIFT"]], "tmc5072_ofs71_mask (c macro)": [[0, "c.TMC5072_OFS71_MASK"]], "tmc5072_ofs71_shift (c macro)": [[0, "c.TMC5072_OFS71_SHIFT"]], "tmc5072_ofs72_mask (c macro)": [[0, "c.TMC5072_OFS72_MASK"]], "tmc5072_ofs72_shift (c macro)": [[0, "c.TMC5072_OFS72_SHIFT"]], "tmc5072_ofs73_mask (c macro)": [[0, "c.TMC5072_OFS73_MASK"]], "tmc5072_ofs73_shift (c macro)": [[0, "c.TMC5072_OFS73_SHIFT"]], "tmc5072_ofs74_mask (c macro)": [[0, "c.TMC5072_OFS74_MASK"]], "tmc5072_ofs74_shift (c macro)": [[0, "c.TMC5072_OFS74_SHIFT"]], "tmc5072_ofs75_mask (c macro)": [[0, "c.TMC5072_OFS75_MASK"]], "tmc5072_ofs75_shift (c macro)": [[0, "c.TMC5072_OFS75_SHIFT"]], "tmc5072_ofs76_mask (c macro)": [[0, "c.TMC5072_OFS76_MASK"]], "tmc5072_ofs76_shift (c macro)": [[0, "c.TMC5072_OFS76_SHIFT"]], "tmc5072_ofs77_mask (c macro)": [[0, "c.TMC5072_OFS77_MASK"]], "tmc5072_ofs77_shift (c macro)": [[0, "c.TMC5072_OFS77_SHIFT"]], "tmc5072_ofs78_mask (c macro)": [[0, "c.TMC5072_OFS78_MASK"]], "tmc5072_ofs78_shift (c macro)": [[0, "c.TMC5072_OFS78_SHIFT"]], "tmc5072_ofs79_mask (c macro)": [[0, "c.TMC5072_OFS79_MASK"]], "tmc5072_ofs79_shift (c macro)": [[0, "c.TMC5072_OFS79_SHIFT"]], "tmc5072_ofs7_mask (c macro)": [[0, "c.TMC5072_OFS7_MASK"]], "tmc5072_ofs7_shift (c macro)": [[0, "c.TMC5072_OFS7_SHIFT"]], "tmc5072_ofs80_mask (c macro)": [[0, "c.TMC5072_OFS80_MASK"]], "tmc5072_ofs80_shift (c macro)": [[0, "c.TMC5072_OFS80_SHIFT"]], "tmc5072_ofs81_mask (c macro)": [[0, "c.TMC5072_OFS81_MASK"]], "tmc5072_ofs81_shift (c macro)": [[0, "c.TMC5072_OFS81_SHIFT"]], "tmc5072_ofs82_mask (c macro)": [[0, "c.TMC5072_OFS82_MASK"]], "tmc5072_ofs82_shift (c macro)": [[0, "c.TMC5072_OFS82_SHIFT"]], "tmc5072_ofs83_mask (c macro)": [[0, "c.TMC5072_OFS83_MASK"]], "tmc5072_ofs83_shift (c macro)": [[0, "c.TMC5072_OFS83_SHIFT"]], "tmc5072_ofs84_mask (c macro)": [[0, "c.TMC5072_OFS84_MASK"]], "tmc5072_ofs84_shift (c macro)": [[0, "c.TMC5072_OFS84_SHIFT"]], "tmc5072_ofs85_mask (c macro)": [[0, "c.TMC5072_OFS85_MASK"]], "tmc5072_ofs85_shift (c macro)": [[0, "c.TMC5072_OFS85_SHIFT"]], "tmc5072_ofs86_mask (c macro)": [[0, "c.TMC5072_OFS86_MASK"]], "tmc5072_ofs86_shift (c macro)": [[0, "c.TMC5072_OFS86_SHIFT"]], "tmc5072_ofs87_mask (c macro)": [[0, "c.TMC5072_OFS87_MASK"]], "tmc5072_ofs87_shift (c macro)": [[0, "c.TMC5072_OFS87_SHIFT"]], "tmc5072_ofs88_mask (c macro)": [[0, "c.TMC5072_OFS88_MASK"]], "tmc5072_ofs88_shift (c macro)": [[0, "c.TMC5072_OFS88_SHIFT"]], "tmc5072_ofs89_mask (c macro)": [[0, "c.TMC5072_OFS89_MASK"]], "tmc5072_ofs89_shift (c macro)": [[0, "c.TMC5072_OFS89_SHIFT"]], "tmc5072_ofs8_mask (c macro)": [[0, "c.TMC5072_OFS8_MASK"]], "tmc5072_ofs8_shift (c macro)": [[0, "c.TMC5072_OFS8_SHIFT"]], "tmc5072_ofs90_mask (c macro)": [[0, "c.TMC5072_OFS90_MASK"]], "tmc5072_ofs90_shift (c macro)": [[0, "c.TMC5072_OFS90_SHIFT"]], "tmc5072_ofs91_mask (c macro)": [[0, "c.TMC5072_OFS91_MASK"]], "tmc5072_ofs91_shift (c macro)": [[0, "c.TMC5072_OFS91_SHIFT"]], "tmc5072_ofs92_mask (c macro)": [[0, "c.TMC5072_OFS92_MASK"]], "tmc5072_ofs92_shift (c macro)": [[0, "c.TMC5072_OFS92_SHIFT"]], "tmc5072_ofs93_mask (c macro)": [[0, "c.TMC5072_OFS93_MASK"]], "tmc5072_ofs93_shift (c macro)": [[0, "c.TMC5072_OFS93_SHIFT"]], "tmc5072_ofs94_mask (c macro)": [[0, "c.TMC5072_OFS94_MASK"]], "tmc5072_ofs94_shift (c macro)": [[0, "c.TMC5072_OFS94_SHIFT"]], "tmc5072_ofs95_mask (c macro)": [[0, "c.TMC5072_OFS95_MASK"]], "tmc5072_ofs95_shift (c macro)": [[0, "c.TMC5072_OFS95_SHIFT"]], "tmc5072_ofs96_mask (c macro)": [[0, "c.TMC5072_OFS96_MASK"]], "tmc5072_ofs96_shift (c macro)": [[0, "c.TMC5072_OFS96_SHIFT"]], "tmc5072_ofs97_mask (c macro)": [[0, "c.TMC5072_OFS97_MASK"]], "tmc5072_ofs97_shift (c macro)": [[0, "c.TMC5072_OFS97_SHIFT"]], "tmc5072_ofs98_mask (c macro)": [[0, "c.TMC5072_OFS98_MASK"]], "tmc5072_ofs98_shift (c macro)": [[0, "c.TMC5072_OFS98_SHIFT"]], "tmc5072_ofs99_mask (c macro)": [[0, "c.TMC5072_OFS99_MASK"]], "tmc5072_ofs99_shift (c macro)": [[0, "c.TMC5072_OFS99_SHIFT"]], "tmc5072_ofs9_mask (c macro)": [[0, "c.TMC5072_OFS9_MASK"]], "tmc5072_ofs9_shift (c macro)": [[0, "c.TMC5072_OFS9_SHIFT"]], "tmc5072_ola_mask (c macro)": [[0, "c.TMC5072_OLA_MASK"]], "tmc5072_ola_shift (c macro)": [[0, "c.TMC5072_OLA_SHIFT"]], "tmc5072_olb_mask (c macro)": [[0, "c.TMC5072_OLB_MASK"]], "tmc5072_olb_shift (c macro)": [[0, "c.TMC5072_OLB_SHIFT"]], "tmc5072_otpw_mask (c macro)": [[0, "c.TMC5072_OTPW_MASK"]], "tmc5072_otpw_shift (c macro)": [[0, "c.TMC5072_OTPW_SHIFT"]], "tmc5072_ot_mask (c macro)": [[0, "c.TMC5072_OT_MASK"]], "tmc5072_ot_shift (c macro)": [[0, "c.TMC5072_OT_SHIFT"]], "tmc5072_output (c macro)": [[0, "c.TMC5072_OUTPUT"]], "tmc5072_pol_a_mask (c macro)": [[0, "c.TMC5072_POL_A_MASK"]], "tmc5072_pol_a_shift (c macro)": [[0, "c.TMC5072_POL_A_SHIFT"]], "tmc5072_pol_b_mask (c macro)": [[0, "c.TMC5072_POL_B_MASK"]], "tmc5072_pol_b_shift (c macro)": [[0, "c.TMC5072_POL_B_SHIFT"]], "tmc5072_pol_n_mask (c macro)": [[0, "c.TMC5072_POL_N_MASK"]], "tmc5072_pol_n_shift (c macro)": [[0, "c.TMC5072_POL_N_SHIFT"]], "tmc5072_pol_stop_l_mask (c macro)": [[0, "c.TMC5072_POL_STOP_L_MASK"]], "tmc5072_pol_stop_l_shift (c macro)": [[0, "c.TMC5072_POL_STOP_L_SHIFT"]], "tmc5072_pol_stop_r_mask (c macro)": [[0, "c.TMC5072_POL_STOP_R_MASK"]], "tmc5072_pol_stop_r_shift (c macro)": [[0, "c.TMC5072_POL_STOP_R_SHIFT"]], "tmc5072_poscmp_enable_mask (c macro)": [[0, "c.TMC5072_POSCMP_ENABLE_MASK"]], "tmc5072_poscmp_enable_shift (c macro)": [[0, "c.TMC5072_POSCMP_ENABLE_SHIFT"]], "tmc5072_position_reached_mask (c macro)": [[0, "c.TMC5072_POSITION_REACHED_MASK"]], "tmc5072_position_reached_shift (c macro)": [[0, "c.TMC5072_POSITION_REACHED_SHIFT"]], "tmc5072_pos_edgeneg_edge_mask (c macro)": [[0, "c.TMC5072_POS_EDGENEG_EDGE_MASK"]], "tmc5072_pos_edgeneg_edge_shift (c macro)": [[0, "c.TMC5072_POS_EDGENEG_EDGE_SHIFT"]], "tmc5072_pwmconf (c macro)": [[0, "c.TMC5072_PWMCONF"]], "tmc5072_pwm_ampl_mask (c macro)": [[0, "c.TMC5072_PWM_AMPL_MASK"]], "tmc5072_pwm_ampl_shift (c macro)": [[0, "c.TMC5072_PWM_AMPL_SHIFT"]], "tmc5072_pwm_autoscale_mask (c macro)": [[0, "c.TMC5072_PWM_AUTOSCALE_MASK"]], "tmc5072_pwm_autoscale_shift (c macro)": [[0, "c.TMC5072_PWM_AUTOSCALE_SHIFT"]], "tmc5072_pwm_freq_mask (c macro)": [[0, "c.TMC5072_PWM_FREQ_MASK"]], "tmc5072_pwm_freq_shift (c macro)": [[0, "c.TMC5072_PWM_FREQ_SHIFT"]], "tmc5072_pwm_grad_mask (c macro)": [[0, "c.TMC5072_PWM_GRAD_MASK"]], "tmc5072_pwm_grad_shift (c macro)": [[0, "c.TMC5072_PWM_GRAD_SHIFT"]], "tmc5072_pwm_status (c macro)": [[0, "c.TMC5072_PWM_STATUS"]], "tmc5072_pwm_status_mask (c macro)": [[0, "c.TMC5072_PWM_STATUS_MASK"]], "tmc5072_pwm_status_shift (c macro)": [[0, "c.TMC5072_PWM_STATUS_SHIFT"]], "tmc5072_pwm_symmetric_mask (c macro)": [[0, "c.TMC5072_PWM_SYMMETRIC_MASK"]], "tmc5072_pwm_symmetric_shift (c macro)": [[0, "c.TMC5072_PWM_SYMMETRIC_SHIFT"]], "tmc5072_rampmode (c macro)": [[0, "c.TMC5072_RAMPMODE"]], "tmc5072_rampmode_mask (c macro)": [[0, "c.TMC5072_RAMPMODE_MASK"]], "tmc5072_rampmode_shift (c macro)": [[0, "c.TMC5072_RAMPMODE_SHIFT"]], "tmc5072_rampstat (c macro)": [[0, "c.TMC5072_RAMPSTAT"]], "tmc5072_register_count (c macro)": [[0, "c.TMC5072_REGISTER_COUNT"]], "tmc5072_reset_mask (c macro)": [[0, "c.TMC5072_RESET_MASK"]], "tmc5072_reset_shift (c macro)": [[0, "c.TMC5072_RESET_SHIFT"]], "tmc5072_rndtf_mask (c macro)": [[0, "c.TMC5072_RNDTF_MASK"]], "tmc5072_rndtf_shift (c macro)": [[0, "c.TMC5072_RNDTF_SHIFT"]], "tmc5072_s2ga_mask (c macro)": [[0, "c.TMC5072_S2GA_MASK"]], "tmc5072_s2ga_shift (c macro)": [[0, "c.TMC5072_S2GA_SHIFT"]], "tmc5072_s2gb_mask (c macro)": [[0, "c.TMC5072_S2GB_MASK"]], "tmc5072_s2gb_shift (c macro)": [[0, "c.TMC5072_S2GB_SHIFT"]], "tmc5072_second_move_mask (c macro)": [[0, "c.TMC5072_SECOND_MOVE_MASK"]], "tmc5072_second_move_shift (c macro)": [[0, "c.TMC5072_SECOND_MOVE_SHIFT"]], "tmc5072_sedn_mask (c macro)": [[0, "c.TMC5072_SEDN_MASK"]], "tmc5072_sedn_shift (c macro)": [[0, "c.TMC5072_SEDN_SHIFT"]], "tmc5072_seimin_mask (c macro)": [[0, "c.TMC5072_SEIMIN_MASK"]], "tmc5072_seimin_shift (c macro)": [[0, "c.TMC5072_SEIMIN_SHIFT"]], "tmc5072_semax_mask (c macro)": [[0, "c.TMC5072_SEMAX_MASK"]], "tmc5072_semax_shift (c macro)": [[0, "c.TMC5072_SEMAX_SHIFT"]], "tmc5072_semin_mask (c macro)": [[0, "c.TMC5072_SEMIN_MASK"]], "tmc5072_semin_shift (c macro)": [[0, "c.TMC5072_SEMIN_SHIFT"]], "tmc5072_senddelay_mask (c macro)": [[0, "c.TMC5072_SENDDELAY_MASK"]], "tmc5072_senddelay_shift (c macro)": [[0, "c.TMC5072_SENDDELAY_SHIFT"]], "tmc5072_seup_mask (c macro)": [[0, "c.TMC5072_SEUP_MASK"]], "tmc5072_seup_shift (c macro)": [[0, "c.TMC5072_SEUP_SHIFT"]], "tmc5072_sfilt_mask (c macro)": [[0, "c.TMC5072_SFILT_MASK"]], "tmc5072_sfilt_shift (c macro)": [[0, "c.TMC5072_SFILT_SHIFT"]], "tmc5072_sgt_mask (c macro)": [[0, "c.TMC5072_SGT_MASK"]], "tmc5072_sgt_shift (c macro)": [[0, "c.TMC5072_SGT_SHIFT"]], "tmc5072_sg_result_mask (c macro)": [[0, "c.TMC5072_SG_RESULT_MASK"]], "tmc5072_sg_result_shift (c macro)": [[0, "c.TMC5072_SG_RESULT_SHIFT"]], "tmc5072_sg_stop_mask (c macro)": [[0, "c.TMC5072_SG_STOP_MASK"]], "tmc5072_sg_stop_shift (c macro)": [[0, "c.TMC5072_SG_STOP_SHIFT"]], "tmc5072_shaft1_mask (c macro)": [[0, "c.TMC5072_SHAFT1_MASK"]], "tmc5072_shaft1_shift (c macro)": [[0, "c.TMC5072_SHAFT1_SHIFT"]], "tmc5072_shaft2_mask (c macro)": [[0, "c.TMC5072_SHAFT2_MASK"]], "tmc5072_shaft2_shift (c macro)": [[0, "c.TMC5072_SHAFT2_SHIFT"]], "tmc5072_single_driver_mask (c macro)": [[0, "c.TMC5072_SINGLE_DRIVER_MASK"]], "tmc5072_single_driver_shift (c macro)": [[0, "c.TMC5072_SINGLE_DRIVER_SHIFT"]], "tmc5072_slaveaddr_mask (c macro)": [[0, "c.TMC5072_SLAVEADDR_MASK"]], "tmc5072_slaveaddr_shift (c macro)": [[0, "c.TMC5072_SLAVEADDR_SHIFT"]], "tmc5072_slaveconf (c macro)": [[0, "c.TMC5072_SLAVECONF"]], "tmc5072_stallguard_mask (c macro)": [[0, "c.TMC5072_STALLGUARD_MASK"]], "tmc5072_stallguard_shift (c macro)": [[0, "c.TMC5072_STALLGUARD_SHIFT"]], "tmc5072_start_sin90_mask (c macro)": [[0, "c.TMC5072_START_SIN90_MASK"]], "tmc5072_start_sin90_shift (c macro)": [[0, "c.TMC5072_START_SIN90_SHIFT"]], "tmc5072_start_sin_mask (c macro)": [[0, "c.TMC5072_START_SIN_MASK"]], "tmc5072_start_sin_shift (c macro)": [[0, "c.TMC5072_START_SIN_SHIFT"]], "tmc5072_status_latch_l_mask (c macro)": [[0, "c.TMC5072_STATUS_LATCH_L_MASK"]], "tmc5072_status_latch_l_shift (c macro)": [[0, "c.TMC5072_STATUS_LATCH_L_SHIFT"]], "tmc5072_status_latch_r_mask (c macro)": [[0, "c.TMC5072_STATUS_LATCH_R_MASK"]], "tmc5072_status_latch_r_shift (c macro)": [[0, "c.TMC5072_STATUS_LATCH_R_SHIFT"]], "tmc5072_status_sg_mask (c macro)": [[0, "c.TMC5072_STATUS_SG_MASK"]], "tmc5072_status_sg_shift (c macro)": [[0, "c.TMC5072_STATUS_SG_SHIFT"]], "tmc5072_status_stop_l_mask (c macro)": [[0, "c.TMC5072_STATUS_STOP_L_MASK"]], "tmc5072_status_stop_l_shift (c macro)": [[0, "c.TMC5072_STATUS_STOP_L_SHIFT"]], "tmc5072_status_stop_r_mask (c macro)": [[0, "c.TMC5072_STATUS_STOP_R_MASK"]], "tmc5072_status_stop_r_shift (c macro)": [[0, "c.TMC5072_STATUS_STOP_R_SHIFT"]], "tmc5072_stepdir1_enable_mask (c macro)": [[0, "c.TMC5072_STEPDIR1_ENABLE_MASK"]], "tmc5072_stepdir1_enable_shift (c macro)": [[0, "c.TMC5072_STEPDIR1_ENABLE_SHIFT"]], "tmc5072_stepdir2_enable_mask (c macro)": [[0, "c.TMC5072_STEPDIR2_ENABLE_MASK"]], "tmc5072_stepdir2_enable_shift (c macro)": [[0, "c.TMC5072_STEPDIR2_ENABLE_SHIFT"]], "tmc5072_stop_l_enable_mask (c macro)": [[0, "c.TMC5072_STOP_L_ENABLE_MASK"]], "tmc5072_stop_l_enable_shift (c macro)": [[0, "c.TMC5072_STOP_L_ENABLE_SHIFT"]], "tmc5072_stop_r_enable_mask (c macro)": [[0, "c.TMC5072_STOP_R_ENABLE_MASK"]], "tmc5072_stop_r_enable_shift (c macro)": [[0, "c.TMC5072_STOP_R_ENABLE_SHIFT"]], "tmc5072_stst_mask (c macro)": [[0, "c.TMC5072_STST_MASK"]], "tmc5072_stst_shift (c macro)": [[0, "c.TMC5072_STST_SHIFT"]], "tmc5072_swap_lr_mask (c macro)": [[0, "c.TMC5072_SWAP_LR_MASK"]], "tmc5072_swap_lr_shift (c macro)": [[0, "c.TMC5072_SWAP_LR_SHIFT"]], "tmc5072_swmode (c macro)": [[0, "c.TMC5072_SWMODE"]], "tmc5072_sw_comp_in_mask (c macro)": [[0, "c.TMC5072_SW_COMP_IN_MASK"]], "tmc5072_sw_comp_in_shift (c macro)": [[0, "c.TMC5072_SW_COMP_IN_SHIFT"]], "tmc5072_tbl_mask (c macro)": [[0, "c.TMC5072_TBL_MASK"]], "tmc5072_tbl_shift (c macro)": [[0, "c.TMC5072_TBL_SHIFT"]], "tmc5072_test_mode_mask (c macro)": [[0, "c.TMC5072_TEST_MODE_MASK"]], "tmc5072_test_mode_shift (c macro)": [[0, "c.TMC5072_TEST_MODE_SHIFT"]], "tmc5072_test_sel_mask (c macro)": [[0, "c.TMC5072_TEST_SEL_MASK"]], "tmc5072_test_sel_shift (c macro)": [[0, "c.TMC5072_TEST_SEL_SHIFT"]], "tmc5072_tfd_3_mask (c macro)": [[0, "c.TMC5072_TFD_3_MASK"]], "tmc5072_tfd_3_shift (c macro)": [[0, "c.TMC5072_TFD_3_SHIFT"]], "tmc5072_tfd_all_mask (c macro)": [[0, "c.TMC5072_TFD_ALL_MASK"]], "tmc5072_tfd_all_shift (c macro)": [[0, "c.TMC5072_TFD_ALL_SHIFT"]], "tmc5072_toff_mask (c macro)": [[0, "c.TMC5072_TOFF_MASK"]], "tmc5072_toff_shift (c macro)": [[0, "c.TMC5072_TOFF_SHIFT"]], "tmc5072_tzerowait (c macro)": [[0, "c.TMC5072_TZEROWAIT"]], "tmc5072_tzerowait_mask (c macro)": [[0, "c.TMC5072_TZEROWAIT_MASK"]], "tmc5072_tzerowait_shift (c macro)": [[0, "c.TMC5072_TZEROWAIT_SHIFT"]], "tmc5072_t_zerowait_active_mask (c macro)": [[0, "c.TMC5072_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5072_t_zerowait_active_shift (c macro)": [[0, "c.TMC5072_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5072_uv_cp_mask (c macro)": [[0, "c.TMC5072_UV_CP_MASK"]], "tmc5072_uv_cp_shift (c macro)": [[0, "c.TMC5072_UV_CP_SHIFT"]], "tmc5072_v1 (c macro)": [[0, "c.TMC5072_V1"]], "tmc5072_v1__mask (c macro)": [[0, "c.TMC5072_V1__MASK"]], "tmc5072_v1__shift (c macro)": [[0, "c.TMC5072_V1__SHIFT"]], "tmc5072_vactual (c macro)": [[0, "c.TMC5072_VACTUAL"]], "tmc5072_vactual_mask (c macro)": [[0, "c.TMC5072_VACTUAL_MASK"]], "tmc5072_vactual_shift (c macro)": [[0, "c.TMC5072_VACTUAL_SHIFT"]], "tmc5072_vcoolthrs (c macro)": [[0, "c.TMC5072_VCOOLTHRS"]], "tmc5072_vcoolthrs_mask (c macro)": [[0, "c.TMC5072_VCOOLTHRS_MASK"]], "tmc5072_vcoolthrs_shift (c macro)": [[0, "c.TMC5072_VCOOLTHRS_SHIFT"]], "tmc5072_vdcmin (c macro)": [[0, "c.TMC5072_VDCMIN"]], "tmc5072_vdcmin_mask (c macro)": [[0, "c.TMC5072_VDCMIN_MASK"]], "tmc5072_vdcmin_shift (c macro)": [[0, "c.TMC5072_VDCMIN_SHIFT"]], "tmc5072_velocity_reached_mask (c macro)": [[0, "c.TMC5072_VELOCITY_REACHED_MASK"]], "tmc5072_velocity_reached_shift (c macro)": [[0, "c.TMC5072_VELOCITY_REACHED_SHIFT"]], "tmc5072_version_mask (c macro)": [[0, "c.TMC5072_VERSION_MASK"]], "tmc5072_version_shift (c macro)": [[0, "c.TMC5072_VERSION_SHIFT"]], "tmc5072_vhigh (c macro)": [[0, "c.TMC5072_VHIGH"]], "tmc5072_vhighchm_mask (c macro)": [[0, "c.TMC5072_VHIGHCHM_MASK"]], "tmc5072_vhighchm_shift (c macro)": [[0, "c.TMC5072_VHIGHCHM_SHIFT"]], "tmc5072_vhighfs_mask (c macro)": [[0, "c.TMC5072_VHIGHFS_MASK"]], "tmc5072_vhighfs_shift (c macro)": [[0, "c.TMC5072_VHIGHFS_SHIFT"]], "tmc5072_vhigh_mask (c macro)": [[0, "c.TMC5072_VHIGH_MASK"]], "tmc5072_vhigh_shift (c macro)": [[0, "c.TMC5072_VHIGH_SHIFT"]], "tmc5072_vmax (c macro)": [[0, "c.TMC5072_VMAX"]], "tmc5072_vmax_mask (c macro)": [[0, "c.TMC5072_VMAX_MASK"]], "tmc5072_vmax_shift (c macro)": [[0, "c.TMC5072_VMAX_SHIFT"]], "tmc5072_vsense_mask (c macro)": [[0, "c.TMC5072_VSENSE_MASK"]], "tmc5072_vsense_shift (c macro)": [[0, "c.TMC5072_VSENSE_SHIFT"]], "tmc5072_vstart (c macro)": [[0, "c.TMC5072_VSTART"]], "tmc5072_vstart_mask (c macro)": [[0, "c.TMC5072_VSTART_MASK"]], "tmc5072_vstart_shift (c macro)": [[0, "c.TMC5072_VSTART_SHIFT"]], "tmc5072_vstop (c macro)": [[0, "c.TMC5072_VSTOP"]], "tmc5072_vstop_mask (c macro)": [[0, "c.TMC5072_VSTOP_MASK"]], "tmc5072_vstop_shift (c macro)": [[0, "c.TMC5072_VSTOP_SHIFT"]], "tmc5072_vzero_mask (c macro)": [[0, "c.TMC5072_VZERO_MASK"]], "tmc5072_vzero_shift (c macro)": [[0, "c.TMC5072_VZERO_SHIFT"]], "tmc5072_w0_mask (c macro)": [[0, "c.TMC5072_W0_MASK"]], "tmc5072_w0_shift (c macro)": [[0, "c.TMC5072_W0_SHIFT"]], "tmc5072_w1_mask (c macro)": [[0, "c.TMC5072_W1_MASK"]], "tmc5072_w1_shift (c macro)": [[0, "c.TMC5072_W1_SHIFT"]], "tmc5072_w2_mask (c macro)": [[0, "c.TMC5072_W2_MASK"]], "tmc5072_w2_shift (c macro)": [[0, "c.TMC5072_W2_SHIFT"]], "tmc5072_w3_mask (c macro)": [[0, "c.TMC5072_W3_MASK"]], "tmc5072_w3_shift (c macro)": [[0, "c.TMC5072_W3_SHIFT"]], "tmc5072_write_bit (c macro)": [[0, "c.TMC5072_WRITE_BIT"]], "tmc5072_x1_mask (c macro)": [[0, "c.TMC5072_X1_MASK"]], "tmc5072_x1_shift (c macro)": [[0, "c.TMC5072_X1_SHIFT"]], "tmc5072_x2_mask (c macro)": [[0, "c.TMC5072_X2_MASK"]], "tmc5072_x2_shift (c macro)": [[0, "c.TMC5072_X2_SHIFT"]], "tmc5072_x3_mask (c macro)": [[0, "c.TMC5072_X3_MASK"]], "tmc5072_x3_shift (c macro)": [[0, "c.TMC5072_X3_SHIFT"]], "tmc5072_xactual (c macro)": [[0, "c.TMC5072_XACTUAL"]], "tmc5072_xactual_mask (c macro)": [[0, "c.TMC5072_XACTUAL_MASK"]], "tmc5072_xactual_shift (c macro)": [[0, "c.TMC5072_XACTUAL_SHIFT"]], "tmc5072_xenc (c macro)": [[0, "c.TMC5072_XENC"]], "tmc5072_xlatch (c macro)": [[0, "c.TMC5072_XLATCH"]], "tmc5072_xlatch_mask (c macro)": [[0, "c.TMC5072_XLATCH_MASK"]], "tmc5072_xlatch_shift (c macro)": [[0, "c.TMC5072_XLATCH_SHIFT"]], "tmc5072_xtarget (c macro)": [[0, "c.TMC5072_XTARGET"]], "tmc5072_xtarget_mask (c macro)": [[0, "c.TMC5072_XTARGET_MASK"]], "tmc5072_xtarget_shift (c macro)": [[0, "c.TMC5072_XTARGET_SHIFT"]], "tmc5072_x_compare (c macro)": [[0, "c.TMC5072_X_COMPARE"]], "tmc5072_x_compare_mask (c macro)": [[0, "c.TMC5072_X_COMPARE_MASK"]], "tmc5072_x_compare_shift (c macro)": [[0, "c.TMC5072_X_COMPARE_SHIFT"]], "tmc5072_x_enc_mask (c macro)": [[0, "c.TMC5072_X_ENC_MASK"]], "tmc5072_x_enc_shift (c macro)": [[0, "c.TMC5072_X_ENC_SHIFT"]], "tmc5130typedef (c++ struct)": [[0, "_CPPv414TMC5130TypeDef"]], "tmc5130typedef::config (c++ member)": [[0, "_CPPv4N14TMC5130TypeDef6configE"]], "tmc5130typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5130TypeDef7oldTickE"]], "tmc5130typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC5130TypeDef4oldXE"]], "tmc5130typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5130TypeDef14registerAccessE"]], "tmc5130typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5130TypeDef18registerResetStateE"]], "tmc5130typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5130TypeDef8velocityE"]], "tmc5130_a1 (c macro)": [[0, "c.TMC5130_A1"]], "tmc5130_a1_field (c macro)": [[0, "c.TMC5130_A1_FIELD"]], "tmc5130_a1_mask (c macro)": [[0, "c.TMC5130_A1_MASK"]], "tmc5130_a1_shift (c macro)": [[0, "c.TMC5130_A1_SHIFT"]], "tmc5130_address_mask (c macro)": [[0, "c.TMC5130_ADDRESS_MASK"]], "tmc5130_amax (c macro)": [[0, "c.TMC5130_AMAX"]], "tmc5130_amax_field (c macro)": [[0, "c.TMC5130_AMAX_FIELD"]], "tmc5130_amax_mask (c macro)": [[0, "c.TMC5130_AMAX_MASK"]], "tmc5130_amax_shift (c macro)": [[0, "c.TMC5130_AMAX_SHIFT"]], "tmc5130_chm_field (c macro)": [[0, "c.TMC5130_CHM_FIELD"]], "tmc5130_chm_mask (c macro)": [[0, "c.TMC5130_CHM_MASK"]], "tmc5130_chm_shift (c macro)": [[0, "c.TMC5130_CHM_SHIFT"]], "tmc5130_chopconf (c macro)": [[0, "c.TMC5130_CHOPCONF"]], "tmc5130_clr_cont_field (c macro)": [[0, "c.TMC5130_CLR_CONT_FIELD"]], "tmc5130_clr_cont_mask (c macro)": [[0, "c.TMC5130_CLR_CONT_MASK"]], "tmc5130_clr_cont_shift (c macro)": [[0, "c.TMC5130_CLR_CONT_SHIFT"]], "tmc5130_clr_enc_x_field (c macro)": [[0, "c.TMC5130_CLR_ENC_X_FIELD"]], "tmc5130_clr_enc_x_mask (c macro)": [[0, "c.TMC5130_CLR_ENC_X_MASK"]], "tmc5130_clr_enc_x_shift (c macro)": [[0, "c.TMC5130_CLR_ENC_X_SHIFT"]], "tmc5130_clr_once_field (c macro)": [[0, "c.TMC5130_CLR_ONCE_FIELD"]], "tmc5130_clr_once_mask (c macro)": [[0, "c.TMC5130_CLR_ONCE_MASK"]], "tmc5130_clr_once_shift (c macro)": [[0, "c.TMC5130_CLR_ONCE_SHIFT"]], "tmc5130_coolconf (c macro)": [[0, "c.TMC5130_COOLCONF"]], "tmc5130_cs_actual_field (c macro)": [[0, "c.TMC5130_CS_ACTUAL_FIELD"]], "tmc5130_cs_actual_mask (c macro)": [[0, "c.TMC5130_CS_ACTUAL_MASK"]], "tmc5130_cs_actual_shift (c macro)": [[0, "c.TMC5130_CS_ACTUAL_SHIFT"]], "tmc5130_cur_a_field (c macro)": [[0, "c.TMC5130_CUR_A_FIELD"]], "tmc5130_cur_a_mask (c macro)": [[0, "c.TMC5130_CUR_A_MASK"]], "tmc5130_cur_a_shift (c macro)": [[0, "c.TMC5130_CUR_A_SHIFT"]], "tmc5130_cur_b_field (c macro)": [[0, "c.TMC5130_CUR_B_FIELD"]], "tmc5130_cur_b_mask (c macro)": [[0, "c.TMC5130_CUR_B_MASK"]], "tmc5130_cur_b_shift (c macro)": [[0, "c.TMC5130_CUR_B_SHIFT"]], "tmc5130_d1 (c macro)": [[0, "c.TMC5130_D1"]], "tmc5130_d1_field (c macro)": [[0, "c.TMC5130_D1_FIELD"]], "tmc5130_d1_mask (c macro)": [[0, "c.TMC5130_D1_MASK"]], "tmc5130_d1_shift (c macro)": [[0, "c.TMC5130_D1_SHIFT"]], "tmc5130_dcctrl (c macro)": [[0, "c.TMC5130_DCCTRL"]], "tmc5130_dc_sg_field (c macro)": [[0, "c.TMC5130_DC_SG_FIELD"]], "tmc5130_dc_sg_mask (c macro)": [[0, "c.TMC5130_DC_SG_MASK"]], "tmc5130_dc_sg_shift (c macro)": [[0, "c.TMC5130_DC_SG_SHIFT"]], "tmc5130_dc_time_field (c macro)": [[0, "c.TMC5130_DC_TIME_FIELD"]], "tmc5130_dc_time_mask (c macro)": [[0, "c.TMC5130_DC_TIME_MASK"]], "tmc5130_dc_time_shift (c macro)": [[0, "c.TMC5130_DC_TIME_SHIFT"]], "tmc5130_dedge_field (c macro)": [[0, "c.TMC5130_DEDGE_FIELD"]], "tmc5130_dedge_mask (c macro)": [[0, "c.TMC5130_DEDGE_MASK"]], "tmc5130_dedge_shift (c macro)": [[0, "c.TMC5130_DEDGE_SHIFT"]], "tmc5130_diag0_error_only_with_sd_mode1_field (c macro)": [[0, "c.TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_FIELD"]], "tmc5130_diag0_error_only_with_sd_mode1_mask (c macro)": [[0, "c.TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK"]], "tmc5130_diag0_error_only_with_sd_mode1_shift (c macro)": [[0, "c.TMC5130_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT"]], "tmc5130_diag0_int_pushpull_field (c macro)": [[0, "c.TMC5130_DIAG0_INT_PUSHPULL_FIELD"]], "tmc5130_diag0_int_pushpull_mask (c macro)": [[0, "c.TMC5130_DIAG0_INT_PUSHPULL_MASK"]], "tmc5130_diag0_int_pushpull_shift (c macro)": [[0, "c.TMC5130_DIAG0_INT_PUSHPULL_SHIFT"]], "tmc5130_diag0_otpw_only_with_sd_mode1_field (c macro)": [[0, "c.TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_FIELD"]], "tmc5130_diag0_otpw_only_with_sd_mode1_mask (c macro)": [[0, "c.TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK"]], "tmc5130_diag0_otpw_only_with_sd_mode1_shift (c macro)": [[0, "c.TMC5130_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT"]], "tmc5130_diag0_stall_field (c macro)": [[0, "c.TMC5130_DIAG0_STALL_FIELD"]], "tmc5130_diag0_stall_mask (c macro)": [[0, "c.TMC5130_DIAG0_STALL_MASK"]], "tmc5130_diag0_stall_shift (c macro)": [[0, "c.TMC5130_DIAG0_STALL_SHIFT"]], "tmc5130_diag0_step_field (c macro)": [[0, "c.TMC5130_DIAG0_STEP_FIELD"]], "tmc5130_diag0_step_mask (c macro)": [[0, "c.TMC5130_DIAG0_STEP_MASK"]], "tmc5130_diag0_step_shift (c macro)": [[0, "c.TMC5130_DIAG0_STEP_SHIFT"]], "tmc5130_diag1_dir_field (c macro)": [[0, "c.TMC5130_DIAG1_DIR_FIELD"]], "tmc5130_diag1_dir_mask (c macro)": [[0, "c.TMC5130_DIAG1_DIR_MASK"]], "tmc5130_diag1_dir_shift (c macro)": [[0, "c.TMC5130_DIAG1_DIR_SHIFT"]], "tmc5130_diag1_index_field (c macro)": [[0, "c.TMC5130_DIAG1_INDEX_FIELD"]], "tmc5130_diag1_index_mask (c macro)": [[0, "c.TMC5130_DIAG1_INDEX_MASK"]], "tmc5130_diag1_index_shift (c macro)": [[0, "c.TMC5130_DIAG1_INDEX_SHIFT"]], "tmc5130_diag1_onstate_field (c macro)": [[0, "c.TMC5130_DIAG1_ONSTATE_FIELD"]], "tmc5130_diag1_onstate_mask (c macro)": [[0, "c.TMC5130_DIAG1_ONSTATE_MASK"]], "tmc5130_diag1_onstate_shift (c macro)": [[0, "c.TMC5130_DIAG1_ONSTATE_SHIFT"]], "tmc5130_diag1_poscomp_pushpull_field (c macro)": [[0, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_FIELD"]], "tmc5130_diag1_poscomp_pushpull_mask (c macro)": [[0, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_MASK"]], "tmc5130_diag1_poscomp_pushpull_shift (c macro)": [[0, "c.TMC5130_DIAG1_POSCOMP_PUSHPULL_SHIFT"]], "tmc5130_diag1_stall_field (c macro)": [[0, "c.TMC5130_DIAG1_STALL_FIELD"]], "tmc5130_diag1_stall_mask (c macro)": [[0, "c.TMC5130_DIAG1_STALL_MASK"]], "tmc5130_diag1_stall_shift (c macro)": [[0, "c.TMC5130_DIAG1_STALL_SHIFT"]], "tmc5130_diag1_steps_skipped_field (c macro)": [[0, "c.TMC5130_DIAG1_STEPS_SKIPPED_FIELD"]], "tmc5130_diag1_steps_skipped_mask (c macro)": [[0, "c.TMC5130_DIAG1_STEPS_SKIPPED_MASK"]], "tmc5130_diag1_steps_skipped_shift (c macro)": [[0, "c.TMC5130_DIAG1_STEPS_SKIPPED_SHIFT"]], "tmc5130_direct_mode_field (c macro)": [[0, "c.TMC5130_DIRECT_MODE_FIELD"]], "tmc5130_direct_mode_mask (c macro)": [[0, "c.TMC5130_DIRECT_MODE_MASK"]], "tmc5130_direct_mode_shift (c macro)": [[0, "c.TMC5130_DIRECT_MODE_SHIFT"]], "tmc5130_disfdcc_field (c macro)": [[0, "c.TMC5130_DISFDCC_FIELD"]], "tmc5130_disfdcc_mask (c macro)": [[0, "c.TMC5130_DISFDCC_MASK"]], "tmc5130_disfdcc_shift (c macro)": [[0, "c.TMC5130_DISFDCC_SHIFT"]], "tmc5130_diss2g_field (c macro)": [[0, "c.TMC5130_DISS2G_FIELD"]], "tmc5130_diss2g_mask (c macro)": [[0, "c.TMC5130_DISS2G_MASK"]], "tmc5130_diss2g_shift (c macro)": [[0, "c.TMC5130_DISS2G_SHIFT"]], "tmc5130_dmax (c macro)": [[0, "c.TMC5130_DMAX"]], "tmc5130_dmax_field (c macro)": [[0, "c.TMC5130_DMAX_FIELD"]], "tmc5130_dmax_mask (c macro)": [[0, "c.TMC5130_DMAX_MASK"]], "tmc5130_dmax_shift (c macro)": [[0, "c.TMC5130_DMAX_SHIFT"]], "tmc5130_drvstatus (c macro)": [[0, "c.TMC5130_DRVSTATUS"]], "tmc5130_drv_enn_cfg6_field (c macro)": [[0, "c.TMC5130_DRV_ENN_CFG6_FIELD"]], "tmc5130_drv_enn_cfg6_mask (c macro)": [[0, "c.TMC5130_DRV_ENN_CFG6_MASK"]], "tmc5130_drv_enn_cfg6_shift (c macro)": [[0, "c.TMC5130_DRV_ENN_CFG6_SHIFT"]], "tmc5130_drv_err_field (c macro)": [[0, "c.TMC5130_DRV_ERR_FIELD"]], "tmc5130_drv_err_mask (c macro)": [[0, "c.TMC5130_DRV_ERR_MASK"]], "tmc5130_drv_err_shift (c macro)": [[0, "c.TMC5130_DRV_ERR_SHIFT"]], "tmc5130_em_clr_cont (c macro)": [[0, "c.TMC5130_EM_CLR_CONT"]], "tmc5130_em_clr_once (c macro)": [[0, "c.TMC5130_EM_CLR_ONCE"]], "tmc5130_em_clr_xenc (c macro)": [[0, "c.TMC5130_EM_CLR_XENC"]], "tmc5130_em_decimal (c macro)": [[0, "c.TMC5130_EM_DECIMAL"]], "tmc5130_em_ignore_ab (c macro)": [[0, "c.TMC5130_EM_IGNORE_AB"]], "tmc5130_em_latch_xact (c macro)": [[0, "c.TMC5130_EM_LATCH_XACT"]], "tmc5130_em_neg_edge (c macro)": [[0, "c.TMC5130_EM_NEG_EDGE"]], "tmc5130_em_pol_a (c macro)": [[0, "c.TMC5130_EM_POL_A"]], "tmc5130_em_pol_b (c macro)": [[0, "c.TMC5130_EM_POL_B"]], "tmc5130_em_pol_n (c macro)": [[0, "c.TMC5130_EM_POL_N"]], "tmc5130_em_pos_edge (c macro)": [[0, "c.TMC5130_EM_POS_EDGE"]], "tmc5130_enca_dcin_cfg5_field (c macro)": [[0, "c.TMC5130_ENCA_DCIN_CFG5_FIELD"]], "tmc5130_enca_dcin_cfg5_mask (c macro)": [[0, "c.TMC5130_ENCA_DCIN_CFG5_MASK"]], "tmc5130_enca_dcin_cfg5_shift (c macro)": [[0, "c.TMC5130_ENCA_DCIN_CFG5_SHIFT"]], "tmc5130_encb_dcen_cfg4_field (c macro)": [[0, "c.TMC5130_ENCB_DCEN_CFG4_FIELD"]], "tmc5130_encb_dcen_cfg4_mask (c macro)": [[0, "c.TMC5130_ENCB_DCEN_CFG4_MASK"]], "tmc5130_encb_dcen_cfg4_shift (c macro)": [[0, "c.TMC5130_ENCB_DCEN_CFG4_SHIFT"]], "tmc5130_encmode (c macro)": [[0, "c.TMC5130_ENCMODE"]], "tmc5130_encm_ctrl (c macro)": [[0, "c.TMC5130_ENCM_CTRL"]], "tmc5130_enc_commutation_field (c macro)": [[0, "c.TMC5130_ENC_COMMUTATION_FIELD"]], "tmc5130_enc_commutation_mask (c macro)": [[0, "c.TMC5130_ENC_COMMUTATION_MASK"]], "tmc5130_enc_commutation_shift (c macro)": [[0, "c.TMC5130_ENC_COMMUTATION_SHIFT"]], "tmc5130_enc_const (c macro)": [[0, "c.TMC5130_ENC_CONST"]], "tmc5130_enc_latch (c macro)": [[0, "c.TMC5130_ENC_LATCH"]], "tmc5130_enc_latch_field (c macro)": [[0, "c.TMC5130_ENC_LATCH_FIELD"]], "tmc5130_enc_latch_mask (c macro)": [[0, "c.TMC5130_ENC_LATCH_MASK"]], "tmc5130_enc_latch_shift (c macro)": [[0, "c.TMC5130_ENC_LATCH_SHIFT"]], "tmc5130_enc_n_dco_field (c macro)": [[0, "c.TMC5130_ENC_N_DCO_FIELD"]], "tmc5130_enc_n_dco_mask (c macro)": [[0, "c.TMC5130_ENC_N_DCO_MASK"]], "tmc5130_enc_n_dco_shift (c macro)": [[0, "c.TMC5130_ENC_N_DCO_SHIFT"]], "tmc5130_enc_sel_decimal_field (c macro)": [[0, "c.TMC5130_ENC_SEL_DECIMAL_FIELD"]], "tmc5130_enc_sel_decimal_mask (c macro)": [[0, "c.TMC5130_ENC_SEL_DECIMAL_MASK"]], "tmc5130_enc_sel_decimal_shift (c macro)": [[0, "c.TMC5130_ENC_SEL_DECIMAL_SHIFT"]], "tmc5130_enc_status (c macro)": [[0, "c.TMC5130_ENC_STATUS"]], "tmc5130_enc_status_field (c macro)": [[0, "c.TMC5130_ENC_STATUS_FIELD"]], "tmc5130_enc_status_mask (c macro)": [[0, "c.TMC5130_ENC_STATUS_MASK"]], "tmc5130_enc_status_shift (c macro)": [[0, "c.TMC5130_ENC_STATUS_SHIFT"]], "tmc5130_en_latch_encoder_field (c macro)": [[0, "c.TMC5130_EN_LATCH_ENCODER_FIELD"]], "tmc5130_en_latch_encoder_mask (c macro)": [[0, "c.TMC5130_EN_LATCH_ENCODER_MASK"]], "tmc5130_en_latch_encoder_shift (c macro)": [[0, "c.TMC5130_EN_LATCH_ENCODER_SHIFT"]], "tmc5130_en_pwm_mode_field (c macro)": [[0, "c.TMC5130_EN_PWM_MODE_FIELD"]], "tmc5130_en_pwm_mode_mask (c macro)": [[0, "c.TMC5130_EN_PWM_MODE_MASK"]], "tmc5130_en_pwm_mode_shift (c macro)": [[0, "c.TMC5130_EN_PWM_MODE_SHIFT"]], "tmc5130_en_softstop_field (c macro)": [[0, "c.TMC5130_EN_SOFTSTOP_FIELD"]], "tmc5130_en_softstop_mask (c macro)": [[0, "c.TMC5130_EN_SOFTSTOP_MASK"]], "tmc5130_en_softstop_shift (c macro)": [[0, "c.TMC5130_EN_SOFTSTOP_SHIFT"]], "tmc5130_event_pos_reached_field (c macro)": [[0, "c.TMC5130_EVENT_POS_REACHED_FIELD"]], "tmc5130_event_pos_reached_mask (c macro)": [[0, "c.TMC5130_EVENT_POS_REACHED_MASK"]], "tmc5130_event_pos_reached_shift (c macro)": [[0, "c.TMC5130_EVENT_POS_REACHED_SHIFT"]], "tmc5130_event_stop_l_field (c macro)": [[0, "c.TMC5130_EVENT_STOP_L_FIELD"]], "tmc5130_event_stop_l_mask (c macro)": [[0, "c.TMC5130_EVENT_STOP_L_MASK"]], "tmc5130_event_stop_l_shift (c macro)": [[0, "c.TMC5130_EVENT_STOP_L_SHIFT"]], "tmc5130_event_stop_r_field (c macro)": [[0, "c.TMC5130_EVENT_STOP_R_FIELD"]], "tmc5130_event_stop_r_mask (c macro)": [[0, "c.TMC5130_EVENT_STOP_R_MASK"]], "tmc5130_event_stop_r_shift (c macro)": [[0, "c.TMC5130_EVENT_STOP_R_SHIFT"]], "tmc5130_event_stop_sg_field (c macro)": [[0, "c.TMC5130_EVENT_STOP_SG_FIELD"]], "tmc5130_event_stop_sg_mask (c macro)": [[0, "c.TMC5130_EVENT_STOP_SG_MASK"]], "tmc5130_event_stop_sg_shift (c macro)": [[0, "c.TMC5130_EVENT_STOP_SG_SHIFT"]], "tmc5130_field_read (c macro)": [[0, "c.TMC5130_FIELD_READ"]], "tmc5130_field_write (c macro)": [[0, "c.TMC5130_FIELD_WRITE"]], "tmc5130_fractional_field (c macro)": [[0, "c.TMC5130_FRACTIONAL_FIELD"]], "tmc5130_fractional_mask (c macro)": [[0, "c.TMC5130_FRACTIONAL_MASK"]], "tmc5130_fractional_shift (c macro)": [[0, "c.TMC5130_FRACTIONAL_SHIFT"]], "tmc5130_freewheel_field (c macro)": [[0, "c.TMC5130_FREEWHEEL_FIELD"]], "tmc5130_freewheel_mask (c macro)": [[0, "c.TMC5130_FREEWHEEL_MASK"]], "tmc5130_freewheel_shift (c macro)": [[0, "c.TMC5130_FREEWHEEL_SHIFT"]], "tmc5130_fsactive_field (c macro)": [[0, "c.TMC5130_FSACTIVE_FIELD"]], "tmc5130_fsactive_mask (c macro)": [[0, "c.TMC5130_FSACTIVE_MASK"]], "tmc5130_fsactive_shift (c macro)": [[0, "c.TMC5130_FSACTIVE_SHIFT"]], "tmc5130_gconf (c macro)": [[0, "c.TMC5130_GCONF"]], "tmc5130_gstat (c macro)": [[0, "c.TMC5130_GSTAT"]], "tmc5130_hend_field (c macro)": [[0, "c.TMC5130_HEND_FIELD"]], "tmc5130_hend_mask (c macro)": [[0, "c.TMC5130_HEND_MASK"]], "tmc5130_hend_shift (c macro)": [[0, "c.TMC5130_HEND_SHIFT"]], "tmc5130_hstrt_field (c macro)": [[0, "c.TMC5130_HSTRT_FIELD"]], "tmc5130_hstrt_mask (c macro)": [[0, "c.TMC5130_HSTRT_MASK"]], "tmc5130_hstrt_shift (c macro)": [[0, "c.TMC5130_HSTRT_SHIFT"]], "tmc5130_ifcnt (c macro)": [[0, "c.TMC5130_IFCNT"]], "tmc5130_ifcnt_field (c macro)": [[0, "c.TMC5130_IFCNT_FIELD"]], "tmc5130_ifcnt_mask (c macro)": [[0, "c.TMC5130_IFCNT_MASK"]], "tmc5130_ifcnt_shift (c macro)": [[0, "c.TMC5130_IFCNT_SHIFT"]], "tmc5130_ignore_ab_field (c macro)": [[0, "c.TMC5130_IGNORE_AB_FIELD"]], "tmc5130_ignore_ab_mask (c macro)": [[0, "c.TMC5130_IGNORE_AB_MASK"]], "tmc5130_ignore_ab_shift (c macro)": [[0, "c.TMC5130_IGNORE_AB_SHIFT"]], "tmc5130_iholddelay_field (c macro)": [[0, "c.TMC5130_IHOLDDELAY_FIELD"]], "tmc5130_iholddelay_mask (c macro)": [[0, "c.TMC5130_IHOLDDELAY_MASK"]], "tmc5130_iholddelay_shift (c macro)": [[0, "c.TMC5130_IHOLDDELAY_SHIFT"]], "tmc5130_ihold_field (c macro)": [[0, "c.TMC5130_IHOLD_FIELD"]], "tmc5130_ihold_irun (c macro)": [[0, "c.TMC5130_IHOLD_IRUN"]], "tmc5130_ihold_mask (c macro)": [[0, "c.TMC5130_IHOLD_MASK"]], "tmc5130_ihold_shift (c macro)": [[0, "c.TMC5130_IHOLD_SHIFT"]], "tmc5130_integer_field (c macro)": [[0, "c.TMC5130_INTEGER_FIELD"]], "tmc5130_integer_mask (c macro)": [[0, "c.TMC5130_INTEGER_MASK"]], "tmc5130_integer_shift (c macro)": [[0, "c.TMC5130_INTEGER_SHIFT"]], "tmc5130_internal_rsense_field (c macro)": [[0, "c.TMC5130_INTERNAL_RSENSE_FIELD"]], "tmc5130_internal_rsense_mask (c macro)": [[0, "c.TMC5130_INTERNAL_RSENSE_MASK"]], "tmc5130_internal_rsense_shift (c macro)": [[0, "c.TMC5130_INTERNAL_RSENSE_SHIFT"]], "tmc5130_intpol_field (c macro)": [[0, "c.TMC5130_INTPOL_FIELD"]], "tmc5130_intpol_mask (c macro)": [[0, "c.TMC5130_INTPOL_MASK"]], "tmc5130_intpol_shift (c macro)": [[0, "c.TMC5130_INTPOL_SHIFT"]], "tmc5130_inv_field (c macro)": [[0, "c.TMC5130_INV_FIELD"]], "tmc5130_inv_mask (c macro)": [[0, "c.TMC5130_INV_MASK"]], "tmc5130_inv_shift (c macro)": [[0, "c.TMC5130_INV_SHIFT"]], "tmc5130_ioin (c macro)": [[0, "c.TMC5130_IOIN"]], "tmc5130_irun_field (c macro)": [[0, "c.TMC5130_IRUN_FIELD"]], "tmc5130_irun_mask (c macro)": [[0, "c.TMC5130_IRUN_MASK"]], "tmc5130_irun_shift (c macro)": [[0, "c.TMC5130_IRUN_SHIFT"]], "tmc5130_i_scale_analog_field (c macro)": [[0, "c.TMC5130_I_SCALE_ANALOG_FIELD"]], "tmc5130_i_scale_analog_mask (c macro)": [[0, "c.TMC5130_I_SCALE_ANALOG_MASK"]], "tmc5130_i_scale_analog_shift (c macro)": [[0, "c.TMC5130_I_SCALE_ANALOG_SHIFT"]], "tmc5130_latch_l_active_field (c macro)": [[0, "c.TMC5130_LATCH_L_ACTIVE_FIELD"]], "tmc5130_latch_l_active_mask (c macro)": [[0, "c.TMC5130_LATCH_L_ACTIVE_MASK"]], "tmc5130_latch_l_active_shift (c macro)": [[0, "c.TMC5130_LATCH_L_ACTIVE_SHIFT"]], "tmc5130_latch_l_inactive_field (c macro)": [[0, "c.TMC5130_LATCH_L_INACTIVE_FIELD"]], "tmc5130_latch_l_inactive_mask (c macro)": [[0, "c.TMC5130_LATCH_L_INACTIVE_MASK"]], "tmc5130_latch_l_inactive_shift (c macro)": [[0, "c.TMC5130_LATCH_L_INACTIVE_SHIFT"]], "tmc5130_latch_r_active_field (c macro)": [[0, "c.TMC5130_LATCH_R_ACTIVE_FIELD"]], "tmc5130_latch_r_active_mask (c macro)": [[0, "c.TMC5130_LATCH_R_ACTIVE_MASK"]], "tmc5130_latch_r_active_shift (c macro)": [[0, "c.TMC5130_LATCH_R_ACTIVE_SHIFT"]], "tmc5130_latch_r_inactive_field (c macro)": [[0, "c.TMC5130_LATCH_R_INACTIVE_FIELD"]], "tmc5130_latch_r_inactive_mask (c macro)": [[0, "c.TMC5130_LATCH_R_INACTIVE_MASK"]], "tmc5130_latch_r_inactive_shift (c macro)": [[0, "c.TMC5130_LATCH_R_INACTIVE_SHIFT"]], "tmc5130_latch_x_act_field (c macro)": [[0, "c.TMC5130_LATCH_X_ACT_FIELD"]], "tmc5130_latch_x_act_mask (c macro)": [[0, "c.TMC5130_LATCH_X_ACT_MASK"]], "tmc5130_latch_x_act_shift (c macro)": [[0, "c.TMC5130_LATCH_X_ACT_SHIFT"]], "tmc5130_lost_steps (c macro)": [[0, "c.TMC5130_LOST_STEPS"]], "tmc5130_lost_steps_field (c macro)": [[0, "c.TMC5130_LOST_STEPS_FIELD"]], "tmc5130_lost_steps_mask (c macro)": [[0, "c.TMC5130_LOST_STEPS_MASK"]], "tmc5130_lost_steps_shift (c macro)": [[0, "c.TMC5130_LOST_STEPS_SHIFT"]], "tmc5130_maxspeed_field (c macro)": [[0, "c.TMC5130_MAXSPEED_FIELD"]], "tmc5130_maxspeed_mask (c macro)": [[0, "c.TMC5130_MAXSPEED_MASK"]], "tmc5130_maxspeed_shift (c macro)": [[0, "c.TMC5130_MAXSPEED_SHIFT"]], "tmc5130_max_acceleration (c macro)": [[0, "c.TMC5130_MAX_ACCELERATION"]], "tmc5130_max_velocity (c macro)": [[0, "c.TMC5130_MAX_VELOCITY"]], "tmc5130_mode_hold (c macro)": [[0, "c.TMC5130_MODE_HOLD"]], "tmc5130_mode_position (c macro)": [[0, "c.TMC5130_MODE_POSITION"]], "tmc5130_mode_velneg (c macro)": [[0, "c.TMC5130_MODE_VELNEG"]], "tmc5130_mode_velpos (c macro)": [[0, "c.TMC5130_MODE_VELPOS"]], "tmc5130_motors (c macro)": [[0, "c.TMC5130_MOTORS"]], "tmc5130_mres_field (c macro)": [[0, "c.TMC5130_MRES_FIELD"]], "tmc5130_mres_mask (c macro)": [[0, "c.TMC5130_MRES_MASK"]], "tmc5130_mres_shift (c macro)": [[0, "c.TMC5130_MRES_SHIFT"]], "tmc5130_mscnt (c macro)": [[0, "c.TMC5130_MSCNT"]], "tmc5130_mscnt_field (c macro)": [[0, "c.TMC5130_MSCNT_FIELD"]], "tmc5130_mscnt_mask (c macro)": [[0, "c.TMC5130_MSCNT_MASK"]], "tmc5130_mscnt_shift (c macro)": [[0, "c.TMC5130_MSCNT_SHIFT"]], "tmc5130_mscuract (c macro)": [[0, "c.TMC5130_MSCURACT"]], "tmc5130_mslut0 (c macro)": [[0, "c.TMC5130_MSLUT0"]], "tmc5130_mslut1 (c macro)": [[0, "c.TMC5130_MSLUT1"]], "tmc5130_mslut2 (c macro)": [[0, "c.TMC5130_MSLUT2"]], "tmc5130_mslut3 (c macro)": [[0, "c.TMC5130_MSLUT3"]], "tmc5130_mslut4 (c macro)": [[0, "c.TMC5130_MSLUT4"]], "tmc5130_mslut5 (c macro)": [[0, "c.TMC5130_MSLUT5"]], "tmc5130_mslut6 (c macro)": [[0, "c.TMC5130_MSLUT6"]], "tmc5130_mslut7 (c macro)": [[0, "c.TMC5130_MSLUT7"]], "tmc5130_mslutsel (c macro)": [[0, "c.TMC5130_MSLUTSEL"]], "tmc5130_mslutstart (c macro)": [[0, "c.TMC5130_MSLUTSTART"]], "tmc5130_offset_field (c macro)": [[0, "c.TMC5130_OFFSET_FIELD"]], "tmc5130_offset_mask (c macro)": [[0, "c.TMC5130_OFFSET_MASK"]], "tmc5130_offset_shift (c macro)": [[0, "c.TMC5130_OFFSET_SHIFT"]], "tmc5130_ofs0_field (c macro)": [[0, "c.TMC5130_OFS0_FIELD"]], "tmc5130_ofs0_mask (c macro)": [[0, "c.TMC5130_OFS0_MASK"]], "tmc5130_ofs0_shift (c macro)": [[0, "c.TMC5130_OFS0_SHIFT"]], "tmc5130_ofs100_field (c macro)": [[0, "c.TMC5130_OFS100_FIELD"]], "tmc5130_ofs100_mask (c macro)": [[0, "c.TMC5130_OFS100_MASK"]], "tmc5130_ofs100_shift (c macro)": [[0, "c.TMC5130_OFS100_SHIFT"]], "tmc5130_ofs101_field (c macro)": [[0, "c.TMC5130_OFS101_FIELD"]], "tmc5130_ofs101_mask (c macro)": [[0, "c.TMC5130_OFS101_MASK"]], "tmc5130_ofs101_shift (c macro)": [[0, "c.TMC5130_OFS101_SHIFT"]], "tmc5130_ofs102_field (c macro)": [[0, "c.TMC5130_OFS102_FIELD"]], "tmc5130_ofs102_mask (c macro)": [[0, "c.TMC5130_OFS102_MASK"]], "tmc5130_ofs102_shift (c macro)": [[0, "c.TMC5130_OFS102_SHIFT"]], "tmc5130_ofs103_field (c macro)": [[0, "c.TMC5130_OFS103_FIELD"]], "tmc5130_ofs103_mask (c macro)": [[0, "c.TMC5130_OFS103_MASK"]], "tmc5130_ofs103_shift (c macro)": [[0, "c.TMC5130_OFS103_SHIFT"]], "tmc5130_ofs104_field (c macro)": [[0, "c.TMC5130_OFS104_FIELD"]], "tmc5130_ofs104_mask (c macro)": [[0, "c.TMC5130_OFS104_MASK"]], "tmc5130_ofs104_shift (c macro)": [[0, "c.TMC5130_OFS104_SHIFT"]], "tmc5130_ofs105_field (c macro)": [[0, "c.TMC5130_OFS105_FIELD"]], "tmc5130_ofs105_mask (c macro)": [[0, "c.TMC5130_OFS105_MASK"]], "tmc5130_ofs105_shift (c macro)": [[0, "c.TMC5130_OFS105_SHIFT"]], "tmc5130_ofs106_field (c macro)": [[0, "c.TMC5130_OFS106_FIELD"]], "tmc5130_ofs106_mask (c macro)": [[0, "c.TMC5130_OFS106_MASK"]], "tmc5130_ofs106_shift (c macro)": [[0, "c.TMC5130_OFS106_SHIFT"]], "tmc5130_ofs107_field (c macro)": [[0, "c.TMC5130_OFS107_FIELD"]], "tmc5130_ofs107_mask (c macro)": [[0, "c.TMC5130_OFS107_MASK"]], "tmc5130_ofs107_shift (c macro)": [[0, "c.TMC5130_OFS107_SHIFT"]], "tmc5130_ofs108_field (c macro)": [[0, "c.TMC5130_OFS108_FIELD"]], "tmc5130_ofs108_mask (c macro)": [[0, "c.TMC5130_OFS108_MASK"]], "tmc5130_ofs108_shift (c macro)": [[0, "c.TMC5130_OFS108_SHIFT"]], "tmc5130_ofs109_field (c macro)": [[0, "c.TMC5130_OFS109_FIELD"]], "tmc5130_ofs109_mask (c macro)": [[0, "c.TMC5130_OFS109_MASK"]], "tmc5130_ofs109_shift (c macro)": [[0, "c.TMC5130_OFS109_SHIFT"]], "tmc5130_ofs10_field (c macro)": [[0, "c.TMC5130_OFS10_FIELD"]], "tmc5130_ofs10_mask (c macro)": [[0, "c.TMC5130_OFS10_MASK"]], "tmc5130_ofs10_shift (c macro)": [[0, "c.TMC5130_OFS10_SHIFT"]], "tmc5130_ofs110_field (c macro)": [[0, "c.TMC5130_OFS110_FIELD"]], "tmc5130_ofs110_mask (c macro)": [[0, "c.TMC5130_OFS110_MASK"]], "tmc5130_ofs110_shift (c macro)": [[0, "c.TMC5130_OFS110_SHIFT"]], "tmc5130_ofs111_field (c macro)": [[0, "c.TMC5130_OFS111_FIELD"]], "tmc5130_ofs111_mask (c macro)": [[0, "c.TMC5130_OFS111_MASK"]], "tmc5130_ofs111_shift (c macro)": [[0, "c.TMC5130_OFS111_SHIFT"]], "tmc5130_ofs112_field (c macro)": [[0, "c.TMC5130_OFS112_FIELD"]], "tmc5130_ofs112_mask (c macro)": [[0, "c.TMC5130_OFS112_MASK"]], "tmc5130_ofs112_shift (c macro)": [[0, "c.TMC5130_OFS112_SHIFT"]], "tmc5130_ofs113_field (c macro)": [[0, "c.TMC5130_OFS113_FIELD"]], "tmc5130_ofs113_mask (c macro)": [[0, "c.TMC5130_OFS113_MASK"]], "tmc5130_ofs113_shift (c macro)": [[0, "c.TMC5130_OFS113_SHIFT"]], "tmc5130_ofs114_field (c macro)": [[0, "c.TMC5130_OFS114_FIELD"]], "tmc5130_ofs114_mask (c macro)": [[0, "c.TMC5130_OFS114_MASK"]], "tmc5130_ofs114_shift (c macro)": [[0, "c.TMC5130_OFS114_SHIFT"]], "tmc5130_ofs115_field (c macro)": [[0, "c.TMC5130_OFS115_FIELD"]], "tmc5130_ofs115_mask (c macro)": [[0, "c.TMC5130_OFS115_MASK"]], "tmc5130_ofs115_shift (c macro)": [[0, "c.TMC5130_OFS115_SHIFT"]], "tmc5130_ofs116_field (c macro)": [[0, "c.TMC5130_OFS116_FIELD"]], "tmc5130_ofs116_mask (c macro)": [[0, "c.TMC5130_OFS116_MASK"]], "tmc5130_ofs116_shift (c macro)": [[0, "c.TMC5130_OFS116_SHIFT"]], "tmc5130_ofs117_field (c macro)": [[0, "c.TMC5130_OFS117_FIELD"]], "tmc5130_ofs117_mask (c macro)": [[0, "c.TMC5130_OFS117_MASK"]], "tmc5130_ofs117_shift (c macro)": [[0, "c.TMC5130_OFS117_SHIFT"]], "tmc5130_ofs118_field (c macro)": [[0, "c.TMC5130_OFS118_FIELD"]], "tmc5130_ofs118_mask (c macro)": [[0, "c.TMC5130_OFS118_MASK"]], "tmc5130_ofs118_shift (c macro)": [[0, "c.TMC5130_OFS118_SHIFT"]], "tmc5130_ofs119_field (c macro)": [[0, "c.TMC5130_OFS119_FIELD"]], "tmc5130_ofs119_mask (c macro)": [[0, "c.TMC5130_OFS119_MASK"]], "tmc5130_ofs119_shift (c macro)": [[0, "c.TMC5130_OFS119_SHIFT"]], "tmc5130_ofs11_field (c macro)": [[0, "c.TMC5130_OFS11_FIELD"]], "tmc5130_ofs11_mask (c macro)": [[0, "c.TMC5130_OFS11_MASK"]], "tmc5130_ofs11_shift (c macro)": [[0, "c.TMC5130_OFS11_SHIFT"]], "tmc5130_ofs120_field (c macro)": [[0, "c.TMC5130_OFS120_FIELD"]], "tmc5130_ofs120_mask (c macro)": [[0, "c.TMC5130_OFS120_MASK"]], "tmc5130_ofs120_shift (c macro)": [[0, "c.TMC5130_OFS120_SHIFT"]], "tmc5130_ofs121_field (c macro)": [[0, "c.TMC5130_OFS121_FIELD"]], "tmc5130_ofs121_mask (c macro)": [[0, "c.TMC5130_OFS121_MASK"]], "tmc5130_ofs121_shift (c macro)": [[0, "c.TMC5130_OFS121_SHIFT"]], "tmc5130_ofs122_field (c macro)": [[0, "c.TMC5130_OFS122_FIELD"]], "tmc5130_ofs122_mask (c macro)": [[0, "c.TMC5130_OFS122_MASK"]], "tmc5130_ofs122_shift (c macro)": [[0, "c.TMC5130_OFS122_SHIFT"]], "tmc5130_ofs123_field (c macro)": [[0, "c.TMC5130_OFS123_FIELD"]], "tmc5130_ofs123_mask (c macro)": [[0, "c.TMC5130_OFS123_MASK"]], "tmc5130_ofs123_shift (c macro)": [[0, "c.TMC5130_OFS123_SHIFT"]], "tmc5130_ofs124_field (c macro)": [[0, "c.TMC5130_OFS124_FIELD"]], "tmc5130_ofs124_mask (c macro)": [[0, "c.TMC5130_OFS124_MASK"]], "tmc5130_ofs124_shift (c macro)": [[0, "c.TMC5130_OFS124_SHIFT"]], "tmc5130_ofs125_field (c macro)": [[0, "c.TMC5130_OFS125_FIELD"]], "tmc5130_ofs125_mask (c macro)": [[0, "c.TMC5130_OFS125_MASK"]], "tmc5130_ofs125_shift (c macro)": [[0, "c.TMC5130_OFS125_SHIFT"]], "tmc5130_ofs126_field (c macro)": [[0, "c.TMC5130_OFS126_FIELD"]], "tmc5130_ofs126_mask (c macro)": [[0, "c.TMC5130_OFS126_MASK"]], "tmc5130_ofs126_shift (c macro)": [[0, "c.TMC5130_OFS126_SHIFT"]], "tmc5130_ofs127_field (c macro)": [[0, "c.TMC5130_OFS127_FIELD"]], "tmc5130_ofs127_mask (c macro)": [[0, "c.TMC5130_OFS127_MASK"]], "tmc5130_ofs127_shift (c macro)": [[0, "c.TMC5130_OFS127_SHIFT"]], "tmc5130_ofs128_field (c macro)": [[0, "c.TMC5130_OFS128_FIELD"]], "tmc5130_ofs128_mask (c macro)": [[0, "c.TMC5130_OFS128_MASK"]], "tmc5130_ofs128_shift (c macro)": [[0, "c.TMC5130_OFS128_SHIFT"]], "tmc5130_ofs129_field (c macro)": [[0, "c.TMC5130_OFS129_FIELD"]], "tmc5130_ofs129_mask (c macro)": [[0, "c.TMC5130_OFS129_MASK"]], "tmc5130_ofs129_shift (c macro)": [[0, "c.TMC5130_OFS129_SHIFT"]], "tmc5130_ofs12_field (c macro)": [[0, "c.TMC5130_OFS12_FIELD"]], "tmc5130_ofs12_mask (c macro)": [[0, "c.TMC5130_OFS12_MASK"]], "tmc5130_ofs12_shift (c macro)": [[0, "c.TMC5130_OFS12_SHIFT"]], "tmc5130_ofs130_field (c macro)": [[0, "c.TMC5130_OFS130_FIELD"]], "tmc5130_ofs130_mask (c macro)": [[0, "c.TMC5130_OFS130_MASK"]], "tmc5130_ofs130_shift (c macro)": [[0, "c.TMC5130_OFS130_SHIFT"]], "tmc5130_ofs131_field (c macro)": [[0, "c.TMC5130_OFS131_FIELD"]], "tmc5130_ofs131_mask (c macro)": [[0, "c.TMC5130_OFS131_MASK"]], "tmc5130_ofs131_shift (c macro)": [[0, "c.TMC5130_OFS131_SHIFT"]], "tmc5130_ofs132_field (c macro)": [[0, "c.TMC5130_OFS132_FIELD"]], "tmc5130_ofs132_mask (c macro)": [[0, "c.TMC5130_OFS132_MASK"]], "tmc5130_ofs132_shift (c macro)": [[0, "c.TMC5130_OFS132_SHIFT"]], "tmc5130_ofs133_field (c macro)": [[0, "c.TMC5130_OFS133_FIELD"]], "tmc5130_ofs133_mask (c macro)": [[0, "c.TMC5130_OFS133_MASK"]], "tmc5130_ofs133_shift (c macro)": [[0, "c.TMC5130_OFS133_SHIFT"]], "tmc5130_ofs134_field (c macro)": [[0, "c.TMC5130_OFS134_FIELD"]], "tmc5130_ofs134_mask (c macro)": [[0, "c.TMC5130_OFS134_MASK"]], "tmc5130_ofs134_shift (c macro)": [[0, "c.TMC5130_OFS134_SHIFT"]], "tmc5130_ofs135_field (c macro)": [[0, "c.TMC5130_OFS135_FIELD"]], "tmc5130_ofs135_mask (c macro)": [[0, "c.TMC5130_OFS135_MASK"]], "tmc5130_ofs135_shift (c macro)": [[0, "c.TMC5130_OFS135_SHIFT"]], "tmc5130_ofs136_field (c macro)": [[0, "c.TMC5130_OFS136_FIELD"]], "tmc5130_ofs136_mask (c macro)": [[0, "c.TMC5130_OFS136_MASK"]], "tmc5130_ofs136_shift (c macro)": [[0, "c.TMC5130_OFS136_SHIFT"]], "tmc5130_ofs137_field (c macro)": [[0, "c.TMC5130_OFS137_FIELD"]], "tmc5130_ofs137_mask (c macro)": [[0, "c.TMC5130_OFS137_MASK"]], "tmc5130_ofs137_shift (c macro)": [[0, "c.TMC5130_OFS137_SHIFT"]], "tmc5130_ofs138_field (c macro)": [[0, "c.TMC5130_OFS138_FIELD"]], "tmc5130_ofs138_mask (c macro)": [[0, "c.TMC5130_OFS138_MASK"]], "tmc5130_ofs138_shift (c macro)": [[0, "c.TMC5130_OFS138_SHIFT"]], "tmc5130_ofs139_field (c macro)": [[0, "c.TMC5130_OFS139_FIELD"]], "tmc5130_ofs139_mask (c macro)": [[0, "c.TMC5130_OFS139_MASK"]], "tmc5130_ofs139_shift (c macro)": [[0, "c.TMC5130_OFS139_SHIFT"]], "tmc5130_ofs13_field (c macro)": [[0, "c.TMC5130_OFS13_FIELD"]], "tmc5130_ofs13_mask (c macro)": [[0, "c.TMC5130_OFS13_MASK"]], "tmc5130_ofs13_shift (c macro)": [[0, "c.TMC5130_OFS13_SHIFT"]], "tmc5130_ofs140_field (c macro)": [[0, "c.TMC5130_OFS140_FIELD"]], "tmc5130_ofs140_mask (c macro)": [[0, "c.TMC5130_OFS140_MASK"]], "tmc5130_ofs140_shift (c macro)": [[0, "c.TMC5130_OFS140_SHIFT"]], "tmc5130_ofs141_field (c macro)": [[0, "c.TMC5130_OFS141_FIELD"]], "tmc5130_ofs141_mask (c macro)": [[0, "c.TMC5130_OFS141_MASK"]], "tmc5130_ofs141_shift (c macro)": [[0, "c.TMC5130_OFS141_SHIFT"]], "tmc5130_ofs142_field (c macro)": [[0, "c.TMC5130_OFS142_FIELD"]], "tmc5130_ofs142_mask (c macro)": [[0, "c.TMC5130_OFS142_MASK"]], "tmc5130_ofs142_shift (c macro)": [[0, "c.TMC5130_OFS142_SHIFT"]], "tmc5130_ofs143_field (c macro)": [[0, "c.TMC5130_OFS143_FIELD"]], "tmc5130_ofs143_mask (c macro)": [[0, "c.TMC5130_OFS143_MASK"]], "tmc5130_ofs143_shift (c macro)": [[0, "c.TMC5130_OFS143_SHIFT"]], "tmc5130_ofs144_field (c macro)": [[0, "c.TMC5130_OFS144_FIELD"]], "tmc5130_ofs144_mask (c macro)": [[0, "c.TMC5130_OFS144_MASK"]], "tmc5130_ofs144_shift (c macro)": [[0, "c.TMC5130_OFS144_SHIFT"]], "tmc5130_ofs145_field (c macro)": [[0, "c.TMC5130_OFS145_FIELD"]], "tmc5130_ofs145_mask (c macro)": [[0, "c.TMC5130_OFS145_MASK"]], "tmc5130_ofs145_shift (c macro)": [[0, "c.TMC5130_OFS145_SHIFT"]], "tmc5130_ofs146_field (c macro)": [[0, "c.TMC5130_OFS146_FIELD"]], "tmc5130_ofs146_mask (c macro)": [[0, "c.TMC5130_OFS146_MASK"]], "tmc5130_ofs146_shift (c macro)": [[0, "c.TMC5130_OFS146_SHIFT"]], "tmc5130_ofs147_field (c macro)": [[0, "c.TMC5130_OFS147_FIELD"]], "tmc5130_ofs147_mask (c macro)": [[0, "c.TMC5130_OFS147_MASK"]], "tmc5130_ofs147_shift (c macro)": [[0, "c.TMC5130_OFS147_SHIFT"]], "tmc5130_ofs148_field (c macro)": [[0, "c.TMC5130_OFS148_FIELD"]], "tmc5130_ofs148_mask (c macro)": [[0, "c.TMC5130_OFS148_MASK"]], "tmc5130_ofs148_shift (c macro)": [[0, "c.TMC5130_OFS148_SHIFT"]], "tmc5130_ofs149_field (c macro)": [[0, "c.TMC5130_OFS149_FIELD"]], "tmc5130_ofs149_mask (c macro)": [[0, "c.TMC5130_OFS149_MASK"]], "tmc5130_ofs149_shift (c macro)": [[0, "c.TMC5130_OFS149_SHIFT"]], "tmc5130_ofs14_field (c macro)": [[0, "c.TMC5130_OFS14_FIELD"]], "tmc5130_ofs14_mask (c macro)": [[0, "c.TMC5130_OFS14_MASK"]], "tmc5130_ofs14_shift (c macro)": [[0, "c.TMC5130_OFS14_SHIFT"]], "tmc5130_ofs150_field (c macro)": [[0, "c.TMC5130_OFS150_FIELD"]], "tmc5130_ofs150_mask (c macro)": [[0, "c.TMC5130_OFS150_MASK"]], "tmc5130_ofs150_shift (c macro)": [[0, "c.TMC5130_OFS150_SHIFT"]], "tmc5130_ofs151_field (c macro)": [[0, "c.TMC5130_OFS151_FIELD"]], "tmc5130_ofs151_mask (c macro)": [[0, "c.TMC5130_OFS151_MASK"]], "tmc5130_ofs151_shift (c macro)": [[0, "c.TMC5130_OFS151_SHIFT"]], "tmc5130_ofs152_field (c macro)": [[0, "c.TMC5130_OFS152_FIELD"]], "tmc5130_ofs152_mask (c macro)": [[0, "c.TMC5130_OFS152_MASK"]], "tmc5130_ofs152_shift (c macro)": [[0, "c.TMC5130_OFS152_SHIFT"]], "tmc5130_ofs153_field (c macro)": [[0, "c.TMC5130_OFS153_FIELD"]], "tmc5130_ofs153_mask (c macro)": [[0, "c.TMC5130_OFS153_MASK"]], "tmc5130_ofs153_shift (c macro)": [[0, "c.TMC5130_OFS153_SHIFT"]], "tmc5130_ofs154_field (c macro)": [[0, "c.TMC5130_OFS154_FIELD"]], "tmc5130_ofs154_mask (c macro)": [[0, "c.TMC5130_OFS154_MASK"]], "tmc5130_ofs154_shift (c macro)": [[0, "c.TMC5130_OFS154_SHIFT"]], "tmc5130_ofs155_field (c macro)": [[0, "c.TMC5130_OFS155_FIELD"]], "tmc5130_ofs155_mask (c macro)": [[0, "c.TMC5130_OFS155_MASK"]], "tmc5130_ofs155_shift (c macro)": [[0, "c.TMC5130_OFS155_SHIFT"]], "tmc5130_ofs156_field (c macro)": [[0, "c.TMC5130_OFS156_FIELD"]], "tmc5130_ofs156_mask (c macro)": [[0, "c.TMC5130_OFS156_MASK"]], "tmc5130_ofs156_shift (c macro)": [[0, "c.TMC5130_OFS156_SHIFT"]], "tmc5130_ofs157_field (c macro)": [[0, "c.TMC5130_OFS157_FIELD"]], "tmc5130_ofs157_mask (c macro)": [[0, "c.TMC5130_OFS157_MASK"]], "tmc5130_ofs157_shift (c macro)": [[0, "c.TMC5130_OFS157_SHIFT"]], "tmc5130_ofs158_field (c macro)": [[0, "c.TMC5130_OFS158_FIELD"]], "tmc5130_ofs158_mask (c macro)": [[0, "c.TMC5130_OFS158_MASK"]], "tmc5130_ofs158_shift (c macro)": [[0, "c.TMC5130_OFS158_SHIFT"]], "tmc5130_ofs159_field (c macro)": [[0, "c.TMC5130_OFS159_FIELD"]], "tmc5130_ofs159_mask (c macro)": [[0, "c.TMC5130_OFS159_MASK"]], "tmc5130_ofs159_shift (c macro)": [[0, "c.TMC5130_OFS159_SHIFT"]], "tmc5130_ofs15_field (c macro)": [[0, "c.TMC5130_OFS15_FIELD"]], "tmc5130_ofs15_mask (c macro)": [[0, "c.TMC5130_OFS15_MASK"]], "tmc5130_ofs15_shift (c macro)": [[0, "c.TMC5130_OFS15_SHIFT"]], "tmc5130_ofs160_field (c macro)": [[0, "c.TMC5130_OFS160_FIELD"]], "tmc5130_ofs160_mask (c macro)": [[0, "c.TMC5130_OFS160_MASK"]], "tmc5130_ofs160_shift (c macro)": [[0, "c.TMC5130_OFS160_SHIFT"]], "tmc5130_ofs161_field (c macro)": [[0, "c.TMC5130_OFS161_FIELD"]], "tmc5130_ofs161_mask (c macro)": [[0, "c.TMC5130_OFS161_MASK"]], "tmc5130_ofs161_shift (c macro)": [[0, "c.TMC5130_OFS161_SHIFT"]], "tmc5130_ofs162_field (c macro)": [[0, "c.TMC5130_OFS162_FIELD"]], "tmc5130_ofs162_mask (c macro)": [[0, "c.TMC5130_OFS162_MASK"]], "tmc5130_ofs162_shift (c macro)": [[0, "c.TMC5130_OFS162_SHIFT"]], "tmc5130_ofs163_field (c macro)": [[0, "c.TMC5130_OFS163_FIELD"]], "tmc5130_ofs163_mask (c macro)": [[0, "c.TMC5130_OFS163_MASK"]], "tmc5130_ofs163_shift (c macro)": [[0, "c.TMC5130_OFS163_SHIFT"]], "tmc5130_ofs164_field (c macro)": [[0, "c.TMC5130_OFS164_FIELD"]], "tmc5130_ofs164_mask (c macro)": [[0, "c.TMC5130_OFS164_MASK"]], "tmc5130_ofs164_shift (c macro)": [[0, "c.TMC5130_OFS164_SHIFT"]], "tmc5130_ofs165_field (c macro)": [[0, "c.TMC5130_OFS165_FIELD"]], "tmc5130_ofs165_mask (c macro)": [[0, "c.TMC5130_OFS165_MASK"]], "tmc5130_ofs165_shift (c macro)": [[0, "c.TMC5130_OFS165_SHIFT"]], "tmc5130_ofs166_field (c macro)": [[0, "c.TMC5130_OFS166_FIELD"]], "tmc5130_ofs166_mask (c macro)": [[0, "c.TMC5130_OFS166_MASK"]], "tmc5130_ofs166_shift (c macro)": [[0, "c.TMC5130_OFS166_SHIFT"]], "tmc5130_ofs167_field (c macro)": [[0, "c.TMC5130_OFS167_FIELD"]], "tmc5130_ofs167_mask (c macro)": [[0, "c.TMC5130_OFS167_MASK"]], "tmc5130_ofs167_shift (c macro)": [[0, "c.TMC5130_OFS167_SHIFT"]], "tmc5130_ofs168_field (c macro)": [[0, "c.TMC5130_OFS168_FIELD"]], "tmc5130_ofs168_mask (c macro)": [[0, "c.TMC5130_OFS168_MASK"]], "tmc5130_ofs168_shift (c macro)": [[0, "c.TMC5130_OFS168_SHIFT"]], "tmc5130_ofs169_field (c macro)": [[0, "c.TMC5130_OFS169_FIELD"]], "tmc5130_ofs169_mask (c macro)": [[0, "c.TMC5130_OFS169_MASK"]], "tmc5130_ofs169_shift (c macro)": [[0, "c.TMC5130_OFS169_SHIFT"]], "tmc5130_ofs16_field (c macro)": [[0, "c.TMC5130_OFS16_FIELD"]], "tmc5130_ofs16_mask (c macro)": [[0, "c.TMC5130_OFS16_MASK"]], "tmc5130_ofs16_shift (c macro)": [[0, "c.TMC5130_OFS16_SHIFT"]], "tmc5130_ofs170_field (c macro)": [[0, "c.TMC5130_OFS170_FIELD"]], "tmc5130_ofs170_mask (c macro)": [[0, "c.TMC5130_OFS170_MASK"]], "tmc5130_ofs170_shift (c macro)": [[0, "c.TMC5130_OFS170_SHIFT"]], "tmc5130_ofs171_field (c macro)": [[0, "c.TMC5130_OFS171_FIELD"]], "tmc5130_ofs171_mask (c macro)": [[0, "c.TMC5130_OFS171_MASK"]], "tmc5130_ofs171_shift (c macro)": [[0, "c.TMC5130_OFS171_SHIFT"]], "tmc5130_ofs172_field (c macro)": [[0, "c.TMC5130_OFS172_FIELD"]], "tmc5130_ofs172_mask (c macro)": [[0, "c.TMC5130_OFS172_MASK"]], "tmc5130_ofs172_shift (c macro)": [[0, "c.TMC5130_OFS172_SHIFT"]], "tmc5130_ofs173_field (c macro)": [[0, "c.TMC5130_OFS173_FIELD"]], "tmc5130_ofs173_mask (c macro)": [[0, "c.TMC5130_OFS173_MASK"]], "tmc5130_ofs173_shift (c macro)": [[0, "c.TMC5130_OFS173_SHIFT"]], "tmc5130_ofs174_field (c macro)": [[0, "c.TMC5130_OFS174_FIELD"]], "tmc5130_ofs174_mask (c macro)": [[0, "c.TMC5130_OFS174_MASK"]], "tmc5130_ofs174_shift (c macro)": [[0, "c.TMC5130_OFS174_SHIFT"]], "tmc5130_ofs175_field (c macro)": [[0, "c.TMC5130_OFS175_FIELD"]], "tmc5130_ofs175_mask (c macro)": [[0, "c.TMC5130_OFS175_MASK"]], "tmc5130_ofs175_shift (c macro)": [[0, "c.TMC5130_OFS175_SHIFT"]], "tmc5130_ofs176_field (c macro)": [[0, "c.TMC5130_OFS176_FIELD"]], "tmc5130_ofs176_mask (c macro)": [[0, "c.TMC5130_OFS176_MASK"]], "tmc5130_ofs176_shift (c macro)": [[0, "c.TMC5130_OFS176_SHIFT"]], "tmc5130_ofs177_field (c macro)": [[0, "c.TMC5130_OFS177_FIELD"]], "tmc5130_ofs177_mask (c macro)": [[0, "c.TMC5130_OFS177_MASK"]], "tmc5130_ofs177_shift (c macro)": [[0, "c.TMC5130_OFS177_SHIFT"]], "tmc5130_ofs178_field (c macro)": [[0, "c.TMC5130_OFS178_FIELD"]], "tmc5130_ofs178_mask (c macro)": [[0, "c.TMC5130_OFS178_MASK"]], "tmc5130_ofs178_shift (c macro)": [[0, "c.TMC5130_OFS178_SHIFT"]], "tmc5130_ofs179_field (c macro)": [[0, "c.TMC5130_OFS179_FIELD"]], "tmc5130_ofs179_mask (c macro)": [[0, "c.TMC5130_OFS179_MASK"]], "tmc5130_ofs179_shift (c macro)": [[0, "c.TMC5130_OFS179_SHIFT"]], "tmc5130_ofs17_field (c macro)": [[0, "c.TMC5130_OFS17_FIELD"]], "tmc5130_ofs17_mask (c macro)": [[0, "c.TMC5130_OFS17_MASK"]], "tmc5130_ofs17_shift (c macro)": [[0, "c.TMC5130_OFS17_SHIFT"]], "tmc5130_ofs180_field (c macro)": [[0, "c.TMC5130_OFS180_FIELD"]], "tmc5130_ofs180_mask (c macro)": [[0, "c.TMC5130_OFS180_MASK"]], "tmc5130_ofs180_shift (c macro)": [[0, "c.TMC5130_OFS180_SHIFT"]], "tmc5130_ofs181_field (c macro)": [[0, "c.TMC5130_OFS181_FIELD"]], "tmc5130_ofs181_mask (c macro)": [[0, "c.TMC5130_OFS181_MASK"]], "tmc5130_ofs181_shift (c macro)": [[0, "c.TMC5130_OFS181_SHIFT"]], "tmc5130_ofs182_field (c macro)": [[0, "c.TMC5130_OFS182_FIELD"]], "tmc5130_ofs182_mask (c macro)": [[0, "c.TMC5130_OFS182_MASK"]], "tmc5130_ofs182_shift (c macro)": [[0, "c.TMC5130_OFS182_SHIFT"]], "tmc5130_ofs183_field (c macro)": [[0, "c.TMC5130_OFS183_FIELD"]], "tmc5130_ofs183_mask (c macro)": [[0, "c.TMC5130_OFS183_MASK"]], "tmc5130_ofs183_shift (c macro)": [[0, "c.TMC5130_OFS183_SHIFT"]], "tmc5130_ofs184_field (c macro)": [[0, "c.TMC5130_OFS184_FIELD"]], "tmc5130_ofs184_mask (c macro)": [[0, "c.TMC5130_OFS184_MASK"]], "tmc5130_ofs184_shift (c macro)": [[0, "c.TMC5130_OFS184_SHIFT"]], "tmc5130_ofs185_field (c macro)": [[0, "c.TMC5130_OFS185_FIELD"]], "tmc5130_ofs185_mask (c macro)": [[0, "c.TMC5130_OFS185_MASK"]], "tmc5130_ofs185_shift (c macro)": [[0, "c.TMC5130_OFS185_SHIFT"]], "tmc5130_ofs186_field (c macro)": [[0, "c.TMC5130_OFS186_FIELD"]], "tmc5130_ofs186_mask (c macro)": [[0, "c.TMC5130_OFS186_MASK"]], "tmc5130_ofs186_shift (c macro)": [[0, "c.TMC5130_OFS186_SHIFT"]], "tmc5130_ofs187_field (c macro)": [[0, "c.TMC5130_OFS187_FIELD"]], "tmc5130_ofs187_mask (c macro)": [[0, "c.TMC5130_OFS187_MASK"]], "tmc5130_ofs187_shift (c macro)": [[0, "c.TMC5130_OFS187_SHIFT"]], "tmc5130_ofs188_field (c macro)": [[0, "c.TMC5130_OFS188_FIELD"]], "tmc5130_ofs188_mask (c macro)": [[0, "c.TMC5130_OFS188_MASK"]], "tmc5130_ofs188_shift (c macro)": [[0, "c.TMC5130_OFS188_SHIFT"]], "tmc5130_ofs189_field (c macro)": [[0, "c.TMC5130_OFS189_FIELD"]], "tmc5130_ofs189_mask (c macro)": [[0, "c.TMC5130_OFS189_MASK"]], "tmc5130_ofs189_shift (c macro)": [[0, "c.TMC5130_OFS189_SHIFT"]], "tmc5130_ofs18_field (c macro)": [[0, "c.TMC5130_OFS18_FIELD"]], "tmc5130_ofs18_mask (c macro)": [[0, "c.TMC5130_OFS18_MASK"]], "tmc5130_ofs18_shift (c macro)": [[0, "c.TMC5130_OFS18_SHIFT"]], "tmc5130_ofs190_field (c macro)": [[0, "c.TMC5130_OFS190_FIELD"]], "tmc5130_ofs190_mask (c macro)": [[0, "c.TMC5130_OFS190_MASK"]], "tmc5130_ofs190_shift (c macro)": [[0, "c.TMC5130_OFS190_SHIFT"]], "tmc5130_ofs191_field (c macro)": [[0, "c.TMC5130_OFS191_FIELD"]], "tmc5130_ofs191_mask (c macro)": [[0, "c.TMC5130_OFS191_MASK"]], "tmc5130_ofs191_shift (c macro)": [[0, "c.TMC5130_OFS191_SHIFT"]], "tmc5130_ofs192_field (c macro)": [[0, "c.TMC5130_OFS192_FIELD"]], "tmc5130_ofs192_mask (c macro)": [[0, "c.TMC5130_OFS192_MASK"]], "tmc5130_ofs192_shift (c macro)": [[0, "c.TMC5130_OFS192_SHIFT"]], "tmc5130_ofs193_field (c macro)": [[0, "c.TMC5130_OFS193_FIELD"]], "tmc5130_ofs193_mask (c macro)": [[0, "c.TMC5130_OFS193_MASK"]], "tmc5130_ofs193_shift (c macro)": [[0, "c.TMC5130_OFS193_SHIFT"]], "tmc5130_ofs194_field (c macro)": [[0, "c.TMC5130_OFS194_FIELD"]], "tmc5130_ofs194_mask (c macro)": [[0, "c.TMC5130_OFS194_MASK"]], "tmc5130_ofs194_shift (c macro)": [[0, "c.TMC5130_OFS194_SHIFT"]], "tmc5130_ofs195_field (c macro)": [[0, "c.TMC5130_OFS195_FIELD"]], "tmc5130_ofs195_mask (c macro)": [[0, "c.TMC5130_OFS195_MASK"]], "tmc5130_ofs195_shift (c macro)": [[0, "c.TMC5130_OFS195_SHIFT"]], "tmc5130_ofs196_field (c macro)": [[0, "c.TMC5130_OFS196_FIELD"]], "tmc5130_ofs196_mask (c macro)": [[0, "c.TMC5130_OFS196_MASK"]], "tmc5130_ofs196_shift (c macro)": [[0, "c.TMC5130_OFS196_SHIFT"]], "tmc5130_ofs197_field (c macro)": [[0, "c.TMC5130_OFS197_FIELD"]], "tmc5130_ofs197_mask (c macro)": [[0, "c.TMC5130_OFS197_MASK"]], "tmc5130_ofs197_shift (c macro)": [[0, "c.TMC5130_OFS197_SHIFT"]], "tmc5130_ofs198_field (c macro)": [[0, "c.TMC5130_OFS198_FIELD"]], "tmc5130_ofs198_mask (c macro)": [[0, "c.TMC5130_OFS198_MASK"]], "tmc5130_ofs198_shift (c macro)": [[0, "c.TMC5130_OFS198_SHIFT"]], "tmc5130_ofs199_field (c macro)": [[0, "c.TMC5130_OFS199_FIELD"]], "tmc5130_ofs199_mask (c macro)": [[0, "c.TMC5130_OFS199_MASK"]], "tmc5130_ofs199_shift (c macro)": [[0, "c.TMC5130_OFS199_SHIFT"]], "tmc5130_ofs19_field (c macro)": [[0, "c.TMC5130_OFS19_FIELD"]], "tmc5130_ofs19_mask (c macro)": [[0, "c.TMC5130_OFS19_MASK"]], "tmc5130_ofs19_shift (c macro)": [[0, "c.TMC5130_OFS19_SHIFT"]], "tmc5130_ofs1_field (c macro)": [[0, "c.TMC5130_OFS1_FIELD"]], "tmc5130_ofs1_mask (c macro)": [[0, "c.TMC5130_OFS1_MASK"]], "tmc5130_ofs1_shift (c macro)": [[0, "c.TMC5130_OFS1_SHIFT"]], "tmc5130_ofs200_field (c macro)": [[0, "c.TMC5130_OFS200_FIELD"]], "tmc5130_ofs200_mask (c macro)": [[0, "c.TMC5130_OFS200_MASK"]], "tmc5130_ofs200_shift (c macro)": [[0, "c.TMC5130_OFS200_SHIFT"]], "tmc5130_ofs201_field (c macro)": [[0, "c.TMC5130_OFS201_FIELD"]], "tmc5130_ofs201_mask (c macro)": [[0, "c.TMC5130_OFS201_MASK"]], "tmc5130_ofs201_shift (c macro)": [[0, "c.TMC5130_OFS201_SHIFT"]], "tmc5130_ofs202_field (c macro)": [[0, "c.TMC5130_OFS202_FIELD"]], "tmc5130_ofs202_mask (c macro)": [[0, "c.TMC5130_OFS202_MASK"]], "tmc5130_ofs202_shift (c macro)": [[0, "c.TMC5130_OFS202_SHIFT"]], "tmc5130_ofs203_field (c macro)": [[0, "c.TMC5130_OFS203_FIELD"]], "tmc5130_ofs203_mask (c macro)": [[0, "c.TMC5130_OFS203_MASK"]], "tmc5130_ofs203_shift (c macro)": [[0, "c.TMC5130_OFS203_SHIFT"]], "tmc5130_ofs204_field (c macro)": [[0, "c.TMC5130_OFS204_FIELD"]], "tmc5130_ofs204_mask (c macro)": [[0, "c.TMC5130_OFS204_MASK"]], "tmc5130_ofs204_shift (c macro)": [[0, "c.TMC5130_OFS204_SHIFT"]], "tmc5130_ofs205_field (c macro)": [[0, "c.TMC5130_OFS205_FIELD"]], "tmc5130_ofs205_mask (c macro)": [[0, "c.TMC5130_OFS205_MASK"]], "tmc5130_ofs205_shift (c macro)": [[0, "c.TMC5130_OFS205_SHIFT"]], "tmc5130_ofs206_field (c macro)": [[0, "c.TMC5130_OFS206_FIELD"]], "tmc5130_ofs206_mask (c macro)": [[0, "c.TMC5130_OFS206_MASK"]], "tmc5130_ofs206_shift (c macro)": [[0, "c.TMC5130_OFS206_SHIFT"]], "tmc5130_ofs207_field (c macro)": [[0, "c.TMC5130_OFS207_FIELD"]], "tmc5130_ofs207_mask (c macro)": [[0, "c.TMC5130_OFS207_MASK"]], "tmc5130_ofs207_shift (c macro)": [[0, "c.TMC5130_OFS207_SHIFT"]], "tmc5130_ofs208_field (c macro)": [[0, "c.TMC5130_OFS208_FIELD"]], "tmc5130_ofs208_mask (c macro)": [[0, "c.TMC5130_OFS208_MASK"]], "tmc5130_ofs208_shift (c macro)": [[0, "c.TMC5130_OFS208_SHIFT"]], "tmc5130_ofs209_field (c macro)": [[0, "c.TMC5130_OFS209_FIELD"]], "tmc5130_ofs209_mask (c macro)": [[0, "c.TMC5130_OFS209_MASK"]], "tmc5130_ofs209_shift (c macro)": [[0, "c.TMC5130_OFS209_SHIFT"]], "tmc5130_ofs20_field (c macro)": [[0, "c.TMC5130_OFS20_FIELD"]], "tmc5130_ofs20_mask (c macro)": [[0, "c.TMC5130_OFS20_MASK"]], "tmc5130_ofs20_shift (c macro)": [[0, "c.TMC5130_OFS20_SHIFT"]], "tmc5130_ofs210_field (c macro)": [[0, "c.TMC5130_OFS210_FIELD"]], "tmc5130_ofs210_mask (c macro)": [[0, "c.TMC5130_OFS210_MASK"]], "tmc5130_ofs210_shift (c macro)": [[0, "c.TMC5130_OFS210_SHIFT"]], "tmc5130_ofs211_field (c macro)": [[0, "c.TMC5130_OFS211_FIELD"]], "tmc5130_ofs211_mask (c macro)": [[0, "c.TMC5130_OFS211_MASK"]], "tmc5130_ofs211_shift (c macro)": [[0, "c.TMC5130_OFS211_SHIFT"]], "tmc5130_ofs212_field (c macro)": [[0, "c.TMC5130_OFS212_FIELD"]], "tmc5130_ofs212_mask (c macro)": [[0, "c.TMC5130_OFS212_MASK"]], "tmc5130_ofs212_shift (c macro)": [[0, "c.TMC5130_OFS212_SHIFT"]], "tmc5130_ofs213_field (c macro)": [[0, "c.TMC5130_OFS213_FIELD"]], "tmc5130_ofs213_mask (c macro)": [[0, "c.TMC5130_OFS213_MASK"]], "tmc5130_ofs213_shift (c macro)": [[0, "c.TMC5130_OFS213_SHIFT"]], "tmc5130_ofs214_field (c macro)": [[0, "c.TMC5130_OFS214_FIELD"]], "tmc5130_ofs214_mask (c macro)": [[0, "c.TMC5130_OFS214_MASK"]], "tmc5130_ofs214_shift (c macro)": [[0, "c.TMC5130_OFS214_SHIFT"]], "tmc5130_ofs215_field (c macro)": [[0, "c.TMC5130_OFS215_FIELD"]], "tmc5130_ofs215_mask (c macro)": [[0, "c.TMC5130_OFS215_MASK"]], "tmc5130_ofs215_shift (c macro)": [[0, "c.TMC5130_OFS215_SHIFT"]], "tmc5130_ofs216_field (c macro)": [[0, "c.TMC5130_OFS216_FIELD"]], "tmc5130_ofs216_mask (c macro)": [[0, "c.TMC5130_OFS216_MASK"]], "tmc5130_ofs216_shift (c macro)": [[0, "c.TMC5130_OFS216_SHIFT"]], "tmc5130_ofs217_field (c macro)": [[0, "c.TMC5130_OFS217_FIELD"]], "tmc5130_ofs217_mask (c macro)": [[0, "c.TMC5130_OFS217_MASK"]], "tmc5130_ofs217_shift (c macro)": [[0, "c.TMC5130_OFS217_SHIFT"]], "tmc5130_ofs218_field (c macro)": [[0, "c.TMC5130_OFS218_FIELD"]], "tmc5130_ofs218_mask (c macro)": [[0, "c.TMC5130_OFS218_MASK"]], "tmc5130_ofs218_shift (c macro)": [[0, "c.TMC5130_OFS218_SHIFT"]], "tmc5130_ofs219_field (c macro)": [[0, "c.TMC5130_OFS219_FIELD"]], "tmc5130_ofs219_mask (c macro)": [[0, "c.TMC5130_OFS219_MASK"]], "tmc5130_ofs219_shift (c macro)": [[0, "c.TMC5130_OFS219_SHIFT"]], "tmc5130_ofs21_field (c macro)": [[0, "c.TMC5130_OFS21_FIELD"]], "tmc5130_ofs21_mask (c macro)": [[0, "c.TMC5130_OFS21_MASK"]], "tmc5130_ofs21_shift (c macro)": [[0, "c.TMC5130_OFS21_SHIFT"]], "tmc5130_ofs220_field (c macro)": [[0, "c.TMC5130_OFS220_FIELD"]], "tmc5130_ofs220_mask (c macro)": [[0, "c.TMC5130_OFS220_MASK"]], "tmc5130_ofs220_shift (c macro)": [[0, "c.TMC5130_OFS220_SHIFT"]], "tmc5130_ofs221_field (c macro)": [[0, "c.TMC5130_OFS221_FIELD"]], "tmc5130_ofs221_mask (c macro)": [[0, "c.TMC5130_OFS221_MASK"]], "tmc5130_ofs221_shift (c macro)": [[0, "c.TMC5130_OFS221_SHIFT"]], "tmc5130_ofs222_field (c macro)": [[0, "c.TMC5130_OFS222_FIELD"]], "tmc5130_ofs222_mask (c macro)": [[0, "c.TMC5130_OFS222_MASK"]], "tmc5130_ofs222_shift (c macro)": [[0, "c.TMC5130_OFS222_SHIFT"]], "tmc5130_ofs223_field (c macro)": [[0, "c.TMC5130_OFS223_FIELD"]], "tmc5130_ofs223_mask (c macro)": [[0, "c.TMC5130_OFS223_MASK"]], "tmc5130_ofs223_shift (c macro)": [[0, "c.TMC5130_OFS223_SHIFT"]], "tmc5130_ofs224_field (c macro)": [[0, "c.TMC5130_OFS224_FIELD"]], "tmc5130_ofs224_mask (c macro)": [[0, "c.TMC5130_OFS224_MASK"]], "tmc5130_ofs224_shift (c macro)": [[0, "c.TMC5130_OFS224_SHIFT"]], "tmc5130_ofs225_field (c macro)": [[0, "c.TMC5130_OFS225_FIELD"]], "tmc5130_ofs225_mask (c macro)": [[0, "c.TMC5130_OFS225_MASK"]], "tmc5130_ofs225_shift (c macro)": [[0, "c.TMC5130_OFS225_SHIFT"]], "tmc5130_ofs226_field (c macro)": [[0, "c.TMC5130_OFS226_FIELD"]], "tmc5130_ofs226_mask (c macro)": [[0, "c.TMC5130_OFS226_MASK"]], "tmc5130_ofs226_shift (c macro)": [[0, "c.TMC5130_OFS226_SHIFT"]], "tmc5130_ofs227_field (c macro)": [[0, "c.TMC5130_OFS227_FIELD"]], "tmc5130_ofs227_mask (c macro)": [[0, "c.TMC5130_OFS227_MASK"]], "tmc5130_ofs227_shift (c macro)": [[0, "c.TMC5130_OFS227_SHIFT"]], "tmc5130_ofs228_field (c macro)": [[0, "c.TMC5130_OFS228_FIELD"]], "tmc5130_ofs228_mask (c macro)": [[0, "c.TMC5130_OFS228_MASK"]], "tmc5130_ofs228_shift (c macro)": [[0, "c.TMC5130_OFS228_SHIFT"]], "tmc5130_ofs229_field (c macro)": [[0, "c.TMC5130_OFS229_FIELD"]], "tmc5130_ofs229_mask (c macro)": [[0, "c.TMC5130_OFS229_MASK"]], "tmc5130_ofs229_shift (c macro)": [[0, "c.TMC5130_OFS229_SHIFT"]], "tmc5130_ofs22_field (c macro)": [[0, "c.TMC5130_OFS22_FIELD"]], "tmc5130_ofs22_mask (c macro)": [[0, "c.TMC5130_OFS22_MASK"]], "tmc5130_ofs22_shift (c macro)": [[0, "c.TMC5130_OFS22_SHIFT"]], "tmc5130_ofs230_field (c macro)": [[0, "c.TMC5130_OFS230_FIELD"]], "tmc5130_ofs230_mask (c macro)": [[0, "c.TMC5130_OFS230_MASK"]], "tmc5130_ofs230_shift (c macro)": [[0, "c.TMC5130_OFS230_SHIFT"]], "tmc5130_ofs231_field (c macro)": [[0, "c.TMC5130_OFS231_FIELD"]], "tmc5130_ofs231_mask (c macro)": [[0, "c.TMC5130_OFS231_MASK"]], "tmc5130_ofs231_shift (c macro)": [[0, "c.TMC5130_OFS231_SHIFT"]], "tmc5130_ofs232_field (c macro)": [[0, "c.TMC5130_OFS232_FIELD"]], "tmc5130_ofs232_mask (c macro)": [[0, "c.TMC5130_OFS232_MASK"]], "tmc5130_ofs232_shift (c macro)": [[0, "c.TMC5130_OFS232_SHIFT"]], "tmc5130_ofs233_field (c macro)": [[0, "c.TMC5130_OFS233_FIELD"]], "tmc5130_ofs233_mask (c macro)": [[0, "c.TMC5130_OFS233_MASK"]], "tmc5130_ofs233_shift (c macro)": [[0, "c.TMC5130_OFS233_SHIFT"]], "tmc5130_ofs234_field (c macro)": [[0, "c.TMC5130_OFS234_FIELD"]], "tmc5130_ofs234_mask (c macro)": [[0, "c.TMC5130_OFS234_MASK"]], "tmc5130_ofs234_shift (c macro)": [[0, "c.TMC5130_OFS234_SHIFT"]], "tmc5130_ofs235_field (c macro)": [[0, "c.TMC5130_OFS235_FIELD"]], "tmc5130_ofs235_mask (c macro)": [[0, "c.TMC5130_OFS235_MASK"]], "tmc5130_ofs235_shift (c macro)": [[0, "c.TMC5130_OFS235_SHIFT"]], "tmc5130_ofs236_field (c macro)": [[0, "c.TMC5130_OFS236_FIELD"]], "tmc5130_ofs236_mask (c macro)": [[0, "c.TMC5130_OFS236_MASK"]], "tmc5130_ofs236_shift (c macro)": [[0, "c.TMC5130_OFS236_SHIFT"]], "tmc5130_ofs237_field (c macro)": [[0, "c.TMC5130_OFS237_FIELD"]], "tmc5130_ofs237_mask (c macro)": [[0, "c.TMC5130_OFS237_MASK"]], "tmc5130_ofs237_shift (c macro)": [[0, "c.TMC5130_OFS237_SHIFT"]], "tmc5130_ofs238_field (c macro)": [[0, "c.TMC5130_OFS238_FIELD"]], "tmc5130_ofs238_mask (c macro)": [[0, "c.TMC5130_OFS238_MASK"]], "tmc5130_ofs238_shift (c macro)": [[0, "c.TMC5130_OFS238_SHIFT"]], "tmc5130_ofs239_field (c macro)": [[0, "c.TMC5130_OFS239_FIELD"]], "tmc5130_ofs239_mask (c macro)": [[0, "c.TMC5130_OFS239_MASK"]], "tmc5130_ofs239_shift (c macro)": [[0, "c.TMC5130_OFS239_SHIFT"]], "tmc5130_ofs23_field (c macro)": [[0, "c.TMC5130_OFS23_FIELD"]], "tmc5130_ofs23_mask (c macro)": [[0, "c.TMC5130_OFS23_MASK"]], "tmc5130_ofs23_shift (c macro)": [[0, "c.TMC5130_OFS23_SHIFT"]], "tmc5130_ofs240_field (c macro)": [[0, "c.TMC5130_OFS240_FIELD"]], "tmc5130_ofs240_mask (c macro)": [[0, "c.TMC5130_OFS240_MASK"]], "tmc5130_ofs240_shift (c macro)": [[0, "c.TMC5130_OFS240_SHIFT"]], "tmc5130_ofs241_field (c macro)": [[0, "c.TMC5130_OFS241_FIELD"]], "tmc5130_ofs241_mask (c macro)": [[0, "c.TMC5130_OFS241_MASK"]], "tmc5130_ofs241_shift (c macro)": [[0, "c.TMC5130_OFS241_SHIFT"]], "tmc5130_ofs242_field (c macro)": [[0, "c.TMC5130_OFS242_FIELD"]], "tmc5130_ofs242_mask (c macro)": [[0, "c.TMC5130_OFS242_MASK"]], "tmc5130_ofs242_shift (c macro)": [[0, "c.TMC5130_OFS242_SHIFT"]], "tmc5130_ofs243_field (c macro)": [[0, "c.TMC5130_OFS243_FIELD"]], "tmc5130_ofs243_mask (c macro)": [[0, "c.TMC5130_OFS243_MASK"]], "tmc5130_ofs243_shift (c macro)": [[0, "c.TMC5130_OFS243_SHIFT"]], "tmc5130_ofs244_field (c macro)": [[0, "c.TMC5130_OFS244_FIELD"]], "tmc5130_ofs244_mask (c macro)": [[0, "c.TMC5130_OFS244_MASK"]], "tmc5130_ofs244_shift (c macro)": [[0, "c.TMC5130_OFS244_SHIFT"]], "tmc5130_ofs245_field (c macro)": [[0, "c.TMC5130_OFS245_FIELD"]], "tmc5130_ofs245_mask (c macro)": [[0, "c.TMC5130_OFS245_MASK"]], "tmc5130_ofs245_shift (c macro)": [[0, "c.TMC5130_OFS245_SHIFT"]], "tmc5130_ofs246_field (c macro)": [[0, "c.TMC5130_OFS246_FIELD"]], "tmc5130_ofs246_mask (c macro)": [[0, "c.TMC5130_OFS246_MASK"]], "tmc5130_ofs246_shift (c macro)": [[0, "c.TMC5130_OFS246_SHIFT"]], "tmc5130_ofs247_field (c macro)": [[0, "c.TMC5130_OFS247_FIELD"]], "tmc5130_ofs247_mask (c macro)": [[0, "c.TMC5130_OFS247_MASK"]], "tmc5130_ofs247_shift (c macro)": [[0, "c.TMC5130_OFS247_SHIFT"]], "tmc5130_ofs248_field (c macro)": [[0, "c.TMC5130_OFS248_FIELD"]], "tmc5130_ofs248_mask (c macro)": [[0, "c.TMC5130_OFS248_MASK"]], "tmc5130_ofs248_shift (c macro)": [[0, "c.TMC5130_OFS248_SHIFT"]], "tmc5130_ofs249_field (c macro)": [[0, "c.TMC5130_OFS249_FIELD"]], "tmc5130_ofs249_mask (c macro)": [[0, "c.TMC5130_OFS249_MASK"]], "tmc5130_ofs249_shift (c macro)": [[0, "c.TMC5130_OFS249_SHIFT"]], "tmc5130_ofs24_field (c macro)": [[0, "c.TMC5130_OFS24_FIELD"]], "tmc5130_ofs24_mask (c macro)": [[0, "c.TMC5130_OFS24_MASK"]], "tmc5130_ofs24_shift (c macro)": [[0, "c.TMC5130_OFS24_SHIFT"]], "tmc5130_ofs250_field (c macro)": [[0, "c.TMC5130_OFS250_FIELD"]], "tmc5130_ofs250_mask (c macro)": [[0, "c.TMC5130_OFS250_MASK"]], "tmc5130_ofs250_shift (c macro)": [[0, "c.TMC5130_OFS250_SHIFT"]], "tmc5130_ofs251_field (c macro)": [[0, "c.TMC5130_OFS251_FIELD"]], "tmc5130_ofs251_mask (c macro)": [[0, "c.TMC5130_OFS251_MASK"]], "tmc5130_ofs251_shift (c macro)": [[0, "c.TMC5130_OFS251_SHIFT"]], "tmc5130_ofs252_field (c macro)": [[0, "c.TMC5130_OFS252_FIELD"]], "tmc5130_ofs252_mask (c macro)": [[0, "c.TMC5130_OFS252_MASK"]], "tmc5130_ofs252_shift (c macro)": [[0, "c.TMC5130_OFS252_SHIFT"]], "tmc5130_ofs253_field (c macro)": [[0, "c.TMC5130_OFS253_FIELD"]], "tmc5130_ofs253_mask (c macro)": [[0, "c.TMC5130_OFS253_MASK"]], "tmc5130_ofs253_shift (c macro)": [[0, "c.TMC5130_OFS253_SHIFT"]], "tmc5130_ofs254_field (c macro)": [[0, "c.TMC5130_OFS254_FIELD"]], "tmc5130_ofs254_mask (c macro)": [[0, "c.TMC5130_OFS254_MASK"]], "tmc5130_ofs254_shift (c macro)": [[0, "c.TMC5130_OFS254_SHIFT"]], "tmc5130_ofs255_field (c macro)": [[0, "c.TMC5130_OFS255_FIELD"]], "tmc5130_ofs255_mask (c macro)": [[0, "c.TMC5130_OFS255_MASK"]], "tmc5130_ofs255_shift (c macro)": [[0, "c.TMC5130_OFS255_SHIFT"]], "tmc5130_ofs25_field (c macro)": [[0, "c.TMC5130_OFS25_FIELD"]], "tmc5130_ofs25_mask (c macro)": [[0, "c.TMC5130_OFS25_MASK"]], "tmc5130_ofs25_shift (c macro)": [[0, "c.TMC5130_OFS25_SHIFT"]], "tmc5130_ofs26_field (c macro)": [[0, "c.TMC5130_OFS26_FIELD"]], "tmc5130_ofs26_mask (c macro)": [[0, "c.TMC5130_OFS26_MASK"]], "tmc5130_ofs26_shift (c macro)": [[0, "c.TMC5130_OFS26_SHIFT"]], "tmc5130_ofs27_field (c macro)": [[0, "c.TMC5130_OFS27_FIELD"]], "tmc5130_ofs27_mask (c macro)": [[0, "c.TMC5130_OFS27_MASK"]], "tmc5130_ofs27_shift (c macro)": [[0, "c.TMC5130_OFS27_SHIFT"]], "tmc5130_ofs28_field (c macro)": [[0, "c.TMC5130_OFS28_FIELD"]], "tmc5130_ofs28_mask (c macro)": [[0, "c.TMC5130_OFS28_MASK"]], "tmc5130_ofs28_shift (c macro)": [[0, "c.TMC5130_OFS28_SHIFT"]], "tmc5130_ofs29_field (c macro)": [[0, "c.TMC5130_OFS29_FIELD"]], "tmc5130_ofs29_mask (c macro)": [[0, "c.TMC5130_OFS29_MASK"]], "tmc5130_ofs29_shift (c macro)": [[0, "c.TMC5130_OFS29_SHIFT"]], "tmc5130_ofs2_field (c macro)": [[0, "c.TMC5130_OFS2_FIELD"]], "tmc5130_ofs2_mask (c macro)": [[0, "c.TMC5130_OFS2_MASK"]], "tmc5130_ofs2_shift (c macro)": [[0, "c.TMC5130_OFS2_SHIFT"]], "tmc5130_ofs30_field (c macro)": [[0, "c.TMC5130_OFS30_FIELD"]], "tmc5130_ofs30_mask (c macro)": [[0, "c.TMC5130_OFS30_MASK"]], "tmc5130_ofs30_shift (c macro)": [[0, "c.TMC5130_OFS30_SHIFT"]], "tmc5130_ofs31_field (c macro)": [[0, "c.TMC5130_OFS31_FIELD"]], "tmc5130_ofs31_mask (c macro)": [[0, "c.TMC5130_OFS31_MASK"]], "tmc5130_ofs31_shift (c macro)": [[0, "c.TMC5130_OFS31_SHIFT"]], "tmc5130_ofs32_field (c macro)": [[0, "c.TMC5130_OFS32_FIELD"]], "tmc5130_ofs32_mask (c macro)": [[0, "c.TMC5130_OFS32_MASK"]], "tmc5130_ofs32_shift (c macro)": [[0, "c.TMC5130_OFS32_SHIFT"]], "tmc5130_ofs33_field (c macro)": [[0, "c.TMC5130_OFS33_FIELD"]], "tmc5130_ofs33_mask (c macro)": [[0, "c.TMC5130_OFS33_MASK"]], "tmc5130_ofs33_shift (c macro)": [[0, "c.TMC5130_OFS33_SHIFT"]], "tmc5130_ofs34_field (c macro)": [[0, "c.TMC5130_OFS34_FIELD"]], "tmc5130_ofs34_mask (c macro)": [[0, "c.TMC5130_OFS34_MASK"]], "tmc5130_ofs34_shift (c macro)": [[0, "c.TMC5130_OFS34_SHIFT"]], "tmc5130_ofs35_field (c macro)": [[0, "c.TMC5130_OFS35_FIELD"]], "tmc5130_ofs35_mask (c macro)": [[0, "c.TMC5130_OFS35_MASK"]], "tmc5130_ofs35_shift (c macro)": [[0, "c.TMC5130_OFS35_SHIFT"]], "tmc5130_ofs36_field (c macro)": [[0, "c.TMC5130_OFS36_FIELD"]], "tmc5130_ofs36_mask (c macro)": [[0, "c.TMC5130_OFS36_MASK"]], "tmc5130_ofs36_shift (c macro)": [[0, "c.TMC5130_OFS36_SHIFT"]], "tmc5130_ofs37_field (c macro)": [[0, "c.TMC5130_OFS37_FIELD"]], "tmc5130_ofs37_mask (c macro)": [[0, "c.TMC5130_OFS37_MASK"]], "tmc5130_ofs37_shift (c macro)": [[0, "c.TMC5130_OFS37_SHIFT"]], "tmc5130_ofs38_field (c macro)": [[0, "c.TMC5130_OFS38_FIELD"]], "tmc5130_ofs38_mask (c macro)": [[0, "c.TMC5130_OFS38_MASK"]], "tmc5130_ofs38_shift (c macro)": [[0, "c.TMC5130_OFS38_SHIFT"]], "tmc5130_ofs39_field (c macro)": [[0, "c.TMC5130_OFS39_FIELD"]], "tmc5130_ofs39_mask (c macro)": [[0, "c.TMC5130_OFS39_MASK"]], "tmc5130_ofs39_shift (c macro)": [[0, "c.TMC5130_OFS39_SHIFT"]], "tmc5130_ofs3_field (c macro)": [[0, "c.TMC5130_OFS3_FIELD"]], "tmc5130_ofs3_mask (c macro)": [[0, "c.TMC5130_OFS3_MASK"]], "tmc5130_ofs3_shift (c macro)": [[0, "c.TMC5130_OFS3_SHIFT"]], "tmc5130_ofs40_field (c macro)": [[0, "c.TMC5130_OFS40_FIELD"]], "tmc5130_ofs40_mask (c macro)": [[0, "c.TMC5130_OFS40_MASK"]], "tmc5130_ofs40_shift (c macro)": [[0, "c.TMC5130_OFS40_SHIFT"]], "tmc5130_ofs41_field (c macro)": [[0, "c.TMC5130_OFS41_FIELD"]], "tmc5130_ofs41_mask (c macro)": [[0, "c.TMC5130_OFS41_MASK"]], "tmc5130_ofs41_shift (c macro)": [[0, "c.TMC5130_OFS41_SHIFT"]], "tmc5130_ofs42_field (c macro)": [[0, "c.TMC5130_OFS42_FIELD"]], "tmc5130_ofs42_mask (c macro)": [[0, "c.TMC5130_OFS42_MASK"]], "tmc5130_ofs42_shift (c macro)": [[0, "c.TMC5130_OFS42_SHIFT"]], "tmc5130_ofs43_field (c macro)": [[0, "c.TMC5130_OFS43_FIELD"]], "tmc5130_ofs43_mask (c macro)": [[0, "c.TMC5130_OFS43_MASK"]], "tmc5130_ofs43_shift (c macro)": [[0, "c.TMC5130_OFS43_SHIFT"]], "tmc5130_ofs44_field (c macro)": [[0, "c.TMC5130_OFS44_FIELD"]], "tmc5130_ofs44_mask (c macro)": [[0, "c.TMC5130_OFS44_MASK"]], "tmc5130_ofs44_shift (c macro)": [[0, "c.TMC5130_OFS44_SHIFT"]], "tmc5130_ofs45_field (c macro)": [[0, "c.TMC5130_OFS45_FIELD"]], "tmc5130_ofs45_mask (c macro)": [[0, "c.TMC5130_OFS45_MASK"]], "tmc5130_ofs45_shift (c macro)": [[0, "c.TMC5130_OFS45_SHIFT"]], "tmc5130_ofs46_field (c macro)": [[0, "c.TMC5130_OFS46_FIELD"]], "tmc5130_ofs46_mask (c macro)": [[0, "c.TMC5130_OFS46_MASK"]], "tmc5130_ofs46_shift (c macro)": [[0, "c.TMC5130_OFS46_SHIFT"]], "tmc5130_ofs47_field (c macro)": [[0, "c.TMC5130_OFS47_FIELD"]], "tmc5130_ofs47_mask (c macro)": [[0, "c.TMC5130_OFS47_MASK"]], "tmc5130_ofs47_shift (c macro)": [[0, "c.TMC5130_OFS47_SHIFT"]], "tmc5130_ofs48_field (c macro)": [[0, "c.TMC5130_OFS48_FIELD"]], "tmc5130_ofs48_mask (c macro)": [[0, "c.TMC5130_OFS48_MASK"]], "tmc5130_ofs48_shift (c macro)": [[0, "c.TMC5130_OFS48_SHIFT"]], "tmc5130_ofs49_field (c macro)": [[0, "c.TMC5130_OFS49_FIELD"]], "tmc5130_ofs49_mask (c macro)": [[0, "c.TMC5130_OFS49_MASK"]], "tmc5130_ofs49_shift (c macro)": [[0, "c.TMC5130_OFS49_SHIFT"]], "tmc5130_ofs4_field (c macro)": [[0, "c.TMC5130_OFS4_FIELD"]], "tmc5130_ofs4_mask (c macro)": [[0, "c.TMC5130_OFS4_MASK"]], "tmc5130_ofs4_shift (c macro)": [[0, "c.TMC5130_OFS4_SHIFT"]], "tmc5130_ofs50_field (c macro)": [[0, "c.TMC5130_OFS50_FIELD"]], "tmc5130_ofs50_mask (c macro)": [[0, "c.TMC5130_OFS50_MASK"]], "tmc5130_ofs50_shift (c macro)": [[0, "c.TMC5130_OFS50_SHIFT"]], "tmc5130_ofs51_field (c macro)": [[0, "c.TMC5130_OFS51_FIELD"]], "tmc5130_ofs51_mask (c macro)": [[0, "c.TMC5130_OFS51_MASK"]], "tmc5130_ofs51_shift (c macro)": [[0, "c.TMC5130_OFS51_SHIFT"]], "tmc5130_ofs52_field (c macro)": [[0, "c.TMC5130_OFS52_FIELD"]], "tmc5130_ofs52_mask (c macro)": [[0, "c.TMC5130_OFS52_MASK"]], "tmc5130_ofs52_shift (c macro)": [[0, "c.TMC5130_OFS52_SHIFT"]], "tmc5130_ofs53_field (c macro)": [[0, "c.TMC5130_OFS53_FIELD"]], "tmc5130_ofs53_mask (c macro)": [[0, "c.TMC5130_OFS53_MASK"]], "tmc5130_ofs53_shift (c macro)": [[0, "c.TMC5130_OFS53_SHIFT"]], "tmc5130_ofs54_field (c macro)": [[0, "c.TMC5130_OFS54_FIELD"]], "tmc5130_ofs54_mask (c macro)": [[0, "c.TMC5130_OFS54_MASK"]], "tmc5130_ofs54_shift (c macro)": [[0, "c.TMC5130_OFS54_SHIFT"]], "tmc5130_ofs55_field (c macro)": [[0, "c.TMC5130_OFS55_FIELD"]], "tmc5130_ofs55_mask (c macro)": [[0, "c.TMC5130_OFS55_MASK"]], "tmc5130_ofs55_shift (c macro)": [[0, "c.TMC5130_OFS55_SHIFT"]], "tmc5130_ofs56_field (c macro)": [[0, "c.TMC5130_OFS56_FIELD"]], "tmc5130_ofs56_mask (c macro)": [[0, "c.TMC5130_OFS56_MASK"]], "tmc5130_ofs56_shift (c macro)": [[0, "c.TMC5130_OFS56_SHIFT"]], "tmc5130_ofs57_field (c macro)": [[0, "c.TMC5130_OFS57_FIELD"]], "tmc5130_ofs57_mask (c macro)": [[0, "c.TMC5130_OFS57_MASK"]], "tmc5130_ofs57_shift (c macro)": [[0, "c.TMC5130_OFS57_SHIFT"]], "tmc5130_ofs58_field (c macro)": [[0, "c.TMC5130_OFS58_FIELD"]], "tmc5130_ofs58_mask (c macro)": [[0, "c.TMC5130_OFS58_MASK"]], "tmc5130_ofs58_shift (c macro)": [[0, "c.TMC5130_OFS58_SHIFT"]], "tmc5130_ofs59_field (c macro)": [[0, "c.TMC5130_OFS59_FIELD"]], "tmc5130_ofs59_mask (c macro)": [[0, "c.TMC5130_OFS59_MASK"]], "tmc5130_ofs59_shift (c macro)": [[0, "c.TMC5130_OFS59_SHIFT"]], "tmc5130_ofs5_field (c macro)": [[0, "c.TMC5130_OFS5_FIELD"]], "tmc5130_ofs5_mask (c macro)": [[0, "c.TMC5130_OFS5_MASK"]], "tmc5130_ofs5_shift (c macro)": [[0, "c.TMC5130_OFS5_SHIFT"]], "tmc5130_ofs60_field (c macro)": [[0, "c.TMC5130_OFS60_FIELD"]], "tmc5130_ofs60_mask (c macro)": [[0, "c.TMC5130_OFS60_MASK"]], "tmc5130_ofs60_shift (c macro)": [[0, "c.TMC5130_OFS60_SHIFT"]], "tmc5130_ofs61_field (c macro)": [[0, "c.TMC5130_OFS61_FIELD"]], "tmc5130_ofs61_mask (c macro)": [[0, "c.TMC5130_OFS61_MASK"]], "tmc5130_ofs61_shift (c macro)": [[0, "c.TMC5130_OFS61_SHIFT"]], "tmc5130_ofs62_field (c macro)": [[0, "c.TMC5130_OFS62_FIELD"]], "tmc5130_ofs62_mask (c macro)": [[0, "c.TMC5130_OFS62_MASK"]], "tmc5130_ofs62_shift (c macro)": [[0, "c.TMC5130_OFS62_SHIFT"]], "tmc5130_ofs63_field (c macro)": [[0, "c.TMC5130_OFS63_FIELD"]], "tmc5130_ofs63_mask (c macro)": [[0, "c.TMC5130_OFS63_MASK"]], "tmc5130_ofs63_shift (c macro)": [[0, "c.TMC5130_OFS63_SHIFT"]], "tmc5130_ofs64_field (c macro)": [[0, "c.TMC5130_OFS64_FIELD"]], "tmc5130_ofs64_mask (c macro)": [[0, "c.TMC5130_OFS64_MASK"]], "tmc5130_ofs64_shift (c macro)": [[0, "c.TMC5130_OFS64_SHIFT"]], "tmc5130_ofs65_field (c macro)": [[0, "c.TMC5130_OFS65_FIELD"]], "tmc5130_ofs65_mask (c macro)": [[0, "c.TMC5130_OFS65_MASK"]], "tmc5130_ofs65_shift (c macro)": [[0, "c.TMC5130_OFS65_SHIFT"]], "tmc5130_ofs66_field (c macro)": [[0, "c.TMC5130_OFS66_FIELD"]], "tmc5130_ofs66_mask (c macro)": [[0, "c.TMC5130_OFS66_MASK"]], "tmc5130_ofs66_shift (c macro)": [[0, "c.TMC5130_OFS66_SHIFT"]], "tmc5130_ofs67_field (c macro)": [[0, "c.TMC5130_OFS67_FIELD"]], "tmc5130_ofs67_mask (c macro)": [[0, "c.TMC5130_OFS67_MASK"]], "tmc5130_ofs67_shift (c macro)": [[0, "c.TMC5130_OFS67_SHIFT"]], "tmc5130_ofs68_field (c macro)": [[0, "c.TMC5130_OFS68_FIELD"]], "tmc5130_ofs68_mask (c macro)": [[0, "c.TMC5130_OFS68_MASK"]], "tmc5130_ofs68_shift (c macro)": [[0, "c.TMC5130_OFS68_SHIFT"]], "tmc5130_ofs69_field (c macro)": [[0, "c.TMC5130_OFS69_FIELD"]], "tmc5130_ofs69_mask (c macro)": [[0, "c.TMC5130_OFS69_MASK"]], "tmc5130_ofs69_shift (c macro)": [[0, "c.TMC5130_OFS69_SHIFT"]], "tmc5130_ofs6_field (c macro)": [[0, "c.TMC5130_OFS6_FIELD"]], "tmc5130_ofs6_mask (c macro)": [[0, "c.TMC5130_OFS6_MASK"]], "tmc5130_ofs6_shift (c macro)": [[0, "c.TMC5130_OFS6_SHIFT"]], "tmc5130_ofs70_field (c macro)": [[0, "c.TMC5130_OFS70_FIELD"]], "tmc5130_ofs70_mask (c macro)": [[0, "c.TMC5130_OFS70_MASK"]], "tmc5130_ofs70_shift (c macro)": [[0, "c.TMC5130_OFS70_SHIFT"]], "tmc5130_ofs71_field (c macro)": [[0, "c.TMC5130_OFS71_FIELD"]], "tmc5130_ofs71_mask (c macro)": [[0, "c.TMC5130_OFS71_MASK"]], "tmc5130_ofs71_shift (c macro)": [[0, "c.TMC5130_OFS71_SHIFT"]], "tmc5130_ofs72_field (c macro)": [[0, "c.TMC5130_OFS72_FIELD"]], "tmc5130_ofs72_mask (c macro)": [[0, "c.TMC5130_OFS72_MASK"]], "tmc5130_ofs72_shift (c macro)": [[0, "c.TMC5130_OFS72_SHIFT"]], "tmc5130_ofs73_field (c macro)": [[0, "c.TMC5130_OFS73_FIELD"]], "tmc5130_ofs73_mask (c macro)": [[0, "c.TMC5130_OFS73_MASK"]], "tmc5130_ofs73_shift (c macro)": [[0, "c.TMC5130_OFS73_SHIFT"]], "tmc5130_ofs74_field (c macro)": [[0, "c.TMC5130_OFS74_FIELD"]], "tmc5130_ofs74_mask (c macro)": [[0, "c.TMC5130_OFS74_MASK"]], "tmc5130_ofs74_shift (c macro)": [[0, "c.TMC5130_OFS74_SHIFT"]], "tmc5130_ofs75_field (c macro)": [[0, "c.TMC5130_OFS75_FIELD"]], "tmc5130_ofs75_mask (c macro)": [[0, "c.TMC5130_OFS75_MASK"]], "tmc5130_ofs75_shift (c macro)": [[0, "c.TMC5130_OFS75_SHIFT"]], "tmc5130_ofs76_field (c macro)": [[0, "c.TMC5130_OFS76_FIELD"]], "tmc5130_ofs76_mask (c macro)": [[0, "c.TMC5130_OFS76_MASK"]], "tmc5130_ofs76_shift (c macro)": [[0, "c.TMC5130_OFS76_SHIFT"]], "tmc5130_ofs77_field (c macro)": [[0, "c.TMC5130_OFS77_FIELD"]], "tmc5130_ofs77_mask (c macro)": [[0, "c.TMC5130_OFS77_MASK"]], "tmc5130_ofs77_shift (c macro)": [[0, "c.TMC5130_OFS77_SHIFT"]], "tmc5130_ofs78_field (c macro)": [[0, "c.TMC5130_OFS78_FIELD"]], "tmc5130_ofs78_mask (c macro)": [[0, "c.TMC5130_OFS78_MASK"]], "tmc5130_ofs78_shift (c macro)": [[0, "c.TMC5130_OFS78_SHIFT"]], "tmc5130_ofs79_field (c macro)": [[0, "c.TMC5130_OFS79_FIELD"]], "tmc5130_ofs79_mask (c macro)": [[0, "c.TMC5130_OFS79_MASK"]], "tmc5130_ofs79_shift (c macro)": [[0, "c.TMC5130_OFS79_SHIFT"]], "tmc5130_ofs7_field (c macro)": [[0, "c.TMC5130_OFS7_FIELD"]], "tmc5130_ofs7_mask (c macro)": [[0, "c.TMC5130_OFS7_MASK"]], "tmc5130_ofs7_shift (c macro)": [[0, "c.TMC5130_OFS7_SHIFT"]], "tmc5130_ofs80_field (c macro)": [[0, "c.TMC5130_OFS80_FIELD"]], "tmc5130_ofs80_mask (c macro)": [[0, "c.TMC5130_OFS80_MASK"]], "tmc5130_ofs80_shift (c macro)": [[0, "c.TMC5130_OFS80_SHIFT"]], "tmc5130_ofs81_field (c macro)": [[0, "c.TMC5130_OFS81_FIELD"]], "tmc5130_ofs81_mask (c macro)": [[0, "c.TMC5130_OFS81_MASK"]], "tmc5130_ofs81_shift (c macro)": [[0, "c.TMC5130_OFS81_SHIFT"]], "tmc5130_ofs82_field (c macro)": [[0, "c.TMC5130_OFS82_FIELD"]], "tmc5130_ofs82_mask (c macro)": [[0, "c.TMC5130_OFS82_MASK"]], "tmc5130_ofs82_shift (c macro)": [[0, "c.TMC5130_OFS82_SHIFT"]], "tmc5130_ofs83_field (c macro)": [[0, "c.TMC5130_OFS83_FIELD"]], "tmc5130_ofs83_mask (c macro)": [[0, "c.TMC5130_OFS83_MASK"]], "tmc5130_ofs83_shift (c macro)": [[0, "c.TMC5130_OFS83_SHIFT"]], "tmc5130_ofs84_field (c macro)": [[0, "c.TMC5130_OFS84_FIELD"]], "tmc5130_ofs84_mask (c macro)": [[0, "c.TMC5130_OFS84_MASK"]], "tmc5130_ofs84_shift (c macro)": [[0, "c.TMC5130_OFS84_SHIFT"]], "tmc5130_ofs85_field (c macro)": [[0, "c.TMC5130_OFS85_FIELD"]], "tmc5130_ofs85_mask (c macro)": [[0, "c.TMC5130_OFS85_MASK"]], "tmc5130_ofs85_shift (c macro)": [[0, "c.TMC5130_OFS85_SHIFT"]], "tmc5130_ofs86_field (c macro)": [[0, "c.TMC5130_OFS86_FIELD"]], "tmc5130_ofs86_mask (c macro)": [[0, "c.TMC5130_OFS86_MASK"]], "tmc5130_ofs86_shift (c macro)": [[0, "c.TMC5130_OFS86_SHIFT"]], "tmc5130_ofs87_field (c macro)": [[0, "c.TMC5130_OFS87_FIELD"]], "tmc5130_ofs87_mask (c macro)": [[0, "c.TMC5130_OFS87_MASK"]], "tmc5130_ofs87_shift (c macro)": [[0, "c.TMC5130_OFS87_SHIFT"]], "tmc5130_ofs88_field (c macro)": [[0, "c.TMC5130_OFS88_FIELD"]], "tmc5130_ofs88_mask (c macro)": [[0, "c.TMC5130_OFS88_MASK"]], "tmc5130_ofs88_shift (c macro)": [[0, "c.TMC5130_OFS88_SHIFT"]], "tmc5130_ofs89_field (c macro)": [[0, "c.TMC5130_OFS89_FIELD"]], "tmc5130_ofs89_mask (c macro)": [[0, "c.TMC5130_OFS89_MASK"]], "tmc5130_ofs89_shift (c macro)": [[0, "c.TMC5130_OFS89_SHIFT"]], "tmc5130_ofs8_field (c macro)": [[0, "c.TMC5130_OFS8_FIELD"]], "tmc5130_ofs8_mask (c macro)": [[0, "c.TMC5130_OFS8_MASK"]], "tmc5130_ofs8_shift (c macro)": [[0, "c.TMC5130_OFS8_SHIFT"]], "tmc5130_ofs90_field (c macro)": [[0, "c.TMC5130_OFS90_FIELD"]], "tmc5130_ofs90_mask (c macro)": [[0, "c.TMC5130_OFS90_MASK"]], "tmc5130_ofs90_shift (c macro)": [[0, "c.TMC5130_OFS90_SHIFT"]], "tmc5130_ofs91_field (c macro)": [[0, "c.TMC5130_OFS91_FIELD"]], "tmc5130_ofs91_mask (c macro)": [[0, "c.TMC5130_OFS91_MASK"]], "tmc5130_ofs91_shift (c macro)": [[0, "c.TMC5130_OFS91_SHIFT"]], "tmc5130_ofs92_field (c macro)": [[0, "c.TMC5130_OFS92_FIELD"]], "tmc5130_ofs92_mask (c macro)": [[0, "c.TMC5130_OFS92_MASK"]], "tmc5130_ofs92_shift (c macro)": [[0, "c.TMC5130_OFS92_SHIFT"]], "tmc5130_ofs93_field (c macro)": [[0, "c.TMC5130_OFS93_FIELD"]], "tmc5130_ofs93_mask (c macro)": [[0, "c.TMC5130_OFS93_MASK"]], "tmc5130_ofs93_shift (c macro)": [[0, "c.TMC5130_OFS93_SHIFT"]], "tmc5130_ofs94_field (c macro)": [[0, "c.TMC5130_OFS94_FIELD"]], "tmc5130_ofs94_mask (c macro)": [[0, "c.TMC5130_OFS94_MASK"]], "tmc5130_ofs94_shift (c macro)": [[0, "c.TMC5130_OFS94_SHIFT"]], "tmc5130_ofs95_field (c macro)": [[0, "c.TMC5130_OFS95_FIELD"]], "tmc5130_ofs95_mask (c macro)": [[0, "c.TMC5130_OFS95_MASK"]], "tmc5130_ofs95_shift (c macro)": [[0, "c.TMC5130_OFS95_SHIFT"]], "tmc5130_ofs96_field (c macro)": [[0, "c.TMC5130_OFS96_FIELD"]], "tmc5130_ofs96_mask (c macro)": [[0, "c.TMC5130_OFS96_MASK"]], "tmc5130_ofs96_shift (c macro)": [[0, "c.TMC5130_OFS96_SHIFT"]], "tmc5130_ofs97_field (c macro)": [[0, "c.TMC5130_OFS97_FIELD"]], "tmc5130_ofs97_mask (c macro)": [[0, "c.TMC5130_OFS97_MASK"]], "tmc5130_ofs97_shift (c macro)": [[0, "c.TMC5130_OFS97_SHIFT"]], "tmc5130_ofs98_field (c macro)": [[0, "c.TMC5130_OFS98_FIELD"]], "tmc5130_ofs98_mask (c macro)": [[0, "c.TMC5130_OFS98_MASK"]], "tmc5130_ofs98_shift (c macro)": [[0, "c.TMC5130_OFS98_SHIFT"]], "tmc5130_ofs99_field (c macro)": [[0, "c.TMC5130_OFS99_FIELD"]], "tmc5130_ofs99_mask (c macro)": [[0, "c.TMC5130_OFS99_MASK"]], "tmc5130_ofs99_shift (c macro)": [[0, "c.TMC5130_OFS99_SHIFT"]], "tmc5130_ofs9_field (c macro)": [[0, "c.TMC5130_OFS9_FIELD"]], "tmc5130_ofs9_mask (c macro)": [[0, "c.TMC5130_OFS9_MASK"]], "tmc5130_ofs9_shift (c macro)": [[0, "c.TMC5130_OFS9_SHIFT"]], "tmc5130_ola_field (c macro)": [[0, "c.TMC5130_OLA_FIELD"]], "tmc5130_ola_mask (c macro)": [[0, "c.TMC5130_OLA_MASK"]], "tmc5130_ola_shift (c macro)": [[0, "c.TMC5130_OLA_SHIFT"]], "tmc5130_olb_field (c macro)": [[0, "c.TMC5130_OLB_FIELD"]], "tmc5130_olb_mask (c macro)": [[0, "c.TMC5130_OLB_MASK"]], "tmc5130_olb_shift (c macro)": [[0, "c.TMC5130_OLB_SHIFT"]], "tmc5130_otpw_field (c macro)": [[0, "c.TMC5130_OTPW_FIELD"]], "tmc5130_otpw_mask (c macro)": [[0, "c.TMC5130_OTPW_MASK"]], "tmc5130_otpw_shift (c macro)": [[0, "c.TMC5130_OTPW_SHIFT"]], "tmc5130_ot_field (c macro)": [[0, "c.TMC5130_OT_FIELD"]], "tmc5130_ot_mask (c macro)": [[0, "c.TMC5130_OT_MASK"]], "tmc5130_ot_shift (c macro)": [[0, "c.TMC5130_OT_SHIFT"]], "tmc5130_output_pin_polarity_field (c macro)": [[0, "c.TMC5130_OUTPUT_PIN_POLARITY_FIELD"]], "tmc5130_output_pin_polarity_mask (c macro)": [[0, "c.TMC5130_OUTPUT_PIN_POLARITY_MASK"]], "tmc5130_output_pin_polarity_shift (c macro)": [[0, "c.TMC5130_OUTPUT_PIN_POLARITY_SHIFT"]], "tmc5130_pol_a_field (c macro)": [[0, "c.TMC5130_POL_A_FIELD"]], "tmc5130_pol_a_mask (c macro)": [[0, "c.TMC5130_POL_A_MASK"]], "tmc5130_pol_a_shift (c macro)": [[0, "c.TMC5130_POL_A_SHIFT"]], "tmc5130_pol_b_field (c macro)": [[0, "c.TMC5130_POL_B_FIELD"]], "tmc5130_pol_b_mask (c macro)": [[0, "c.TMC5130_POL_B_MASK"]], "tmc5130_pol_b_shift (c macro)": [[0, "c.TMC5130_POL_B_SHIFT"]], "tmc5130_pol_n_field (c macro)": [[0, "c.TMC5130_POL_N_FIELD"]], "tmc5130_pol_n_mask (c macro)": [[0, "c.TMC5130_POL_N_MASK"]], "tmc5130_pol_n_shift (c macro)": [[0, "c.TMC5130_POL_N_SHIFT"]], "tmc5130_pol_stop_l_field (c macro)": [[0, "c.TMC5130_POL_STOP_L_FIELD"]], "tmc5130_pol_stop_l_mask (c macro)": [[0, "c.TMC5130_POL_STOP_L_MASK"]], "tmc5130_pol_stop_l_shift (c macro)": [[0, "c.TMC5130_POL_STOP_L_SHIFT"]], "tmc5130_pol_stop_r_field (c macro)": [[0, "c.TMC5130_POL_STOP_R_FIELD"]], "tmc5130_pol_stop_r_mask (c macro)": [[0, "c.TMC5130_POL_STOP_R_MASK"]], "tmc5130_pol_stop_r_shift (c macro)": [[0, "c.TMC5130_POL_STOP_R_SHIFT"]], "tmc5130_position_reached_field (c macro)": [[0, "c.TMC5130_POSITION_REACHED_FIELD"]], "tmc5130_position_reached_mask (c macro)": [[0, "c.TMC5130_POSITION_REACHED_MASK"]], "tmc5130_position_reached_shift (c macro)": [[0, "c.TMC5130_POSITION_REACHED_SHIFT"]], "tmc5130_pos_edgeneg_edge_field (c macro)": [[0, "c.TMC5130_POS_EDGENEG_EDGE_FIELD"]], "tmc5130_pos_edgeneg_edge_mask (c macro)": [[0, "c.TMC5130_POS_EDGENEG_EDGE_MASK"]], "tmc5130_pos_edgeneg_edge_shift (c macro)": [[0, "c.TMC5130_POS_EDGENEG_EDGE_SHIFT"]], "tmc5130_pwmconf (c macro)": [[0, "c.TMC5130_PWMCONF"]], "tmc5130_pwmstatus (c macro)": [[0, "c.TMC5130_PWMSTATUS"]], "tmc5130_pwm_ampl_field (c macro)": [[0, "c.TMC5130_PWM_AMPL_FIELD"]], "tmc5130_pwm_ampl_mask (c macro)": [[0, "c.TMC5130_PWM_AMPL_MASK"]], "tmc5130_pwm_ampl_shift (c macro)": [[0, "c.TMC5130_PWM_AMPL_SHIFT"]], "tmc5130_pwm_autoscale_field (c macro)": [[0, "c.TMC5130_PWM_AUTOSCALE_FIELD"]], "tmc5130_pwm_autoscale_mask (c macro)": [[0, "c.TMC5130_PWM_AUTOSCALE_MASK"]], "tmc5130_pwm_autoscale_shift (c macro)": [[0, "c.TMC5130_PWM_AUTOSCALE_SHIFT"]], "tmc5130_pwm_freq_field (c macro)": [[0, "c.TMC5130_PWM_FREQ_FIELD"]], "tmc5130_pwm_freq_mask (c macro)": [[0, "c.TMC5130_PWM_FREQ_MASK"]], "tmc5130_pwm_freq_shift (c macro)": [[0, "c.TMC5130_PWM_FREQ_SHIFT"]], "tmc5130_pwm_grad_field (c macro)": [[0, "c.TMC5130_PWM_GRAD_FIELD"]], "tmc5130_pwm_grad_mask (c macro)": [[0, "c.TMC5130_PWM_GRAD_MASK"]], "tmc5130_pwm_grad_shift (c macro)": [[0, "c.TMC5130_PWM_GRAD_SHIFT"]], "tmc5130_pwm_scale_field (c macro)": [[0, "c.TMC5130_PWM_SCALE_FIELD"]], "tmc5130_pwm_scale_mask (c macro)": [[0, "c.TMC5130_PWM_SCALE_MASK"]], "tmc5130_pwm_scale_shift (c macro)": [[0, "c.TMC5130_PWM_SCALE_SHIFT"]], "tmc5130_pwm_symmetric_field (c macro)": [[0, "c.TMC5130_PWM_SYMMETRIC_FIELD"]], "tmc5130_pwm_symmetric_mask (c macro)": [[0, "c.TMC5130_PWM_SYMMETRIC_MASK"]], "tmc5130_pwm_symmetric_shift (c macro)": [[0, "c.TMC5130_PWM_SYMMETRIC_SHIFT"]], "tmc5130_rampmode (c macro)": [[0, "c.TMC5130_RAMPMODE"]], "tmc5130_rampmode_field (c macro)": [[0, "c.TMC5130_RAMPMODE_FIELD"]], "tmc5130_rampmode_mask (c macro)": [[0, "c.TMC5130_RAMPMODE_MASK"]], "tmc5130_rampmode_shift (c macro)": [[0, "c.TMC5130_RAMPMODE_SHIFT"]], "tmc5130_rampstat (c macro)": [[0, "c.TMC5130_RAMPSTAT"]], "tmc5130_refl_step_field (c macro)": [[0, "c.TMC5130_REFL_STEP_FIELD"]], "tmc5130_refl_step_mask (c macro)": [[0, "c.TMC5130_REFL_STEP_MASK"]], "tmc5130_refl_step_shift (c macro)": [[0, "c.TMC5130_REFL_STEP_SHIFT"]], "tmc5130_refr_dir_field (c macro)": [[0, "c.TMC5130_REFR_DIR_FIELD"]], "tmc5130_refr_dir_mask (c macro)": [[0, "c.TMC5130_REFR_DIR_MASK"]], "tmc5130_refr_dir_shift (c macro)": [[0, "c.TMC5130_REFR_DIR_SHIFT"]], "tmc5130_register_count (c macro)": [[0, "c.TMC5130_REGISTER_COUNT"]], "tmc5130_reset_field (c macro)": [[0, "c.TMC5130_RESET_FIELD"]], "tmc5130_reset_mask (c macro)": [[0, "c.TMC5130_RESET_MASK"]], "tmc5130_reset_shift (c macro)": [[0, "c.TMC5130_RESET_SHIFT"]], "tmc5130_rndtf_field (c macro)": [[0, "c.TMC5130_RNDTF_FIELD"]], "tmc5130_rndtf_mask (c macro)": [[0, "c.TMC5130_RNDTF_MASK"]], "tmc5130_rndtf_shift (c macro)": [[0, "c.TMC5130_RNDTF_SHIFT"]], "tmc5130_rs_ev_posreached (c macro)": [[0, "c.TMC5130_RS_EV_POSREACHED"]], "tmc5130_rs_ev_posreached_field (c macro)": [[0, "c.TMC5130_RS_EV_POSREACHED_FIELD"]], "tmc5130_rs_ev_posreached_mask (c macro)": [[0, "c.TMC5130_RS_EV_POSREACHED_MASK"]], "tmc5130_rs_ev_posreached_shift (c macro)": [[0, "c.TMC5130_RS_EV_POSREACHED_SHIFT"]], "tmc5130_rs_ev_stopl (c macro)": [[0, "c.TMC5130_RS_EV_STOPL"]], "tmc5130_rs_ev_stopl_field (c macro)": [[0, "c.TMC5130_RS_EV_STOPL_FIELD"]], "tmc5130_rs_ev_stopl_mask (c macro)": [[0, "c.TMC5130_RS_EV_STOPL_MASK"]], "tmc5130_rs_ev_stopl_shift (c macro)": [[0, "c.TMC5130_RS_EV_STOPL_SHIFT"]], "tmc5130_rs_ev_stopr (c macro)": [[0, "c.TMC5130_RS_EV_STOPR"]], "tmc5130_rs_ev_stopr_field (c macro)": [[0, "c.TMC5130_RS_EV_STOPR_FIELD"]], "tmc5130_rs_ev_stopr_mask (c macro)": [[0, "c.TMC5130_RS_EV_STOPR_MASK"]], "tmc5130_rs_ev_stopr_shift (c macro)": [[0, "c.TMC5130_RS_EV_STOPR_SHIFT"]], "tmc5130_rs_ev_stop_sg (c macro)": [[0, "c.TMC5130_RS_EV_STOP_SG"]], "tmc5130_rs_ev_stop_sg_field (c macro)": [[0, "c.TMC5130_RS_EV_STOP_SG_FIELD"]], "tmc5130_rs_ev_stop_sg_mask (c macro)": [[0, "c.TMC5130_RS_EV_STOP_SG_MASK"]], "tmc5130_rs_ev_stop_sg_shift (c macro)": [[0, "c.TMC5130_RS_EV_STOP_SG_SHIFT"]], "tmc5130_rs_latchl (c macro)": [[0, "c.TMC5130_RS_LATCHL"]], "tmc5130_rs_latchl_field (c macro)": [[0, "c.TMC5130_RS_LATCHL_FIELD"]], "tmc5130_rs_latchl_mask (c macro)": [[0, "c.TMC5130_RS_LATCHL_MASK"]], "tmc5130_rs_latchl_shift (c macro)": [[0, "c.TMC5130_RS_LATCHL_SHIFT"]], "tmc5130_rs_latchr (c macro)": [[0, "c.TMC5130_RS_LATCHR"]], "tmc5130_rs_latchr_field (c macro)": [[0, "c.TMC5130_RS_LATCHR_FIELD"]], "tmc5130_rs_latchr_mask (c macro)": [[0, "c.TMC5130_RS_LATCHR_MASK"]], "tmc5130_rs_latchr_shift (c macro)": [[0, "c.TMC5130_RS_LATCHR_SHIFT"]], "tmc5130_rs_posreached (c macro)": [[0, "c.TMC5130_RS_POSREACHED"]], "tmc5130_rs_posreached_field (c macro)": [[0, "c.TMC5130_RS_POSREACHED_FIELD"]], "tmc5130_rs_posreached_mask (c macro)": [[0, "c.TMC5130_RS_POSREACHED_MASK"]], "tmc5130_rs_posreached_shift (c macro)": [[0, "c.TMC5130_RS_POSREACHED_SHIFT"]], "tmc5130_rs_secondmove (c macro)": [[0, "c.TMC5130_RS_SECONDMOVE"]], "tmc5130_rs_secondmove_field (c macro)": [[0, "c.TMC5130_RS_SECONDMOVE_FIELD"]], "tmc5130_rs_secondmove_mask (c macro)": [[0, "c.TMC5130_RS_SECONDMOVE_MASK"]], "tmc5130_rs_secondmove_shift (c macro)": [[0, "c.TMC5130_RS_SECONDMOVE_SHIFT"]], "tmc5130_rs_sg (c macro)": [[0, "c.TMC5130_RS_SG"]], "tmc5130_rs_sg_field (c macro)": [[0, "c.TMC5130_RS_SG_FIELD"]], "tmc5130_rs_sg_mask (c macro)": [[0, "c.TMC5130_RS_SG_MASK"]], "tmc5130_rs_sg_shift (c macro)": [[0, "c.TMC5130_RS_SG_SHIFT"]], "tmc5130_rs_stopl (c macro)": [[0, "c.TMC5130_RS_STOPL"]], "tmc5130_rs_stopl_field (c macro)": [[0, "c.TMC5130_RS_STOPL_FIELD"]], "tmc5130_rs_stopl_mask (c macro)": [[0, "c.TMC5130_RS_STOPL_MASK"]], "tmc5130_rs_stopl_shift (c macro)": [[0, "c.TMC5130_RS_STOPL_SHIFT"]], "tmc5130_rs_stopr (c macro)": [[0, "c.TMC5130_RS_STOPR"]], "tmc5130_rs_stopr_field (c macro)": [[0, "c.TMC5130_RS_STOPR_FIELD"]], "tmc5130_rs_stopr_mask (c macro)": [[0, "c.TMC5130_RS_STOPR_MASK"]], "tmc5130_rs_stopr_shift (c macro)": [[0, "c.TMC5130_RS_STOPR_SHIFT"]], "tmc5130_rs_velreached (c macro)": [[0, "c.TMC5130_RS_VELREACHED"]], "tmc5130_rs_velreached_field (c macro)": [[0, "c.TMC5130_RS_VELREACHED_FIELD"]], "tmc5130_rs_velreached_mask (c macro)": [[0, "c.TMC5130_RS_VELREACHED_MASK"]], "tmc5130_rs_velreached_shift (c macro)": [[0, "c.TMC5130_RS_VELREACHED_SHIFT"]], "tmc5130_rs_vzero (c macro)": [[0, "c.TMC5130_RS_VZERO"]], "tmc5130_rs_vzero_field (c macro)": [[0, "c.TMC5130_RS_VZERO_FIELD"]], "tmc5130_rs_vzero_mask (c macro)": [[0, "c.TMC5130_RS_VZERO_MASK"]], "tmc5130_rs_vzero_shift (c macro)": [[0, "c.TMC5130_RS_VZERO_SHIFT"]], "tmc5130_rs_zerowait (c macro)": [[0, "c.TMC5130_RS_ZEROWAIT"]], "tmc5130_rs_zerowait_field (c macro)": [[0, "c.TMC5130_RS_ZEROWAIT_FIELD"]], "tmc5130_rs_zerowait_mask (c macro)": [[0, "c.TMC5130_RS_ZEROWAIT_MASK"]], "tmc5130_rs_zerowait_shift (c macro)": [[0, "c.TMC5130_RS_ZEROWAIT_SHIFT"]], "tmc5130_s2ga_field (c macro)": [[0, "c.TMC5130_S2GA_FIELD"]], "tmc5130_s2ga_mask (c macro)": [[0, "c.TMC5130_S2GA_MASK"]], "tmc5130_s2ga_shift (c macro)": [[0, "c.TMC5130_S2GA_SHIFT"]], "tmc5130_s2gb_field (c macro)": [[0, "c.TMC5130_S2GB_FIELD"]], "tmc5130_s2gb_mask (c macro)": [[0, "c.TMC5130_S2GB_MASK"]], "tmc5130_s2gb_shift (c macro)": [[0, "c.TMC5130_S2GB_SHIFT"]], "tmc5130_sd_mode_field (c macro)": [[0, "c.TMC5130_SD_MODE_FIELD"]], "tmc5130_sd_mode_mask (c macro)": [[0, "c.TMC5130_SD_MODE_MASK"]], "tmc5130_sd_mode_shift (c macro)": [[0, "c.TMC5130_SD_MODE_SHIFT"]], "tmc5130_second_move_field (c macro)": [[0, "c.TMC5130_SECOND_MOVE_FIELD"]], "tmc5130_second_move_mask (c macro)": [[0, "c.TMC5130_SECOND_MOVE_MASK"]], "tmc5130_second_move_shift (c macro)": [[0, "c.TMC5130_SECOND_MOVE_SHIFT"]], "tmc5130_sedn_field (c macro)": [[0, "c.TMC5130_SEDN_FIELD"]], "tmc5130_sedn_mask (c macro)": [[0, "c.TMC5130_SEDN_MASK"]], "tmc5130_sedn_shift (c macro)": [[0, "c.TMC5130_SEDN_SHIFT"]], "tmc5130_seimin_field (c macro)": [[0, "c.TMC5130_SEIMIN_FIELD"]], "tmc5130_seimin_mask (c macro)": [[0, "c.TMC5130_SEIMIN_MASK"]], "tmc5130_seimin_shift (c macro)": [[0, "c.TMC5130_SEIMIN_SHIFT"]], "tmc5130_semax_field (c macro)": [[0, "c.TMC5130_SEMAX_FIELD"]], "tmc5130_semax_mask (c macro)": [[0, "c.TMC5130_SEMAX_MASK"]], "tmc5130_semax_shift (c macro)": [[0, "c.TMC5130_SEMAX_SHIFT"]], "tmc5130_semin_field (c macro)": [[0, "c.TMC5130_SEMIN_FIELD"]], "tmc5130_semin_mask (c macro)": [[0, "c.TMC5130_SEMIN_MASK"]], "tmc5130_semin_shift (c macro)": [[0, "c.TMC5130_SEMIN_SHIFT"]], "tmc5130_senddelay_field (c macro)": [[0, "c.TMC5130_SENDDELAY_FIELD"]], "tmc5130_senddelay_mask (c macro)": [[0, "c.TMC5130_SENDDELAY_MASK"]], "tmc5130_senddelay_shift (c macro)": [[0, "c.TMC5130_SENDDELAY_SHIFT"]], "tmc5130_seup_field (c macro)": [[0, "c.TMC5130_SEUP_FIELD"]], "tmc5130_seup_mask (c macro)": [[0, "c.TMC5130_SEUP_MASK"]], "tmc5130_seup_shift (c macro)": [[0, "c.TMC5130_SEUP_SHIFT"]], "tmc5130_sfilt_field (c macro)": [[0, "c.TMC5130_SFILT_FIELD"]], "tmc5130_sfilt_mask (c macro)": [[0, "c.TMC5130_SFILT_MASK"]], "tmc5130_sfilt_shift (c macro)": [[0, "c.TMC5130_SFILT_SHIFT"]], "tmc5130_sgt_field (c macro)": [[0, "c.TMC5130_SGT_FIELD"]], "tmc5130_sgt_mask (c macro)": [[0, "c.TMC5130_SGT_MASK"]], "tmc5130_sgt_shift (c macro)": [[0, "c.TMC5130_SGT_SHIFT"]], "tmc5130_sg_result_field (c macro)": [[0, "c.TMC5130_SG_RESULT_FIELD"]], "tmc5130_sg_result_mask (c macro)": [[0, "c.TMC5130_SG_RESULT_MASK"]], "tmc5130_sg_result_shift (c macro)": [[0, "c.TMC5130_SG_RESULT_SHIFT"]], "tmc5130_sg_stop_field (c macro)": [[0, "c.TMC5130_SG_STOP_FIELD"]], "tmc5130_sg_stop_mask (c macro)": [[0, "c.TMC5130_SG_STOP_MASK"]], "tmc5130_sg_stop_shift (c macro)": [[0, "c.TMC5130_SG_STOP_SHIFT"]], "tmc5130_shaft_field (c macro)": [[0, "c.TMC5130_SHAFT_FIELD"]], "tmc5130_shaft_mask (c macro)": [[0, "c.TMC5130_SHAFT_MASK"]], "tmc5130_shaft_shift (c macro)": [[0, "c.TMC5130_SHAFT_SHIFT"]], "tmc5130_slaveaddr_field (c macro)": [[0, "c.TMC5130_SLAVEADDR_FIELD"]], "tmc5130_slaveaddr_mask (c macro)": [[0, "c.TMC5130_SLAVEADDR_MASK"]], "tmc5130_slaveaddr_shift (c macro)": [[0, "c.TMC5130_SLAVEADDR_SHIFT"]], "tmc5130_slaveconf (c macro)": [[0, "c.TMC5130_SLAVECONF"]], "tmc5130_small_hysteresis_field (c macro)": [[0, "c.TMC5130_SMALL_HYSTERESIS_FIELD"]], "tmc5130_small_hysteresis_mask (c macro)": [[0, "c.TMC5130_SMALL_HYSTERESIS_MASK"]], "tmc5130_small_hysteresis_shift (c macro)": [[0, "c.TMC5130_SMALL_HYSTERESIS_SHIFT"]], "tmc5130_stallguard_field (c macro)": [[0, "c.TMC5130_STALLGUARD_FIELD"]], "tmc5130_stallguard_mask (c macro)": [[0, "c.TMC5130_STALLGUARD_MASK"]], "tmc5130_stallguard_shift (c macro)": [[0, "c.TMC5130_STALLGUARD_SHIFT"]], "tmc5130_start_sin90_field (c macro)": [[0, "c.TMC5130_START_SIN90_FIELD"]], "tmc5130_start_sin90_mask (c macro)": [[0, "c.TMC5130_START_SIN90_MASK"]], "tmc5130_start_sin90_shift (c macro)": [[0, "c.TMC5130_START_SIN90_SHIFT"]], "tmc5130_start_sin_field (c macro)": [[0, "c.TMC5130_START_SIN_FIELD"]], "tmc5130_start_sin_mask (c macro)": [[0, "c.TMC5130_START_SIN_MASK"]], "tmc5130_start_sin_shift (c macro)": [[0, "c.TMC5130_START_SIN_SHIFT"]], "tmc5130_status_latch_l_field (c macro)": [[0, "c.TMC5130_STATUS_LATCH_L_FIELD"]], "tmc5130_status_latch_l_mask (c macro)": [[0, "c.TMC5130_STATUS_LATCH_L_MASK"]], "tmc5130_status_latch_l_shift (c macro)": [[0, "c.TMC5130_STATUS_LATCH_L_SHIFT"]], "tmc5130_status_latch_r_field (c macro)": [[0, "c.TMC5130_STATUS_LATCH_R_FIELD"]], "tmc5130_status_latch_r_mask (c macro)": [[0, "c.TMC5130_STATUS_LATCH_R_MASK"]], "tmc5130_status_latch_r_shift (c macro)": [[0, "c.TMC5130_STATUS_LATCH_R_SHIFT"]], "tmc5130_status_sg_field (c macro)": [[0, "c.TMC5130_STATUS_SG_FIELD"]], "tmc5130_status_sg_mask (c macro)": [[0, "c.TMC5130_STATUS_SG_MASK"]], "tmc5130_status_sg_shift (c macro)": [[0, "c.TMC5130_STATUS_SG_SHIFT"]], "tmc5130_status_stop_l_field (c macro)": [[0, "c.TMC5130_STATUS_STOP_L_FIELD"]], "tmc5130_status_stop_l_mask (c macro)": [[0, "c.TMC5130_STATUS_STOP_L_MASK"]], "tmc5130_status_stop_l_shift (c macro)": [[0, "c.TMC5130_STATUS_STOP_L_SHIFT"]], "tmc5130_status_stop_r_field (c macro)": [[0, "c.TMC5130_STATUS_STOP_R_FIELD"]], "tmc5130_status_stop_r_mask (c macro)": [[0, "c.TMC5130_STATUS_STOP_R_MASK"]], "tmc5130_status_stop_r_shift (c macro)": [[0, "c.TMC5130_STATUS_STOP_R_SHIFT"]], "tmc5130_stop_enable_field (c macro)": [[0, "c.TMC5130_STOP_ENABLE_FIELD"]], "tmc5130_stop_enable_mask (c macro)": [[0, "c.TMC5130_STOP_ENABLE_MASK"]], "tmc5130_stop_enable_shift (c macro)": [[0, "c.TMC5130_STOP_ENABLE_SHIFT"]], "tmc5130_stop_l_enable_field (c macro)": [[0, "c.TMC5130_STOP_L_ENABLE_FIELD"]], "tmc5130_stop_l_enable_mask (c macro)": [[0, "c.TMC5130_STOP_L_ENABLE_MASK"]], "tmc5130_stop_l_enable_shift (c macro)": [[0, "c.TMC5130_STOP_L_ENABLE_SHIFT"]], "tmc5130_stop_r_enable_field (c macro)": [[0, "c.TMC5130_STOP_R_ENABLE_FIELD"]], "tmc5130_stop_r_enable_mask (c macro)": [[0, "c.TMC5130_STOP_R_ENABLE_MASK"]], "tmc5130_stop_r_enable_shift (c macro)": [[0, "c.TMC5130_STOP_R_ENABLE_SHIFT"]], "tmc5130_stst_field (c macro)": [[0, "c.TMC5130_STST_FIELD"]], "tmc5130_stst_mask (c macro)": [[0, "c.TMC5130_STST_MASK"]], "tmc5130_stst_shift (c macro)": [[0, "c.TMC5130_STST_SHIFT"]], "tmc5130_swap_lr_field (c macro)": [[0, "c.TMC5130_SWAP_LR_FIELD"]], "tmc5130_swap_lr_mask (c macro)": [[0, "c.TMC5130_SWAP_LR_MASK"]], "tmc5130_swap_lr_shift (c macro)": [[0, "c.TMC5130_SWAP_LR_SHIFT"]], "tmc5130_swcomp_in_field (c macro)": [[0, "c.TMC5130_SWCOMP_IN_FIELD"]], "tmc5130_swcomp_in_mask (c macro)": [[0, "c.TMC5130_SWCOMP_IN_MASK"]], "tmc5130_swcomp_in_shift (c macro)": [[0, "c.TMC5130_SWCOMP_IN_SHIFT"]], "tmc5130_swmode (c macro)": [[0, "c.TMC5130_SWMODE"]], "tmc5130_sw_latch_enc (c macro)": [[0, "c.TMC5130_SW_LATCH_ENC"]], "tmc5130_sw_latch_enc_field (c macro)": [[0, "c.TMC5130_SW_LATCH_ENC_FIELD"]], "tmc5130_sw_latch_enc_mask (c macro)": [[0, "c.TMC5130_SW_LATCH_ENC_MASK"]], "tmc5130_sw_latch_enc_shift (c macro)": [[0, "c.TMC5130_SW_LATCH_ENC_SHIFT"]], "tmc5130_sw_latch_l_act (c macro)": [[0, "c.TMC5130_SW_LATCH_L_ACT"]], "tmc5130_sw_latch_l_act_field (c macro)": [[0, "c.TMC5130_SW_LATCH_L_ACT_FIELD"]], "tmc5130_sw_latch_l_act_mask (c macro)": [[0, "c.TMC5130_SW_LATCH_L_ACT_MASK"]], "tmc5130_sw_latch_l_act_shift (c macro)": [[0, "c.TMC5130_SW_LATCH_L_ACT_SHIFT"]], "tmc5130_sw_latch_l_inact (c macro)": [[0, "c.TMC5130_SW_LATCH_L_INACT"]], "tmc5130_sw_latch_l_inact_field (c macro)": [[0, "c.TMC5130_SW_LATCH_L_INACT_FIELD"]], "tmc5130_sw_latch_l_inact_mask (c macro)": [[0, "c.TMC5130_SW_LATCH_L_INACT_MASK"]], "tmc5130_sw_latch_l_inact_shift (c macro)": [[0, "c.TMC5130_SW_LATCH_L_INACT_SHIFT"]], "tmc5130_sw_latch_r_act (c macro)": [[0, "c.TMC5130_SW_LATCH_R_ACT"]], "tmc5130_sw_latch_r_act_field (c macro)": [[0, "c.TMC5130_SW_LATCH_R_ACT_FIELD"]], "tmc5130_sw_latch_r_act_mask (c macro)": [[0, "c.TMC5130_SW_LATCH_R_ACT_MASK"]], "tmc5130_sw_latch_r_act_shift (c macro)": [[0, "c.TMC5130_SW_LATCH_R_ACT_SHIFT"]], "tmc5130_sw_latch_r_inact (c macro)": [[0, "c.TMC5130_SW_LATCH_R_INACT"]], "tmc5130_sw_latch_r_inact_field (c macro)": [[0, "c.TMC5130_SW_LATCH_R_INACT_FIELD"]], "tmc5130_sw_latch_r_inact_mask (c macro)": [[0, "c.TMC5130_SW_LATCH_R_INACT_MASK"]], "tmc5130_sw_latch_r_inact_shift (c macro)": [[0, "c.TMC5130_SW_LATCH_R_INACT_SHIFT"]], "tmc5130_sw_sg_stop (c macro)": [[0, "c.TMC5130_SW_SG_STOP"]], "tmc5130_sw_sg_stop_field (c macro)": [[0, "c.TMC5130_SW_SG_STOP_FIELD"]], "tmc5130_sw_sg_stop_mask (c macro)": [[0, "c.TMC5130_SW_SG_STOP_MASK"]], "tmc5130_sw_sg_stop_shift (c macro)": [[0, "c.TMC5130_SW_SG_STOP_SHIFT"]], "tmc5130_sw_softstop (c macro)": [[0, "c.TMC5130_SW_SOFTSTOP"]], "tmc5130_sw_softstop_field (c macro)": [[0, "c.TMC5130_SW_SOFTSTOP_FIELD"]], "tmc5130_sw_softstop_mask (c macro)": [[0, "c.TMC5130_SW_SOFTSTOP_MASK"]], "tmc5130_sw_softstop_shift (c macro)": [[0, "c.TMC5130_SW_SOFTSTOP_SHIFT"]], "tmc5130_sw_stopl_enable (c macro)": [[0, "c.TMC5130_SW_STOPL_ENABLE"]], "tmc5130_sw_stopl_enable_field (c macro)": [[0, "c.TMC5130_SW_STOPL_ENABLE_FIELD"]], "tmc5130_sw_stopl_enable_mask (c macro)": [[0, "c.TMC5130_SW_STOPL_ENABLE_MASK"]], "tmc5130_sw_stopl_enable_shift (c macro)": [[0, "c.TMC5130_SW_STOPL_ENABLE_SHIFT"]], "tmc5130_sw_stopl_polarity (c macro)": [[0, "c.TMC5130_SW_STOPL_POLARITY"]], "tmc5130_sw_stopl_polarity_field (c macro)": [[0, "c.TMC5130_SW_STOPL_POLARITY_FIELD"]], "tmc5130_sw_stopl_polarity_mask (c macro)": [[0, "c.TMC5130_SW_STOPL_POLARITY_MASK"]], "tmc5130_sw_stopl_polarity_shift (c macro)": [[0, "c.TMC5130_SW_STOPL_POLARITY_SHIFT"]], "tmc5130_sw_stopr_enable (c macro)": [[0, "c.TMC5130_SW_STOPR_ENABLE"]], "tmc5130_sw_stopr_enable_field (c macro)": [[0, "c.TMC5130_SW_STOPR_ENABLE_FIELD"]], "tmc5130_sw_stopr_enable_mask (c macro)": [[0, "c.TMC5130_SW_STOPR_ENABLE_MASK"]], "tmc5130_sw_stopr_enable_shift (c macro)": [[0, "c.TMC5130_SW_STOPR_ENABLE_SHIFT"]], "tmc5130_sw_stopr_polarity (c macro)": [[0, "c.TMC5130_SW_STOPR_POLARITY"]], "tmc5130_sw_stopr_polarity_field (c macro)": [[0, "c.TMC5130_SW_STOPR_POLARITY_FIELD"]], "tmc5130_sw_stopr_polarity_mask (c macro)": [[0, "c.TMC5130_SW_STOPR_POLARITY_MASK"]], "tmc5130_sw_stopr_polarity_shift (c macro)": [[0, "c.TMC5130_SW_STOPR_POLARITY_SHIFT"]], "tmc5130_sw_swap_lr (c macro)": [[0, "c.TMC5130_SW_SWAP_LR"]], "tmc5130_sw_swap_lr_field (c macro)": [[0, "c.TMC5130_SW_SWAP_LR_FIELD"]], "tmc5130_sw_swap_lr_mask (c macro)": [[0, "c.TMC5130_SW_SWAP_LR_MASK"]], "tmc5130_sw_swap_lr_shift (c macro)": [[0, "c.TMC5130_SW_SWAP_LR_SHIFT"]], "tmc5130_sync_field (c macro)": [[0, "c.TMC5130_SYNC_FIELD"]], "tmc5130_sync_mask (c macro)": [[0, "c.TMC5130_SYNC_MASK"]], "tmc5130_sync_shift (c macro)": [[0, "c.TMC5130_SYNC_SHIFT"]], "tmc5130_tbl_field (c macro)": [[0, "c.TMC5130_TBL_FIELD"]], "tmc5130_tbl_mask (c macro)": [[0, "c.TMC5130_TBL_MASK"]], "tmc5130_tbl_shift (c macro)": [[0, "c.TMC5130_TBL_SHIFT"]], "tmc5130_tcoolthrs (c macro)": [[0, "c.TMC5130_TCOOLTHRS"]], "tmc5130_tcoolthrs_field (c macro)": [[0, "c.TMC5130_TCOOLTHRS_FIELD"]], "tmc5130_tcoolthrs_mask (c macro)": [[0, "c.TMC5130_TCOOLTHRS_MASK"]], "tmc5130_tcoolthrs_shift (c macro)": [[0, "c.TMC5130_TCOOLTHRS_SHIFT"]], "tmc5130_test_mode_field (c macro)": [[0, "c.TMC5130_TEST_MODE_FIELD"]], "tmc5130_test_mode_mask (c macro)": [[0, "c.TMC5130_TEST_MODE_MASK"]], "tmc5130_test_mode_shift (c macro)": [[0, "c.TMC5130_TEST_MODE_SHIFT"]], "tmc5130_tfd_3_field (c macro)": [[0, "c.TMC5130_TFD_3_FIELD"]], "tmc5130_tfd_3_mask (c macro)": [[0, "c.TMC5130_TFD_3_MASK"]], "tmc5130_tfd_3_shift (c macro)": [[0, "c.TMC5130_TFD_3_SHIFT"]], "tmc5130_tfd_all_field (c macro)": [[0, "c.TMC5130_TFD_ALL_FIELD"]], "tmc5130_tfd_all_mask (c macro)": [[0, "c.TMC5130_TFD_ALL_MASK"]], "tmc5130_tfd_all_shift (c macro)": [[0, "c.TMC5130_TFD_ALL_SHIFT"]], "tmc5130_thigh (c macro)": [[0, "c.TMC5130_THIGH"]], "tmc5130_thigh_field (c macro)": [[0, "c.TMC5130_THIGH_FIELD"]], "tmc5130_thigh_mask (c macro)": [[0, "c.TMC5130_THIGH_MASK"]], "tmc5130_thigh_shift (c macro)": [[0, "c.TMC5130_THIGH_SHIFT"]], "tmc5130_toff_field (c macro)": [[0, "c.TMC5130_TOFF_FIELD"]], "tmc5130_toff_mask (c macro)": [[0, "c.TMC5130_TOFF_MASK"]], "tmc5130_toff_shift (c macro)": [[0, "c.TMC5130_TOFF_SHIFT"]], "tmc5130_tpowerdown (c macro)": [[0, "c.TMC5130_TPOWERDOWN"]], "tmc5130_tpowerdown_field (c macro)": [[0, "c.TMC5130_TPOWERDOWN_FIELD"]], "tmc5130_tpowerdown_mask (c macro)": [[0, "c.TMC5130_TPOWERDOWN_MASK"]], "tmc5130_tpowerdown_shift (c macro)": [[0, "c.TMC5130_TPOWERDOWN_SHIFT"]], "tmc5130_tpwmthrs (c macro)": [[0, "c.TMC5130_TPWMTHRS"]], "tmc5130_tpwmthrs_field (c macro)": [[0, "c.TMC5130_TPWMTHRS_FIELD"]], "tmc5130_tpwmthrs_mask (c macro)": [[0, "c.TMC5130_TPWMTHRS_MASK"]], "tmc5130_tpwmthrs_shift (c macro)": [[0, "c.TMC5130_TPWMTHRS_SHIFT"]], "tmc5130_tstep (c macro)": [[0, "c.TMC5130_TSTEP"]], "tmc5130_tstep_field (c macro)": [[0, "c.TMC5130_TSTEP_FIELD"]], "tmc5130_tstep_mask (c macro)": [[0, "c.TMC5130_TSTEP_MASK"]], "tmc5130_tstep_shift (c macro)": [[0, "c.TMC5130_TSTEP_SHIFT"]], "tmc5130_tzerowait (c macro)": [[0, "c.TMC5130_TZEROWAIT"]], "tmc5130_tzerowait_field (c macro)": [[0, "c.TMC5130_TZEROWAIT_FIELD"]], "tmc5130_tzerowait_mask (c macro)": [[0, "c.TMC5130_TZEROWAIT_MASK"]], "tmc5130_tzerowait_shift (c macro)": [[0, "c.TMC5130_TZEROWAIT_SHIFT"]], "tmc5130_t_zerowait_active_field (c macro)": [[0, "c.TMC5130_T_ZEROWAIT_ACTIVE_FIELD"]], "tmc5130_t_zerowait_active_mask (c macro)": [[0, "c.TMC5130_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5130_t_zerowait_active_shift (c macro)": [[0, "c.TMC5130_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5130_uv_cp_field (c macro)": [[0, "c.TMC5130_UV_CP_FIELD"]], "tmc5130_uv_cp_mask (c macro)": [[0, "c.TMC5130_UV_CP_MASK"]], "tmc5130_uv_cp_shift (c macro)": [[0, "c.TMC5130_UV_CP_SHIFT"]], "tmc5130_v1 (c macro)": [[0, "c.TMC5130_V1"]], "tmc5130_v1_field (c macro)": [[0, "c.TMC5130_V1_FIELD"]], "tmc5130_v1_mask (c macro)": [[0, "c.TMC5130_V1_MASK"]], "tmc5130_v1_shift (c macro)": [[0, "c.TMC5130_V1_SHIFT"]], "tmc5130_vactual (c macro)": [[0, "c.TMC5130_VACTUAL"]], "tmc5130_vactual_field (c macro)": [[0, "c.TMC5130_VACTUAL_FIELD"]], "tmc5130_vactual_mask (c macro)": [[0, "c.TMC5130_VACTUAL_MASK"]], "tmc5130_vactual_shift (c macro)": [[0, "c.TMC5130_VACTUAL_SHIFT"]], "tmc5130_vdcmin (c macro)": [[0, "c.TMC5130_VDCMIN"]], "tmc5130_vdcmin_field (c macro)": [[0, "c.TMC5130_VDCMIN_FIELD"]], "tmc5130_vdcmin_mask (c macro)": [[0, "c.TMC5130_VDCMIN_MASK"]], "tmc5130_vdcmin_shift (c macro)": [[0, "c.TMC5130_VDCMIN_SHIFT"]], "tmc5130_velocity_reached_field (c macro)": [[0, "c.TMC5130_VELOCITY_REACHED_FIELD"]], "tmc5130_velocity_reached_mask (c macro)": [[0, "c.TMC5130_VELOCITY_REACHED_MASK"]], "tmc5130_velocity_reached_shift (c macro)": [[0, "c.TMC5130_VELOCITY_REACHED_SHIFT"]], "tmc5130_version_field (c macro)": [[0, "c.TMC5130_VERSION_FIELD"]], "tmc5130_version_mask (c macro)": [[0, "c.TMC5130_VERSION_MASK"]], "tmc5130_version_shift (c macro)": [[0, "c.TMC5130_VERSION_SHIFT"]], "tmc5130_vhighchm_field (c macro)": [[0, "c.TMC5130_VHIGHCHM_FIELD"]], "tmc5130_vhighchm_mask (c macro)": [[0, "c.TMC5130_VHIGHCHM_MASK"]], "tmc5130_vhighchm_shift (c macro)": [[0, "c.TMC5130_VHIGHCHM_SHIFT"]], "tmc5130_vhighfs_field (c macro)": [[0, "c.TMC5130_VHIGHFS_FIELD"]], "tmc5130_vhighfs_mask (c macro)": [[0, "c.TMC5130_VHIGHFS_MASK"]], "tmc5130_vhighfs_shift (c macro)": [[0, "c.TMC5130_VHIGHFS_SHIFT"]], "tmc5130_vmax (c macro)": [[0, "c.TMC5130_VMAX"]], "tmc5130_vmax_field (c macro)": [[0, "c.TMC5130_VMAX_FIELD"]], "tmc5130_vmax_mask (c macro)": [[0, "c.TMC5130_VMAX_MASK"]], "tmc5130_vmax_shift (c macro)": [[0, "c.TMC5130_VMAX_SHIFT"]], "tmc5130_vsense_field (c macro)": [[0, "c.TMC5130_VSENSE_FIELD"]], "tmc5130_vsense_mask (c macro)": [[0, "c.TMC5130_VSENSE_MASK"]], "tmc5130_vsense_shift (c macro)": [[0, "c.TMC5130_VSENSE_SHIFT"]], "tmc5130_vstart (c macro)": [[0, "c.TMC5130_VSTART"]], "tmc5130_vstart_field (c macro)": [[0, "c.TMC5130_VSTART_FIELD"]], "tmc5130_vstart_mask (c macro)": [[0, "c.TMC5130_VSTART_MASK"]], "tmc5130_vstart_shift (c macro)": [[0, "c.TMC5130_VSTART_SHIFT"]], "tmc5130_vstop (c macro)": [[0, "c.TMC5130_VSTOP"]], "tmc5130_vstop_field (c macro)": [[0, "c.TMC5130_VSTOP_FIELD"]], "tmc5130_vstop_mask (c macro)": [[0, "c.TMC5130_VSTOP_MASK"]], "tmc5130_vstop_shift (c macro)": [[0, "c.TMC5130_VSTOP_SHIFT"]], "tmc5130_vzero_field (c macro)": [[0, "c.TMC5130_VZERO_FIELD"]], "tmc5130_vzero_mask (c macro)": [[0, "c.TMC5130_VZERO_MASK"]], "tmc5130_vzero_shift (c macro)": [[0, "c.TMC5130_VZERO_SHIFT"]], "tmc5130_w0_field (c macro)": [[0, "c.TMC5130_W0_FIELD"]], "tmc5130_w0_mask (c macro)": [[0, "c.TMC5130_W0_MASK"]], "tmc5130_w0_shift (c macro)": [[0, "c.TMC5130_W0_SHIFT"]], "tmc5130_w1_field (c macro)": [[0, "c.TMC5130_W1_FIELD"]], "tmc5130_w1_mask (c macro)": [[0, "c.TMC5130_W1_MASK"]], "tmc5130_w1_shift (c macro)": [[0, "c.TMC5130_W1_SHIFT"]], "tmc5130_w2_field (c macro)": [[0, "c.TMC5130_W2_FIELD"]], "tmc5130_w2_mask (c macro)": [[0, "c.TMC5130_W2_MASK"]], "tmc5130_w2_shift (c macro)": [[0, "c.TMC5130_W2_SHIFT"]], "tmc5130_w3_field (c macro)": [[0, "c.TMC5130_W3_FIELD"]], "tmc5130_w3_mask (c macro)": [[0, "c.TMC5130_W3_MASK"]], "tmc5130_w3_shift (c macro)": [[0, "c.TMC5130_W3_SHIFT"]], "tmc5130_write_bit (c macro)": [[0, "c.TMC5130_WRITE_BIT"]], "tmc5130_x1_field (c macro)": [[0, "c.TMC5130_X1_FIELD"]], "tmc5130_x1_mask (c macro)": [[0, "c.TMC5130_X1_MASK"]], "tmc5130_x1_shift (c macro)": [[0, "c.TMC5130_X1_SHIFT"]], "tmc5130_x2_field (c macro)": [[0, "c.TMC5130_X2_FIELD"]], "tmc5130_x2_mask (c macro)": [[0, "c.TMC5130_X2_MASK"]], "tmc5130_x2_shift (c macro)": [[0, "c.TMC5130_X2_SHIFT"]], "tmc5130_x3_field (c macro)": [[0, "c.TMC5130_X3_FIELD"]], "tmc5130_x3_mask (c macro)": [[0, "c.TMC5130_X3_MASK"]], "tmc5130_x3_shift (c macro)": [[0, "c.TMC5130_X3_SHIFT"]], "tmc5130_xactual (c macro)": [[0, "c.TMC5130_XACTUAL"]], "tmc5130_xactual_field (c macro)": [[0, "c.TMC5130_XACTUAL_FIELD"]], "tmc5130_xactual_mask (c macro)": [[0, "c.TMC5130_XACTUAL_MASK"]], "tmc5130_xactual_shift (c macro)": [[0, "c.TMC5130_XACTUAL_SHIFT"]], "tmc5130_xenc (c macro)": [[0, "c.TMC5130_XENC"]], "tmc5130_xlatch (c macro)": [[0, "c.TMC5130_XLATCH"]], "tmc5130_xlatch_field (c macro)": [[0, "c.TMC5130_XLATCH_FIELD"]], "tmc5130_xlatch_mask (c macro)": [[0, "c.TMC5130_XLATCH_MASK"]], "tmc5130_xlatch_shift (c macro)": [[0, "c.TMC5130_XLATCH_SHIFT"]], "tmc5130_xtarget (c macro)": [[0, "c.TMC5130_XTARGET"]], "tmc5130_xtarget_field (c macro)": [[0, "c.TMC5130_XTARGET_FIELD"]], "tmc5130_xtarget_mask (c macro)": [[0, "c.TMC5130_XTARGET_MASK"]], "tmc5130_xtarget_shift (c macro)": [[0, "c.TMC5130_XTARGET_SHIFT"]], "tmc5130_x_compare (c macro)": [[0, "c.TMC5130_X_COMPARE"]], "tmc5130_x_compare_field (c macro)": [[0, "c.TMC5130_X_COMPARE_FIELD"]], "tmc5130_x_compare_mask (c macro)": [[0, "c.TMC5130_X_COMPARE_MASK"]], "tmc5130_x_compare_shift (c macro)": [[0, "c.TMC5130_X_COMPARE_SHIFT"]], "tmc5130_x_enc_field (c macro)": [[0, "c.TMC5130_X_ENC_FIELD"]], "tmc5130_x_enc_mask (c macro)": [[0, "c.TMC5130_X_ENC_MASK"]], "tmc5130_x_enc_shift (c macro)": [[0, "c.TMC5130_X_ENC_SHIFT"]], "tmc5160typedef (c++ struct)": [[0, "_CPPv414TMC5160TypeDef"]], "tmc5160typedef::config (c++ member)": [[0, "_CPPv4N14TMC5160TypeDef6configE"]], "tmc5160typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5160TypeDef7oldTickE"]], "tmc5160typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC5160TypeDef4oldXE"]], "tmc5160typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5160TypeDef14registerAccessE"]], "tmc5160typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5160TypeDef18registerResetStateE"]], "tmc5160typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5160TypeDef8velocityE"]], "tmc5160_a1 (c macro)": [[0, "c.TMC5160_A1"]], "tmc5160_a1_mask (c macro)": [[0, "c.TMC5160_A1_MASK"]], "tmc5160_a1_shift (c macro)": [[0, "c.TMC5160_A1_SHIFT"]], "tmc5160_address_mask (c macro)": [[0, "c.TMC5160_ADDRESS_MASK"]], "tmc5160_amax (c macro)": [[0, "c.TMC5160_AMAX"]], "tmc5160_amax_mask (c macro)": [[0, "c.TMC5160_AMAX_MASK"]], "tmc5160_amax_shift (c macro)": [[0, "c.TMC5160_AMAX_SHIFT"]], "tmc5160_bbmclks_mask (c macro)": [[0, "c.TMC5160_BBMCLKS_MASK"]], "tmc5160_bbmclks_shift (c macro)": [[0, "c.TMC5160_BBMCLKS_SHIFT"]], "tmc5160_bbmtime_mask (c macro)": [[0, "c.TMC5160_BBMTIME_MASK"]], "tmc5160_bbmtime_shift (c macro)": [[0, "c.TMC5160_BBMTIME_SHIFT"]], "tmc5160_chm_mask (c macro)": [[0, "c.TMC5160_CHM_MASK"]], "tmc5160_chm_shift (c macro)": [[0, "c.TMC5160_CHM_SHIFT"]], "tmc5160_chopconf (c macro)": [[0, "c.TMC5160_CHOPCONF"]], "tmc5160_clr_cont_mask (c macro)": [[0, "c.TMC5160_CLR_CONT_MASK"]], "tmc5160_clr_cont_shift (c macro)": [[0, "c.TMC5160_CLR_CONT_SHIFT"]], "tmc5160_clr_enc_x_mask (c macro)": [[0, "c.TMC5160_CLR_ENC_X_MASK"]], "tmc5160_clr_enc_x_shift (c macro)": [[0, "c.TMC5160_CLR_ENC_X_SHIFT"]], "tmc5160_clr_once_mask (c macro)": [[0, "c.TMC5160_CLR_ONCE_MASK"]], "tmc5160_clr_once_shift (c macro)": [[0, "c.TMC5160_CLR_ONCE_SHIFT"]], "tmc5160_coolconf (c macro)": [[0, "c.TMC5160_COOLCONF"]], "tmc5160_cs_actual_mask (c macro)": [[0, "c.TMC5160_CS_ACTUAL_MASK"]], "tmc5160_cs_actual_shift (c macro)": [[0, "c.TMC5160_CS_ACTUAL_SHIFT"]], "tmc5160_cur_a_mask (c macro)": [[0, "c.TMC5160_CUR_A_MASK"]], "tmc5160_cur_a_shift (c macro)": [[0, "c.TMC5160_CUR_A_SHIFT"]], "tmc5160_cur_b_mask (c macro)": [[0, "c.TMC5160_CUR_B_MASK"]], "tmc5160_cur_b_shift (c macro)": [[0, "c.TMC5160_CUR_B_SHIFT"]], "tmc5160_d1 (c macro)": [[0, "c.TMC5160_D1"]], "tmc5160_d1_mask (c macro)": [[0, "c.TMC5160_D1_MASK"]], "tmc5160_d1_shift (c macro)": [[0, "c.TMC5160_D1_SHIFT"]], "tmc5160_dcctrl (c macro)": [[0, "c.TMC5160_DCCTRL"]], "tmc5160_dc_sg_mask (c macro)": [[0, "c.TMC5160_DC_SG_MASK"]], "tmc5160_dc_sg_shift (c macro)": [[0, "c.TMC5160_DC_SG_SHIFT"]], "tmc5160_dc_time_mask (c macro)": [[0, "c.TMC5160_DC_TIME_MASK"]], "tmc5160_dc_time_shift (c macro)": [[0, "c.TMC5160_DC_TIME_SHIFT"]], "tmc5160_dedge_mask (c macro)": [[0, "c.TMC5160_DEDGE_MASK"]], "tmc5160_dedge_shift (c macro)": [[0, "c.TMC5160_DEDGE_SHIFT"]], "tmc5160_deviation_warn_mask (c macro)": [[0, "c.TMC5160_DEVIATION_WARN_MASK"]], "tmc5160_deviation_warn_shift (c macro)": [[0, "c.TMC5160_DEVIATION_WARN_SHIFT"]], "tmc5160_diag0_error_only_with_sd_mode1_mask (c macro)": [[0, "c.TMC5160_DIAG0_ERROR_ONLY_WITH_SD_MODE1_MASK"]], "tmc5160_diag0_error_only_with_sd_mode1_shift (c macro)": [[0, "c.TMC5160_DIAG0_ERROR_ONLY_WITH_SD_MODE1_SHIFT"]], "tmc5160_diag0_int_pushpull_mask (c macro)": [[0, "c.TMC5160_DIAG0_INT_PUSHPULL_MASK"]], "tmc5160_diag0_int_pushpull_shift (c macro)": [[0, "c.TMC5160_DIAG0_INT_PUSHPULL_SHIFT"]], "tmc5160_diag0_otpw_only_with_sd_mode1_mask (c macro)": [[0, "c.TMC5160_DIAG0_OTPW_ONLY_WITH_SD_MODE1_MASK"]], "tmc5160_diag0_otpw_only_with_sd_mode1_shift (c macro)": [[0, "c.TMC5160_DIAG0_OTPW_ONLY_WITH_SD_MODE1_SHIFT"]], "tmc5160_diag0_stall_mask (c macro)": [[0, "c.TMC5160_DIAG0_STALL_MASK"]], "tmc5160_diag0_stall_shift (c macro)": [[0, "c.TMC5160_DIAG0_STALL_SHIFT"]], "tmc5160_diag0_step_mask (c macro)": [[0, "c.TMC5160_DIAG0_STEP_MASK"]], "tmc5160_diag0_step_shift (c macro)": [[0, "c.TMC5160_DIAG0_STEP_SHIFT"]], "tmc5160_diag1_dir_mask (c macro)": [[0, "c.TMC5160_DIAG1_DIR_MASK"]], "tmc5160_diag1_dir_shift (c macro)": [[0, "c.TMC5160_DIAG1_DIR_SHIFT"]], "tmc5160_diag1_index_mask (c macro)": [[0, "c.TMC5160_DIAG1_INDEX_MASK"]], "tmc5160_diag1_index_shift (c macro)": [[0, "c.TMC5160_DIAG1_INDEX_SHIFT"]], "tmc5160_diag1_onstate_mask (c macro)": [[0, "c.TMC5160_DIAG1_ONSTATE_MASK"]], "tmc5160_diag1_onstate_shift (c macro)": [[0, "c.TMC5160_DIAG1_ONSTATE_SHIFT"]], "tmc5160_diag1_poscomp_pushpull_mask (c macro)": [[0, "c.TMC5160_DIAG1_POSCOMP_PUSHPULL_MASK"]], "tmc5160_diag1_poscomp_pushpull_shift (c macro)": [[0, "c.TMC5160_DIAG1_POSCOMP_PUSHPULL_SHIFT"]], "tmc5160_diag1_stall_mask (c macro)": [[0, "c.TMC5160_DIAG1_STALL_MASK"]], "tmc5160_diag1_stall_shift (c macro)": [[0, "c.TMC5160_DIAG1_STALL_SHIFT"]], "tmc5160_diag1_steps_skipped_mask (c macro)": [[0, "c.TMC5160_DIAG1_STEPS_SKIPPED_MASK"]], "tmc5160_diag1_steps_skipped_shift (c macro)": [[0, "c.TMC5160_DIAG1_STEPS_SKIPPED_SHIFT"]], "tmc5160_direct_mode_mask (c macro)": [[0, "c.TMC5160_DIRECT_MODE_MASK"]], "tmc5160_direct_mode_shift (c macro)": [[0, "c.TMC5160_DIRECT_MODE_SHIFT"]], "tmc5160_disfdcc_mask (c macro)": [[0, "c.TMC5160_DISFDCC_MASK"]], "tmc5160_disfdcc_shift (c macro)": [[0, "c.TMC5160_DISFDCC_SHIFT"]], "tmc5160_diss2g_mask (c macro)": [[0, "c.TMC5160_DISS2G_MASK"]], "tmc5160_diss2g_shift (c macro)": [[0, "c.TMC5160_DISS2G_SHIFT"]], "tmc5160_diss2vs_mask (c macro)": [[0, "c.TMC5160_DISS2VS_MASK"]], "tmc5160_diss2vs_shift (c macro)": [[0, "c.TMC5160_DISS2VS_SHIFT"]], "tmc5160_dmax (c macro)": [[0, "c.TMC5160_DMAX"]], "tmc5160_dmax_mask (c macro)": [[0, "c.TMC5160_DMAX_MASK"]], "tmc5160_dmax_shift (c macro)": [[0, "c.TMC5160_DMAX_SHIFT"]], "tmc5160_drvstatus (c macro)": [[0, "c.TMC5160_DRVSTATUS"]], "tmc5160_drvstrength_mask (c macro)": [[0, "c.TMC5160_DRVSTRENGTH_MASK"]], "tmc5160_drvstrength_shift (c macro)": [[0, "c.TMC5160_DRVSTRENGTH_SHIFT"]], "tmc5160_drv_conf (c macro)": [[0, "c.TMC5160_DRV_CONF"]], "tmc5160_drv_enn_cfg6_mask (c macro)": [[0, "c.TMC5160_DRV_ENN_CFG6_MASK"]], "tmc5160_drv_enn_cfg6_shift (c macro)": [[0, "c.TMC5160_DRV_ENN_CFG6_SHIFT"]], "tmc5160_drv_err_mask (c macro)": [[0, "c.TMC5160_DRV_ERR_MASK"]], "tmc5160_drv_err_shift (c macro)": [[0, "c.TMC5160_DRV_ERR_SHIFT"]], "tmc5160_em_clr_cont (c macro)": [[0, "c.TMC5160_EM_CLR_CONT"]], "tmc5160_em_clr_once (c macro)": [[0, "c.TMC5160_EM_CLR_ONCE"]], "tmc5160_em_clr_xenc (c macro)": [[0, "c.TMC5160_EM_CLR_XENC"]], "tmc5160_em_decimal (c macro)": [[0, "c.TMC5160_EM_DECIMAL"]], "tmc5160_em_ignore_ab (c macro)": [[0, "c.TMC5160_EM_IGNORE_AB"]], "tmc5160_em_latch_xact (c macro)": [[0, "c.TMC5160_EM_LATCH_XACT"]], "tmc5160_em_neg_edge (c macro)": [[0, "c.TMC5160_EM_NEG_EDGE"]], "tmc5160_em_pol_a (c macro)": [[0, "c.TMC5160_EM_POL_A"]], "tmc5160_em_pol_b (c macro)": [[0, "c.TMC5160_EM_POL_B"]], "tmc5160_em_pol_n (c macro)": [[0, "c.TMC5160_EM_POL_N"]], "tmc5160_em_pos_edge (c macro)": [[0, "c.TMC5160_EM_POS_EDGE"]], "tmc5160_enca_dcin_cfg5_mask (c macro)": [[0, "c.TMC5160_ENCA_DCIN_CFG5_MASK"]], "tmc5160_enca_dcin_cfg5_shift (c macro)": [[0, "c.TMC5160_ENCA_DCIN_CFG5_SHIFT"]], "tmc5160_encb_dcen_cfg4_mask (c macro)": [[0, "c.TMC5160_ENCB_DCEN_CFG4_MASK"]], "tmc5160_encb_dcen_cfg4_shift (c macro)": [[0, "c.TMC5160_ENCB_DCEN_CFG4_SHIFT"]], "tmc5160_encmode (c macro)": [[0, "c.TMC5160_ENCMODE"]], "tmc5160_enc_const (c macro)": [[0, "c.TMC5160_ENC_CONST"]], "tmc5160_enc_deviation (c macro)": [[0, "c.TMC5160_ENC_DEVIATION"]], "tmc5160_enc_deviation_mask (c macro)": [[0, "c.TMC5160_ENC_DEVIATION_MASK"]], "tmc5160_enc_deviation_shift (c macro)": [[0, "c.TMC5160_ENC_DEVIATION_SHIFT"]], "tmc5160_enc_latch (c macro)": [[0, "c.TMC5160_ENC_LATCH"]], "tmc5160_enc_latch_mask (c macro)": [[0, "c.TMC5160_ENC_LATCH_MASK"]], "tmc5160_enc_latch_shift (c macro)": [[0, "c.TMC5160_ENC_LATCH_SHIFT"]], "tmc5160_enc_n_dco_mask (c macro)": [[0, "c.TMC5160_ENC_N_DCO_MASK"]], "tmc5160_enc_n_dco_shift (c macro)": [[0, "c.TMC5160_ENC_N_DCO_SHIFT"]], "tmc5160_enc_sel_decimal_mask (c macro)": [[0, "c.TMC5160_ENC_SEL_DECIMAL_MASK"]], "tmc5160_enc_sel_decimal_shift (c macro)": [[0, "c.TMC5160_ENC_SEL_DECIMAL_SHIFT"]], "tmc5160_enc_status (c macro)": [[0, "c.TMC5160_ENC_STATUS"]], "tmc5160_en_latch_encoder_mask (c macro)": [[0, "c.TMC5160_EN_LATCH_ENCODER_MASK"]], "tmc5160_en_latch_encoder_shift (c macro)": [[0, "c.TMC5160_EN_LATCH_ENCODER_SHIFT"]], "tmc5160_en_pwm_mode_mask (c macro)": [[0, "c.TMC5160_EN_PWM_MODE_MASK"]], "tmc5160_en_pwm_mode_shift (c macro)": [[0, "c.TMC5160_EN_PWM_MODE_SHIFT"]], "tmc5160_en_softstop_mask (c macro)": [[0, "c.TMC5160_EN_SOFTSTOP_MASK"]], "tmc5160_en_softstop_shift (c macro)": [[0, "c.TMC5160_EN_SOFTSTOP_SHIFT"]], "tmc5160_event_pos_reached_mask (c macro)": [[0, "c.TMC5160_EVENT_POS_REACHED_MASK"]], "tmc5160_event_pos_reached_shift (c macro)": [[0, "c.TMC5160_EVENT_POS_REACHED_SHIFT"]], "tmc5160_event_stop_l_mask (c macro)": [[0, "c.TMC5160_EVENT_STOP_L_MASK"]], "tmc5160_event_stop_l_shift (c macro)": [[0, "c.TMC5160_EVENT_STOP_L_SHIFT"]], "tmc5160_event_stop_r_mask (c macro)": [[0, "c.TMC5160_EVENT_STOP_R_MASK"]], "tmc5160_event_stop_r_shift (c macro)": [[0, "c.TMC5160_EVENT_STOP_R_SHIFT"]], "tmc5160_event_stop_sg_mask (c macro)": [[0, "c.TMC5160_EVENT_STOP_SG_MASK"]], "tmc5160_event_stop_sg_shift (c macro)": [[0, "c.TMC5160_EVENT_STOP_SG_SHIFT"]], "tmc5160_factory_conf (c macro)": [[0, "c.TMC5160_FACTORY_CONF"]], "tmc5160_faststandstill_mask (c macro)": [[0, "c.TMC5160_FASTSTANDSTILL_MASK"]], "tmc5160_faststandstill_shift (c macro)": [[0, "c.TMC5160_FASTSTANDSTILL_SHIFT"]], "tmc5160_fclktrim_mask (c macro)": [[0, "c.TMC5160_FCLKTRIM_MASK"]], "tmc5160_fclktrim_shift (c macro)": [[0, "c.TMC5160_FCLKTRIM_SHIFT"]], "tmc5160_field_read (c macro)": [[0, "c.TMC5160_FIELD_READ"]], "tmc5160_field_write (c macro)": [[0, "c.TMC5160_FIELD_WRITE"]], "tmc5160_filt_isense_mask (c macro)": [[0, "c.TMC5160_FILT_ISENSE_MASK"]], "tmc5160_filt_isense_shift (c macro)": [[0, "c.TMC5160_FILT_ISENSE_SHIFT"]], "tmc5160_fractional_mask (c macro)": [[0, "c.TMC5160_FRACTIONAL_MASK"]], "tmc5160_fractional_shift (c macro)": [[0, "c.TMC5160_FRACTIONAL_SHIFT"]], "tmc5160_freewheel_mask (c macro)": [[0, "c.TMC5160_FREEWHEEL_MASK"]], "tmc5160_freewheel_shift (c macro)": [[0, "c.TMC5160_FREEWHEEL_SHIFT"]], "tmc5160_fsactive_mask (c macro)": [[0, "c.TMC5160_FSACTIVE_MASK"]], "tmc5160_fsactive_shift (c macro)": [[0, "c.TMC5160_FSACTIVE_SHIFT"]], "tmc5160_gconf (c macro)": [[0, "c.TMC5160_GCONF"]], "tmc5160_global_scaler (c macro)": [[0, "c.TMC5160_GLOBAL_SCALER"]], "tmc5160_global_scaler_mask (c macro)": [[0, "c.TMC5160_GLOBAL_SCALER_MASK"]], "tmc5160_global_scaler_shift (c macro)": [[0, "c.TMC5160_GLOBAL_SCALER_SHIFT"]], "tmc5160_gstat (c macro)": [[0, "c.TMC5160_GSTAT"]], "tmc5160_hend_mask (c macro)": [[0, "c.TMC5160_HEND_MASK"]], "tmc5160_hend_shift (c macro)": [[0, "c.TMC5160_HEND_SHIFT"]], "tmc5160_hstrt_mask (c macro)": [[0, "c.TMC5160_HSTRT_MASK"]], "tmc5160_hstrt_shift (c macro)": [[0, "c.TMC5160_HSTRT_SHIFT"]], "tmc5160_ifcnt (c macro)": [[0, "c.TMC5160_IFCNT"]], "tmc5160_ifcnt_mask (c macro)": [[0, "c.TMC5160_IFCNT_MASK"]], "tmc5160_ifcnt_shift (c macro)": [[0, "c.TMC5160_IFCNT_SHIFT"]], "tmc5160_ignore_ab_mask (c macro)": [[0, "c.TMC5160_IGNORE_AB_MASK"]], "tmc5160_ignore_ab_shift (c macro)": [[0, "c.TMC5160_IGNORE_AB_SHIFT"]], "tmc5160_iholddelay_mask (c macro)": [[0, "c.TMC5160_IHOLDDELAY_MASK"]], "tmc5160_iholddelay_shift (c macro)": [[0, "c.TMC5160_IHOLDDELAY_SHIFT"]], "tmc5160_ihold_irun (c macro)": [[0, "c.TMC5160_IHOLD_IRUN"]], "tmc5160_ihold_mask (c macro)": [[0, "c.TMC5160_IHOLD_MASK"]], "tmc5160_ihold_shift (c macro)": [[0, "c.TMC5160_IHOLD_SHIFT"]], "tmc5160_inp_out (c macro)": [[0, "c.TMC5160_INP_OUT"]], "tmc5160_integer_mask (c macro)": [[0, "c.TMC5160_INTEGER_MASK"]], "tmc5160_integer_shift (c macro)": [[0, "c.TMC5160_INTEGER_SHIFT"]], "tmc5160_intpol_mask (c macro)": [[0, "c.TMC5160_INTPOL_MASK"]], "tmc5160_intpol_shift (c macro)": [[0, "c.TMC5160_INTPOL_SHIFT"]], "tmc5160_irun_mask (c macro)": [[0, "c.TMC5160_IRUN_MASK"]], "tmc5160_irun_shift (c macro)": [[0, "c.TMC5160_IRUN_SHIFT"]], "tmc5160_latch_l_active_mask (c macro)": [[0, "c.TMC5160_LATCH_L_ACTIVE_MASK"]], "tmc5160_latch_l_active_shift (c macro)": [[0, "c.TMC5160_LATCH_L_ACTIVE_SHIFT"]], "tmc5160_latch_l_inactive_mask (c macro)": [[0, "c.TMC5160_LATCH_L_INACTIVE_MASK"]], "tmc5160_latch_l_inactive_shift (c macro)": [[0, "c.TMC5160_LATCH_L_INACTIVE_SHIFT"]], "tmc5160_latch_r_active_mask (c macro)": [[0, "c.TMC5160_LATCH_R_ACTIVE_MASK"]], "tmc5160_latch_r_active_shift (c macro)": [[0, "c.TMC5160_LATCH_R_ACTIVE_SHIFT"]], "tmc5160_latch_r_inactive_mask (c macro)": [[0, "c.TMC5160_LATCH_R_INACTIVE_MASK"]], "tmc5160_latch_r_inactive_shift (c macro)": [[0, "c.TMC5160_LATCH_R_INACTIVE_SHIFT"]], "tmc5160_latch_x_act_mask (c macro)": [[0, "c.TMC5160_LATCH_X_ACT_MASK"]], "tmc5160_latch_x_act_shift (c macro)": [[0, "c.TMC5160_LATCH_X_ACT_SHIFT"]], "tmc5160_lost_steps (c macro)": [[0, "c.TMC5160_LOST_STEPS"]], "tmc5160_lost_steps_mask (c macro)": [[0, "c.TMC5160_LOST_STEPS_MASK"]], "tmc5160_lost_steps_shift (c macro)": [[0, "c.TMC5160_LOST_STEPS_SHIFT"]], "tmc5160_max_acceleration (c macro)": [[0, "c.TMC5160_MAX_ACCELERATION"]], "tmc5160_max_velocity (c macro)": [[0, "c.TMC5160_MAX_VELOCITY"]], "tmc5160_mode_hold (c macro)": [[0, "c.TMC5160_MODE_HOLD"]], "tmc5160_mode_position (c macro)": [[0, "c.TMC5160_MODE_POSITION"]], "tmc5160_mode_velneg (c macro)": [[0, "c.TMC5160_MODE_VELNEG"]], "tmc5160_mode_velpos (c macro)": [[0, "c.TMC5160_MODE_VELPOS"]], "tmc5160_motors (c macro)": [[0, "c.TMC5160_MOTORS"]], "tmc5160_mres_mask (c macro)": [[0, "c.TMC5160_MRES_MASK"]], "tmc5160_mres_shift (c macro)": [[0, "c.TMC5160_MRES_SHIFT"]], "tmc5160_mscnt (c macro)": [[0, "c.TMC5160_MSCNT"]], "tmc5160_mscnt_mask (c macro)": [[0, "c.TMC5160_MSCNT_MASK"]], "tmc5160_mscnt_shift (c macro)": [[0, "c.TMC5160_MSCNT_SHIFT"]], "tmc5160_mscuract (c macro)": [[0, "c.TMC5160_MSCURACT"]], "tmc5160_mslut0 (c macro)": [[0, "c.TMC5160_MSLUT0"]], "tmc5160_mslut1 (c macro)": [[0, "c.TMC5160_MSLUT1"]], "tmc5160_mslut2 (c macro)": [[0, "c.TMC5160_MSLUT2"]], "tmc5160_mslut3 (c macro)": [[0, "c.TMC5160_MSLUT3"]], "tmc5160_mslut4 (c macro)": [[0, "c.TMC5160_MSLUT4"]], "tmc5160_mslut5 (c macro)": [[0, "c.TMC5160_MSLUT5"]], "tmc5160_mslut6 (c macro)": [[0, "c.TMC5160_MSLUT6"]], "tmc5160_mslut7 (c macro)": [[0, "c.TMC5160_MSLUT7"]], "tmc5160_mslutsel (c macro)": [[0, "c.TMC5160_MSLUTSEL"]], "tmc5160_mslutstart (c macro)": [[0, "c.TMC5160_MSLUTSTART"]], "tmc5160_multistep_filt_mask (c macro)": [[0, "c.TMC5160_MULTISTEP_FILT_MASK"]], "tmc5160_multistep_filt_shift (c macro)": [[0, "c.TMC5160_MULTISTEP_FILT_SHIFT"]], "tmc5160_n_event_mask (c macro)": [[0, "c.TMC5160_N_EVENT_MASK"]], "tmc5160_n_event_shift (c macro)": [[0, "c.TMC5160_N_EVENT_SHIFT"]], "tmc5160_offset_mask (c macro)": [[0, "c.TMC5160_OFFSET_MASK"]], "tmc5160_offset_read (c macro)": [[0, "c.TMC5160_OFFSET_READ"]], "tmc5160_offset_shift (c macro)": [[0, "c.TMC5160_OFFSET_SHIFT"]], "tmc5160_ofs0_mask (c macro)": [[0, "c.TMC5160_OFS0_MASK"]], "tmc5160_ofs0_shift (c macro)": [[0, "c.TMC5160_OFS0_SHIFT"]], "tmc5160_ofs100_mask (c macro)": [[0, "c.TMC5160_OFS100_MASK"]], "tmc5160_ofs100_shift (c macro)": [[0, "c.TMC5160_OFS100_SHIFT"]], "tmc5160_ofs101_mask (c macro)": [[0, "c.TMC5160_OFS101_MASK"]], "tmc5160_ofs101_shift (c macro)": [[0, "c.TMC5160_OFS101_SHIFT"]], "tmc5160_ofs102_mask (c macro)": [[0, "c.TMC5160_OFS102_MASK"]], "tmc5160_ofs102_shift (c macro)": [[0, "c.TMC5160_OFS102_SHIFT"]], "tmc5160_ofs103_mask (c macro)": [[0, "c.TMC5160_OFS103_MASK"]], "tmc5160_ofs103_shift (c macro)": [[0, "c.TMC5160_OFS103_SHIFT"]], "tmc5160_ofs104_mask (c macro)": [[0, "c.TMC5160_OFS104_MASK"]], "tmc5160_ofs104_shift (c macro)": [[0, "c.TMC5160_OFS104_SHIFT"]], "tmc5160_ofs105_mask (c macro)": [[0, "c.TMC5160_OFS105_MASK"]], "tmc5160_ofs105_shift (c macro)": [[0, "c.TMC5160_OFS105_SHIFT"]], "tmc5160_ofs106_mask (c macro)": [[0, "c.TMC5160_OFS106_MASK"]], "tmc5160_ofs106_shift (c macro)": [[0, "c.TMC5160_OFS106_SHIFT"]], "tmc5160_ofs107_mask (c macro)": [[0, "c.TMC5160_OFS107_MASK"]], "tmc5160_ofs107_shift (c macro)": [[0, "c.TMC5160_OFS107_SHIFT"]], "tmc5160_ofs108_mask (c macro)": [[0, "c.TMC5160_OFS108_MASK"]], "tmc5160_ofs108_shift (c macro)": [[0, "c.TMC5160_OFS108_SHIFT"]], "tmc5160_ofs109_mask (c macro)": [[0, "c.TMC5160_OFS109_MASK"]], "tmc5160_ofs109_shift (c macro)": [[0, "c.TMC5160_OFS109_SHIFT"]], "tmc5160_ofs10_mask (c macro)": [[0, "c.TMC5160_OFS10_MASK"]], "tmc5160_ofs10_shift (c macro)": [[0, "c.TMC5160_OFS10_SHIFT"]], "tmc5160_ofs110_mask (c macro)": [[0, "c.TMC5160_OFS110_MASK"]], "tmc5160_ofs110_shift (c macro)": [[0, "c.TMC5160_OFS110_SHIFT"]], "tmc5160_ofs111_mask (c macro)": [[0, "c.TMC5160_OFS111_MASK"]], "tmc5160_ofs111_shift (c macro)": [[0, "c.TMC5160_OFS111_SHIFT"]], "tmc5160_ofs112_mask (c macro)": [[0, "c.TMC5160_OFS112_MASK"]], "tmc5160_ofs112_shift (c macro)": [[0, "c.TMC5160_OFS112_SHIFT"]], "tmc5160_ofs113_mask (c macro)": [[0, "c.TMC5160_OFS113_MASK"]], "tmc5160_ofs113_shift (c macro)": [[0, "c.TMC5160_OFS113_SHIFT"]], "tmc5160_ofs114_mask (c macro)": [[0, "c.TMC5160_OFS114_MASK"]], "tmc5160_ofs114_shift (c macro)": [[0, "c.TMC5160_OFS114_SHIFT"]], "tmc5160_ofs115_mask (c macro)": [[0, "c.TMC5160_OFS115_MASK"]], "tmc5160_ofs115_shift (c macro)": [[0, "c.TMC5160_OFS115_SHIFT"]], "tmc5160_ofs116_mask (c macro)": [[0, "c.TMC5160_OFS116_MASK"]], "tmc5160_ofs116_shift (c macro)": [[0, "c.TMC5160_OFS116_SHIFT"]], "tmc5160_ofs117_mask (c macro)": [[0, "c.TMC5160_OFS117_MASK"]], "tmc5160_ofs117_shift (c macro)": [[0, "c.TMC5160_OFS117_SHIFT"]], "tmc5160_ofs118_mask (c macro)": [[0, "c.TMC5160_OFS118_MASK"]], "tmc5160_ofs118_shift (c macro)": [[0, "c.TMC5160_OFS118_SHIFT"]], "tmc5160_ofs119_mask (c macro)": [[0, "c.TMC5160_OFS119_MASK"]], "tmc5160_ofs119_shift (c macro)": [[0, "c.TMC5160_OFS119_SHIFT"]], "tmc5160_ofs11_mask (c macro)": [[0, "c.TMC5160_OFS11_MASK"]], "tmc5160_ofs11_shift (c macro)": [[0, "c.TMC5160_OFS11_SHIFT"]], "tmc5160_ofs120_mask (c macro)": [[0, "c.TMC5160_OFS120_MASK"]], "tmc5160_ofs120_shift (c macro)": [[0, "c.TMC5160_OFS120_SHIFT"]], "tmc5160_ofs121_mask (c macro)": [[0, "c.TMC5160_OFS121_MASK"]], "tmc5160_ofs121_shift (c macro)": [[0, "c.TMC5160_OFS121_SHIFT"]], "tmc5160_ofs122_mask (c macro)": [[0, "c.TMC5160_OFS122_MASK"]], "tmc5160_ofs122_shift (c macro)": [[0, "c.TMC5160_OFS122_SHIFT"]], "tmc5160_ofs123_mask (c macro)": [[0, "c.TMC5160_OFS123_MASK"]], "tmc5160_ofs123_shift (c macro)": [[0, "c.TMC5160_OFS123_SHIFT"]], "tmc5160_ofs124_mask (c macro)": [[0, "c.TMC5160_OFS124_MASK"]], "tmc5160_ofs124_shift (c macro)": [[0, "c.TMC5160_OFS124_SHIFT"]], "tmc5160_ofs125_mask (c macro)": [[0, "c.TMC5160_OFS125_MASK"]], "tmc5160_ofs125_shift (c macro)": [[0, "c.TMC5160_OFS125_SHIFT"]], "tmc5160_ofs126_mask (c macro)": [[0, "c.TMC5160_OFS126_MASK"]], "tmc5160_ofs126_shift (c macro)": [[0, "c.TMC5160_OFS126_SHIFT"]], "tmc5160_ofs127_mask (c macro)": [[0, "c.TMC5160_OFS127_MASK"]], "tmc5160_ofs127_shift (c macro)": [[0, "c.TMC5160_OFS127_SHIFT"]], "tmc5160_ofs128_mask (c macro)": [[0, "c.TMC5160_OFS128_MASK"]], "tmc5160_ofs128_shift (c macro)": [[0, "c.TMC5160_OFS128_SHIFT"]], "tmc5160_ofs129_mask (c macro)": [[0, "c.TMC5160_OFS129_MASK"]], "tmc5160_ofs129_shift (c macro)": [[0, "c.TMC5160_OFS129_SHIFT"]], "tmc5160_ofs12_mask (c macro)": [[0, "c.TMC5160_OFS12_MASK"]], "tmc5160_ofs12_shift (c macro)": [[0, "c.TMC5160_OFS12_SHIFT"]], "tmc5160_ofs130_mask (c macro)": [[0, "c.TMC5160_OFS130_MASK"]], "tmc5160_ofs130_shift (c macro)": [[0, "c.TMC5160_OFS130_SHIFT"]], "tmc5160_ofs131_mask (c macro)": [[0, "c.TMC5160_OFS131_MASK"]], "tmc5160_ofs131_shift (c macro)": [[0, "c.TMC5160_OFS131_SHIFT"]], "tmc5160_ofs132_mask (c macro)": [[0, "c.TMC5160_OFS132_MASK"]], "tmc5160_ofs132_shift (c macro)": [[0, "c.TMC5160_OFS132_SHIFT"]], "tmc5160_ofs133_mask (c macro)": [[0, "c.TMC5160_OFS133_MASK"]], "tmc5160_ofs133_shift (c macro)": [[0, "c.TMC5160_OFS133_SHIFT"]], "tmc5160_ofs134_mask (c macro)": [[0, "c.TMC5160_OFS134_MASK"]], "tmc5160_ofs134_shift (c macro)": [[0, "c.TMC5160_OFS134_SHIFT"]], "tmc5160_ofs135_mask (c macro)": [[0, "c.TMC5160_OFS135_MASK"]], "tmc5160_ofs135_shift (c macro)": [[0, "c.TMC5160_OFS135_SHIFT"]], "tmc5160_ofs136_mask (c macro)": [[0, "c.TMC5160_OFS136_MASK"]], "tmc5160_ofs136_shift (c macro)": [[0, "c.TMC5160_OFS136_SHIFT"]], "tmc5160_ofs137_mask (c macro)": [[0, "c.TMC5160_OFS137_MASK"]], "tmc5160_ofs137_shift (c macro)": [[0, "c.TMC5160_OFS137_SHIFT"]], "tmc5160_ofs138_mask (c macro)": [[0, "c.TMC5160_OFS138_MASK"]], "tmc5160_ofs138_shift (c macro)": [[0, "c.TMC5160_OFS138_SHIFT"]], "tmc5160_ofs139_mask (c macro)": [[0, "c.TMC5160_OFS139_MASK"]], "tmc5160_ofs139_shift (c macro)": [[0, "c.TMC5160_OFS139_SHIFT"]], "tmc5160_ofs13_mask (c macro)": [[0, "c.TMC5160_OFS13_MASK"]], "tmc5160_ofs13_shift (c macro)": [[0, "c.TMC5160_OFS13_SHIFT"]], "tmc5160_ofs140_mask (c macro)": [[0, "c.TMC5160_OFS140_MASK"]], "tmc5160_ofs140_shift (c macro)": [[0, "c.TMC5160_OFS140_SHIFT"]], "tmc5160_ofs141_mask (c macro)": [[0, "c.TMC5160_OFS141_MASK"]], "tmc5160_ofs141_shift (c macro)": [[0, "c.TMC5160_OFS141_SHIFT"]], "tmc5160_ofs142_mask (c macro)": [[0, "c.TMC5160_OFS142_MASK"]], "tmc5160_ofs142_shift (c macro)": [[0, "c.TMC5160_OFS142_SHIFT"]], "tmc5160_ofs143_mask (c macro)": [[0, "c.TMC5160_OFS143_MASK"]], "tmc5160_ofs143_shift (c macro)": [[0, "c.TMC5160_OFS143_SHIFT"]], "tmc5160_ofs144_mask (c macro)": [[0, "c.TMC5160_OFS144_MASK"]], "tmc5160_ofs144_shift (c macro)": [[0, "c.TMC5160_OFS144_SHIFT"]], "tmc5160_ofs145_mask (c macro)": [[0, "c.TMC5160_OFS145_MASK"]], "tmc5160_ofs145_shift (c macro)": [[0, "c.TMC5160_OFS145_SHIFT"]], "tmc5160_ofs146_mask (c macro)": [[0, "c.TMC5160_OFS146_MASK"]], "tmc5160_ofs146_shift (c macro)": [[0, "c.TMC5160_OFS146_SHIFT"]], "tmc5160_ofs147_mask (c macro)": [[0, "c.TMC5160_OFS147_MASK"]], "tmc5160_ofs147_shift (c macro)": [[0, "c.TMC5160_OFS147_SHIFT"]], "tmc5160_ofs148_mask (c macro)": [[0, "c.TMC5160_OFS148_MASK"]], "tmc5160_ofs148_shift (c macro)": [[0, "c.TMC5160_OFS148_SHIFT"]], "tmc5160_ofs149_mask (c macro)": [[0, "c.TMC5160_OFS149_MASK"]], "tmc5160_ofs149_shift (c macro)": [[0, "c.TMC5160_OFS149_SHIFT"]], "tmc5160_ofs14_mask (c macro)": [[0, "c.TMC5160_OFS14_MASK"]], "tmc5160_ofs14_shift (c macro)": [[0, "c.TMC5160_OFS14_SHIFT"]], "tmc5160_ofs150_mask (c macro)": [[0, "c.TMC5160_OFS150_MASK"]], "tmc5160_ofs150_shift (c macro)": [[0, "c.TMC5160_OFS150_SHIFT"]], "tmc5160_ofs151_mask (c macro)": [[0, "c.TMC5160_OFS151_MASK"]], "tmc5160_ofs151_shift (c macro)": [[0, "c.TMC5160_OFS151_SHIFT"]], "tmc5160_ofs152_mask (c macro)": [[0, "c.TMC5160_OFS152_MASK"]], "tmc5160_ofs152_shift (c macro)": [[0, "c.TMC5160_OFS152_SHIFT"]], "tmc5160_ofs153_mask (c macro)": [[0, "c.TMC5160_OFS153_MASK"]], "tmc5160_ofs153_shift (c macro)": [[0, "c.TMC5160_OFS153_SHIFT"]], "tmc5160_ofs154_mask (c macro)": [[0, "c.TMC5160_OFS154_MASK"]], "tmc5160_ofs154_shift (c macro)": [[0, "c.TMC5160_OFS154_SHIFT"]], "tmc5160_ofs155_mask (c macro)": [[0, "c.TMC5160_OFS155_MASK"]], "tmc5160_ofs155_shift (c macro)": [[0, "c.TMC5160_OFS155_SHIFT"]], "tmc5160_ofs156_mask (c macro)": [[0, "c.TMC5160_OFS156_MASK"]], "tmc5160_ofs156_shift (c macro)": [[0, "c.TMC5160_OFS156_SHIFT"]], "tmc5160_ofs157_mask (c macro)": [[0, "c.TMC5160_OFS157_MASK"]], "tmc5160_ofs157_shift (c macro)": [[0, "c.TMC5160_OFS157_SHIFT"]], "tmc5160_ofs158_mask (c macro)": [[0, "c.TMC5160_OFS158_MASK"]], "tmc5160_ofs158_shift (c macro)": [[0, "c.TMC5160_OFS158_SHIFT"]], "tmc5160_ofs159_mask (c macro)": [[0, "c.TMC5160_OFS159_MASK"]], "tmc5160_ofs159_shift (c macro)": [[0, "c.TMC5160_OFS159_SHIFT"]], "tmc5160_ofs15_mask (c macro)": [[0, "c.TMC5160_OFS15_MASK"]], "tmc5160_ofs15_shift (c macro)": [[0, "c.TMC5160_OFS15_SHIFT"]], "tmc5160_ofs160_mask (c macro)": [[0, "c.TMC5160_OFS160_MASK"]], "tmc5160_ofs160_shift (c macro)": [[0, "c.TMC5160_OFS160_SHIFT"]], "tmc5160_ofs161_mask (c macro)": [[0, "c.TMC5160_OFS161_MASK"]], "tmc5160_ofs161_shift (c macro)": [[0, "c.TMC5160_OFS161_SHIFT"]], "tmc5160_ofs162_mask (c macro)": [[0, "c.TMC5160_OFS162_MASK"]], "tmc5160_ofs162_shift (c macro)": [[0, "c.TMC5160_OFS162_SHIFT"]], "tmc5160_ofs163_mask (c macro)": [[0, "c.TMC5160_OFS163_MASK"]], "tmc5160_ofs163_shift (c macro)": [[0, "c.TMC5160_OFS163_SHIFT"]], "tmc5160_ofs164_mask (c macro)": [[0, "c.TMC5160_OFS164_MASK"]], "tmc5160_ofs164_shift (c macro)": [[0, "c.TMC5160_OFS164_SHIFT"]], "tmc5160_ofs165_mask (c macro)": [[0, "c.TMC5160_OFS165_MASK"]], "tmc5160_ofs165_shift (c macro)": [[0, "c.TMC5160_OFS165_SHIFT"]], "tmc5160_ofs166_mask (c macro)": [[0, "c.TMC5160_OFS166_MASK"]], "tmc5160_ofs166_shift (c macro)": [[0, "c.TMC5160_OFS166_SHIFT"]], "tmc5160_ofs167_mask (c macro)": [[0, "c.TMC5160_OFS167_MASK"]], "tmc5160_ofs167_shift (c macro)": [[0, "c.TMC5160_OFS167_SHIFT"]], "tmc5160_ofs168_mask (c macro)": [[0, "c.TMC5160_OFS168_MASK"]], "tmc5160_ofs168_shift (c macro)": [[0, "c.TMC5160_OFS168_SHIFT"]], "tmc5160_ofs169_mask (c macro)": [[0, "c.TMC5160_OFS169_MASK"]], "tmc5160_ofs169_shift (c macro)": [[0, "c.TMC5160_OFS169_SHIFT"]], "tmc5160_ofs16_mask (c macro)": [[0, "c.TMC5160_OFS16_MASK"]], "tmc5160_ofs16_shift (c macro)": [[0, "c.TMC5160_OFS16_SHIFT"]], "tmc5160_ofs170_mask (c macro)": [[0, "c.TMC5160_OFS170_MASK"]], "tmc5160_ofs170_shift (c macro)": [[0, "c.TMC5160_OFS170_SHIFT"]], "tmc5160_ofs171_mask (c macro)": [[0, "c.TMC5160_OFS171_MASK"]], "tmc5160_ofs171_shift (c macro)": [[0, "c.TMC5160_OFS171_SHIFT"]], "tmc5160_ofs172_mask (c macro)": [[0, "c.TMC5160_OFS172_MASK"]], "tmc5160_ofs172_shift (c macro)": [[0, "c.TMC5160_OFS172_SHIFT"]], "tmc5160_ofs173_mask (c macro)": [[0, "c.TMC5160_OFS173_MASK"]], "tmc5160_ofs173_shift (c macro)": [[0, "c.TMC5160_OFS173_SHIFT"]], "tmc5160_ofs174_mask (c macro)": [[0, "c.TMC5160_OFS174_MASK"]], "tmc5160_ofs174_shift (c macro)": [[0, "c.TMC5160_OFS174_SHIFT"]], "tmc5160_ofs175_mask (c macro)": [[0, "c.TMC5160_OFS175_MASK"]], "tmc5160_ofs175_shift (c macro)": [[0, "c.TMC5160_OFS175_SHIFT"]], "tmc5160_ofs176_mask (c macro)": [[0, "c.TMC5160_OFS176_MASK"]], "tmc5160_ofs176_shift (c macro)": [[0, "c.TMC5160_OFS176_SHIFT"]], "tmc5160_ofs177_mask (c macro)": [[0, "c.TMC5160_OFS177_MASK"]], "tmc5160_ofs177_shift (c macro)": [[0, "c.TMC5160_OFS177_SHIFT"]], "tmc5160_ofs178_mask (c macro)": [[0, "c.TMC5160_OFS178_MASK"]], "tmc5160_ofs178_shift (c macro)": [[0, "c.TMC5160_OFS178_SHIFT"]], "tmc5160_ofs179_mask (c macro)": [[0, "c.TMC5160_OFS179_MASK"]], "tmc5160_ofs179_shift (c macro)": [[0, "c.TMC5160_OFS179_SHIFT"]], "tmc5160_ofs17_mask (c macro)": [[0, "c.TMC5160_OFS17_MASK"]], "tmc5160_ofs17_shift (c macro)": [[0, "c.TMC5160_OFS17_SHIFT"]], "tmc5160_ofs180_mask (c macro)": [[0, "c.TMC5160_OFS180_MASK"]], "tmc5160_ofs180_shift (c macro)": [[0, "c.TMC5160_OFS180_SHIFT"]], "tmc5160_ofs181_mask (c macro)": [[0, "c.TMC5160_OFS181_MASK"]], "tmc5160_ofs181_shift (c macro)": [[0, "c.TMC5160_OFS181_SHIFT"]], "tmc5160_ofs182_mask (c macro)": [[0, "c.TMC5160_OFS182_MASK"]], "tmc5160_ofs182_shift (c macro)": [[0, "c.TMC5160_OFS182_SHIFT"]], "tmc5160_ofs183_mask (c macro)": [[0, "c.TMC5160_OFS183_MASK"]], "tmc5160_ofs183_shift (c macro)": [[0, "c.TMC5160_OFS183_SHIFT"]], "tmc5160_ofs184_mask (c macro)": [[0, "c.TMC5160_OFS184_MASK"]], "tmc5160_ofs184_shift (c macro)": [[0, "c.TMC5160_OFS184_SHIFT"]], "tmc5160_ofs185_mask (c macro)": [[0, "c.TMC5160_OFS185_MASK"]], "tmc5160_ofs185_shift (c macro)": [[0, "c.TMC5160_OFS185_SHIFT"]], "tmc5160_ofs186_mask (c macro)": [[0, "c.TMC5160_OFS186_MASK"]], "tmc5160_ofs186_shift (c macro)": [[0, "c.TMC5160_OFS186_SHIFT"]], "tmc5160_ofs187_mask (c macro)": [[0, "c.TMC5160_OFS187_MASK"]], "tmc5160_ofs187_shift (c macro)": [[0, "c.TMC5160_OFS187_SHIFT"]], "tmc5160_ofs188_mask (c macro)": [[0, "c.TMC5160_OFS188_MASK"]], "tmc5160_ofs188_shift (c macro)": [[0, "c.TMC5160_OFS188_SHIFT"]], "tmc5160_ofs189_mask (c macro)": [[0, "c.TMC5160_OFS189_MASK"]], "tmc5160_ofs189_shift (c macro)": [[0, "c.TMC5160_OFS189_SHIFT"]], "tmc5160_ofs18_mask (c macro)": [[0, "c.TMC5160_OFS18_MASK"]], "tmc5160_ofs18_shift (c macro)": [[0, "c.TMC5160_OFS18_SHIFT"]], "tmc5160_ofs190_mask (c macro)": [[0, "c.TMC5160_OFS190_MASK"]], "tmc5160_ofs190_shift (c macro)": [[0, "c.TMC5160_OFS190_SHIFT"]], "tmc5160_ofs191_mask (c macro)": [[0, "c.TMC5160_OFS191_MASK"]], "tmc5160_ofs191_shift (c macro)": [[0, "c.TMC5160_OFS191_SHIFT"]], "tmc5160_ofs192_mask (c macro)": [[0, "c.TMC5160_OFS192_MASK"]], "tmc5160_ofs192_shift (c macro)": [[0, "c.TMC5160_OFS192_SHIFT"]], "tmc5160_ofs193_mask (c macro)": [[0, "c.TMC5160_OFS193_MASK"]], "tmc5160_ofs193_shift (c macro)": [[0, "c.TMC5160_OFS193_SHIFT"]], "tmc5160_ofs194_mask (c macro)": [[0, "c.TMC5160_OFS194_MASK"]], "tmc5160_ofs194_shift (c macro)": [[0, "c.TMC5160_OFS194_SHIFT"]], "tmc5160_ofs195_mask (c macro)": [[0, "c.TMC5160_OFS195_MASK"]], "tmc5160_ofs195_shift (c macro)": [[0, "c.TMC5160_OFS195_SHIFT"]], "tmc5160_ofs196_mask (c macro)": [[0, "c.TMC5160_OFS196_MASK"]], "tmc5160_ofs196_shift (c macro)": [[0, "c.TMC5160_OFS196_SHIFT"]], "tmc5160_ofs197_mask (c macro)": [[0, "c.TMC5160_OFS197_MASK"]], "tmc5160_ofs197_shift (c macro)": [[0, "c.TMC5160_OFS197_SHIFT"]], "tmc5160_ofs198_mask (c macro)": [[0, "c.TMC5160_OFS198_MASK"]], "tmc5160_ofs198_shift (c macro)": [[0, "c.TMC5160_OFS198_SHIFT"]], "tmc5160_ofs199_mask (c macro)": [[0, "c.TMC5160_OFS199_MASK"]], "tmc5160_ofs199_shift (c macro)": [[0, "c.TMC5160_OFS199_SHIFT"]], "tmc5160_ofs19_mask (c macro)": [[0, "c.TMC5160_OFS19_MASK"]], "tmc5160_ofs19_shift (c macro)": [[0, "c.TMC5160_OFS19_SHIFT"]], "tmc5160_ofs1_mask (c macro)": [[0, "c.TMC5160_OFS1_MASK"]], "tmc5160_ofs1_shift (c macro)": [[0, "c.TMC5160_OFS1_SHIFT"]], "tmc5160_ofs200_mask (c macro)": [[0, "c.TMC5160_OFS200_MASK"]], "tmc5160_ofs200_shift (c macro)": [[0, "c.TMC5160_OFS200_SHIFT"]], "tmc5160_ofs201_mask (c macro)": [[0, "c.TMC5160_OFS201_MASK"]], "tmc5160_ofs201_shift (c macro)": [[0, "c.TMC5160_OFS201_SHIFT"]], "tmc5160_ofs202_mask (c macro)": [[0, "c.TMC5160_OFS202_MASK"]], "tmc5160_ofs202_shift (c macro)": [[0, "c.TMC5160_OFS202_SHIFT"]], "tmc5160_ofs203_mask (c macro)": [[0, "c.TMC5160_OFS203_MASK"]], "tmc5160_ofs203_shift (c macro)": [[0, "c.TMC5160_OFS203_SHIFT"]], "tmc5160_ofs204_mask (c macro)": [[0, "c.TMC5160_OFS204_MASK"]], "tmc5160_ofs204_shift (c macro)": [[0, "c.TMC5160_OFS204_SHIFT"]], "tmc5160_ofs205_mask (c macro)": [[0, "c.TMC5160_OFS205_MASK"]], "tmc5160_ofs205_shift (c macro)": [[0, "c.TMC5160_OFS205_SHIFT"]], "tmc5160_ofs206_mask (c macro)": [[0, "c.TMC5160_OFS206_MASK"]], "tmc5160_ofs206_shift (c macro)": [[0, "c.TMC5160_OFS206_SHIFT"]], "tmc5160_ofs207_mask (c macro)": [[0, "c.TMC5160_OFS207_MASK"]], "tmc5160_ofs207_shift (c macro)": [[0, "c.TMC5160_OFS207_SHIFT"]], "tmc5160_ofs208_mask (c macro)": [[0, "c.TMC5160_OFS208_MASK"]], "tmc5160_ofs208_shift (c macro)": [[0, "c.TMC5160_OFS208_SHIFT"]], "tmc5160_ofs209_mask (c macro)": [[0, "c.TMC5160_OFS209_MASK"]], "tmc5160_ofs209_shift (c macro)": [[0, "c.TMC5160_OFS209_SHIFT"]], "tmc5160_ofs20_mask (c macro)": [[0, "c.TMC5160_OFS20_MASK"]], "tmc5160_ofs20_shift (c macro)": [[0, "c.TMC5160_OFS20_SHIFT"]], "tmc5160_ofs210_mask (c macro)": [[0, "c.TMC5160_OFS210_MASK"]], "tmc5160_ofs210_shift (c macro)": [[0, "c.TMC5160_OFS210_SHIFT"]], "tmc5160_ofs211_mask (c macro)": [[0, "c.TMC5160_OFS211_MASK"]], "tmc5160_ofs211_shift (c macro)": [[0, "c.TMC5160_OFS211_SHIFT"]], "tmc5160_ofs212_mask (c macro)": [[0, "c.TMC5160_OFS212_MASK"]], "tmc5160_ofs212_shift (c macro)": [[0, "c.TMC5160_OFS212_SHIFT"]], "tmc5160_ofs213_mask (c macro)": [[0, "c.TMC5160_OFS213_MASK"]], "tmc5160_ofs213_shift (c macro)": [[0, "c.TMC5160_OFS213_SHIFT"]], "tmc5160_ofs214_mask (c macro)": [[0, "c.TMC5160_OFS214_MASK"]], "tmc5160_ofs214_shift (c macro)": [[0, "c.TMC5160_OFS214_SHIFT"]], "tmc5160_ofs215_mask (c macro)": [[0, "c.TMC5160_OFS215_MASK"]], "tmc5160_ofs215_shift (c macro)": [[0, "c.TMC5160_OFS215_SHIFT"]], "tmc5160_ofs216_mask (c macro)": [[0, "c.TMC5160_OFS216_MASK"]], "tmc5160_ofs216_shift (c macro)": [[0, "c.TMC5160_OFS216_SHIFT"]], "tmc5160_ofs217_mask (c macro)": [[0, "c.TMC5160_OFS217_MASK"]], "tmc5160_ofs217_shift (c macro)": [[0, "c.TMC5160_OFS217_SHIFT"]], "tmc5160_ofs218_mask (c macro)": [[0, "c.TMC5160_OFS218_MASK"]], "tmc5160_ofs218_shift (c macro)": [[0, "c.TMC5160_OFS218_SHIFT"]], "tmc5160_ofs219_mask (c macro)": [[0, "c.TMC5160_OFS219_MASK"]], "tmc5160_ofs219_shift (c macro)": [[0, "c.TMC5160_OFS219_SHIFT"]], "tmc5160_ofs21_mask (c macro)": [[0, "c.TMC5160_OFS21_MASK"]], "tmc5160_ofs21_shift (c macro)": [[0, "c.TMC5160_OFS21_SHIFT"]], "tmc5160_ofs220_mask (c macro)": [[0, "c.TMC5160_OFS220_MASK"]], "tmc5160_ofs220_shift (c macro)": [[0, "c.TMC5160_OFS220_SHIFT"]], "tmc5160_ofs221_mask (c macro)": [[0, "c.TMC5160_OFS221_MASK"]], "tmc5160_ofs221_shift (c macro)": [[0, "c.TMC5160_OFS221_SHIFT"]], "tmc5160_ofs222_mask (c macro)": [[0, "c.TMC5160_OFS222_MASK"]], "tmc5160_ofs222_shift (c macro)": [[0, "c.TMC5160_OFS222_SHIFT"]], "tmc5160_ofs223_mask (c macro)": [[0, "c.TMC5160_OFS223_MASK"]], "tmc5160_ofs223_shift (c macro)": [[0, "c.TMC5160_OFS223_SHIFT"]], "tmc5160_ofs224_mask (c macro)": [[0, "c.TMC5160_OFS224_MASK"]], "tmc5160_ofs224_shift (c macro)": [[0, "c.TMC5160_OFS224_SHIFT"]], "tmc5160_ofs225_mask (c macro)": [[0, "c.TMC5160_OFS225_MASK"]], "tmc5160_ofs225_shift (c macro)": [[0, "c.TMC5160_OFS225_SHIFT"]], "tmc5160_ofs226_mask (c macro)": [[0, "c.TMC5160_OFS226_MASK"]], "tmc5160_ofs226_shift (c macro)": [[0, "c.TMC5160_OFS226_SHIFT"]], "tmc5160_ofs227_mask (c macro)": [[0, "c.TMC5160_OFS227_MASK"]], "tmc5160_ofs227_shift (c macro)": [[0, "c.TMC5160_OFS227_SHIFT"]], "tmc5160_ofs228_mask (c macro)": [[0, "c.TMC5160_OFS228_MASK"]], "tmc5160_ofs228_shift (c macro)": [[0, "c.TMC5160_OFS228_SHIFT"]], "tmc5160_ofs229_mask (c macro)": [[0, "c.TMC5160_OFS229_MASK"]], "tmc5160_ofs229_shift (c macro)": [[0, "c.TMC5160_OFS229_SHIFT"]], "tmc5160_ofs22_mask (c macro)": [[0, "c.TMC5160_OFS22_MASK"]], "tmc5160_ofs22_shift (c macro)": [[0, "c.TMC5160_OFS22_SHIFT"]], "tmc5160_ofs230_mask (c macro)": [[0, "c.TMC5160_OFS230_MASK"]], "tmc5160_ofs230_shift (c macro)": [[0, "c.TMC5160_OFS230_SHIFT"]], "tmc5160_ofs231_mask (c macro)": [[0, "c.TMC5160_OFS231_MASK"]], "tmc5160_ofs231_shift (c macro)": [[0, "c.TMC5160_OFS231_SHIFT"]], "tmc5160_ofs232_mask (c macro)": [[0, "c.TMC5160_OFS232_MASK"]], "tmc5160_ofs232_shift (c macro)": [[0, "c.TMC5160_OFS232_SHIFT"]], "tmc5160_ofs233_mask (c macro)": [[0, "c.TMC5160_OFS233_MASK"]], "tmc5160_ofs233_shift (c macro)": [[0, "c.TMC5160_OFS233_SHIFT"]], "tmc5160_ofs234_mask (c macro)": [[0, "c.TMC5160_OFS234_MASK"]], "tmc5160_ofs234_shift (c macro)": [[0, "c.TMC5160_OFS234_SHIFT"]], "tmc5160_ofs235_mask (c macro)": [[0, "c.TMC5160_OFS235_MASK"]], "tmc5160_ofs235_shift (c macro)": [[0, "c.TMC5160_OFS235_SHIFT"]], "tmc5160_ofs236_mask (c macro)": [[0, "c.TMC5160_OFS236_MASK"]], "tmc5160_ofs236_shift (c macro)": [[0, "c.TMC5160_OFS236_SHIFT"]], "tmc5160_ofs237_mask (c macro)": [[0, "c.TMC5160_OFS237_MASK"]], "tmc5160_ofs237_shift (c macro)": [[0, "c.TMC5160_OFS237_SHIFT"]], "tmc5160_ofs238_mask (c macro)": [[0, "c.TMC5160_OFS238_MASK"]], "tmc5160_ofs238_shift (c macro)": [[0, "c.TMC5160_OFS238_SHIFT"]], "tmc5160_ofs239_mask (c macro)": [[0, "c.TMC5160_OFS239_MASK"]], "tmc5160_ofs239_shift (c macro)": [[0, "c.TMC5160_OFS239_SHIFT"]], "tmc5160_ofs23_mask (c macro)": [[0, "c.TMC5160_OFS23_MASK"]], "tmc5160_ofs23_shift (c macro)": [[0, "c.TMC5160_OFS23_SHIFT"]], "tmc5160_ofs240_mask (c macro)": [[0, "c.TMC5160_OFS240_MASK"]], "tmc5160_ofs240_shift (c macro)": [[0, "c.TMC5160_OFS240_SHIFT"]], "tmc5160_ofs241_mask (c macro)": [[0, "c.TMC5160_OFS241_MASK"]], "tmc5160_ofs241_shift (c macro)": [[0, "c.TMC5160_OFS241_SHIFT"]], "tmc5160_ofs242_mask (c macro)": [[0, "c.TMC5160_OFS242_MASK"]], "tmc5160_ofs242_shift (c macro)": [[0, "c.TMC5160_OFS242_SHIFT"]], "tmc5160_ofs243_mask (c macro)": [[0, "c.TMC5160_OFS243_MASK"]], "tmc5160_ofs243_shift (c macro)": [[0, "c.TMC5160_OFS243_SHIFT"]], "tmc5160_ofs244_mask (c macro)": [[0, "c.TMC5160_OFS244_MASK"]], "tmc5160_ofs244_shift (c macro)": [[0, "c.TMC5160_OFS244_SHIFT"]], "tmc5160_ofs245_mask (c macro)": [[0, "c.TMC5160_OFS245_MASK"]], "tmc5160_ofs245_shift (c macro)": [[0, "c.TMC5160_OFS245_SHIFT"]], "tmc5160_ofs246_mask (c macro)": [[0, "c.TMC5160_OFS246_MASK"]], "tmc5160_ofs246_shift (c macro)": [[0, "c.TMC5160_OFS246_SHIFT"]], "tmc5160_ofs247_mask (c macro)": [[0, "c.TMC5160_OFS247_MASK"]], "tmc5160_ofs247_shift (c macro)": [[0, "c.TMC5160_OFS247_SHIFT"]], "tmc5160_ofs248_mask (c macro)": [[0, "c.TMC5160_OFS248_MASK"]], "tmc5160_ofs248_shift (c macro)": [[0, "c.TMC5160_OFS248_SHIFT"]], "tmc5160_ofs249_mask (c macro)": [[0, "c.TMC5160_OFS249_MASK"]], "tmc5160_ofs249_shift (c macro)": [[0, "c.TMC5160_OFS249_SHIFT"]], "tmc5160_ofs24_mask (c macro)": [[0, "c.TMC5160_OFS24_MASK"]], "tmc5160_ofs24_shift (c macro)": [[0, "c.TMC5160_OFS24_SHIFT"]], "tmc5160_ofs250_mask (c macro)": [[0, "c.TMC5160_OFS250_MASK"]], "tmc5160_ofs250_shift (c macro)": [[0, "c.TMC5160_OFS250_SHIFT"]], "tmc5160_ofs251_mask (c macro)": [[0, "c.TMC5160_OFS251_MASK"]], "tmc5160_ofs251_shift (c macro)": [[0, "c.TMC5160_OFS251_SHIFT"]], "tmc5160_ofs252_mask (c macro)": [[0, "c.TMC5160_OFS252_MASK"]], "tmc5160_ofs252_shift (c macro)": [[0, "c.TMC5160_OFS252_SHIFT"]], "tmc5160_ofs253_mask (c macro)": [[0, "c.TMC5160_OFS253_MASK"]], "tmc5160_ofs253_shift (c macro)": [[0, "c.TMC5160_OFS253_SHIFT"]], "tmc5160_ofs254_mask (c macro)": [[0, "c.TMC5160_OFS254_MASK"]], "tmc5160_ofs254_shift (c macro)": [[0, "c.TMC5160_OFS254_SHIFT"]], "tmc5160_ofs255_mask (c macro)": [[0, "c.TMC5160_OFS255_MASK"]], "tmc5160_ofs255_shift (c macro)": [[0, "c.TMC5160_OFS255_SHIFT"]], "tmc5160_ofs25_mask (c macro)": [[0, "c.TMC5160_OFS25_MASK"]], "tmc5160_ofs25_shift (c macro)": [[0, "c.TMC5160_OFS25_SHIFT"]], "tmc5160_ofs26_mask (c macro)": [[0, "c.TMC5160_OFS26_MASK"]], "tmc5160_ofs26_shift (c macro)": [[0, "c.TMC5160_OFS26_SHIFT"]], "tmc5160_ofs27_mask (c macro)": [[0, "c.TMC5160_OFS27_MASK"]], "tmc5160_ofs27_shift (c macro)": [[0, "c.TMC5160_OFS27_SHIFT"]], "tmc5160_ofs28_mask (c macro)": [[0, "c.TMC5160_OFS28_MASK"]], "tmc5160_ofs28_shift (c macro)": [[0, "c.TMC5160_OFS28_SHIFT"]], "tmc5160_ofs29_mask (c macro)": [[0, "c.TMC5160_OFS29_MASK"]], "tmc5160_ofs29_shift (c macro)": [[0, "c.TMC5160_OFS29_SHIFT"]], "tmc5160_ofs2_mask (c macro)": [[0, "c.TMC5160_OFS2_MASK"]], "tmc5160_ofs2_shift (c macro)": [[0, "c.TMC5160_OFS2_SHIFT"]], "tmc5160_ofs30_mask (c macro)": [[0, "c.TMC5160_OFS30_MASK"]], "tmc5160_ofs30_shift (c macro)": [[0, "c.TMC5160_OFS30_SHIFT"]], "tmc5160_ofs31_mask (c macro)": [[0, "c.TMC5160_OFS31_MASK"]], "tmc5160_ofs31_shift (c macro)": [[0, "c.TMC5160_OFS31_SHIFT"]], "tmc5160_ofs32_mask (c macro)": [[0, "c.TMC5160_OFS32_MASK"]], "tmc5160_ofs32_shift (c macro)": [[0, "c.TMC5160_OFS32_SHIFT"]], "tmc5160_ofs33_mask (c macro)": [[0, "c.TMC5160_OFS33_MASK"]], "tmc5160_ofs33_shift (c macro)": [[0, "c.TMC5160_OFS33_SHIFT"]], "tmc5160_ofs34_mask (c macro)": [[0, "c.TMC5160_OFS34_MASK"]], "tmc5160_ofs34_shift (c macro)": [[0, "c.TMC5160_OFS34_SHIFT"]], "tmc5160_ofs35_mask (c macro)": [[0, "c.TMC5160_OFS35_MASK"]], "tmc5160_ofs35_shift (c macro)": [[0, "c.TMC5160_OFS35_SHIFT"]], "tmc5160_ofs36_mask (c macro)": [[0, "c.TMC5160_OFS36_MASK"]], "tmc5160_ofs36_shift (c macro)": [[0, "c.TMC5160_OFS36_SHIFT"]], "tmc5160_ofs37_mask (c macro)": [[0, "c.TMC5160_OFS37_MASK"]], "tmc5160_ofs37_shift (c macro)": [[0, "c.TMC5160_OFS37_SHIFT"]], "tmc5160_ofs38_mask (c macro)": [[0, "c.TMC5160_OFS38_MASK"]], "tmc5160_ofs38_shift (c macro)": [[0, "c.TMC5160_OFS38_SHIFT"]], "tmc5160_ofs39_mask (c macro)": [[0, "c.TMC5160_OFS39_MASK"]], "tmc5160_ofs39_shift (c macro)": [[0, "c.TMC5160_OFS39_SHIFT"]], "tmc5160_ofs3_mask (c macro)": [[0, "c.TMC5160_OFS3_MASK"]], "tmc5160_ofs3_shift (c macro)": [[0, "c.TMC5160_OFS3_SHIFT"]], "tmc5160_ofs40_mask (c macro)": [[0, "c.TMC5160_OFS40_MASK"]], "tmc5160_ofs40_shift (c macro)": [[0, "c.TMC5160_OFS40_SHIFT"]], "tmc5160_ofs41_mask (c macro)": [[0, "c.TMC5160_OFS41_MASK"]], "tmc5160_ofs41_shift (c macro)": [[0, "c.TMC5160_OFS41_SHIFT"]], "tmc5160_ofs42_mask (c macro)": [[0, "c.TMC5160_OFS42_MASK"]], "tmc5160_ofs42_shift (c macro)": [[0, "c.TMC5160_OFS42_SHIFT"]], "tmc5160_ofs43_mask (c macro)": [[0, "c.TMC5160_OFS43_MASK"]], "tmc5160_ofs43_shift (c macro)": [[0, "c.TMC5160_OFS43_SHIFT"]], "tmc5160_ofs44_mask (c macro)": [[0, "c.TMC5160_OFS44_MASK"]], "tmc5160_ofs44_shift (c macro)": [[0, "c.TMC5160_OFS44_SHIFT"]], "tmc5160_ofs45_mask (c macro)": [[0, "c.TMC5160_OFS45_MASK"]], "tmc5160_ofs45_shift (c macro)": [[0, "c.TMC5160_OFS45_SHIFT"]], "tmc5160_ofs46_mask (c macro)": [[0, "c.TMC5160_OFS46_MASK"]], "tmc5160_ofs46_shift (c macro)": [[0, "c.TMC5160_OFS46_SHIFT"]], "tmc5160_ofs47_mask (c macro)": [[0, "c.TMC5160_OFS47_MASK"]], "tmc5160_ofs47_shift (c macro)": [[0, "c.TMC5160_OFS47_SHIFT"]], "tmc5160_ofs48_mask (c macro)": [[0, "c.TMC5160_OFS48_MASK"]], "tmc5160_ofs48_shift (c macro)": [[0, "c.TMC5160_OFS48_SHIFT"]], "tmc5160_ofs49_mask (c macro)": [[0, "c.TMC5160_OFS49_MASK"]], "tmc5160_ofs49_shift (c macro)": [[0, "c.TMC5160_OFS49_SHIFT"]], "tmc5160_ofs4_mask (c macro)": [[0, "c.TMC5160_OFS4_MASK"]], "tmc5160_ofs4_shift (c macro)": [[0, "c.TMC5160_OFS4_SHIFT"]], "tmc5160_ofs50_mask (c macro)": [[0, "c.TMC5160_OFS50_MASK"]], "tmc5160_ofs50_shift (c macro)": [[0, "c.TMC5160_OFS50_SHIFT"]], "tmc5160_ofs51_mask (c macro)": [[0, "c.TMC5160_OFS51_MASK"]], "tmc5160_ofs51_shift (c macro)": [[0, "c.TMC5160_OFS51_SHIFT"]], "tmc5160_ofs52_mask (c macro)": [[0, "c.TMC5160_OFS52_MASK"]], "tmc5160_ofs52_shift (c macro)": [[0, "c.TMC5160_OFS52_SHIFT"]], "tmc5160_ofs53_mask (c macro)": [[0, "c.TMC5160_OFS53_MASK"]], "tmc5160_ofs53_shift (c macro)": [[0, "c.TMC5160_OFS53_SHIFT"]], "tmc5160_ofs54_mask (c macro)": [[0, "c.TMC5160_OFS54_MASK"]], "tmc5160_ofs54_shift (c macro)": [[0, "c.TMC5160_OFS54_SHIFT"]], "tmc5160_ofs55_mask (c macro)": [[0, "c.TMC5160_OFS55_MASK"]], "tmc5160_ofs55_shift (c macro)": [[0, "c.TMC5160_OFS55_SHIFT"]], "tmc5160_ofs56_mask (c macro)": [[0, "c.TMC5160_OFS56_MASK"]], "tmc5160_ofs56_shift (c macro)": [[0, "c.TMC5160_OFS56_SHIFT"]], "tmc5160_ofs57_mask (c macro)": [[0, "c.TMC5160_OFS57_MASK"]], "tmc5160_ofs57_shift (c macro)": [[0, "c.TMC5160_OFS57_SHIFT"]], "tmc5160_ofs58_mask (c macro)": [[0, "c.TMC5160_OFS58_MASK"]], "tmc5160_ofs58_shift (c macro)": [[0, "c.TMC5160_OFS58_SHIFT"]], "tmc5160_ofs59_mask (c macro)": [[0, "c.TMC5160_OFS59_MASK"]], "tmc5160_ofs59_shift (c macro)": [[0, "c.TMC5160_OFS59_SHIFT"]], "tmc5160_ofs5_mask (c macro)": [[0, "c.TMC5160_OFS5_MASK"]], "tmc5160_ofs5_shift (c macro)": [[0, "c.TMC5160_OFS5_SHIFT"]], "tmc5160_ofs60_mask (c macro)": [[0, "c.TMC5160_OFS60_MASK"]], "tmc5160_ofs60_shift (c macro)": [[0, "c.TMC5160_OFS60_SHIFT"]], "tmc5160_ofs61_mask (c macro)": [[0, "c.TMC5160_OFS61_MASK"]], "tmc5160_ofs61_shift (c macro)": [[0, "c.TMC5160_OFS61_SHIFT"]], "tmc5160_ofs62_mask (c macro)": [[0, "c.TMC5160_OFS62_MASK"]], "tmc5160_ofs62_shift (c macro)": [[0, "c.TMC5160_OFS62_SHIFT"]], "tmc5160_ofs63_mask (c macro)": [[0, "c.TMC5160_OFS63_MASK"]], "tmc5160_ofs63_shift (c macro)": [[0, "c.TMC5160_OFS63_SHIFT"]], "tmc5160_ofs64_mask (c macro)": [[0, "c.TMC5160_OFS64_MASK"]], "tmc5160_ofs64_shift (c macro)": [[0, "c.TMC5160_OFS64_SHIFT"]], "tmc5160_ofs65_mask (c macro)": [[0, "c.TMC5160_OFS65_MASK"]], "tmc5160_ofs65_shift (c macro)": [[0, "c.TMC5160_OFS65_SHIFT"]], "tmc5160_ofs66_mask (c macro)": [[0, "c.TMC5160_OFS66_MASK"]], "tmc5160_ofs66_shift (c macro)": [[0, "c.TMC5160_OFS66_SHIFT"]], "tmc5160_ofs67_mask (c macro)": [[0, "c.TMC5160_OFS67_MASK"]], "tmc5160_ofs67_shift (c macro)": [[0, "c.TMC5160_OFS67_SHIFT"]], "tmc5160_ofs68_mask (c macro)": [[0, "c.TMC5160_OFS68_MASK"]], "tmc5160_ofs68_shift (c macro)": [[0, "c.TMC5160_OFS68_SHIFT"]], "tmc5160_ofs69_mask (c macro)": [[0, "c.TMC5160_OFS69_MASK"]], "tmc5160_ofs69_shift (c macro)": [[0, "c.TMC5160_OFS69_SHIFT"]], "tmc5160_ofs6_mask (c macro)": [[0, "c.TMC5160_OFS6_MASK"]], "tmc5160_ofs6_shift (c macro)": [[0, "c.TMC5160_OFS6_SHIFT"]], "tmc5160_ofs70_mask (c macro)": [[0, "c.TMC5160_OFS70_MASK"]], "tmc5160_ofs70_shift (c macro)": [[0, "c.TMC5160_OFS70_SHIFT"]], "tmc5160_ofs71_mask (c macro)": [[0, "c.TMC5160_OFS71_MASK"]], "tmc5160_ofs71_shift (c macro)": [[0, "c.TMC5160_OFS71_SHIFT"]], "tmc5160_ofs72_mask (c macro)": [[0, "c.TMC5160_OFS72_MASK"]], "tmc5160_ofs72_shift (c macro)": [[0, "c.TMC5160_OFS72_SHIFT"]], "tmc5160_ofs73_mask (c macro)": [[0, "c.TMC5160_OFS73_MASK"]], "tmc5160_ofs73_shift (c macro)": [[0, "c.TMC5160_OFS73_SHIFT"]], "tmc5160_ofs74_mask (c macro)": [[0, "c.TMC5160_OFS74_MASK"]], "tmc5160_ofs74_shift (c macro)": [[0, "c.TMC5160_OFS74_SHIFT"]], "tmc5160_ofs75_mask (c macro)": [[0, "c.TMC5160_OFS75_MASK"]], "tmc5160_ofs75_shift (c macro)": [[0, "c.TMC5160_OFS75_SHIFT"]], "tmc5160_ofs76_mask (c macro)": [[0, "c.TMC5160_OFS76_MASK"]], "tmc5160_ofs76_shift (c macro)": [[0, "c.TMC5160_OFS76_SHIFT"]], "tmc5160_ofs77_mask (c macro)": [[0, "c.TMC5160_OFS77_MASK"]], "tmc5160_ofs77_shift (c macro)": [[0, "c.TMC5160_OFS77_SHIFT"]], "tmc5160_ofs78_mask (c macro)": [[0, "c.TMC5160_OFS78_MASK"]], "tmc5160_ofs78_shift (c macro)": [[0, "c.TMC5160_OFS78_SHIFT"]], "tmc5160_ofs79_mask (c macro)": [[0, "c.TMC5160_OFS79_MASK"]], "tmc5160_ofs79_shift (c macro)": [[0, "c.TMC5160_OFS79_SHIFT"]], "tmc5160_ofs7_mask (c macro)": [[0, "c.TMC5160_OFS7_MASK"]], "tmc5160_ofs7_shift (c macro)": [[0, "c.TMC5160_OFS7_SHIFT"]], "tmc5160_ofs80_mask (c macro)": [[0, "c.TMC5160_OFS80_MASK"]], "tmc5160_ofs80_shift (c macro)": [[0, "c.TMC5160_OFS80_SHIFT"]], "tmc5160_ofs81_mask (c macro)": [[0, "c.TMC5160_OFS81_MASK"]], "tmc5160_ofs81_shift (c macro)": [[0, "c.TMC5160_OFS81_SHIFT"]], "tmc5160_ofs82_mask (c macro)": [[0, "c.TMC5160_OFS82_MASK"]], "tmc5160_ofs82_shift (c macro)": [[0, "c.TMC5160_OFS82_SHIFT"]], "tmc5160_ofs83_mask (c macro)": [[0, "c.TMC5160_OFS83_MASK"]], "tmc5160_ofs83_shift (c macro)": [[0, "c.TMC5160_OFS83_SHIFT"]], "tmc5160_ofs84_mask (c macro)": [[0, "c.TMC5160_OFS84_MASK"]], "tmc5160_ofs84_shift (c macro)": [[0, "c.TMC5160_OFS84_SHIFT"]], "tmc5160_ofs85_mask (c macro)": [[0, "c.TMC5160_OFS85_MASK"]], "tmc5160_ofs85_shift (c macro)": [[0, "c.TMC5160_OFS85_SHIFT"]], "tmc5160_ofs86_mask (c macro)": [[0, "c.TMC5160_OFS86_MASK"]], "tmc5160_ofs86_shift (c macro)": [[0, "c.TMC5160_OFS86_SHIFT"]], "tmc5160_ofs87_mask (c macro)": [[0, "c.TMC5160_OFS87_MASK"]], "tmc5160_ofs87_shift (c macro)": [[0, "c.TMC5160_OFS87_SHIFT"]], "tmc5160_ofs88_mask (c macro)": [[0, "c.TMC5160_OFS88_MASK"]], "tmc5160_ofs88_shift (c macro)": [[0, "c.TMC5160_OFS88_SHIFT"]], "tmc5160_ofs89_mask (c macro)": [[0, "c.TMC5160_OFS89_MASK"]], "tmc5160_ofs89_shift (c macro)": [[0, "c.TMC5160_OFS89_SHIFT"]], "tmc5160_ofs8_mask (c macro)": [[0, "c.TMC5160_OFS8_MASK"]], "tmc5160_ofs8_shift (c macro)": [[0, "c.TMC5160_OFS8_SHIFT"]], "tmc5160_ofs90_mask (c macro)": [[0, "c.TMC5160_OFS90_MASK"]], "tmc5160_ofs90_shift (c macro)": [[0, "c.TMC5160_OFS90_SHIFT"]], "tmc5160_ofs91_mask (c macro)": [[0, "c.TMC5160_OFS91_MASK"]], "tmc5160_ofs91_shift (c macro)": [[0, "c.TMC5160_OFS91_SHIFT"]], "tmc5160_ofs92_mask (c macro)": [[0, "c.TMC5160_OFS92_MASK"]], "tmc5160_ofs92_shift (c macro)": [[0, "c.TMC5160_OFS92_SHIFT"]], "tmc5160_ofs93_mask (c macro)": [[0, "c.TMC5160_OFS93_MASK"]], "tmc5160_ofs93_shift (c macro)": [[0, "c.TMC5160_OFS93_SHIFT"]], "tmc5160_ofs94_mask (c macro)": [[0, "c.TMC5160_OFS94_MASK"]], "tmc5160_ofs94_shift (c macro)": [[0, "c.TMC5160_OFS94_SHIFT"]], "tmc5160_ofs95_mask (c macro)": [[0, "c.TMC5160_OFS95_MASK"]], "tmc5160_ofs95_shift (c macro)": [[0, "c.TMC5160_OFS95_SHIFT"]], "tmc5160_ofs96_mask (c macro)": [[0, "c.TMC5160_OFS96_MASK"]], "tmc5160_ofs96_shift (c macro)": [[0, "c.TMC5160_OFS96_SHIFT"]], "tmc5160_ofs97_mask (c macro)": [[0, "c.TMC5160_OFS97_MASK"]], "tmc5160_ofs97_shift (c macro)": [[0, "c.TMC5160_OFS97_SHIFT"]], "tmc5160_ofs98_mask (c macro)": [[0, "c.TMC5160_OFS98_MASK"]], "tmc5160_ofs98_shift (c macro)": [[0, "c.TMC5160_OFS98_SHIFT"]], "tmc5160_ofs99_mask (c macro)": [[0, "c.TMC5160_OFS99_MASK"]], "tmc5160_ofs99_shift (c macro)": [[0, "c.TMC5160_OFS99_SHIFT"]], "tmc5160_ofs9_mask (c macro)": [[0, "c.TMC5160_OFS9_MASK"]], "tmc5160_ofs9_shift (c macro)": [[0, "c.TMC5160_OFS9_SHIFT"]], "tmc5160_ola_mask (c macro)": [[0, "c.TMC5160_OLA_MASK"]], "tmc5160_ola_shift (c macro)": [[0, "c.TMC5160_OLA_SHIFT"]], "tmc5160_olb_mask (c macro)": [[0, "c.TMC5160_OLB_MASK"]], "tmc5160_olb_shift (c macro)": [[0, "c.TMC5160_OLB_SHIFT"]], "tmc5160_otpbit_mask (c macro)": [[0, "c.TMC5160_OTPBIT_MASK"]], "tmc5160_otpbit_shift (c macro)": [[0, "c.TMC5160_OTPBIT_SHIFT"]], "tmc5160_otpbyte_mask (c macro)": [[0, "c.TMC5160_OTPBYTE_MASK"]], "tmc5160_otpbyte_shift (c macro)": [[0, "c.TMC5160_OTPBYTE_SHIFT"]], "tmc5160_otpmagic_mask (c macro)": [[0, "c.TMC5160_OTPMAGIC_MASK"]], "tmc5160_otpmagic_shift (c macro)": [[0, "c.TMC5160_OTPMAGIC_SHIFT"]], "tmc5160_otpw_mask (c macro)": [[0, "c.TMC5160_OTPW_MASK"]], "tmc5160_otpw_shift (c macro)": [[0, "c.TMC5160_OTPW_SHIFT"]], "tmc5160_otp_bbm_mask (c macro)": [[0, "c.TMC5160_OTP_BBM_MASK"]], "tmc5160_otp_bbm_shift (c macro)": [[0, "c.TMC5160_OTP_BBM_SHIFT"]], "tmc5160_otp_fclktrim_mask (c macro)": [[0, "c.TMC5160_OTP_FCLKTRIM_MASK"]], "tmc5160_otp_fclktrim_shift (c macro)": [[0, "c.TMC5160_OTP_FCLKTRIM_SHIFT"]], "tmc5160_otp_prog (c macro)": [[0, "c.TMC5160_OTP_PROG"]], "tmc5160_otp_read (c macro)": [[0, "c.TMC5160_OTP_READ"]], "tmc5160_otp_s2_level_mask (c macro)": [[0, "c.TMC5160_OTP_S2_LEVEL_MASK"]], "tmc5160_otp_s2_level_shift (c macro)": [[0, "c.TMC5160_OTP_S2_LEVEL_SHIFT"]], "tmc5160_otp_tbl_mask (c macro)": [[0, "c.TMC5160_OTP_TBL_MASK"]], "tmc5160_otp_tbl_shift (c macro)": [[0, "c.TMC5160_OTP_TBL_SHIFT"]], "tmc5160_otselect_mask (c macro)": [[0, "c.TMC5160_OTSELECT_MASK"]], "tmc5160_otselect_shift (c macro)": [[0, "c.TMC5160_OTSELECT_SHIFT"]], "tmc5160_ot_mask (c macro)": [[0, "c.TMC5160_OT_MASK"]], "tmc5160_ot_shift (c macro)": [[0, "c.TMC5160_OT_SHIFT"]], "tmc5160_output_pin_polarity_mask (c macro)": [[0, "c.TMC5160_OUTPUT_PIN_POLARITY_MASK"]], "tmc5160_output_pin_polarity_shift (c macro)": [[0, "c.TMC5160_OUTPUT_PIN_POLARITY_SHIFT"]], "tmc5160_pol_a_mask (c macro)": [[0, "c.TMC5160_POL_A_MASK"]], "tmc5160_pol_a_shift (c macro)": [[0, "c.TMC5160_POL_A_SHIFT"]], "tmc5160_pol_b_mask (c macro)": [[0, "c.TMC5160_POL_B_MASK"]], "tmc5160_pol_b_shift (c macro)": [[0, "c.TMC5160_POL_B_SHIFT"]], "tmc5160_pol_n_mask (c macro)": [[0, "c.TMC5160_POL_N_MASK"]], "tmc5160_pol_n_shift (c macro)": [[0, "c.TMC5160_POL_N_SHIFT"]], "tmc5160_pol_stop_l_mask (c macro)": [[0, "c.TMC5160_POL_STOP_L_MASK"]], "tmc5160_pol_stop_l_shift (c macro)": [[0, "c.TMC5160_POL_STOP_L_SHIFT"]], "tmc5160_pol_stop_r_mask (c macro)": [[0, "c.TMC5160_POL_STOP_R_MASK"]], "tmc5160_pol_stop_r_shift (c macro)": [[0, "c.TMC5160_POL_STOP_R_SHIFT"]], "tmc5160_position_reached_mask (c macro)": [[0, "c.TMC5160_POSITION_REACHED_MASK"]], "tmc5160_position_reached_shift (c macro)": [[0, "c.TMC5160_POSITION_REACHED_SHIFT"]], "tmc5160_pos_edgeneg_edge_mask (c macro)": [[0, "c.TMC5160_POS_EDGENEG_EDGE_MASK"]], "tmc5160_pos_edgeneg_edge_shift (c macro)": [[0, "c.TMC5160_POS_EDGENEG_EDGE_SHIFT"]], "tmc5160_pwmconf (c macro)": [[0, "c.TMC5160_PWMCONF"]], "tmc5160_pwmscale (c macro)": [[0, "c.TMC5160_PWMSCALE"]], "tmc5160_pwm_auto (c macro)": [[0, "c.TMC5160_PWM_AUTO"]], "tmc5160_pwm_autograd_mask (c macro)": [[0, "c.TMC5160_PWM_AUTOGRAD_MASK"]], "tmc5160_pwm_autograd_shift (c macro)": [[0, "c.TMC5160_PWM_AUTOGRAD_SHIFT"]], "tmc5160_pwm_autoscale_mask (c macro)": [[0, "c.TMC5160_PWM_AUTOSCALE_MASK"]], "tmc5160_pwm_autoscale_shift (c macro)": [[0, "c.TMC5160_PWM_AUTOSCALE_SHIFT"]], "tmc5160_pwm_freq_mask (c macro)": [[0, "c.TMC5160_PWM_FREQ_MASK"]], "tmc5160_pwm_freq_shift (c macro)": [[0, "c.TMC5160_PWM_FREQ_SHIFT"]], "tmc5160_pwm_grad_auto_mask (c macro)": [[0, "c.TMC5160_PWM_GRAD_AUTO_MASK"]], "tmc5160_pwm_grad_auto_shift (c macro)": [[0, "c.TMC5160_PWM_GRAD_AUTO_SHIFT"]], "tmc5160_pwm_grad_mask (c macro)": [[0, "c.TMC5160_PWM_GRAD_MASK"]], "tmc5160_pwm_grad_shift (c macro)": [[0, "c.TMC5160_PWM_GRAD_SHIFT"]], "tmc5160_pwm_lim_mask (c macro)": [[0, "c.TMC5160_PWM_LIM_MASK"]], "tmc5160_pwm_lim_shift (c macro)": [[0, "c.TMC5160_PWM_LIM_SHIFT"]], "tmc5160_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC5160_PWM_OFS_AUTO_MASK"]], "tmc5160_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC5160_PWM_OFS_AUTO_SHIFT"]], "tmc5160_pwm_ofs_mask (c macro)": [[0, "c.TMC5160_PWM_OFS_MASK"]], "tmc5160_pwm_ofs_shift (c macro)": [[0, "c.TMC5160_PWM_OFS_SHIFT"]], "tmc5160_pwm_reg_mask (c macro)": [[0, "c.TMC5160_PWM_REG_MASK"]], "tmc5160_pwm_reg_shift (c macro)": [[0, "c.TMC5160_PWM_REG_SHIFT"]], "tmc5160_pwm_scale_auto_mask (c macro)": [[0, "c.TMC5160_PWM_SCALE_AUTO_MASK"]], "tmc5160_pwm_scale_auto_shift (c macro)": [[0, "c.TMC5160_PWM_SCALE_AUTO_SHIFT"]], "tmc5160_pwm_scale_sum_mask (c macro)": [[0, "c.TMC5160_PWM_SCALE_SUM_MASK"]], "tmc5160_pwm_scale_sum_shift (c macro)": [[0, "c.TMC5160_PWM_SCALE_SUM_SHIFT"]], "tmc5160_rampmode (c macro)": [[0, "c.TMC5160_RAMPMODE"]], "tmc5160_rampmode_mask (c macro)": [[0, "c.TMC5160_RAMPMODE_MASK"]], "tmc5160_rampmode_shift (c macro)": [[0, "c.TMC5160_RAMPMODE_SHIFT"]], "tmc5160_rampstat (c macro)": [[0, "c.TMC5160_RAMPSTAT"]], "tmc5160_recalibrate_mask (c macro)": [[0, "c.TMC5160_RECALIBRATE_MASK"]], "tmc5160_recalibrate_shift (c macro)": [[0, "c.TMC5160_RECALIBRATE_SHIFT"]], "tmc5160_refl_step_mask (c macro)": [[0, "c.TMC5160_REFL_STEP_MASK"]], "tmc5160_refl_step_shift (c macro)": [[0, "c.TMC5160_REFL_STEP_SHIFT"]], "tmc5160_refr_dir_mask (c macro)": [[0, "c.TMC5160_REFR_DIR_MASK"]], "tmc5160_refr_dir_shift (c macro)": [[0, "c.TMC5160_REFR_DIR_SHIFT"]], "tmc5160_register_count (c macro)": [[0, "c.TMC5160_REGISTER_COUNT"]], "tmc5160_reset_mask (c macro)": [[0, "c.TMC5160_RESET_MASK"]], "tmc5160_reset_shift (c macro)": [[0, "c.TMC5160_RESET_SHIFT"]], "tmc5160_rndtf_mask (c macro)": [[0, "c.TMC5160_RNDTF_MASK"]], "tmc5160_rndtf_shift (c macro)": [[0, "c.TMC5160_RNDTF_SHIFT"]], "tmc5160_rs_ev_posreached (c macro)": [[0, "c.TMC5160_RS_EV_POSREACHED"]], "tmc5160_rs_ev_stopl (c macro)": [[0, "c.TMC5160_RS_EV_STOPL"]], "tmc5160_rs_ev_stopr (c macro)": [[0, "c.TMC5160_RS_EV_STOPR"]], "tmc5160_rs_ev_stop_sg (c macro)": [[0, "c.TMC5160_RS_EV_STOP_SG"]], "tmc5160_rs_latchl (c macro)": [[0, "c.TMC5160_RS_LATCHL"]], "tmc5160_rs_latchr (c macro)": [[0, "c.TMC5160_RS_LATCHR"]], "tmc5160_rs_posreached (c macro)": [[0, "c.TMC5160_RS_POSREACHED"]], "tmc5160_rs_secondmove (c macro)": [[0, "c.TMC5160_RS_SECONDMOVE"]], "tmc5160_rs_sg (c macro)": [[0, "c.TMC5160_RS_SG"]], "tmc5160_rs_stopl (c macro)": [[0, "c.TMC5160_RS_STOPL"]], "tmc5160_rs_stopr (c macro)": [[0, "c.TMC5160_RS_STOPR"]], "tmc5160_rs_velreached (c macro)": [[0, "c.TMC5160_RS_VELREACHED"]], "tmc5160_rs_vzero (c macro)": [[0, "c.TMC5160_RS_VZERO"]], "tmc5160_rs_zerowait (c macro)": [[0, "c.TMC5160_RS_ZEROWAIT"]], "tmc5160_s2ga_mask (c macro)": [[0, "c.TMC5160_S2GA_MASK"]], "tmc5160_s2ga_shift (c macro)": [[0, "c.TMC5160_S2GA_SHIFT"]], "tmc5160_s2gb_mask (c macro)": [[0, "c.TMC5160_S2GB_MASK"]], "tmc5160_s2gb_shift (c macro)": [[0, "c.TMC5160_S2GB_SHIFT"]], "tmc5160_s2gnd_level_mask (c macro)": [[0, "c.TMC5160_S2GND_LEVEL_MASK"]], "tmc5160_s2gnd_level_shift (c macro)": [[0, "c.TMC5160_S2GND_LEVEL_SHIFT"]], "tmc5160_s2vsa_mask (c macro)": [[0, "c.TMC5160_S2VSA_MASK"]], "tmc5160_s2vsa_shift (c macro)": [[0, "c.TMC5160_S2VSA_SHIFT"]], "tmc5160_s2vsb_mask (c macro)": [[0, "c.TMC5160_S2VSB_MASK"]], "tmc5160_s2vsb_shift (c macro)": [[0, "c.TMC5160_S2VSB_SHIFT"]], "tmc5160_s2vs_level_mask (c macro)": [[0, "c.TMC5160_S2VS_LEVEL_MASK"]], "tmc5160_s2vs_level_shift (c macro)": [[0, "c.TMC5160_S2VS_LEVEL_SHIFT"]], "tmc5160_sd_mode_mask (c macro)": [[0, "c.TMC5160_SD_MODE_MASK"]], "tmc5160_sd_mode_shift (c macro)": [[0, "c.TMC5160_SD_MODE_SHIFT"]], "tmc5160_second_move_mask (c macro)": [[0, "c.TMC5160_SECOND_MOVE_MASK"]], "tmc5160_second_move_shift (c macro)": [[0, "c.TMC5160_SECOND_MOVE_SHIFT"]], "tmc5160_sedn_mask (c macro)": [[0, "c.TMC5160_SEDN_MASK"]], "tmc5160_sedn_shift (c macro)": [[0, "c.TMC5160_SEDN_SHIFT"]], "tmc5160_seimin_mask (c macro)": [[0, "c.TMC5160_SEIMIN_MASK"]], "tmc5160_seimin_shift (c macro)": [[0, "c.TMC5160_SEIMIN_SHIFT"]], "tmc5160_semax_mask (c macro)": [[0, "c.TMC5160_SEMAX_MASK"]], "tmc5160_semax_shift (c macro)": [[0, "c.TMC5160_SEMAX_SHIFT"]], "tmc5160_semin_mask (c macro)": [[0, "c.TMC5160_SEMIN_MASK"]], "tmc5160_semin_shift (c macro)": [[0, "c.TMC5160_SEMIN_SHIFT"]], "tmc5160_senddelay_mask (c macro)": [[0, "c.TMC5160_SENDDELAY_MASK"]], "tmc5160_senddelay_shift (c macro)": [[0, "c.TMC5160_SENDDELAY_SHIFT"]], "tmc5160_seup_mask (c macro)": [[0, "c.TMC5160_SEUP_MASK"]], "tmc5160_seup_shift (c macro)": [[0, "c.TMC5160_SEUP_SHIFT"]], "tmc5160_sfilt_mask (c macro)": [[0, "c.TMC5160_SFILT_MASK"]], "tmc5160_sfilt_shift (c macro)": [[0, "c.TMC5160_SFILT_SHIFT"]], "tmc5160_sgt_mask (c macro)": [[0, "c.TMC5160_SGT_MASK"]], "tmc5160_sgt_shift (c macro)": [[0, "c.TMC5160_SGT_SHIFT"]], "tmc5160_sg_result_mask (c macro)": [[0, "c.TMC5160_SG_RESULT_MASK"]], "tmc5160_sg_result_shift (c macro)": [[0, "c.TMC5160_SG_RESULT_SHIFT"]], "tmc5160_sg_stop_mask (c macro)": [[0, "c.TMC5160_SG_STOP_MASK"]], "tmc5160_sg_stop_shift (c macro)": [[0, "c.TMC5160_SG_STOP_SHIFT"]], "tmc5160_shaft_mask (c macro)": [[0, "c.TMC5160_SHAFT_MASK"]], "tmc5160_shaft_shift (c macro)": [[0, "c.TMC5160_SHAFT_SHIFT"]], "tmc5160_shortdelay_mask (c macro)": [[0, "c.TMC5160_SHORTDELAY_MASK"]], "tmc5160_shortdelay_shift (c macro)": [[0, "c.TMC5160_SHORTDELAY_SHIFT"]], "tmc5160_shortfilter_mask (c macro)": [[0, "c.TMC5160_SHORTFILTER_MASK"]], "tmc5160_shortfilter_shift (c macro)": [[0, "c.TMC5160_SHORTFILTER_SHIFT"]], "tmc5160_short_conf (c macro)": [[0, "c.TMC5160_SHORT_CONF"]], "tmc5160_slaveaddr_mask (c macro)": [[0, "c.TMC5160_SLAVEADDR_MASK"]], "tmc5160_slaveaddr_shift (c macro)": [[0, "c.TMC5160_SLAVEADDR_SHIFT"]], "tmc5160_slaveconf (c macro)": [[0, "c.TMC5160_SLAVECONF"]], "tmc5160_small_hysteresis_mask (c macro)": [[0, "c.TMC5160_SMALL_HYSTERESIS_MASK"]], "tmc5160_small_hysteresis_shift (c macro)": [[0, "c.TMC5160_SMALL_HYSTERESIS_SHIFT"]], "tmc5160_spi_status_driver_error_mask (c macro)": [[0, "c.TMC5160_SPI_STATUS_DRIVER_ERROR_MASK"]], "tmc5160_spi_status_driver_error_shift (c macro)": [[0, "c.TMC5160_SPI_STATUS_DRIVER_ERROR_SHIFT"]], "tmc5160_spi_status_position_reached_mask (c macro)": [[0, "c.TMC5160_SPI_STATUS_POSITION_REACHED_MASK"]], "tmc5160_spi_status_position_reached_shift (c macro)": [[0, "c.TMC5160_SPI_STATUS_POSITION_REACHED_SHIFT"]], "tmc5160_spi_status_reset_flag_mask (c macro)": [[0, "c.TMC5160_SPI_STATUS_RESET_FLAG_MASK"]], "tmc5160_spi_status_reset_flag_shift (c macro)": [[0, "c.TMC5160_SPI_STATUS_RESET_FLAG_SHIFT"]], "tmc5160_spi_status_sg2_mask (c macro)": [[0, "c.TMC5160_SPI_STATUS_SG2_MASK"]], "tmc5160_spi_status_sg2_shift (c macro)": [[0, "c.TMC5160_SPI_STATUS_SG2_SHIFT"]], "tmc5160_spi_status_standstill_mask (c macro)": [[0, "c.TMC5160_SPI_STATUS_STANDSTILL_MASK"]], "tmc5160_spi_status_standstill_shift (c macro)": [[0, "c.TMC5160_SPI_STATUS_STANDSTILL_SHIFT"]], "tmc5160_spi_status_status_stop_l_mask (c macro)": [[0, "c.TMC5160_SPI_STATUS_STATUS_STOP_L_MASK"]], "tmc5160_spi_status_status_stop_l_shift (c macro)": [[0, "c.TMC5160_SPI_STATUS_STATUS_STOP_L_SHIFT"]], "tmc5160_spi_status_status_stop_r_mask (c macro)": [[0, "c.TMC5160_SPI_STATUS_STATUS_STOP_R_MASK"]], "tmc5160_spi_status_status_stop_r_shift (c macro)": [[0, "c.TMC5160_SPI_STATUS_STATUS_STOP_R_SHIFT"]], "tmc5160_spi_status_velocity_reached_mask (c macro)": [[0, "c.TMC5160_SPI_STATUS_VELOCITY_REACHED_MASK"]], "tmc5160_spi_status_velocity_reached_shift (c macro)": [[0, "c.TMC5160_SPI_STATUS_VELOCITY_REACHED_SHIFT"]], "tmc5160_stallguard_mask (c macro)": [[0, "c.TMC5160_STALLGUARD_MASK"]], "tmc5160_stallguard_shift (c macro)": [[0, "c.TMC5160_STALLGUARD_SHIFT"]], "tmc5160_start_sin90_mask (c macro)": [[0, "c.TMC5160_START_SIN90_MASK"]], "tmc5160_start_sin90_shift (c macro)": [[0, "c.TMC5160_START_SIN90_SHIFT"]], "tmc5160_start_sin_mask (c macro)": [[0, "c.TMC5160_START_SIN_MASK"]], "tmc5160_start_sin_shift (c macro)": [[0, "c.TMC5160_START_SIN_SHIFT"]], "tmc5160_status_latch_l_mask (c macro)": [[0, "c.TMC5160_STATUS_LATCH_L_MASK"]], "tmc5160_status_latch_l_shift (c macro)": [[0, "c.TMC5160_STATUS_LATCH_L_SHIFT"]], "tmc5160_status_latch_r_mask (c macro)": [[0, "c.TMC5160_STATUS_LATCH_R_MASK"]], "tmc5160_status_latch_r_shift (c macro)": [[0, "c.TMC5160_STATUS_LATCH_R_SHIFT"]], "tmc5160_status_sg_mask (c macro)": [[0, "c.TMC5160_STATUS_SG_MASK"]], "tmc5160_status_sg_shift (c macro)": [[0, "c.TMC5160_STATUS_SG_SHIFT"]], "tmc5160_status_stop_l_mask (c macro)": [[0, "c.TMC5160_STATUS_STOP_L_MASK"]], "tmc5160_status_stop_l_shift (c macro)": [[0, "c.TMC5160_STATUS_STOP_L_SHIFT"]], "tmc5160_status_stop_r_mask (c macro)": [[0, "c.TMC5160_STATUS_STOP_R_MASK"]], "tmc5160_status_stop_r_shift (c macro)": [[0, "c.TMC5160_STATUS_STOP_R_SHIFT"]], "tmc5160_stealth_mask (c macro)": [[0, "c.TMC5160_STEALTH_MASK"]], "tmc5160_stealth_shift (c macro)": [[0, "c.TMC5160_STEALTH_SHIFT"]], "tmc5160_stop_enable_mask (c macro)": [[0, "c.TMC5160_STOP_ENABLE_MASK"]], "tmc5160_stop_enable_shift (c macro)": [[0, "c.TMC5160_STOP_ENABLE_SHIFT"]], "tmc5160_stop_l_enable_mask (c macro)": [[0, "c.TMC5160_STOP_L_ENABLE_MASK"]], "tmc5160_stop_l_enable_shift (c macro)": [[0, "c.TMC5160_STOP_L_ENABLE_SHIFT"]], "tmc5160_stop_r_enable_mask (c macro)": [[0, "c.TMC5160_STOP_R_ENABLE_MASK"]], "tmc5160_stop_r_enable_shift (c macro)": [[0, "c.TMC5160_STOP_R_ENABLE_SHIFT"]], "tmc5160_stst_mask (c macro)": [[0, "c.TMC5160_STST_MASK"]], "tmc5160_stst_shift (c macro)": [[0, "c.TMC5160_STST_SHIFT"]], "tmc5160_swap_lr_mask (c macro)": [[0, "c.TMC5160_SWAP_LR_MASK"]], "tmc5160_swap_lr_shift (c macro)": [[0, "c.TMC5160_SWAP_LR_SHIFT"]], "tmc5160_swcomp_in_mask (c macro)": [[0, "c.TMC5160_SWCOMP_IN_MASK"]], "tmc5160_swcomp_in_shift (c macro)": [[0, "c.TMC5160_SWCOMP_IN_SHIFT"]], "tmc5160_swmode (c macro)": [[0, "c.TMC5160_SWMODE"]], "tmc5160_sw_latch_enc (c macro)": [[0, "c.TMC5160_SW_LATCH_ENC"]], "tmc5160_sw_latch_l_act (c macro)": [[0, "c.TMC5160_SW_LATCH_L_ACT"]], "tmc5160_sw_latch_l_inact (c macro)": [[0, "c.TMC5160_SW_LATCH_L_INACT"]], "tmc5160_sw_latch_r_act (c macro)": [[0, "c.TMC5160_SW_LATCH_R_ACT"]], "tmc5160_sw_latch_r_inact (c macro)": [[0, "c.TMC5160_SW_LATCH_R_INACT"]], "tmc5160_sw_sg_stop (c macro)": [[0, "c.TMC5160_SW_SG_STOP"]], "tmc5160_sw_softstop (c macro)": [[0, "c.TMC5160_SW_SOFTSTOP"]], "tmc5160_sw_stopl_enable (c macro)": [[0, "c.TMC5160_SW_STOPL_ENABLE"]], "tmc5160_sw_stopl_polarity (c macro)": [[0, "c.TMC5160_SW_STOPL_POLARITY"]], "tmc5160_sw_stopr_enable (c macro)": [[0, "c.TMC5160_SW_STOPR_ENABLE"]], "tmc5160_sw_stopr_polarity (c macro)": [[0, "c.TMC5160_SW_STOPR_POLARITY"]], "tmc5160_sw_swap_lr (c macro)": [[0, "c.TMC5160_SW_SWAP_LR"]], "tmc5160_tbl_mask (c macro)": [[0, "c.TMC5160_TBL_MASK"]], "tmc5160_tbl_shift (c macro)": [[0, "c.TMC5160_TBL_SHIFT"]], "tmc5160_tcoolthrs (c macro)": [[0, "c.TMC5160_TCOOLTHRS"]], "tmc5160_tcoolthrs_mask (c macro)": [[0, "c.TMC5160_TCOOLTHRS_MASK"]], "tmc5160_tcoolthrs_shift (c macro)": [[0, "c.TMC5160_TCOOLTHRS_SHIFT"]], "tmc5160_test_mode_mask (c macro)": [[0, "c.TMC5160_TEST_MODE_MASK"]], "tmc5160_test_mode_shift (c macro)": [[0, "c.TMC5160_TEST_MODE_SHIFT"]], "tmc5160_tfd_3_mask (c macro)": [[0, "c.TMC5160_TFD_3_MASK"]], "tmc5160_tfd_3_shift (c macro)": [[0, "c.TMC5160_TFD_3_SHIFT"]], "tmc5160_tfd_all_mask (c macro)": [[0, "c.TMC5160_TFD_ALL_MASK"]], "tmc5160_tfd_all_shift (c macro)": [[0, "c.TMC5160_TFD_ALL_SHIFT"]], "tmc5160_thigh (c macro)": [[0, "c.TMC5160_THIGH"]], "tmc5160_thigh_mask (c macro)": [[0, "c.TMC5160_THIGH_MASK"]], "tmc5160_thigh_shift (c macro)": [[0, "c.TMC5160_THIGH_SHIFT"]], "tmc5160_toff_mask (c macro)": [[0, "c.TMC5160_TOFF_MASK"]], "tmc5160_toff_shift (c macro)": [[0, "c.TMC5160_TOFF_SHIFT"]], "tmc5160_tpfd_mask (c macro)": [[0, "c.TMC5160_TPFD_MASK"]], "tmc5160_tpfd_shift (c macro)": [[0, "c.TMC5160_TPFD_SHIFT"]], "tmc5160_tpowerdown (c macro)": [[0, "c.TMC5160_TPOWERDOWN"]], "tmc5160_tpowerdown_mask (c macro)": [[0, "c.TMC5160_TPOWERDOWN_MASK"]], "tmc5160_tpowerdown_shift (c macro)": [[0, "c.TMC5160_TPOWERDOWN_SHIFT"]], "tmc5160_tpwmthrs (c macro)": [[0, "c.TMC5160_TPWMTHRS"]], "tmc5160_tpwmthrs_mask (c macro)": [[0, "c.TMC5160_TPWMTHRS_MASK"]], "tmc5160_tpwmthrs_shift (c macro)": [[0, "c.TMC5160_TPWMTHRS_SHIFT"]], "tmc5160_tstep (c macro)": [[0, "c.TMC5160_TSTEP"]], "tmc5160_tstep_mask (c macro)": [[0, "c.TMC5160_TSTEP_MASK"]], "tmc5160_tstep_shift (c macro)": [[0, "c.TMC5160_TSTEP_SHIFT"]], "tmc5160_tzerowait (c macro)": [[0, "c.TMC5160_TZEROWAIT"]], "tmc5160_tzerowait_mask (c macro)": [[0, "c.TMC5160_TZEROWAIT_MASK"]], "tmc5160_tzerowait_shift (c macro)": [[0, "c.TMC5160_TZEROWAIT_SHIFT"]], "tmc5160_t_zerowait_active_mask (c macro)": [[0, "c.TMC5160_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5160_t_zerowait_active_shift (c macro)": [[0, "c.TMC5160_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5160_uv_cp_mask (c macro)": [[0, "c.TMC5160_UV_CP_MASK"]], "tmc5160_uv_cp_shift (c macro)": [[0, "c.TMC5160_UV_CP_SHIFT"]], "tmc5160_v1 (c macro)": [[0, "c.TMC5160_V1"]], "tmc5160_v1__mask (c macro)": [[0, "c.TMC5160_V1__MASK"]], "tmc5160_v1__shift (c macro)": [[0, "c.TMC5160_V1__SHIFT"]], "tmc5160_vactual (c macro)": [[0, "c.TMC5160_VACTUAL"]], "tmc5160_vactual_mask (c macro)": [[0, "c.TMC5160_VACTUAL_MASK"]], "tmc5160_vactual_shift (c macro)": [[0, "c.TMC5160_VACTUAL_SHIFT"]], "tmc5160_vdcmin (c macro)": [[0, "c.TMC5160_VDCMIN"]], "tmc5160_vdcmin_mask (c macro)": [[0, "c.TMC5160_VDCMIN_MASK"]], "tmc5160_vdcmin_shift (c macro)": [[0, "c.TMC5160_VDCMIN_SHIFT"]], "tmc5160_velocity_reached_mask (c macro)": [[0, "c.TMC5160_VELOCITY_REACHED_MASK"]], "tmc5160_velocity_reached_shift (c macro)": [[0, "c.TMC5160_VELOCITY_REACHED_SHIFT"]], "tmc5160_version_mask (c macro)": [[0, "c.TMC5160_VERSION_MASK"]], "tmc5160_version_shift (c macro)": [[0, "c.TMC5160_VERSION_SHIFT"]], "tmc5160_vhighchm_mask (c macro)": [[0, "c.TMC5160_VHIGHCHM_MASK"]], "tmc5160_vhighchm_shift (c macro)": [[0, "c.TMC5160_VHIGHCHM_SHIFT"]], "tmc5160_vhighfs_mask (c macro)": [[0, "c.TMC5160_VHIGHFS_MASK"]], "tmc5160_vhighfs_shift (c macro)": [[0, "c.TMC5160_VHIGHFS_SHIFT"]], "tmc5160_vmax (c macro)": [[0, "c.TMC5160_VMAX"]], "tmc5160_vmax_mask (c macro)": [[0, "c.TMC5160_VMAX_MASK"]], "tmc5160_vmax_shift (c macro)": [[0, "c.TMC5160_VMAX_SHIFT"]], "tmc5160_vsense_mask (c macro)": [[0, "c.TMC5160_VSENSE_MASK"]], "tmc5160_vsense_shift (c macro)": [[0, "c.TMC5160_VSENSE_SHIFT"]], "tmc5160_vstart (c macro)": [[0, "c.TMC5160_VSTART"]], "tmc5160_vstart_mask (c macro)": [[0, "c.TMC5160_VSTART_MASK"]], "tmc5160_vstart_shift (c macro)": [[0, "c.TMC5160_VSTART_SHIFT"]], "tmc5160_vstop (c macro)": [[0, "c.TMC5160_VSTOP"]], "tmc5160_vstop_mask (c macro)": [[0, "c.TMC5160_VSTOP_MASK"]], "tmc5160_vstop_shift (c macro)": [[0, "c.TMC5160_VSTOP_SHIFT"]], "tmc5160_vzero_mask (c macro)": [[0, "c.TMC5160_VZERO_MASK"]], "tmc5160_vzero_shift (c macro)": [[0, "c.TMC5160_VZERO_SHIFT"]], "tmc5160_w0_mask (c macro)": [[0, "c.TMC5160_W0_MASK"]], "tmc5160_w0_shift (c macro)": [[0, "c.TMC5160_W0_SHIFT"]], "tmc5160_w1_mask (c macro)": [[0, "c.TMC5160_W1_MASK"]], "tmc5160_w1_shift (c macro)": [[0, "c.TMC5160_W1_SHIFT"]], "tmc5160_w2_mask (c macro)": [[0, "c.TMC5160_W2_MASK"]], "tmc5160_w2_shift (c macro)": [[0, "c.TMC5160_W2_SHIFT"]], "tmc5160_w3_mask (c macro)": [[0, "c.TMC5160_W3_MASK"]], "tmc5160_w3_shift (c macro)": [[0, "c.TMC5160_W3_SHIFT"]], "tmc5160_write_bit (c macro)": [[0, "c.TMC5160_WRITE_BIT"]], "tmc5160_x1_mask (c macro)": [[0, "c.TMC5160_X1_MASK"]], "tmc5160_x1_shift (c macro)": [[0, "c.TMC5160_X1_SHIFT"]], "tmc5160_x2_mask (c macro)": [[0, "c.TMC5160_X2_MASK"]], "tmc5160_x2_shift (c macro)": [[0, "c.TMC5160_X2_SHIFT"]], "tmc5160_x3_mask (c macro)": [[0, "c.TMC5160_X3_MASK"]], "tmc5160_x3_shift (c macro)": [[0, "c.TMC5160_X3_SHIFT"]], "tmc5160_xactual (c macro)": [[0, "c.TMC5160_XACTUAL"]], "tmc5160_xactual_mask (c macro)": [[0, "c.TMC5160_XACTUAL_MASK"]], "tmc5160_xactual_shift (c macro)": [[0, "c.TMC5160_XACTUAL_SHIFT"]], "tmc5160_xenc (c macro)": [[0, "c.TMC5160_XENC"]], "tmc5160_xlatch (c macro)": [[0, "c.TMC5160_XLATCH"]], "tmc5160_xlatch_mask (c macro)": [[0, "c.TMC5160_XLATCH_MASK"]], "tmc5160_xlatch_shift (c macro)": [[0, "c.TMC5160_XLATCH_SHIFT"]], "tmc5160_xtarget (c macro)": [[0, "c.TMC5160_XTARGET"]], "tmc5160_xtarget_mask (c macro)": [[0, "c.TMC5160_XTARGET_MASK"]], "tmc5160_xtarget_shift (c macro)": [[0, "c.TMC5160_XTARGET_SHIFT"]], "tmc5160_x_compare (c macro)": [[0, "c.TMC5160_X_COMPARE"]], "tmc5160_x_compare_mask (c macro)": [[0, "c.TMC5160_X_COMPARE_MASK"]], "tmc5160_x_compare_shift (c macro)": [[0, "c.TMC5160_X_COMPARE_SHIFT"]], "tmc5160_x_enc_mask (c macro)": [[0, "c.TMC5160_X_ENC_MASK"]], "tmc5160_x_enc_shift (c macro)": [[0, "c.TMC5160_X_ENC_SHIFT"]], "tmc5160__mask (c macro)": [[0, "c.TMC5160__MASK"]], "tmc5160__shift (c macro)": [[0, "c.TMC5160__SHIFT"]], "tmc5240typedef (c++ struct)": [[0, "_CPPv414TMC5240TypeDef"]], "tmc5240typedef::config (c++ member)": [[0, "_CPPv4N14TMC5240TypeDef6configE"]], "tmc5240typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5240TypeDef7oldTickE"]], "tmc5240typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC5240TypeDef4oldXE"]], "tmc5240typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5240TypeDef14registerAccessE"]], "tmc5240typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5240TypeDef18registerResetStateE"]], "tmc5240typedef::slaveaddress (c++ member)": [[0, "_CPPv4N14TMC5240TypeDef12slaveAddressE"]], "tmc5240typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5240TypeDef8velocityE"]], "tmc5240_a1 (c macro)": [[0, "c.TMC5240_A1"]], "tmc5240_a1_mask (c macro)": [[0, "c.TMC5240_A1_MASK"]], "tmc5240_a1_shift (c macro)": [[0, "c.TMC5240_A1_SHIFT"]], "tmc5240_a2 (c macro)": [[0, "c.TMC5240_A2"]], "tmc5240_a2_mask (c macro)": [[0, "c.TMC5240_A2_MASK"]], "tmc5240_a2_shift (c macro)": [[0, "c.TMC5240_A2_SHIFT"]], "tmc5240_aactual (c macro)": [[0, "c.TMC5240_AACTUAL"]], "tmc5240_aactual_mask (c macro)": [[0, "c.TMC5240_AACTUAL_MASK"]], "tmc5240_aactual_shift (c macro)": [[0, "c.TMC5240_AACTUAL_SHIFT"]], "tmc5240_adc_ain_mask (c macro)": [[0, "c.TMC5240_ADC_AIN_MASK"]], "tmc5240_adc_ain_shift (c macro)": [[0, "c.TMC5240_ADC_AIN_SHIFT"]], "tmc5240_adc_err_mask (c macro)": [[0, "c.TMC5240_ADC_ERR_MASK"]], "tmc5240_adc_err_shift (c macro)": [[0, "c.TMC5240_ADC_ERR_SHIFT"]], "tmc5240_adc_temp (c macro)": [[0, "c.TMC5240_ADC_TEMP"]], "tmc5240_adc_temp_mask (c macro)": [[0, "c.TMC5240_ADC_TEMP_MASK"]], "tmc5240_adc_temp_shift (c macro)": [[0, "c.TMC5240_ADC_TEMP_SHIFT"]], "tmc5240_adc_vsupply_ain (c macro)": [[0, "c.TMC5240_ADC_VSUPPLY_AIN"]], "tmc5240_adc_vsupply_mask (c macro)": [[0, "c.TMC5240_ADC_VSUPPLY_MASK"]], "tmc5240_adc_vsupply_shift (c macro)": [[0, "c.TMC5240_ADC_VSUPPLY_SHIFT"]], "tmc5240_address_mask (c macro)": [[0, "c.TMC5240_ADDRESS_MASK"]], "tmc5240_amax (c macro)": [[0, "c.TMC5240_AMAX"]], "tmc5240_amax_mask (c macro)": [[0, "c.TMC5240_AMAX_MASK"]], "tmc5240_amax_shift (c macro)": [[0, "c.TMC5240_AMAX_SHIFT"]], "tmc5240_bbm_clks_mask (c macro)": [[0, "c.TMC5240_BBM_CLKS_MASK"]], "tmc5240_bbm_clks_shift (c macro)": [[0, "c.TMC5240_BBM_CLKS_SHIFT"]], "tmc5240_chm_mask (c macro)": [[0, "c.TMC5240_CHM_MASK"]], "tmc5240_chm_shift (c macro)": [[0, "c.TMC5240_CHM_SHIFT"]], "tmc5240_chopconf (c macro)": [[0, "c.TMC5240_CHOPCONF"]], "tmc5240_clr_cont_mask (c macro)": [[0, "c.TMC5240_CLR_CONT_MASK"]], "tmc5240_clr_cont_shift (c macro)": [[0, "c.TMC5240_CLR_CONT_SHIFT"]], "tmc5240_clr_enc_x_mask (c macro)": [[0, "c.TMC5240_CLR_ENC_X_MASK"]], "tmc5240_clr_enc_x_shift (c macro)": [[0, "c.TMC5240_CLR_ENC_X_SHIFT"]], "tmc5240_clr_once_mask (c macro)": [[0, "c.TMC5240_CLR_ONCE_MASK"]], "tmc5240_clr_once_shift (c macro)": [[0, "c.TMC5240_CLR_ONCE_SHIFT"]], "tmc5240_comp_a1_a2_mask (c macro)": [[0, "c.TMC5240_COMP_A1_A2_MASK"]], "tmc5240_comp_a1_a2_shift (c macro)": [[0, "c.TMC5240_COMP_A1_A2_SHIFT"]], "tmc5240_comp_a_mask (c macro)": [[0, "c.TMC5240_COMP_A_MASK"]], "tmc5240_comp_a_shift (c macro)": [[0, "c.TMC5240_COMP_A_SHIFT"]], "tmc5240_comp_b1_b2_mask (c macro)": [[0, "c.TMC5240_COMP_B1_B2_MASK"]], "tmc5240_comp_b1_b2_shift (c macro)": [[0, "c.TMC5240_COMP_B1_B2_SHIFT"]], "tmc5240_comp_b_mask (c macro)": [[0, "c.TMC5240_COMP_B_MASK"]], "tmc5240_comp_b_shift (c macro)": [[0, "c.TMC5240_COMP_B_SHIFT"]], "tmc5240_coolconf (c macro)": [[0, "c.TMC5240_COOLCONF"]], "tmc5240_cs_actual_mask (c macro)": [[0, "c.TMC5240_CS_ACTUAL_MASK"]], "tmc5240_cs_actual_shift (c macro)": [[0, "c.TMC5240_CS_ACTUAL_SHIFT"]], "tmc5240_current_range_mask (c macro)": [[0, "c.TMC5240_CURRENT_RANGE_MASK"]], "tmc5240_current_range_shift (c macro)": [[0, "c.TMC5240_CURRENT_RANGE_SHIFT"]], "tmc5240_cur_a_mask (c macro)": [[0, "c.TMC5240_CUR_A_MASK"]], "tmc5240_cur_a_shift (c macro)": [[0, "c.TMC5240_CUR_A_SHIFT"]], "tmc5240_cur_b_mask (c macro)": [[0, "c.TMC5240_CUR_B_MASK"]], "tmc5240_cur_b_shift (c macro)": [[0, "c.TMC5240_CUR_B_SHIFT"]], "tmc5240_d1 (c macro)": [[0, "c.TMC5240_D1"]], "tmc5240_d1_mask (c macro)": [[0, "c.TMC5240_D1_MASK"]], "tmc5240_d1_shift (c macro)": [[0, "c.TMC5240_D1_SHIFT"]], "tmc5240_d2 (c macro)": [[0, "c.TMC5240_D2"]], "tmc5240_d2_mask (c macro)": [[0, "c.TMC5240_D2_MASK"]], "tmc5240_d2_shift (c macro)": [[0, "c.TMC5240_D2_SHIFT"]], "tmc5240_dcctrl (c macro)": [[0, "c.TMC5240_DCCTRL"]], "tmc5240_dc_sg_mask (c macro)": [[0, "c.TMC5240_DC_SG_MASK"]], "tmc5240_dc_sg_shift (c macro)": [[0, "c.TMC5240_DC_SG_SHIFT"]], "tmc5240_dc_time_mask (c macro)": [[0, "c.TMC5240_DC_TIME_MASK"]], "tmc5240_dc_time_shift (c macro)": [[0, "c.TMC5240_DC_TIME_SHIFT"]], "tmc5240_dedge_mask (c macro)": [[0, "c.TMC5240_DEDGE_MASK"]], "tmc5240_dedge_shift (c macro)": [[0, "c.TMC5240_DEDGE_SHIFT"]], "tmc5240_deviation_warn_mask (c macro)": [[0, "c.TMC5240_DEVIATION_WARN_MASK"]], "tmc5240_deviation_warn_shift (c macro)": [[0, "c.TMC5240_DEVIATION_WARN_SHIFT"]], "tmc5240_diag0_error_mask (c macro)": [[0, "c.TMC5240_DIAG0_ERROR_MASK"]], "tmc5240_diag0_error_shift (c macro)": [[0, "c.TMC5240_DIAG0_ERROR_SHIFT"]], "tmc5240_diag0_int_pushpull_mask (c macro)": [[0, "c.TMC5240_DIAG0_INT_PUSHPULL_MASK"]], "tmc5240_diag0_int_pushpull_shift (c macro)": [[0, "c.TMC5240_DIAG0_INT_PUSHPULL_SHIFT"]], "tmc5240_diag0_otpw_mask (c macro)": [[0, "c.TMC5240_DIAG0_OTPW_MASK"]], "tmc5240_diag0_otpw_shift (c macro)": [[0, "c.TMC5240_DIAG0_OTPW_SHIFT"]], "tmc5240_diag0_stall_step_mask (c macro)": [[0, "c.TMC5240_DIAG0_STALL_STEP_MASK"]], "tmc5240_diag0_stall_step_shift (c macro)": [[0, "c.TMC5240_DIAG0_STALL_STEP_SHIFT"]], "tmc5240_diag1_index_mask (c macro)": [[0, "c.TMC5240_DIAG1_INDEX_MASK"]], "tmc5240_diag1_index_shift (c macro)": [[0, "c.TMC5240_DIAG1_INDEX_SHIFT"]], "tmc5240_diag1_onstate_mask (c macro)": [[0, "c.TMC5240_DIAG1_ONSTATE_MASK"]], "tmc5240_diag1_onstate_shift (c macro)": [[0, "c.TMC5240_DIAG1_ONSTATE_SHIFT"]], "tmc5240_diag1_poscomp_pushpull_mask (c macro)": [[0, "c.TMC5240_DIAG1_POSCOMP_PUSHPULL_MASK"]], "tmc5240_diag1_poscomp_pushpull_shift (c macro)": [[0, "c.TMC5240_DIAG1_POSCOMP_PUSHPULL_SHIFT"]], "tmc5240_diag1_stall_dir_mask (c macro)": [[0, "c.TMC5240_DIAG1_STALL_DIR_MASK"]], "tmc5240_diag1_stall_dir_shift (c macro)": [[0, "c.TMC5240_DIAG1_STALL_DIR_SHIFT"]], "tmc5240_direct_mode_mask (c macro)": [[0, "c.TMC5240_DIRECT_MODE_MASK"]], "tmc5240_direct_mode_shift (c macro)": [[0, "c.TMC5240_DIRECT_MODE_SHIFT"]], "tmc5240_disfdcc_mask (c macro)": [[0, "c.TMC5240_DISFDCC_MASK"]], "tmc5240_disfdcc_shift (c macro)": [[0, "c.TMC5240_DISFDCC_SHIFT"]], "tmc5240_diss2g_mask (c macro)": [[0, "c.TMC5240_DISS2G_MASK"]], "tmc5240_diss2g_shift (c macro)": [[0, "c.TMC5240_DISS2G_SHIFT"]], "tmc5240_diss2vs_mask (c macro)": [[0, "c.TMC5240_DISS2VS_MASK"]], "tmc5240_diss2vs_shift (c macro)": [[0, "c.TMC5240_DISS2VS_SHIFT"]], "tmc5240_dmax (c macro)": [[0, "c.TMC5240_DMAX"]], "tmc5240_dmax_mask (c macro)": [[0, "c.TMC5240_DMAX_MASK"]], "tmc5240_dmax_shift (c macro)": [[0, "c.TMC5240_DMAX_SHIFT"]], "tmc5240_drvstatus (c macro)": [[0, "c.TMC5240_DRVSTATUS"]], "tmc5240_drv_conf (c macro)": [[0, "c.TMC5240_DRV_CONF"]], "tmc5240_drv_enn_mask (c macro)": [[0, "c.TMC5240_DRV_ENN_MASK"]], "tmc5240_drv_enn_shift (c macro)": [[0, "c.TMC5240_DRV_ENN_SHIFT"]], "tmc5240_drv_err_mask (c macro)": [[0, "c.TMC5240_DRV_ERR_MASK"]], "tmc5240_drv_err_shift (c macro)": [[0, "c.TMC5240_DRV_ERR_SHIFT"]], "tmc5240_em_clr_cont (c macro)": [[0, "c.TMC5240_EM_CLR_CONT"]], "tmc5240_em_clr_once (c macro)": [[0, "c.TMC5240_EM_CLR_ONCE"]], "tmc5240_em_clr_xenc (c macro)": [[0, "c.TMC5240_EM_CLR_XENC"]], "tmc5240_em_decimal (c macro)": [[0, "c.TMC5240_EM_DECIMAL"]], "tmc5240_em_ignore_ab (c macro)": [[0, "c.TMC5240_EM_IGNORE_AB"]], "tmc5240_em_latch_xact (c macro)": [[0, "c.TMC5240_EM_LATCH_XACT"]], "tmc5240_em_neg_edge (c macro)": [[0, "c.TMC5240_EM_NEG_EDGE"]], "tmc5240_em_pol_a (c macro)": [[0, "c.TMC5240_EM_POL_A"]], "tmc5240_em_pol_b (c macro)": [[0, "c.TMC5240_EM_POL_B"]], "tmc5240_em_pol_n (c macro)": [[0, "c.TMC5240_EM_POL_N"]], "tmc5240_em_pos_edge (c macro)": [[0, "c.TMC5240_EM_POS_EDGE"]], "tmc5240_enca_cfg5_mask (c macro)": [[0, "c.TMC5240_ENCA_CFG5_MASK"]], "tmc5240_enca_cfg5_shift (c macro)": [[0, "c.TMC5240_ENCA_CFG5_SHIFT"]], "tmc5240_encb_cfg4_mask (c macro)": [[0, "c.TMC5240_ENCB_CFG4_MASK"]], "tmc5240_encb_cfg4_shift (c macro)": [[0, "c.TMC5240_ENCB_CFG4_SHIFT"]], "tmc5240_encmode (c macro)": [[0, "c.TMC5240_ENCMODE"]], "tmc5240_encn_cfg6_mask (c macro)": [[0, "c.TMC5240_ENCN_CFG6_MASK"]], "tmc5240_encn_cfg6_shift (c macro)": [[0, "c.TMC5240_ENCN_CFG6_SHIFT"]], "tmc5240_enc_const (c macro)": [[0, "c.TMC5240_ENC_CONST"]], "tmc5240_enc_const_mask (c macro)": [[0, "c.TMC5240_ENC_CONST_MASK"]], "tmc5240_enc_const_shift (c macro)": [[0, "c.TMC5240_ENC_CONST_SHIFT"]], "tmc5240_enc_deviation (c macro)": [[0, "c.TMC5240_ENC_DEVIATION"]], "tmc5240_enc_deviation_mask (c macro)": [[0, "c.TMC5240_ENC_DEVIATION_MASK"]], "tmc5240_enc_deviation_shift (c macro)": [[0, "c.TMC5240_ENC_DEVIATION_SHIFT"]], "tmc5240_enc_latch (c macro)": [[0, "c.TMC5240_ENC_LATCH"]], "tmc5240_enc_latch_mask (c macro)": [[0, "c.TMC5240_ENC_LATCH_MASK"]], "tmc5240_enc_latch_shift (c macro)": [[0, "c.TMC5240_ENC_LATCH_SHIFT"]], "tmc5240_enc_sel_decimal_mask (c macro)": [[0, "c.TMC5240_ENC_SEL_DECIMAL_MASK"]], "tmc5240_enc_sel_decimal_shift (c macro)": [[0, "c.TMC5240_ENC_SEL_DECIMAL_SHIFT"]], "tmc5240_enc_status (c macro)": [[0, "c.TMC5240_ENC_STATUS"]], "tmc5240_en_latch_encoder_mask (c macro)": [[0, "c.TMC5240_EN_LATCH_ENCODER_MASK"]], "tmc5240_en_latch_encoder_shift (c macro)": [[0, "c.TMC5240_EN_LATCH_ENCODER_SHIFT"]], "tmc5240_en_pwm_mode_mask (c macro)": [[0, "c.TMC5240_EN_PWM_MODE_MASK"]], "tmc5240_en_pwm_mode_shift (c macro)": [[0, "c.TMC5240_EN_PWM_MODE_SHIFT"]], "tmc5240_en_softstop_mask (c macro)": [[0, "c.TMC5240_EN_SOFTSTOP_MASK"]], "tmc5240_en_softstop_shift (c macro)": [[0, "c.TMC5240_EN_SOFTSTOP_SHIFT"]], "tmc5240_en_virtual_stop_l_mask (c macro)": [[0, "c.TMC5240_EN_VIRTUAL_STOP_L_MASK"]], "tmc5240_en_virtual_stop_l_shift (c macro)": [[0, "c.TMC5240_EN_VIRTUAL_STOP_L_SHIFT"]], "tmc5240_en_virtual_stop_r_mask (c macro)": [[0, "c.TMC5240_EN_VIRTUAL_STOP_R_MASK"]], "tmc5240_en_virtual_stop_r_shift (c macro)": [[0, "c.TMC5240_EN_VIRTUAL_STOP_R_SHIFT"]], "tmc5240_event_pos_reached_mask (c macro)": [[0, "c.TMC5240_EVENT_POS_REACHED_MASK"]], "tmc5240_event_pos_reached_shift (c macro)": [[0, "c.TMC5240_EVENT_POS_REACHED_SHIFT"]], "tmc5240_event_stop_l_mask (c macro)": [[0, "c.TMC5240_EVENT_STOP_L_MASK"]], "tmc5240_event_stop_l_shift (c macro)": [[0, "c.TMC5240_EVENT_STOP_L_SHIFT"]], "tmc5240_event_stop_r_mask (c macro)": [[0, "c.TMC5240_EVENT_STOP_R_MASK"]], "tmc5240_event_stop_r_shift (c macro)": [[0, "c.TMC5240_EVENT_STOP_R_SHIFT"]], "tmc5240_event_stop_sg_mask (c macro)": [[0, "c.TMC5240_EVENT_STOP_SG_MASK"]], "tmc5240_event_stop_sg_shift (c macro)": [[0, "c.TMC5240_EVENT_STOP_SG_SHIFT"]], "tmc5240_ext_clk_mask (c macro)": [[0, "c.TMC5240_EXT_CLK_MASK"]], "tmc5240_ext_clk_shift (c macro)": [[0, "c.TMC5240_EXT_CLK_SHIFT"]], "tmc5240_ext_res_det_mask (c macro)": [[0, "c.TMC5240_EXT_RES_DET_MASK"]], "tmc5240_ext_res_det_shift (c macro)": [[0, "c.TMC5240_EXT_RES_DET_SHIFT"]], "tmc5240_fast_standstill_mask (c macro)": [[0, "c.TMC5240_FAST_STANDSTILL_MASK"]], "tmc5240_fast_standstill_shift (c macro)": [[0, "c.TMC5240_FAST_STANDSTILL_SHIFT"]], "tmc5240_fd3_mask (c macro)": [[0, "c.TMC5240_FD3_MASK"]], "tmc5240_fd3_shift (c macro)": [[0, "c.TMC5240_FD3_SHIFT"]], "tmc5240_field_read (c macro)": [[0, "c.TMC5240_FIELD_READ"]], "tmc5240_field_write (c macro)": [[0, "c.TMC5240_FIELD_WRITE"]], "tmc5240_freewheel_mask (c macro)": [[0, "c.TMC5240_FREEWHEEL_MASK"]], "tmc5240_freewheel_shift (c macro)": [[0, "c.TMC5240_FREEWHEEL_SHIFT"]], "tmc5240_fsactive_mask (c macro)": [[0, "c.TMC5240_FSACTIVE_MASK"]], "tmc5240_fsactive_shift (c macro)": [[0, "c.TMC5240_FSACTIVE_SHIFT"]], "tmc5240_gconf (c macro)": [[0, "c.TMC5240_GCONF"]], "tmc5240_global_scaler (c macro)": [[0, "c.TMC5240_GLOBAL_SCALER"]], "tmc5240_global_scaler_mask (c macro)": [[0, "c.TMC5240_GLOBAL_SCALER_MASK"]], "tmc5240_global_scaler_shift (c macro)": [[0, "c.TMC5240_GLOBAL_SCALER_SHIFT"]], "tmc5240_gstat (c macro)": [[0, "c.TMC5240_GSTAT"]], "tmc5240_hend_offset_mask (c macro)": [[0, "c.TMC5240_HEND_OFFSET_MASK"]], "tmc5240_hend_offset_shift (c macro)": [[0, "c.TMC5240_HEND_OFFSET_SHIFT"]], "tmc5240_ifcnt (c macro)": [[0, "c.TMC5240_IFCNT"]], "tmc5240_ifcnt_mask (c macro)": [[0, "c.TMC5240_IFCNT_MASK"]], "tmc5240_ifcnt_shift (c macro)": [[0, "c.TMC5240_IFCNT_SHIFT"]], "tmc5240_ignore_ab_mask (c macro)": [[0, "c.TMC5240_IGNORE_AB_MASK"]], "tmc5240_ignore_ab_shift (c macro)": [[0, "c.TMC5240_IGNORE_AB_SHIFT"]], "tmc5240_iholddelay_mask (c macro)": [[0, "c.TMC5240_IHOLDDELAY_MASK"]], "tmc5240_iholddelay_shift (c macro)": [[0, "c.TMC5240_IHOLDDELAY_SHIFT"]], "tmc5240_ihold_irun (c macro)": [[0, "c.TMC5240_IHOLD_IRUN"]], "tmc5240_ihold_mask (c macro)": [[0, "c.TMC5240_IHOLD_MASK"]], "tmc5240_ihold_shift (c macro)": [[0, "c.TMC5240_IHOLD_SHIFT"]], "tmc5240_inp_out (c macro)": [[0, "c.TMC5240_INP_OUT"]], "tmc5240_intpol_mask (c macro)": [[0, "c.TMC5240_INTPOL_MASK"]], "tmc5240_intpol_shift (c macro)": [[0, "c.TMC5240_INTPOL_SHIFT"]], "tmc5240_irundelay_mask (c macro)": [[0, "c.TMC5240_IRUNDELAY_MASK"]], "tmc5240_irundelay_shift (c macro)": [[0, "c.TMC5240_IRUNDELAY_SHIFT"]], "tmc5240_irun_mask (c macro)": [[0, "c.TMC5240_IRUN_MASK"]], "tmc5240_irun_shift (c macro)": [[0, "c.TMC5240_IRUN_SHIFT"]], "tmc5240_latch_l_active_mask (c macro)": [[0, "c.TMC5240_LATCH_L_ACTIVE_MASK"]], "tmc5240_latch_l_active_shift (c macro)": [[0, "c.TMC5240_LATCH_L_ACTIVE_SHIFT"]], "tmc5240_latch_l_inactive_mask (c macro)": [[0, "c.TMC5240_LATCH_L_INACTIVE_MASK"]], "tmc5240_latch_l_inactive_shift (c macro)": [[0, "c.TMC5240_LATCH_L_INACTIVE_SHIFT"]], "tmc5240_latch_r_active_mask (c macro)": [[0, "c.TMC5240_LATCH_R_ACTIVE_MASK"]], "tmc5240_latch_r_active_shift (c macro)": [[0, "c.TMC5240_LATCH_R_ACTIVE_SHIFT"]], "tmc5240_latch_r_inactive_mask (c macro)": [[0, "c.TMC5240_LATCH_R_INACTIVE_MASK"]], "tmc5240_latch_r_inactive_shift (c macro)": [[0, "c.TMC5240_LATCH_R_INACTIVE_SHIFT"]], "tmc5240_latch_x_act_mask (c macro)": [[0, "c.TMC5240_LATCH_X_ACT_MASK"]], "tmc5240_latch_x_act_shift (c macro)": [[0, "c.TMC5240_LATCH_X_ACT_SHIFT"]], "tmc5240_length_step_pulse_mask (c macro)": [[0, "c.TMC5240_LENGTH_STEP_PULSE_MASK"]], "tmc5240_length_step_pulse_shift (c macro)": [[0, "c.TMC5240_LENGTH_STEP_PULSE_SHIFT"]], "tmc5240_max_acceleration (c macro)": [[0, "c.TMC5240_MAX_ACCELERATION"]], "tmc5240_max_velocity (c macro)": [[0, "c.TMC5240_MAX_VELOCITY"]], "tmc5240_mode_hold (c macro)": [[0, "c.TMC5240_MODE_HOLD"]], "tmc5240_mode_position (c macro)": [[0, "c.TMC5240_MODE_POSITION"]], "tmc5240_mode_velneg (c macro)": [[0, "c.TMC5240_MODE_VELNEG"]], "tmc5240_mode_velpos (c macro)": [[0, "c.TMC5240_MODE_VELPOS"]], "tmc5240_motors (c macro)": [[0, "c.TMC5240_MOTORS"]], "tmc5240_mres_mask (c macro)": [[0, "c.TMC5240_MRES_MASK"]], "tmc5240_mres_shift (c macro)": [[0, "c.TMC5240_MRES_SHIFT"]], "tmc5240_mscnt (c macro)": [[0, "c.TMC5240_MSCNT"]], "tmc5240_mscnt_mask (c macro)": [[0, "c.TMC5240_MSCNT_MASK"]], "tmc5240_mscnt_shift (c macro)": [[0, "c.TMC5240_MSCNT_SHIFT"]], "tmc5240_mscuract (c macro)": [[0, "c.TMC5240_MSCURACT"]], "tmc5240_mslut0 (c macro)": [[0, "c.TMC5240_MSLUT0"]], "tmc5240_mslut1 (c macro)": [[0, "c.TMC5240_MSLUT1"]], "tmc5240_mslut2 (c macro)": [[0, "c.TMC5240_MSLUT2"]], "tmc5240_mslut3 (c macro)": [[0, "c.TMC5240_MSLUT3"]], "tmc5240_mslut4 (c macro)": [[0, "c.TMC5240_MSLUT4"]], "tmc5240_mslut5 (c macro)": [[0, "c.TMC5240_MSLUT5"]], "tmc5240_mslut6 (c macro)": [[0, "c.TMC5240_MSLUT6"]], "tmc5240_mslut7 (c macro)": [[0, "c.TMC5240_MSLUT7"]], "tmc5240_mslutsel (c macro)": [[0, "c.TMC5240_MSLUTSEL"]], "tmc5240_mslutstart (c macro)": [[0, "c.TMC5240_MSLUTSTART"]], "tmc5240_mslut_0_mask (c macro)": [[0, "c.TMC5240_MSLUT_0_MASK"]], "tmc5240_mslut_0_shift (c macro)": [[0, "c.TMC5240_MSLUT_0_SHIFT"]], "tmc5240_mslut_1_mask (c macro)": [[0, "c.TMC5240_MSLUT_1_MASK"]], "tmc5240_mslut_1_shift (c macro)": [[0, "c.TMC5240_MSLUT_1_SHIFT"]], "tmc5240_mslut_2_mask (c macro)": [[0, "c.TMC5240_MSLUT_2_MASK"]], "tmc5240_mslut_2_shift (c macro)": [[0, "c.TMC5240_MSLUT_2_SHIFT"]], "tmc5240_mslut_3_mask (c macro)": [[0, "c.TMC5240_MSLUT_3_MASK"]], "tmc5240_mslut_3_shift (c macro)": [[0, "c.TMC5240_MSLUT_3_SHIFT"]], "tmc5240_mslut_4_mask (c macro)": [[0, "c.TMC5240_MSLUT_4_MASK"]], "tmc5240_mslut_4_shift (c macro)": [[0, "c.TMC5240_MSLUT_4_SHIFT"]], "tmc5240_mslut_5_mask (c macro)": [[0, "c.TMC5240_MSLUT_5_MASK"]], "tmc5240_mslut_5_shift (c macro)": [[0, "c.TMC5240_MSLUT_5_SHIFT"]], "tmc5240_mslut_6_mask (c macro)": [[0, "c.TMC5240_MSLUT_6_MASK"]], "tmc5240_mslut_6_shift (c macro)": [[0, "c.TMC5240_MSLUT_6_SHIFT"]], "tmc5240_mslut_7_mask (c macro)": [[0, "c.TMC5240_MSLUT_7_MASK"]], "tmc5240_mslut_7_shift (c macro)": [[0, "c.TMC5240_MSLUT_7_SHIFT"]], "tmc5240_multistep_filt_mask (c macro)": [[0, "c.TMC5240_MULTISTEP_FILT_MASK"]], "tmc5240_multistep_filt_shift (c macro)": [[0, "c.TMC5240_MULTISTEP_FILT_SHIFT"]], "tmc5240_n_event_mask (c macro)": [[0, "c.TMC5240_N_EVENT_MASK"]], "tmc5240_n_event_shift (c macro)": [[0, "c.TMC5240_N_EVENT_SHIFT"]], "tmc5240_offset_sin90_mask (c macro)": [[0, "c.TMC5240_OFFSET_SIN90_MASK"]], "tmc5240_offset_sin90_shift (c macro)": [[0, "c.TMC5240_OFFSET_SIN90_SHIFT"]], "tmc5240_ola_mask (c macro)": [[0, "c.TMC5240_OLA_MASK"]], "tmc5240_ola_shift (c macro)": [[0, "c.TMC5240_OLA_SHIFT"]], "tmc5240_olb_mask (c macro)": [[0, "c.TMC5240_OLB_MASK"]], "tmc5240_olb_shift (c macro)": [[0, "c.TMC5240_OLB_SHIFT"]], "tmc5240_otpw_mask (c macro)": [[0, "c.TMC5240_OTPW_MASK"]], "tmc5240_otpw_shift (c macro)": [[0, "c.TMC5240_OTPW_SHIFT"]], "tmc5240_otp_prog (c macro)": [[0, "c.TMC5240_OTP_PROG"]], "tmc5240_otw_ov_vth (c macro)": [[0, "c.TMC5240_OTW_OV_VTH"]], "tmc5240_ot_mask (c macro)": [[0, "c.TMC5240_OT_MASK"]], "tmc5240_ot_shift (c macro)": [[0, "c.TMC5240_OT_SHIFT"]], "tmc5240_output_mask (c macro)": [[0, "c.TMC5240_OUTPUT_MASK"]], "tmc5240_output_shift (c macro)": [[0, "c.TMC5240_OUTPUT_SHIFT"]], "tmc5240_overtempprewarning_vth_mask (c macro)": [[0, "c.TMC5240_OVERTEMPPREWARNING_VTH_MASK"]], "tmc5240_overtempprewarning_vth_shift (c macro)": [[0, "c.TMC5240_OVERTEMPPREWARNING_VTH_SHIFT"]], "tmc5240_overvoltage_vth_mask (c macro)": [[0, "c.TMC5240_OVERVOLTAGE_VTH_MASK"]], "tmc5240_overvoltage_vth_shift (c macro)": [[0, "c.TMC5240_OVERVOLTAGE_VTH_SHIFT"]], "tmc5240_pol_a_mask (c macro)": [[0, "c.TMC5240_POL_A_MASK"]], "tmc5240_pol_a_shift (c macro)": [[0, "c.TMC5240_POL_A_SHIFT"]], "tmc5240_pol_b_mask (c macro)": [[0, "c.TMC5240_POL_B_MASK"]], "tmc5240_pol_b_shift (c macro)": [[0, "c.TMC5240_POL_B_SHIFT"]], "tmc5240_pol_n_mask (c macro)": [[0, "c.TMC5240_POL_N_MASK"]], "tmc5240_pol_n_shift (c macro)": [[0, "c.TMC5240_POL_N_SHIFT"]], "tmc5240_pol_stop_l_mask (c macro)": [[0, "c.TMC5240_POL_STOP_L_MASK"]], "tmc5240_pol_stop_l_shift (c macro)": [[0, "c.TMC5240_POL_STOP_L_SHIFT"]], "tmc5240_pol_stop_r_mask (c macro)": [[0, "c.TMC5240_POL_STOP_R_MASK"]], "tmc5240_pol_stop_r_shift (c macro)": [[0, "c.TMC5240_POL_STOP_R_SHIFT"]], "tmc5240_position_reached_mask (c macro)": [[0, "c.TMC5240_POSITION_REACHED_MASK"]], "tmc5240_position_reached_shift (c macro)": [[0, "c.TMC5240_POSITION_REACHED_SHIFT"]], "tmc5240_pos_neg_edge_mask (c macro)": [[0, "c.TMC5240_POS_NEG_EDGE_MASK"]], "tmc5240_pos_neg_edge_shift (c macro)": [[0, "c.TMC5240_POS_NEG_EDGE_SHIFT"]], "tmc5240_pwmconf (c macro)": [[0, "c.TMC5240_PWMCONF"]], "tmc5240_pwmscale (c macro)": [[0, "c.TMC5240_PWMSCALE"]], "tmc5240_pwm_auto (c macro)": [[0, "c.TMC5240_PWM_AUTO"]], "tmc5240_pwm_autograd_mask (c macro)": [[0, "c.TMC5240_PWM_AUTOGRAD_MASK"]], "tmc5240_pwm_autograd_shift (c macro)": [[0, "c.TMC5240_PWM_AUTOGRAD_SHIFT"]], "tmc5240_pwm_autoscale_mask (c macro)": [[0, "c.TMC5240_PWM_AUTOSCALE_MASK"]], "tmc5240_pwm_autoscale_shift (c macro)": [[0, "c.TMC5240_PWM_AUTOSCALE_SHIFT"]], "tmc5240_pwm_dis_reg_stst_mask (c macro)": [[0, "c.TMC5240_PWM_DIS_REG_STST_MASK"]], "tmc5240_pwm_dis_reg_stst_shift (c macro)": [[0, "c.TMC5240_PWM_DIS_REG_STST_SHIFT"]], "tmc5240_pwm_freq_mask (c macro)": [[0, "c.TMC5240_PWM_FREQ_MASK"]], "tmc5240_pwm_freq_shift (c macro)": [[0, "c.TMC5240_PWM_FREQ_SHIFT"]], "tmc5240_pwm_grad_auto_mask (c macro)": [[0, "c.TMC5240_PWM_GRAD_AUTO_MASK"]], "tmc5240_pwm_grad_auto_shift (c macro)": [[0, "c.TMC5240_PWM_GRAD_AUTO_SHIFT"]], "tmc5240_pwm_grad_mask (c macro)": [[0, "c.TMC5240_PWM_GRAD_MASK"]], "tmc5240_pwm_grad_shift (c macro)": [[0, "c.TMC5240_PWM_GRAD_SHIFT"]], "tmc5240_pwm_lim_mask (c macro)": [[0, "c.TMC5240_PWM_LIM_MASK"]], "tmc5240_pwm_lim_shift (c macro)": [[0, "c.TMC5240_PWM_LIM_SHIFT"]], "tmc5240_pwm_meas_sd_enable_mask (c macro)": [[0, "c.TMC5240_PWM_MEAS_SD_ENABLE_MASK"]], "tmc5240_pwm_meas_sd_enable_shift (c macro)": [[0, "c.TMC5240_PWM_MEAS_SD_ENABLE_SHIFT"]], "tmc5240_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC5240_PWM_OFS_AUTO_MASK"]], "tmc5240_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC5240_PWM_OFS_AUTO_SHIFT"]], "tmc5240_pwm_ofs_mask (c macro)": [[0, "c.TMC5240_PWM_OFS_MASK"]], "tmc5240_pwm_ofs_shift (c macro)": [[0, "c.TMC5240_PWM_OFS_SHIFT"]], "tmc5240_pwm_reg_mask (c macro)": [[0, "c.TMC5240_PWM_REG_MASK"]], "tmc5240_pwm_reg_shift (c macro)": [[0, "c.TMC5240_PWM_REG_SHIFT"]], "tmc5240_pwm_scale_auto_mask (c macro)": [[0, "c.TMC5240_PWM_SCALE_AUTO_MASK"]], "tmc5240_pwm_scale_auto_shift (c macro)": [[0, "c.TMC5240_PWM_SCALE_AUTO_SHIFT"]], "tmc5240_pwm_scale_sum_mask (c macro)": [[0, "c.TMC5240_PWM_SCALE_SUM_MASK"]], "tmc5240_pwm_scale_sum_shift (c macro)": [[0, "c.TMC5240_PWM_SCALE_SUM_SHIFT"]], "tmc5240_rampmode (c macro)": [[0, "c.TMC5240_RAMPMODE"]], "tmc5240_rampmode_mask (c macro)": [[0, "c.TMC5240_RAMPMODE_MASK"]], "tmc5240_rampmode_shift (c macro)": [[0, "c.TMC5240_RAMPMODE_SHIFT"]], "tmc5240_rampstat (c macro)": [[0, "c.TMC5240_RAMPSTAT"]], "tmc5240_refl_step_mask (c macro)": [[0, "c.TMC5240_REFL_STEP_MASK"]], "tmc5240_refl_step_shift (c macro)": [[0, "c.TMC5240_REFL_STEP_SHIFT"]], "tmc5240_refr_dir_mask (c macro)": [[0, "c.TMC5240_REFR_DIR_MASK"]], "tmc5240_refr_dir_shift (c macro)": [[0, "c.TMC5240_REFR_DIR_SHIFT"]], "tmc5240_register_count (c macro)": [[0, "c.TMC5240_REGISTER_COUNT"]], "tmc5240_register_reset_mask (c macro)": [[0, "c.TMC5240_REGISTER_RESET_MASK"]], "tmc5240_register_reset_shift (c macro)": [[0, "c.TMC5240_REGISTER_RESET_SHIFT"]], "tmc5240_reset_mask (c macro)": [[0, "c.TMC5240_RESET_MASK"]], "tmc5240_reset_shift (c macro)": [[0, "c.TMC5240_RESET_SHIFT"]], "tmc5240_rndtf_mask (c macro)": [[0, "c.TMC5240_RNDTF_MASK"]], "tmc5240_rndtf_shift (c macro)": [[0, "c.TMC5240_RNDTF_SHIFT"]], "tmc5240_rs_ev_posreached (c macro)": [[0, "c.TMC5240_RS_EV_POSREACHED"]], "tmc5240_rs_ev_stopl (c macro)": [[0, "c.TMC5240_RS_EV_STOPL"]], "tmc5240_rs_ev_stopr (c macro)": [[0, "c.TMC5240_RS_EV_STOPR"]], "tmc5240_rs_ev_stop_sg (c macro)": [[0, "c.TMC5240_RS_EV_STOP_SG"]], "tmc5240_rs_latchl (c macro)": [[0, "c.TMC5240_RS_LATCHL"]], "tmc5240_rs_latchr (c macro)": [[0, "c.TMC5240_RS_LATCHR"]], "tmc5240_rs_posreached (c macro)": [[0, "c.TMC5240_RS_POSREACHED"]], "tmc5240_rs_secondmove (c macro)": [[0, "c.TMC5240_RS_SECONDMOVE"]], "tmc5240_rs_sg (c macro)": [[0, "c.TMC5240_RS_SG"]], "tmc5240_rs_stopl (c macro)": [[0, "c.TMC5240_RS_STOPL"]], "tmc5240_rs_stopr (c macro)": [[0, "c.TMC5240_RS_STOPR"]], "tmc5240_rs_velreached (c macro)": [[0, "c.TMC5240_RS_VELREACHED"]], "tmc5240_rs_vzero (c macro)": [[0, "c.TMC5240_RS_VZERO"]], "tmc5240_rs_zerowait (c macro)": [[0, "c.TMC5240_RS_ZEROWAIT"]], "tmc5240_s2ga_mask (c macro)": [[0, "c.TMC5240_S2GA_MASK"]], "tmc5240_s2ga_shift (c macro)": [[0, "c.TMC5240_S2GA_SHIFT"]], "tmc5240_s2gb_mask (c macro)": [[0, "c.TMC5240_S2GB_MASK"]], "tmc5240_s2gb_shift (c macro)": [[0, "c.TMC5240_S2GB_SHIFT"]], "tmc5240_s2vsa_mask (c macro)": [[0, "c.TMC5240_S2VSA_MASK"]], "tmc5240_s2vsa_shift (c macro)": [[0, "c.TMC5240_S2VSA_SHIFT"]], "tmc5240_s2vsb_mask (c macro)": [[0, "c.TMC5240_S2VSB_MASK"]], "tmc5240_s2vsb_shift (c macro)": [[0, "c.TMC5240_S2VSB_SHIFT"]], "tmc5240_second_move_mask (c macro)": [[0, "c.TMC5240_SECOND_MOVE_MASK"]], "tmc5240_second_move_shift (c macro)": [[0, "c.TMC5240_SECOND_MOVE_SHIFT"]], "tmc5240_sedn_mask (c macro)": [[0, "c.TMC5240_SEDN_MASK"]], "tmc5240_sedn_shift (c macro)": [[0, "c.TMC5240_SEDN_SHIFT"]], "tmc5240_seimin_mask (c macro)": [[0, "c.TMC5240_SEIMIN_MASK"]], "tmc5240_seimin_shift (c macro)": [[0, "c.TMC5240_SEIMIN_SHIFT"]], "tmc5240_semax_mask (c macro)": [[0, "c.TMC5240_SEMAX_MASK"]], "tmc5240_semax_shift (c macro)": [[0, "c.TMC5240_SEMAX_SHIFT"]], "tmc5240_semin_mask (c macro)": [[0, "c.TMC5240_SEMIN_MASK"]], "tmc5240_semin_shift (c macro)": [[0, "c.TMC5240_SEMIN_SHIFT"]], "tmc5240_senddelay_mask (c macro)": [[0, "c.TMC5240_SENDDELAY_MASK"]], "tmc5240_senddelay_shift (c macro)": [[0, "c.TMC5240_SENDDELAY_SHIFT"]], "tmc5240_seup_mask (c macro)": [[0, "c.TMC5240_SEUP_MASK"]], "tmc5240_seup_shift (c macro)": [[0, "c.TMC5240_SEUP_SHIFT"]], "tmc5240_sfilt_mask (c macro)": [[0, "c.TMC5240_SFILT_MASK"]], "tmc5240_sfilt_shift (c macro)": [[0, "c.TMC5240_SFILT_SHIFT"]], "tmc5240_sg4_filt_en_mask (c macro)": [[0, "c.TMC5240_SG4_FILT_EN_MASK"]], "tmc5240_sg4_filt_en_shift (c macro)": [[0, "c.TMC5240_SG4_FILT_EN_SHIFT"]], "tmc5240_sg4_ind (c macro)": [[0, "c.TMC5240_SG4_IND"]], "tmc5240_sg4_ind_0_mask (c macro)": [[0, "c.TMC5240_SG4_IND_0_MASK"]], "tmc5240_sg4_ind_0_shift (c macro)": [[0, "c.TMC5240_SG4_IND_0_SHIFT"]], "tmc5240_sg4_ind_1_mask (c macro)": [[0, "c.TMC5240_SG4_IND_1_MASK"]], "tmc5240_sg4_ind_1_shift (c macro)": [[0, "c.TMC5240_SG4_IND_1_SHIFT"]], "tmc5240_sg4_ind_2_mask (c macro)": [[0, "c.TMC5240_SG4_IND_2_MASK"]], "tmc5240_sg4_ind_2_shift (c macro)": [[0, "c.TMC5240_SG4_IND_2_SHIFT"]], "tmc5240_sg4_ind_3_mask (c macro)": [[0, "c.TMC5240_SG4_IND_3_MASK"]], "tmc5240_sg4_ind_3_shift (c macro)": [[0, "c.TMC5240_SG4_IND_3_SHIFT"]], "tmc5240_sg4_result (c macro)": [[0, "c.TMC5240_SG4_RESULT"]], "tmc5240_sg4_result_mask (c macro)": [[0, "c.TMC5240_SG4_RESULT_MASK"]], "tmc5240_sg4_result_shift (c macro)": [[0, "c.TMC5240_SG4_RESULT_SHIFT"]], "tmc5240_sg4_thrs (c macro)": [[0, "c.TMC5240_SG4_THRS"]], "tmc5240_sg4_thrs_mask (c macro)": [[0, "c.TMC5240_SG4_THRS_MASK"]], "tmc5240_sg4_thrs_shift (c macro)": [[0, "c.TMC5240_SG4_THRS_SHIFT"]], "tmc5240_sgt_mask (c macro)": [[0, "c.TMC5240_SGT_MASK"]], "tmc5240_sgt_shift (c macro)": [[0, "c.TMC5240_SGT_SHIFT"]], "tmc5240_sg_angle_offset_mask (c macro)": [[0, "c.TMC5240_SG_ANGLE_OFFSET_MASK"]], "tmc5240_sg_angle_offset_shift (c macro)": [[0, "c.TMC5240_SG_ANGLE_OFFSET_SHIFT"]], "tmc5240_sg_result_mask (c macro)": [[0, "c.TMC5240_SG_RESULT_MASK"]], "tmc5240_sg_result_shift (c macro)": [[0, "c.TMC5240_SG_RESULT_SHIFT"]], "tmc5240_sg_stop_mask (c macro)": [[0, "c.TMC5240_SG_STOP_MASK"]], "tmc5240_sg_stop_shift (c macro)": [[0, "c.TMC5240_SG_STOP_SHIFT"]], "tmc5240_shaft_mask (c macro)": [[0, "c.TMC5240_SHAFT_MASK"]], "tmc5240_shaft_shift (c macro)": [[0, "c.TMC5240_SHAFT_SHIFT"]], "tmc5240_silicon_rv_mask (c macro)": [[0, "c.TMC5240_SILICON_RV_MASK"]], "tmc5240_silicon_rv_shift (c macro)": [[0, "c.TMC5240_SILICON_RV_SHIFT"]], "tmc5240_slaveaddr_mask (c macro)": [[0, "c.TMC5240_SLAVEADDR_MASK"]], "tmc5240_slaveaddr_shift (c macro)": [[0, "c.TMC5240_SLAVEADDR_SHIFT"]], "tmc5240_slaveconf (c macro)": [[0, "c.TMC5240_SLAVECONF"]], "tmc5240_slope_control_mask (c macro)": [[0, "c.TMC5240_SLOPE_CONTROL_MASK"]], "tmc5240_slope_control_shift (c macro)": [[0, "c.TMC5240_SLOPE_CONTROL_SHIFT"]], "tmc5240_small_hysteresis_mask (c macro)": [[0, "c.TMC5240_SMALL_HYSTERESIS_MASK"]], "tmc5240_small_hysteresis_shift (c macro)": [[0, "c.TMC5240_SMALL_HYSTERESIS_SHIFT"]], "tmc5240_spi_status_driver_error_mask (c macro)": [[0, "c.TMC5240_SPI_STATUS_DRIVER_ERROR_MASK"]], "tmc5240_spi_status_driver_error_shift (c macro)": [[0, "c.TMC5240_SPI_STATUS_DRIVER_ERROR_SHIFT"]], "tmc5240_spi_status_position_reached_mask (c macro)": [[0, "c.TMC5240_SPI_STATUS_POSITION_REACHED_MASK"]], "tmc5240_spi_status_position_reached_shift (c macro)": [[0, "c.TMC5240_SPI_STATUS_POSITION_REACHED_SHIFT"]], "tmc5240_spi_status_reset_flag_mask (c macro)": [[0, "c.TMC5240_SPI_STATUS_RESET_FLAG_MASK"]], "tmc5240_spi_status_reset_flag_shift (c macro)": [[0, "c.TMC5240_SPI_STATUS_RESET_FLAG_SHIFT"]], "tmc5240_spi_status_sg2_mask (c macro)": [[0, "c.TMC5240_SPI_STATUS_SG2_MASK"]], "tmc5240_spi_status_sg2_shift (c macro)": [[0, "c.TMC5240_SPI_STATUS_SG2_SHIFT"]], "tmc5240_spi_status_standstill_mask (c macro)": [[0, "c.TMC5240_SPI_STATUS_STANDSTILL_MASK"]], "tmc5240_spi_status_standstill_shift (c macro)": [[0, "c.TMC5240_SPI_STATUS_STANDSTILL_SHIFT"]], "tmc5240_spi_status_status_stop_l_mask (c macro)": [[0, "c.TMC5240_SPI_STATUS_STATUS_STOP_L_MASK"]], "tmc5240_spi_status_status_stop_l_shift (c macro)": [[0, "c.TMC5240_SPI_STATUS_STATUS_STOP_L_SHIFT"]], "tmc5240_spi_status_status_stop_r_mask (c macro)": [[0, "c.TMC5240_SPI_STATUS_STATUS_STOP_R_MASK"]], "tmc5240_spi_status_status_stop_r_shift (c macro)": [[0, "c.TMC5240_SPI_STATUS_STATUS_STOP_R_SHIFT"]], "tmc5240_spi_status_velocity_reached_mask (c macro)": [[0, "c.TMC5240_SPI_STATUS_VELOCITY_REACHED_MASK"]], "tmc5240_spi_status_velocity_reached_shift (c macro)": [[0, "c.TMC5240_SPI_STATUS_VELOCITY_REACHED_SHIFT"]], "tmc5240_stallguard_mask (c macro)": [[0, "c.TMC5240_STALLGUARD_MASK"]], "tmc5240_stallguard_shift (c macro)": [[0, "c.TMC5240_STALLGUARD_SHIFT"]], "tmc5240_start_sin90_mask (c macro)": [[0, "c.TMC5240_START_SIN90_MASK"]], "tmc5240_start_sin90_shift (c macro)": [[0, "c.TMC5240_START_SIN90_SHIFT"]], "tmc5240_start_sin_mask (c macro)": [[0, "c.TMC5240_START_SIN_MASK"]], "tmc5240_start_sin_shift (c macro)": [[0, "c.TMC5240_START_SIN_SHIFT"]], "tmc5240_status_latch_l_mask (c macro)": [[0, "c.TMC5240_STATUS_LATCH_L_MASK"]], "tmc5240_status_latch_l_shift (c macro)": [[0, "c.TMC5240_STATUS_LATCH_L_SHIFT"]], "tmc5240_status_latch_r_mask (c macro)": [[0, "c.TMC5240_STATUS_LATCH_R_MASK"]], "tmc5240_status_latch_r_shift (c macro)": [[0, "c.TMC5240_STATUS_LATCH_R_SHIFT"]], "tmc5240_status_sg_mask (c macro)": [[0, "c.TMC5240_STATUS_SG_MASK"]], "tmc5240_status_sg_shift (c macro)": [[0, "c.TMC5240_STATUS_SG_SHIFT"]], "tmc5240_status_stop_l_mask (c macro)": [[0, "c.TMC5240_STATUS_STOP_L_MASK"]], "tmc5240_status_stop_l_shift (c macro)": [[0, "c.TMC5240_STATUS_STOP_L_SHIFT"]], "tmc5240_status_stop_r_mask (c macro)": [[0, "c.TMC5240_STATUS_STOP_R_MASK"]], "tmc5240_status_stop_r_shift (c macro)": [[0, "c.TMC5240_STATUS_STOP_R_SHIFT"]], "tmc5240_status_virtual_stop_l_mask (c macro)": [[0, "c.TMC5240_STATUS_VIRTUAL_STOP_L_MASK"]], "tmc5240_status_virtual_stop_l_shift (c macro)": [[0, "c.TMC5240_STATUS_VIRTUAL_STOP_L_SHIFT"]], "tmc5240_status_virtual_stop_r_mask (c macro)": [[0, "c.TMC5240_STATUS_VIRTUAL_STOP_R_MASK"]], "tmc5240_status_virtual_stop_r_shift (c macro)": [[0, "c.TMC5240_STATUS_VIRTUAL_STOP_R_SHIFT"]], "tmc5240_stealth_mask (c macro)": [[0, "c.TMC5240_STEALTH_MASK"]], "tmc5240_stealth_shift (c macro)": [[0, "c.TMC5240_STEALTH_SHIFT"]], "tmc5240_stop_enable_mask (c macro)": [[0, "c.TMC5240_STOP_ENABLE_MASK"]], "tmc5240_stop_enable_shift (c macro)": [[0, "c.TMC5240_STOP_ENABLE_SHIFT"]], "tmc5240_stop_l_enable_mask (c macro)": [[0, "c.TMC5240_STOP_L_ENABLE_MASK"]], "tmc5240_stop_l_enable_shift (c macro)": [[0, "c.TMC5240_STOP_L_ENABLE_SHIFT"]], "tmc5240_stop_r_enable_mask (c macro)": [[0, "c.TMC5240_STOP_R_ENABLE_MASK"]], "tmc5240_stop_r_enable_shift (c macro)": [[0, "c.TMC5240_STOP_R_ENABLE_SHIFT"]], "tmc5240_stst_mask (c macro)": [[0, "c.TMC5240_STST_MASK"]], "tmc5240_stst_shift (c macro)": [[0, "c.TMC5240_STST_SHIFT"]], "tmc5240_swap_lr_mask (c macro)": [[0, "c.TMC5240_SWAP_LR_MASK"]], "tmc5240_swap_lr_shift (c macro)": [[0, "c.TMC5240_SWAP_LR_SHIFT"]], "tmc5240_swmode (c macro)": [[0, "c.TMC5240_SWMODE"]], "tmc5240_sw_latch_enc (c macro)": [[0, "c.TMC5240_SW_LATCH_ENC"]], "tmc5240_sw_latch_l_act (c macro)": [[0, "c.TMC5240_SW_LATCH_L_ACT"]], "tmc5240_sw_latch_l_inact (c macro)": [[0, "c.TMC5240_SW_LATCH_L_INACT"]], "tmc5240_sw_latch_r_act (c macro)": [[0, "c.TMC5240_SW_LATCH_R_ACT"]], "tmc5240_sw_latch_r_inact (c macro)": [[0, "c.TMC5240_SW_LATCH_R_INACT"]], "tmc5240_sw_sg_stop (c macro)": [[0, "c.TMC5240_SW_SG_STOP"]], "tmc5240_sw_softstop (c macro)": [[0, "c.TMC5240_SW_SOFTSTOP"]], "tmc5240_sw_stopl_enable (c macro)": [[0, "c.TMC5240_SW_STOPL_ENABLE"]], "tmc5240_sw_stopl_polarity (c macro)": [[0, "c.TMC5240_SW_STOPL_POLARITY"]], "tmc5240_sw_stopr_enable (c macro)": [[0, "c.TMC5240_SW_STOPR_ENABLE"]], "tmc5240_sw_stopr_polarity (c macro)": [[0, "c.TMC5240_SW_STOPR_POLARITY"]], "tmc5240_sw_swap_lr (c macro)": [[0, "c.TMC5240_SW_SWAP_LR"]], "tmc5240_tbl_mask (c macro)": [[0, "c.TMC5240_TBL_MASK"]], "tmc5240_tbl_shift (c macro)": [[0, "c.TMC5240_TBL_SHIFT"]], "tmc5240_tcoolthrs (c macro)": [[0, "c.TMC5240_TCOOLTHRS"]], "tmc5240_tcoolthrs_mask (c macro)": [[0, "c.TMC5240_TCOOLTHRS_MASK"]], "tmc5240_tcoolthrs_shift (c macro)": [[0, "c.TMC5240_TCOOLTHRS_SHIFT"]], "tmc5240_tfd_all_mask (c macro)": [[0, "c.TMC5240_TFD_ALL_MASK"]], "tmc5240_tfd_all_shift (c macro)": [[0, "c.TMC5240_TFD_ALL_SHIFT"]], "tmc5240_thigh (c macro)": [[0, "c.TMC5240_THIGH"]], "tmc5240_thigh_mask (c macro)": [[0, "c.TMC5240_THIGH_MASK"]], "tmc5240_thigh_shift (c macro)": [[0, "c.TMC5240_THIGH_SHIFT"]], "tmc5240_toff_mask (c macro)": [[0, "c.TMC5240_TOFF_MASK"]], "tmc5240_toff_shift (c macro)": [[0, "c.TMC5240_TOFF_SHIFT"]], "tmc5240_tpfd_mask (c macro)": [[0, "c.TMC5240_TPFD_MASK"]], "tmc5240_tpfd_shift (c macro)": [[0, "c.TMC5240_TPFD_SHIFT"]], "tmc5240_tpowerdown (c macro)": [[0, "c.TMC5240_TPOWERDOWN"]], "tmc5240_tpowerdown_mask (c macro)": [[0, "c.TMC5240_TPOWERDOWN_MASK"]], "tmc5240_tpowerdown_shift (c macro)": [[0, "c.TMC5240_TPOWERDOWN_SHIFT"]], "tmc5240_tpwmthrs (c macro)": [[0, "c.TMC5240_TPWMTHRS"]], "tmc5240_tpwmthrs_mask (c macro)": [[0, "c.TMC5240_TPWMTHRS_MASK"]], "tmc5240_tpwmthrs_shift (c macro)": [[0, "c.TMC5240_TPWMTHRS_SHIFT"]], "tmc5240_tstep (c macro)": [[0, "c.TMC5240_TSTEP"]], "tmc5240_tstep_mask (c macro)": [[0, "c.TMC5240_TSTEP_MASK"]], "tmc5240_tstep_shift (c macro)": [[0, "c.TMC5240_TSTEP_SHIFT"]], "tmc5240_tvmax (c macro)": [[0, "c.TMC5240_TVMAX"]], "tmc5240_tvmax_mask (c macro)": [[0, "c.TMC5240_TVMAX_MASK"]], "tmc5240_tvmax_shift (c macro)": [[0, "c.TMC5240_TVMAX_SHIFT"]], "tmc5240_tzerowait (c macro)": [[0, "c.TMC5240_TZEROWAIT"]], "tmc5240_tzerowait_mask (c macro)": [[0, "c.TMC5240_TZEROWAIT_MASK"]], "tmc5240_tzerowait_shift (c macro)": [[0, "c.TMC5240_TZEROWAIT_SHIFT"]], "tmc5240_t_zerowait_active_mask (c macro)": [[0, "c.TMC5240_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5240_t_zerowait_active_shift (c macro)": [[0, "c.TMC5240_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5240_uart_en_mask (c macro)": [[0, "c.TMC5240_UART_EN_MASK"]], "tmc5240_uart_en_shift (c macro)": [[0, "c.TMC5240_UART_EN_SHIFT"]], "tmc5240_uv_cp_mask (c macro)": [[0, "c.TMC5240_UV_CP_MASK"]], "tmc5240_uv_cp_shift (c macro)": [[0, "c.TMC5240_UV_CP_SHIFT"]], "tmc5240_v1 (c macro)": [[0, "c.TMC5240_V1"]], "tmc5240_v1_mask (c macro)": [[0, "c.TMC5240_V1_MASK"]], "tmc5240_v1_shift (c macro)": [[0, "c.TMC5240_V1_SHIFT"]], "tmc5240_v2 (c macro)": [[0, "c.TMC5240_V2"]], "tmc5240_v2_mask (c macro)": [[0, "c.TMC5240_V2_MASK"]], "tmc5240_v2_shift (c macro)": [[0, "c.TMC5240_V2_SHIFT"]], "tmc5240_vactual (c macro)": [[0, "c.TMC5240_VACTUAL"]], "tmc5240_vactual_mask (c macro)": [[0, "c.TMC5240_VACTUAL_MASK"]], "tmc5240_vactual_shift (c macro)": [[0, "c.TMC5240_VACTUAL_SHIFT"]], "tmc5240_vdcmin (c macro)": [[0, "c.TMC5240_VDCMIN"]], "tmc5240_vdcmin_mask (c macro)": [[0, "c.TMC5240_VDCMIN_MASK"]], "tmc5240_vdcmin_shift (c macro)": [[0, "c.TMC5240_VDCMIN_SHIFT"]], "tmc5240_velocity_reached_mask (c macro)": [[0, "c.TMC5240_VELOCITY_REACHED_MASK"]], "tmc5240_velocity_reached_shift (c macro)": [[0, "c.TMC5240_VELOCITY_REACHED_SHIFT"]], "tmc5240_version_mask (c macro)": [[0, "c.TMC5240_VERSION_MASK"]], "tmc5240_version_shift (c macro)": [[0, "c.TMC5240_VERSION_SHIFT"]], "tmc5240_vhighchm_mask (c macro)": [[0, "c.TMC5240_VHIGHCHM_MASK"]], "tmc5240_vhighchm_shift (c macro)": [[0, "c.TMC5240_VHIGHCHM_SHIFT"]], "tmc5240_vhighfs_mask (c macro)": [[0, "c.TMC5240_VHIGHFS_MASK"]], "tmc5240_vhighfs_shift (c macro)": [[0, "c.TMC5240_VHIGHFS_SHIFT"]], "tmc5240_virtual_stop_enc_mask (c macro)": [[0, "c.TMC5240_VIRTUAL_STOP_ENC_MASK"]], "tmc5240_virtual_stop_enc_shift (c macro)": [[0, "c.TMC5240_VIRTUAL_STOP_ENC_SHIFT"]], "tmc5240_virtual_stop_l_mask (c macro)": [[0, "c.TMC5240_VIRTUAL_STOP_L_MASK"]], "tmc5240_virtual_stop_l_shift (c macro)": [[0, "c.TMC5240_VIRTUAL_STOP_L_SHIFT"]], "tmc5240_virtual_stop_r_mask (c macro)": [[0, "c.TMC5240_VIRTUAL_STOP_R_MASK"]], "tmc5240_virtual_stop_r_shift (c macro)": [[0, "c.TMC5240_VIRTUAL_STOP_R_SHIFT"]], "tmc5240_vmax (c macro)": [[0, "c.TMC5240_VMAX"]], "tmc5240_vmax_mask (c macro)": [[0, "c.TMC5240_VMAX_MASK"]], "tmc5240_vmax_shift (c macro)": [[0, "c.TMC5240_VMAX_SHIFT"]], "tmc5240_vm_uvlo_mask (c macro)": [[0, "c.TMC5240_VM_UVLO_MASK"]], "tmc5240_vm_uvlo_shift (c macro)": [[0, "c.TMC5240_VM_UVLO_SHIFT"]], "tmc5240_vstart (c macro)": [[0, "c.TMC5240_VSTART"]], "tmc5240_vstart_mask (c macro)": [[0, "c.TMC5240_VSTART_MASK"]], "tmc5240_vstart_shift (c macro)": [[0, "c.TMC5240_VSTART_SHIFT"]], "tmc5240_vstop (c macro)": [[0, "c.TMC5240_VSTOP"]], "tmc5240_vstop_mask (c macro)": [[0, "c.TMC5240_VSTOP_MASK"]], "tmc5240_vstop_shift (c macro)": [[0, "c.TMC5240_VSTOP_SHIFT"]], "tmc5240_vzero_mask (c macro)": [[0, "c.TMC5240_VZERO_MASK"]], "tmc5240_vzero_shift (c macro)": [[0, "c.TMC5240_VZERO_SHIFT"]], "tmc5240_w0_mask (c macro)": [[0, "c.TMC5240_W0_MASK"]], "tmc5240_w0_shift (c macro)": [[0, "c.TMC5240_W0_SHIFT"]], "tmc5240_w1_mask (c macro)": [[0, "c.TMC5240_W1_MASK"]], "tmc5240_w1_shift (c macro)": [[0, "c.TMC5240_W1_SHIFT"]], "tmc5240_w2_mask (c macro)": [[0, "c.TMC5240_W2_MASK"]], "tmc5240_w2_shift (c macro)": [[0, "c.TMC5240_W2_SHIFT"]], "tmc5240_w3_mask (c macro)": [[0, "c.TMC5240_W3_MASK"]], "tmc5240_w3_shift (c macro)": [[0, "c.TMC5240_W3_SHIFT"]], "tmc5240_write_bit (c macro)": [[0, "c.TMC5240_WRITE_BIT"]], "tmc5240_x1_mask (c macro)": [[0, "c.TMC5240_X1_MASK"]], "tmc5240_x1_shift (c macro)": [[0, "c.TMC5240_X1_SHIFT"]], "tmc5240_x2_mask (c macro)": [[0, "c.TMC5240_X2_MASK"]], "tmc5240_x2_shift (c macro)": [[0, "c.TMC5240_X2_SHIFT"]], "tmc5240_x3_mask (c macro)": [[0, "c.TMC5240_X3_MASK"]], "tmc5240_x3_shift (c macro)": [[0, "c.TMC5240_X3_SHIFT"]], "tmc5240_xactual (c macro)": [[0, "c.TMC5240_XACTUAL"]], "tmc5240_xactual_mask (c macro)": [[0, "c.TMC5240_XACTUAL_MASK"]], "tmc5240_xactual_shift (c macro)": [[0, "c.TMC5240_XACTUAL_SHIFT"]], "tmc5240_xenc (c macro)": [[0, "c.TMC5240_XENC"]], "tmc5240_xlatch (c macro)": [[0, "c.TMC5240_XLATCH"]], "tmc5240_xlatch_mask (c macro)": [[0, "c.TMC5240_XLATCH_MASK"]], "tmc5240_xlatch_shift (c macro)": [[0, "c.TMC5240_XLATCH_SHIFT"]], "tmc5240_xtarget (c macro)": [[0, "c.TMC5240_XTARGET"]], "tmc5240_xtarget_mask (c macro)": [[0, "c.TMC5240_XTARGET_MASK"]], "tmc5240_xtarget_shift (c macro)": [[0, "c.TMC5240_XTARGET_SHIFT"]], "tmc5240_x_compare (c macro)": [[0, "c.TMC5240_X_COMPARE"]], "tmc5240_x_compare_mask (c macro)": [[0, "c.TMC5240_X_COMPARE_MASK"]], "tmc5240_x_compare_repeat_mask (c macro)": [[0, "c.TMC5240_X_COMPARE_REPEAT_MASK"]], "tmc5240_x_compare_repeat_shift (c macro)": [[0, "c.TMC5240_X_COMPARE_REPEAT_SHIFT"]], "tmc5240_x_compare_shift (c macro)": [[0, "c.TMC5240_X_COMPARE_SHIFT"]], "tmc5240_x_enc_mask (c macro)": [[0, "c.TMC5240_X_ENC_MASK"]], "tmc5240_x_enc_shift (c macro)": [[0, "c.TMC5240_X_ENC_SHIFT"]], "tmc5271typedef (c++ struct)": [[0, "_CPPv414TMC5271TypeDef"]], "tmc5271typedef::config (c++ member)": [[0, "_CPPv4N14TMC5271TypeDef6configE"]], "tmc5271typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5271TypeDef7oldTickE"]], "tmc5271typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC5271TypeDef4oldXE"]], "tmc5271typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5271TypeDef14registerAccessE"]], "tmc5271typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5271TypeDef18registerResetStateE"]], "tmc5271typedef::slaveaddress (c++ member)": [[0, "_CPPv4N14TMC5271TypeDef12slaveAddressE"]], "tmc5271typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5271TypeDef8velocityE"]], "tmc5271_a1 (c macro)": [[0, "c.TMC5271_A1"]], "tmc5271_a1_mask (c macro)": [[0, "c.TMC5271_A1_MASK"]], "tmc5271_a1_shift (c macro)": [[0, "c.TMC5271_A1_SHIFT"]], "tmc5271_a2 (c macro)": [[0, "c.TMC5271_A2"]], "tmc5271_a2_mask (c macro)": [[0, "c.TMC5271_A2_MASK"]], "tmc5271_a2_shift (c macro)": [[0, "c.TMC5271_A2_SHIFT"]], "tmc5271_aactual (c macro)": [[0, "c.TMC5271_AACTUAL"]], "tmc5271_aactual_mask (c macro)": [[0, "c.TMC5271_AACTUAL_MASK"]], "tmc5271_aactual_shift (c macro)": [[0, "c.TMC5271_AACTUAL_SHIFT"]], "tmc5271_adc_en_mask (c macro)": [[0, "c.TMC5271_ADC_EN_MASK"]], "tmc5271_adc_en_shift (c macro)": [[0, "c.TMC5271_ADC_EN_SHIFT"]], "tmc5271_adc_temperature_mask (c macro)": [[0, "c.TMC5271_ADC_TEMPERATURE_MASK"]], "tmc5271_adc_temperature_shift (c macro)": [[0, "c.TMC5271_ADC_TEMPERATURE_SHIFT"]], "tmc5271_address_mask (c macro)": [[0, "c.TMC5271_ADDRESS_MASK"]], "tmc5271_amax (c macro)": [[0, "c.TMC5271_AMAX"]], "tmc5271_amax_mask (c macro)": [[0, "c.TMC5271_AMAX_MASK"]], "tmc5271_amax_shift (c macro)": [[0, "c.TMC5271_AMAX_SHIFT"]], "tmc5271_bemf_blank_time_mask (c macro)": [[0, "c.TMC5271_BEMF_BLANK_TIME_MASK"]], "tmc5271_bemf_blank_time_shift (c macro)": [[0, "c.TMC5271_BEMF_BLANK_TIME_SHIFT"]], "tmc5271_bemf_filter_sel_mask (c macro)": [[0, "c.TMC5271_BEMF_FILTER_SEL_MASK"]], "tmc5271_bemf_filter_sel_shift (c macro)": [[0, "c.TMC5271_BEMF_FILTER_SEL_SHIFT"]], "tmc5271_bemf_hyst_mask (c macro)": [[0, "c.TMC5271_BEMF_HYST_MASK"]], "tmc5271_bemf_hyst_shift (c macro)": [[0, "c.TMC5271_BEMF_HYST_SHIFT"]], "tmc5271_chm_mask (c macro)": [[0, "c.TMC5271_CHM_MASK"]], "tmc5271_chm_shift (c macro)": [[0, "c.TMC5271_CHM_SHIFT"]], "tmc5271_chopconf (c macro)": [[0, "c.TMC5271_CHOPCONF"]], "tmc5271_clr_cont_mask (c macro)": [[0, "c.TMC5271_CLR_CONT_MASK"]], "tmc5271_clr_cont_shift (c macro)": [[0, "c.TMC5271_CLR_CONT_SHIFT"]], "tmc5271_clr_enc_x_mask (c macro)": [[0, "c.TMC5271_CLR_ENC_X_MASK"]], "tmc5271_clr_enc_x_shift (c macro)": [[0, "c.TMC5271_CLR_ENC_X_SHIFT"]], "tmc5271_clr_once_mask (c macro)": [[0, "c.TMC5271_CLR_ONCE_MASK"]], "tmc5271_clr_once_shift (c macro)": [[0, "c.TMC5271_CLR_ONCE_SHIFT"]], "tmc5271_coolconf (c macro)": [[0, "c.TMC5271_COOLCONF"]], "tmc5271_cs_actual_mask (c macro)": [[0, "c.TMC5271_CS_ACTUAL_MASK"]], "tmc5271_cs_actual_shift (c macro)": [[0, "c.TMC5271_CS_ACTUAL_SHIFT"]], "tmc5271_cur_a_mask (c macro)": [[0, "c.TMC5271_CUR_A_MASK"]], "tmc5271_cur_a_shift (c macro)": [[0, "c.TMC5271_CUR_A_SHIFT"]], "tmc5271_cur_b_mask (c macro)": [[0, "c.TMC5271_CUR_B_MASK"]], "tmc5271_cur_b_shift (c macro)": [[0, "c.TMC5271_CUR_B_SHIFT"]], "tmc5271_d1 (c macro)": [[0, "c.TMC5271_D1"]], "tmc5271_d1_mask (c macro)": [[0, "c.TMC5271_D1_MASK"]], "tmc5271_d1_shift (c macro)": [[0, "c.TMC5271_D1_SHIFT"]], "tmc5271_d2 (c macro)": [[0, "c.TMC5271_D2"]], "tmc5271_d2_mask (c macro)": [[0, "c.TMC5271_D2_MASK"]], "tmc5271_d2_shift (c macro)": [[0, "c.TMC5271_D2_SHIFT"]], "tmc5271_dcctrl (c macro)": [[0, "c.TMC5271_DCCTRL"]], "tmc5271_dc_sg_mask (c macro)": [[0, "c.TMC5271_DC_SG_MASK"]], "tmc5271_dc_sg_shift (c macro)": [[0, "c.TMC5271_DC_SG_SHIFT"]], "tmc5271_dc_time_mask (c macro)": [[0, "c.TMC5271_DC_TIME_MASK"]], "tmc5271_dc_time_shift (c macro)": [[0, "c.TMC5271_DC_TIME_SHIFT"]], "tmc5271_dedge_mask (c macro)": [[0, "c.TMC5271_DEDGE_MASK"]], "tmc5271_dedge_shift (c macro)": [[0, "c.TMC5271_DEDGE_SHIFT"]], "tmc5271_deviation_warn_mask (c macro)": [[0, "c.TMC5271_DEVIATION_WARN_MASK"]], "tmc5271_deviation_warn_shift (c macro)": [[0, "c.TMC5271_DEVIATION_WARN_SHIFT"]], "tmc5271_diag0_error_mask (c macro)": [[0, "c.TMC5271_DIAG0_ERROR_MASK"]], "tmc5271_diag0_error_shift (c macro)": [[0, "c.TMC5271_DIAG0_ERROR_SHIFT"]], "tmc5271_diag0_int_pushpull_mask (c macro)": [[0, "c.TMC5271_DIAG0_INT_PUSHPULL_MASK"]], "tmc5271_diag0_int_pushpull_shift (c macro)": [[0, "c.TMC5271_DIAG0_INT_PUSHPULL_SHIFT"]], "tmc5271_diag0_otpw_mask (c macro)": [[0, "c.TMC5271_DIAG0_OTPW_MASK"]], "tmc5271_diag0_otpw_shift (c macro)": [[0, "c.TMC5271_DIAG0_OTPW_SHIFT"]], "tmc5271_diag0_sel_nerror_ramp_mask (c macro)": [[0, "c.TMC5271_DIAG0_SEL_NERROR_RAMP_MASK"]], "tmc5271_diag0_sel_nerror_ramp_shift (c macro)": [[0, "c.TMC5271_DIAG0_SEL_NERROR_RAMP_SHIFT"]], "tmc5271_diag0_stall_step_mask (c macro)": [[0, "c.TMC5271_DIAG0_STALL_STEP_MASK"]], "tmc5271_diag0_stall_step_shift (c macro)": [[0, "c.TMC5271_DIAG0_STALL_STEP_SHIFT"]], "tmc5271_diag1_index_mask (c macro)": [[0, "c.TMC5271_DIAG1_INDEX_MASK"]], "tmc5271_diag1_index_shift (c macro)": [[0, "c.TMC5271_DIAG1_INDEX_SHIFT"]], "tmc5271_diag1_poscomp_pushpull_mask (c macro)": [[0, "c.TMC5271_DIAG1_POSCOMP_PUSHPULL_MASK"]], "tmc5271_diag1_poscomp_pushpull_shift (c macro)": [[0, "c.TMC5271_DIAG1_POSCOMP_PUSHPULL_SHIFT"]], "tmc5271_diag1_stall_dir_mask (c macro)": [[0, "c.TMC5271_DIAG1_STALL_DIR_MASK"]], "tmc5271_diag1_stall_dir_shift (c macro)": [[0, "c.TMC5271_DIAG1_STALL_DIR_SHIFT"]], "tmc5271_direct_mode_mask (c macro)": [[0, "c.TMC5271_DIRECT_MODE_MASK"]], "tmc5271_direct_mode_shift (c macro)": [[0, "c.TMC5271_DIRECT_MODE_SHIFT"]], "tmc5271_disfdcc_mask (c macro)": [[0, "c.TMC5271_DISFDCC_MASK"]], "tmc5271_disfdcc_shift (c macro)": [[0, "c.TMC5271_DISFDCC_SHIFT"]], "tmc5271_diss2g_mask (c macro)": [[0, "c.TMC5271_DISS2G_MASK"]], "tmc5271_diss2g_shift (c macro)": [[0, "c.TMC5271_DISS2G_SHIFT"]], "tmc5271_diss2vs_mask (c macro)": [[0, "c.TMC5271_DISS2VS_MASK"]], "tmc5271_diss2vs_shift (c macro)": [[0, "c.TMC5271_DISS2VS_SHIFT"]], "tmc5271_dmax (c macro)": [[0, "c.TMC5271_DMAX"]], "tmc5271_dmax_mask (c macro)": [[0, "c.TMC5271_DMAX_MASK"]], "tmc5271_dmax_shift (c macro)": [[0, "c.TMC5271_DMAX_SHIFT"]], "tmc5271_drv_conf (c macro)": [[0, "c.TMC5271_DRV_CONF"]], "tmc5271_drv_enn_mask (c macro)": [[0, "c.TMC5271_DRV_ENN_MASK"]], "tmc5271_drv_enn_shift (c macro)": [[0, "c.TMC5271_DRV_ENN_SHIFT"]], "tmc5271_drv_err_mask (c macro)": [[0, "c.TMC5271_DRV_ERR_MASK"]], "tmc5271_drv_err_shift (c macro)": [[0, "c.TMC5271_DRV_ERR_SHIFT"]], "tmc5271_drv_status (c macro)": [[0, "c.TMC5271_DRV_STATUS"]], "tmc5271_encmode (c macro)": [[0, "c.TMC5271_ENCMODE"]], "tmc5271_enc_const (c macro)": [[0, "c.TMC5271_ENC_CONST"]], "tmc5271_enc_const_mask (c macro)": [[0, "c.TMC5271_ENC_CONST_MASK"]], "tmc5271_enc_const_shift (c macro)": [[0, "c.TMC5271_ENC_CONST_SHIFT"]], "tmc5271_enc_deviation (c macro)": [[0, "c.TMC5271_ENC_DEVIATION"]], "tmc5271_enc_deviation_mask (c macro)": [[0, "c.TMC5271_ENC_DEVIATION_MASK"]], "tmc5271_enc_deviation_shift (c macro)": [[0, "c.TMC5271_ENC_DEVIATION_SHIFT"]], "tmc5271_enc_latch (c macro)": [[0, "c.TMC5271_ENC_LATCH"]], "tmc5271_enc_latch_mask (c macro)": [[0, "c.TMC5271_ENC_LATCH_MASK"]], "tmc5271_enc_latch_shift (c macro)": [[0, "c.TMC5271_ENC_LATCH_SHIFT"]], "tmc5271_enc_sel_decimal_mask (c macro)": [[0, "c.TMC5271_ENC_SEL_DECIMAL_MASK"]], "tmc5271_enc_sel_decimal_shift (c macro)": [[0, "c.TMC5271_ENC_SEL_DECIMAL_SHIFT"]], "tmc5271_enc_status (c macro)": [[0, "c.TMC5271_ENC_STATUS"]], "tmc5271_en_emergency_disable_mask (c macro)": [[0, "c.TMC5271_EN_EMERGENCY_DISABLE_MASK"]], "tmc5271_en_emergency_disable_shift (c macro)": [[0, "c.TMC5271_EN_EMERGENCY_DISABLE_SHIFT"]], "tmc5271_en_pwm_mode_mask (c macro)": [[0, "c.TMC5271_EN_PWM_MODE_MASK"]], "tmc5271_en_pwm_mode_shift (c macro)": [[0, "c.TMC5271_EN_PWM_MODE_SHIFT"]], "tmc5271_event_pos_reached_mask (c macro)": [[0, "c.TMC5271_EVENT_POS_REACHED_MASK"]], "tmc5271_event_pos_reached_shift (c macro)": [[0, "c.TMC5271_EVENT_POS_REACHED_SHIFT"]], "tmc5271_event_stop_l_mask (c macro)": [[0, "c.TMC5271_EVENT_STOP_L_MASK"]], "tmc5271_event_stop_l_shift (c macro)": [[0, "c.TMC5271_EVENT_STOP_L_SHIFT"]], "tmc5271_event_stop_r_mask (c macro)": [[0, "c.TMC5271_EVENT_STOP_R_MASK"]], "tmc5271_event_stop_r_shift (c macro)": [[0, "c.TMC5271_EVENT_STOP_R_SHIFT"]], "tmc5271_event_stop_sg_mask (c macro)": [[0, "c.TMC5271_EVENT_STOP_SG_MASK"]], "tmc5271_event_stop_sg_shift (c macro)": [[0, "c.TMC5271_EVENT_STOP_SG_SHIFT"]], "tmc5271_ext_res_det_mask (c macro)": [[0, "c.TMC5271_EXT_RES_DET_MASK"]], "tmc5271_ext_res_det_shift (c macro)": [[0, "c.TMC5271_EXT_RES_DET_SHIFT"]], "tmc5271_fd3_mask (c macro)": [[0, "c.TMC5271_FD3_MASK"]], "tmc5271_fd3_shift (c macro)": [[0, "c.TMC5271_FD3_SHIFT"]], "tmc5271_field_read (c macro)": [[0, "c.TMC5271_FIELD_READ"]], "tmc5271_field_write (c macro)": [[0, "c.TMC5271_FIELD_WRITE"]], "tmc5271_freewheel_mask (c macro)": [[0, "c.TMC5271_FREEWHEEL_MASK"]], "tmc5271_freewheel_shift (c macro)": [[0, "c.TMC5271_FREEWHEEL_SHIFT"]], "tmc5271_fsactive_mask (c macro)": [[0, "c.TMC5271_FSACTIVE_MASK"]], "tmc5271_fsactive_shift (c macro)": [[0, "c.TMC5271_FSACTIVE_SHIFT"]], "tmc5271_fsr_iref_mask (c macro)": [[0, "c.TMC5271_FSR_IREF_MASK"]], "tmc5271_fsr_iref_shift (c macro)": [[0, "c.TMC5271_FSR_IREF_SHIFT"]], "tmc5271_fsr_mask (c macro)": [[0, "c.TMC5271_FSR_MASK"]], "tmc5271_fsr_shift (c macro)": [[0, "c.TMC5271_FSR_SHIFT"]], "tmc5271_gconf (c macro)": [[0, "c.TMC5271_GCONF"]], "tmc5271_globalscaler_a_mask (c macro)": [[0, "c.TMC5271_GLOBALSCALER_A_MASK"]], "tmc5271_globalscaler_a_shift (c macro)": [[0, "c.TMC5271_GLOBALSCALER_A_SHIFT"]], "tmc5271_globalscaler_b_mask (c macro)": [[0, "c.TMC5271_GLOBALSCALER_B_MASK"]], "tmc5271_globalscaler_b_shift (c macro)": [[0, "c.TMC5271_GLOBALSCALER_B_SHIFT"]], "tmc5271_global_scaler (c macro)": [[0, "c.TMC5271_GLOBAL_SCALER"]], "tmc5271_gstat (c macro)": [[0, "c.TMC5271_GSTAT"]], "tmc5271_hend_offset_mask (c macro)": [[0, "c.TMC5271_HEND_OFFSET_MASK"]], "tmc5271_hend_offset_shift (c macro)": [[0, "c.TMC5271_HEND_OFFSET_SHIFT"]], "tmc5271_hstrt_tfd210_mask (c macro)": [[0, "c.TMC5271_HSTRT_TFD210_MASK"]], "tmc5271_hstrt_tfd210_shift (c macro)": [[0, "c.TMC5271_HSTRT_TFD210_SHIFT"]], "tmc5271_ifcnt (c macro)": [[0, "c.TMC5271_IFCNT"]], "tmc5271_ifcnt_mask (c macro)": [[0, "c.TMC5271_IFCNT_MASK"]], "tmc5271_ifcnt_shift (c macro)": [[0, "c.TMC5271_IFCNT_SHIFT"]], "tmc5271_ignore_ab_mask (c macro)": [[0, "c.TMC5271_IGNORE_AB_MASK"]], "tmc5271_ignore_ab_shift (c macro)": [[0, "c.TMC5271_IGNORE_AB_SHIFT"]], "tmc5271_iholddelay_mask (c macro)": [[0, "c.TMC5271_IHOLDDELAY_MASK"]], "tmc5271_iholddelay_shift (c macro)": [[0, "c.TMC5271_IHOLDDELAY_SHIFT"]], "tmc5271_ihold_irun (c macro)": [[0, "c.TMC5271_IHOLD_IRUN"]], "tmc5271_ihold_mask (c macro)": [[0, "c.TMC5271_IHOLD_MASK"]], "tmc5271_ihold_shift (c macro)": [[0, "c.TMC5271_IHOLD_SHIFT"]], "tmc5271_ind_0_mask (c macro)": [[0, "c.TMC5271_IND_0_MASK"]], "tmc5271_ind_0_shift (c macro)": [[0, "c.TMC5271_IND_0_SHIFT"]], "tmc5271_ind_1_mask (c macro)": [[0, "c.TMC5271_IND_1_MASK"]], "tmc5271_ind_1_shift (c macro)": [[0, "c.TMC5271_IND_1_SHIFT"]], "tmc5271_ind_2_mask (c macro)": [[0, "c.TMC5271_IND_2_MASK"]], "tmc5271_ind_2_shift (c macro)": [[0, "c.TMC5271_IND_2_SHIFT"]], "tmc5271_ind_3_mask (c macro)": [[0, "c.TMC5271_IND_3_MASK"]], "tmc5271_ind_3_shift (c macro)": [[0, "c.TMC5271_IND_3_SHIFT"]], "tmc5271_intpol_mask (c macro)": [[0, "c.TMC5271_INTPOL_MASK"]], "tmc5271_intpol_shift (c macro)": [[0, "c.TMC5271_INTPOL_SHIFT"]], "tmc5271_ioin (c macro)": [[0, "c.TMC5271_IOIN"]], "tmc5271_irundelay_mask (c macro)": [[0, "c.TMC5271_IRUNDELAY_MASK"]], "tmc5271_irundelay_shift (c macro)": [[0, "c.TMC5271_IRUNDELAY_SHIFT"]], "tmc5271_irun_mask (c macro)": [[0, "c.TMC5271_IRUN_MASK"]], "tmc5271_irun_shift (c macro)": [[0, "c.TMC5271_IRUN_SHIFT"]], "tmc5271_latch_x_act_mask (c macro)": [[0, "c.TMC5271_LATCH_X_ACT_MASK"]], "tmc5271_latch_x_act_shift (c macro)": [[0, "c.TMC5271_LATCH_X_ACT_SHIFT"]], "tmc5271_max_acceleration (c macro)": [[0, "c.TMC5271_MAX_ACCELERATION"]], "tmc5271_max_velocity (c macro)": [[0, "c.TMC5271_MAX_VELOCITY"]], "tmc5271_mode_hold (c macro)": [[0, "c.TMC5271_MODE_HOLD"]], "tmc5271_mode_position (c macro)": [[0, "c.TMC5271_MODE_POSITION"]], "tmc5271_mode_velneg (c macro)": [[0, "c.TMC5271_MODE_VELNEG"]], "tmc5271_mode_velpos (c macro)": [[0, "c.TMC5271_MODE_VELPOS"]], "tmc5271_motors (c macro)": [[0, "c.TMC5271_MOTORS"]], "tmc5271_mres_mask (c macro)": [[0, "c.TMC5271_MRES_MASK"]], "tmc5271_mres_shift (c macro)": [[0, "c.TMC5271_MRES_SHIFT"]], "tmc5271_mscnt (c macro)": [[0, "c.TMC5271_MSCNT"]], "tmc5271_mscnt_mask (c macro)": [[0, "c.TMC5271_MSCNT_MASK"]], "tmc5271_mscnt_shift (c macro)": [[0, "c.TMC5271_MSCNT_SHIFT"]], "tmc5271_mscuract (c macro)": [[0, "c.TMC5271_MSCURACT"]], "tmc5271_mslut_addr (c macro)": [[0, "c.TMC5271_MSLUT_ADDR"]], "tmc5271_mslut_addr_mask (c macro)": [[0, "c.TMC5271_MSLUT_ADDR_MASK"]], "tmc5271_mslut_addr_shift (c macro)": [[0, "c.TMC5271_MSLUT_ADDR_SHIFT"]], "tmc5271_mslut_data (c macro)": [[0, "c.TMC5271_MSLUT_DATA"]], "tmc5271_mslut_data_mask (c macro)": [[0, "c.TMC5271_MSLUT_DATA_MASK"]], "tmc5271_mslut_data_shift (c macro)": [[0, "c.TMC5271_MSLUT_DATA_SHIFT"]], "tmc5271_multistep_filt_mask (c macro)": [[0, "c.TMC5271_MULTISTEP_FILT_MASK"]], "tmc5271_multistep_filt_shift (c macro)": [[0, "c.TMC5271_MULTISTEP_FILT_SHIFT"]], "tmc5271_nbemf_abn_sel_mask (c macro)": [[0, "c.TMC5271_NBEMF_ABN_SEL_MASK"]], "tmc5271_nbemf_abn_sel_shift (c macro)": [[0, "c.TMC5271_NBEMF_ABN_SEL_SHIFT"]], "tmc5271_n_event_mask (c macro)": [[0, "c.TMC5271_N_EVENT_MASK"]], "tmc5271_n_event_shift (c macro)": [[0, "c.TMC5271_N_EVENT_SHIFT"]], "tmc5271_ola_mask (c macro)": [[0, "c.TMC5271_OLA_MASK"]], "tmc5271_ola_shift (c macro)": [[0, "c.TMC5271_OLA_SHIFT"]], "tmc5271_olb_mask (c macro)": [[0, "c.TMC5271_OLB_MASK"]], "tmc5271_olb_shift (c macro)": [[0, "c.TMC5271_OLB_SHIFT"]], "tmc5271_otpw_mask (c macro)": [[0, "c.TMC5271_OTPW_MASK"]], "tmc5271_otpw_shift (c macro)": [[0, "c.TMC5271_OTPW_SHIFT"]], "tmc5271_ot_mask (c macro)": [[0, "c.TMC5271_OT_MASK"]], "tmc5271_ot_shift (c macro)": [[0, "c.TMC5271_OT_SHIFT"]], "tmc5271_output_mask (c macro)": [[0, "c.TMC5271_OUTPUT_MASK"]], "tmc5271_output_shift (c macro)": [[0, "c.TMC5271_OUTPUT_SHIFT"]], "tmc5271_pol_a_mask (c macro)": [[0, "c.TMC5271_POL_A_MASK"]], "tmc5271_pol_a_shift (c macro)": [[0, "c.TMC5271_POL_A_SHIFT"]], "tmc5271_pol_b_mask (c macro)": [[0, "c.TMC5271_POL_B_MASK"]], "tmc5271_pol_b_shift (c macro)": [[0, "c.TMC5271_POL_B_SHIFT"]], "tmc5271_pol_n_mask (c macro)": [[0, "c.TMC5271_POL_N_MASK"]], "tmc5271_pol_n_shift (c macro)": [[0, "c.TMC5271_POL_N_SHIFT"]], "tmc5271_position_pi_ctrl (c macro)": [[0, "c.TMC5271_POSITION_PI_CTRL"]], "tmc5271_position_reached_mask (c macro)": [[0, "c.TMC5271_POSITION_REACHED_MASK"]], "tmc5271_position_reached_shift (c macro)": [[0, "c.TMC5271_POSITION_REACHED_SHIFT"]], "tmc5271_pos_neg_edge_mask (c macro)": [[0, "c.TMC5271_POS_NEG_EDGE_MASK"]], "tmc5271_pos_neg_edge_shift (c macro)": [[0, "c.TMC5271_POS_NEG_EDGE_SHIFT"]], "tmc5271_pwmconf (c macro)": [[0, "c.TMC5271_PWMCONF"]], "tmc5271_pwm_auto (c macro)": [[0, "c.TMC5271_PWM_AUTO"]], "tmc5271_pwm_autograd_mask (c macro)": [[0, "c.TMC5271_PWM_AUTOGRAD_MASK"]], "tmc5271_pwm_autograd_shift (c macro)": [[0, "c.TMC5271_PWM_AUTOGRAD_SHIFT"]], "tmc5271_pwm_autoscale_mask (c macro)": [[0, "c.TMC5271_PWM_AUTOSCALE_MASK"]], "tmc5271_pwm_autoscale_shift (c macro)": [[0, "c.TMC5271_PWM_AUTOSCALE_SHIFT"]], "tmc5271_pwm_dis_reg_stst_mask (c macro)": [[0, "c.TMC5271_PWM_DIS_REG_STST_MASK"]], "tmc5271_pwm_dis_reg_stst_shift (c macro)": [[0, "c.TMC5271_PWM_DIS_REG_STST_SHIFT"]], "tmc5271_pwm_freq_mask (c macro)": [[0, "c.TMC5271_PWM_FREQ_MASK"]], "tmc5271_pwm_freq_shift (c macro)": [[0, "c.TMC5271_PWM_FREQ_SHIFT"]], "tmc5271_pwm_grad_auto_mask (c macro)": [[0, "c.TMC5271_PWM_GRAD_AUTO_MASK"]], "tmc5271_pwm_grad_auto_shift (c macro)": [[0, "c.TMC5271_PWM_GRAD_AUTO_SHIFT"]], "tmc5271_pwm_grad_mask (c macro)": [[0, "c.TMC5271_PWM_GRAD_MASK"]], "tmc5271_pwm_grad_shift (c macro)": [[0, "c.TMC5271_PWM_GRAD_SHIFT"]], "tmc5271_pwm_lim_mask (c macro)": [[0, "c.TMC5271_PWM_LIM_MASK"]], "tmc5271_pwm_lim_shift (c macro)": [[0, "c.TMC5271_PWM_LIM_SHIFT"]], "tmc5271_pwm_meas_sd_enable_mask (c macro)": [[0, "c.TMC5271_PWM_MEAS_SD_ENABLE_MASK"]], "tmc5271_pwm_meas_sd_enable_shift (c macro)": [[0, "c.TMC5271_PWM_MEAS_SD_ENABLE_SHIFT"]], "tmc5271_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC5271_PWM_OFS_AUTO_MASK"]], "tmc5271_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC5271_PWM_OFS_AUTO_SHIFT"]], "tmc5271_pwm_ofs_mask (c macro)": [[0, "c.TMC5271_PWM_OFS_MASK"]], "tmc5271_pwm_ofs_shift (c macro)": [[0, "c.TMC5271_PWM_OFS_SHIFT"]], "tmc5271_pwm_reg_mask (c macro)": [[0, "c.TMC5271_PWM_REG_MASK"]], "tmc5271_pwm_reg_shift (c macro)": [[0, "c.TMC5271_PWM_REG_SHIFT"]], "tmc5271_pwm_scale (c macro)": [[0, "c.TMC5271_PWM_SCALE"]], "tmc5271_pwm_scale_auto_mask (c macro)": [[0, "c.TMC5271_PWM_SCALE_AUTO_MASK"]], "tmc5271_pwm_scale_auto_shift (c macro)": [[0, "c.TMC5271_PWM_SCALE_AUTO_SHIFT"]], "tmc5271_pwm_scale_sum_mask (c macro)": [[0, "c.TMC5271_PWM_SCALE_SUM_MASK"]], "tmc5271_pwm_scale_sum_shift (c macro)": [[0, "c.TMC5271_PWM_SCALE_SUM_SHIFT"]], "tmc5271_p_position_mask (c macro)": [[0, "c.TMC5271_P_POSITION_MASK"]], "tmc5271_p_position_shift (c macro)": [[0, "c.TMC5271_P_POSITION_SHIFT"]], "tmc5271_qsc_enc_en_mask (c macro)": [[0, "c.TMC5271_QSC_ENC_EN_MASK"]], "tmc5271_qsc_enc_en_shift (c macro)": [[0, "c.TMC5271_QSC_ENC_EN_SHIFT"]], "tmc5271_qsc_status_mask (c macro)": [[0, "c.TMC5271_QSC_STATUS_MASK"]], "tmc5271_qsc_status_shift (c macro)": [[0, "c.TMC5271_QSC_STATUS_SHIFT"]], "tmc5271_qsc_sts_ena_mask (c macro)": [[0, "c.TMC5271_QSC_STS_ENA_MASK"]], "tmc5271_qsc_sts_ena_shift (c macro)": [[0, "c.TMC5271_QSC_STS_ENA_SHIFT"]], "tmc5271_rampmode (c macro)": [[0, "c.TMC5271_RAMPMODE"]], "tmc5271_rampmode_mask (c macro)": [[0, "c.TMC5271_RAMPMODE_MASK"]], "tmc5271_rampmode_shift (c macro)": [[0, "c.TMC5271_RAMPMODE_SHIFT"]], "tmc5271_ramp_stat (c macro)": [[0, "c.TMC5271_RAMP_STAT"]], "tmc5271_register_count (c macro)": [[0, "c.TMC5271_REGISTER_COUNT"]], "tmc5271_register_reset_mask (c macro)": [[0, "c.TMC5271_REGISTER_RESET_MASK"]], "tmc5271_register_reset_shift (c macro)": [[0, "c.TMC5271_REGISTER_RESET_SHIFT"]], "tmc5271_reset_mask (c macro)": [[0, "c.TMC5271_RESET_MASK"]], "tmc5271_reset_shift (c macro)": [[0, "c.TMC5271_RESET_SHIFT"]], "tmc5271_s2ga_mask (c macro)": [[0, "c.TMC5271_S2GA_MASK"]], "tmc5271_s2ga_shift (c macro)": [[0, "c.TMC5271_S2GA_SHIFT"]], "tmc5271_s2gb_mask (c macro)": [[0, "c.TMC5271_S2GB_MASK"]], "tmc5271_s2gb_shift (c macro)": [[0, "c.TMC5271_S2GB_SHIFT"]], "tmc5271_s2vsa_mask (c macro)": [[0, "c.TMC5271_S2VSA_MASK"]], "tmc5271_s2vsa_shift (c macro)": [[0, "c.TMC5271_S2VSA_SHIFT"]], "tmc5271_s2vsb_mask (c macro)": [[0, "c.TMC5271_S2VSB_MASK"]], "tmc5271_s2vsb_shift (c macro)": [[0, "c.TMC5271_S2VSB_SHIFT"]], "tmc5271_sd_mask (c macro)": [[0, "c.TMC5271_SD_MASK"]], "tmc5271_sd_shift (c macro)": [[0, "c.TMC5271_SD_SHIFT"]], "tmc5271_second_move_mask (c macro)": [[0, "c.TMC5271_SECOND_MOVE_MASK"]], "tmc5271_second_move_shift (c macro)": [[0, "c.TMC5271_SECOND_MOVE_SHIFT"]], "tmc5271_sedn_mask (c macro)": [[0, "c.TMC5271_SEDN_MASK"]], "tmc5271_sedn_shift (c macro)": [[0, "c.TMC5271_SEDN_SHIFT"]], "tmc5271_seimin_mask (c macro)": [[0, "c.TMC5271_SEIMIN_MASK"]], "tmc5271_seimin_shift (c macro)": [[0, "c.TMC5271_SEIMIN_SHIFT"]], "tmc5271_sel_oscillator_mask (c macro)": [[0, "c.TMC5271_SEL_OSCILLATOR_MASK"]], "tmc5271_sel_oscillator_shift (c macro)": [[0, "c.TMC5271_SEL_OSCILLATOR_SHIFT"]], "tmc5271_semax_mask (c macro)": [[0, "c.TMC5271_SEMAX_MASK"]], "tmc5271_semax_shift (c macro)": [[0, "c.TMC5271_SEMAX_SHIFT"]], "tmc5271_semin_mask (c macro)": [[0, "c.TMC5271_SEMIN_MASK"]], "tmc5271_semin_shift (c macro)": [[0, "c.TMC5271_SEMIN_SHIFT"]], "tmc5271_senddelay_mask (c macro)": [[0, "c.TMC5271_SENDDELAY_MASK"]], "tmc5271_senddelay_shift (c macro)": [[0, "c.TMC5271_SENDDELAY_SHIFT"]], "tmc5271_seup_mask (c macro)": [[0, "c.TMC5271_SEUP_MASK"]], "tmc5271_seup_shift (c macro)": [[0, "c.TMC5271_SEUP_SHIFT"]], "tmc5271_sfilt_mask (c macro)": [[0, "c.TMC5271_SFILT_MASK"]], "tmc5271_sfilt_shift (c macro)": [[0, "c.TMC5271_SFILT_SHIFT"]], "tmc5271_sg4_filt_en_mask (c macro)": [[0, "c.TMC5271_SG4_FILT_EN_MASK"]], "tmc5271_sg4_filt_en_shift (c macro)": [[0, "c.TMC5271_SG4_FILT_EN_SHIFT"]], "tmc5271_sg4_ind (c macro)": [[0, "c.TMC5271_SG4_IND"]], "tmc5271_sg4_result (c macro)": [[0, "c.TMC5271_SG4_RESULT"]], "tmc5271_sg4_result_sg_result_mask (c macro)": [[0, "c.TMC5271_SG4_RESULT_SG_RESULT_MASK"]], "tmc5271_sg4_result_sg_result_shift (c macro)": [[0, "c.TMC5271_SG4_RESULT_SG_RESULT_SHIFT"]], "tmc5271_sg4_thrs (c macro)": [[0, "c.TMC5271_SG4_THRS"]], "tmc5271_sg4_thrs_mask (c macro)": [[0, "c.TMC5271_SG4_THRS_MASK"]], "tmc5271_sg4_thrs_shift (c macro)": [[0, "c.TMC5271_SG4_THRS_SHIFT"]], "tmc5271_sgt_mask (c macro)": [[0, "c.TMC5271_SGT_MASK"]], "tmc5271_sgt_shift (c macro)": [[0, "c.TMC5271_SGT_SHIFT"]], "tmc5271_sg_angle_offset_mask (c macro)": [[0, "c.TMC5271_SG_ANGLE_OFFSET_MASK"]], "tmc5271_sg_angle_offset_shift (c macro)": [[0, "c.TMC5271_SG_ANGLE_OFFSET_SHIFT"]], "tmc5271_sg_result_mask (c macro)": [[0, "c.TMC5271_SG_RESULT_MASK"]], "tmc5271_sg_result_shift (c macro)": [[0, "c.TMC5271_SG_RESULT_SHIFT"]], "tmc5271_shaft_mask (c macro)": [[0, "c.TMC5271_SHAFT_MASK"]], "tmc5271_shaft_shift (c macro)": [[0, "c.TMC5271_SHAFT_SHIFT"]], "tmc5271_silicon_rv_mask (c macro)": [[0, "c.TMC5271_SILICON_RV_MASK"]], "tmc5271_silicon_rv_shift (c macro)": [[0, "c.TMC5271_SILICON_RV_SHIFT"]], "tmc5271_slaveaddr_mask (c macro)": [[0, "c.TMC5271_SLAVEADDR_MASK"]], "tmc5271_slaveaddr_shift (c macro)": [[0, "c.TMC5271_SLAVEADDR_SHIFT"]], "tmc5271_slaveconf (c macro)": [[0, "c.TMC5271_SLAVECONF"]], "tmc5271_small_hysteresis_mask (c macro)": [[0, "c.TMC5271_SMALL_HYSTERESIS_MASK"]], "tmc5271_small_hysteresis_shift (c macro)": [[0, "c.TMC5271_SMALL_HYSTERESIS_SHIFT"]], "tmc5271_stallguard_mask (c macro)": [[0, "c.TMC5271_STALLGUARD_MASK"]], "tmc5271_stallguard_shift (c macro)": [[0, "c.TMC5271_STALLGUARD_SHIFT"]], "tmc5271_standstill_time_mask (c macro)": [[0, "c.TMC5271_STANDSTILL_TIME_MASK"]], "tmc5271_standstill_time_shift (c macro)": [[0, "c.TMC5271_STANDSTILL_TIME_SHIFT"]], "tmc5271_status_latch_l_mask (c macro)": [[0, "c.TMC5271_STATUS_LATCH_L_MASK"]], "tmc5271_status_latch_l_shift (c macro)": [[0, "c.TMC5271_STATUS_LATCH_L_SHIFT"]], "tmc5271_status_latch_r_mask (c macro)": [[0, "c.TMC5271_STATUS_LATCH_R_MASK"]], "tmc5271_status_latch_r_shift (c macro)": [[0, "c.TMC5271_STATUS_LATCH_R_SHIFT"]], "tmc5271_status_sg_mask (c macro)": [[0, "c.TMC5271_STATUS_SG_MASK"]], "tmc5271_status_sg_shift (c macro)": [[0, "c.TMC5271_STATUS_SG_SHIFT"]], "tmc5271_status_stop_l_mask (c macro)": [[0, "c.TMC5271_STATUS_STOP_L_MASK"]], "tmc5271_status_stop_l_shift (c macro)": [[0, "c.TMC5271_STATUS_STOP_L_SHIFT"]], "tmc5271_status_stop_r_mask (c macro)": [[0, "c.TMC5271_STATUS_STOP_R_MASK"]], "tmc5271_status_stop_r_shift (c macro)": [[0, "c.TMC5271_STATUS_STOP_R_SHIFT"]], "tmc5271_status_virtual_stop_l_mask (c macro)": [[0, "c.TMC5271_STATUS_VIRTUAL_STOP_L_MASK"]], "tmc5271_status_virtual_stop_l_shift (c macro)": [[0, "c.TMC5271_STATUS_VIRTUAL_STOP_L_SHIFT"]], "tmc5271_status_virtual_stop_r_mask (c macro)": [[0, "c.TMC5271_STATUS_VIRTUAL_STOP_R_MASK"]], "tmc5271_status_virtual_stop_r_shift (c macro)": [[0, "c.TMC5271_STATUS_VIRTUAL_STOP_R_SHIFT"]], "tmc5271_stealth_mask (c macro)": [[0, "c.TMC5271_STEALTH_MASK"]], "tmc5271_stealth_shift (c macro)": [[0, "c.TMC5271_STEALTH_SHIFT"]], "tmc5271_stop_enable_mask (c macro)": [[0, "c.TMC5271_STOP_ENABLE_MASK"]], "tmc5271_stop_enable_shift (c macro)": [[0, "c.TMC5271_STOP_ENABLE_SHIFT"]], "tmc5271_stst_mask (c macro)": [[0, "c.TMC5271_STST_MASK"]], "tmc5271_stst_shift (c macro)": [[0, "c.TMC5271_STST_SHIFT"]], "tmc5271_sw_mode (c macro)": [[0, "c.TMC5271_SW_MODE"]], "tmc5271_sw_mode_en_latch_encoder_mask (c macro)": [[0, "c.TMC5271_SW_MODE_EN_LATCH_ENCODER_MASK"]], "tmc5271_sw_mode_en_latch_encoder_shift (c macro)": [[0, "c.TMC5271_SW_MODE_EN_LATCH_ENCODER_SHIFT"]], "tmc5271_sw_mode_en_softstop_mask (c macro)": [[0, "c.TMC5271_SW_MODE_EN_SOFTSTOP_MASK"]], "tmc5271_sw_mode_en_softstop_shift (c macro)": [[0, "c.TMC5271_SW_MODE_EN_SOFTSTOP_SHIFT"]], "tmc5271_sw_mode_en_virtual_stop_l_mask (c macro)": [[0, "c.TMC5271_SW_MODE_EN_VIRTUAL_STOP_L_MASK"]], "tmc5271_sw_mode_en_virtual_stop_l_shift (c macro)": [[0, "c.TMC5271_SW_MODE_EN_VIRTUAL_STOP_L_SHIFT"]], "tmc5271_sw_mode_en_virtual_stop_r_mask (c macro)": [[0, "c.TMC5271_SW_MODE_EN_VIRTUAL_STOP_R_MASK"]], "tmc5271_sw_mode_en_virtual_stop_r_shift (c macro)": [[0, "c.TMC5271_SW_MODE_EN_VIRTUAL_STOP_R_SHIFT"]], "tmc5271_sw_mode_latch_l_active_mask (c macro)": [[0, "c.TMC5271_SW_MODE_LATCH_L_ACTIVE_MASK"]], "tmc5271_sw_mode_latch_l_active_shift (c macro)": [[0, "c.TMC5271_SW_MODE_LATCH_L_ACTIVE_SHIFT"]], "tmc5271_sw_mode_latch_l_inactive_mask (c macro)": [[0, "c.TMC5271_SW_MODE_LATCH_L_INACTIVE_MASK"]], "tmc5271_sw_mode_latch_l_inactive_shift (c macro)": [[0, "c.TMC5271_SW_MODE_LATCH_L_INACTIVE_SHIFT"]], "tmc5271_sw_mode_latch_r_active_mask (c macro)": [[0, "c.TMC5271_SW_MODE_LATCH_R_ACTIVE_MASK"]], "tmc5271_sw_mode_latch_r_active_shift (c macro)": [[0, "c.TMC5271_SW_MODE_LATCH_R_ACTIVE_SHIFT"]], "tmc5271_sw_mode_latch_r_inactive_mask (c macro)": [[0, "c.TMC5271_SW_MODE_LATCH_R_INACTIVE_MASK"]], "tmc5271_sw_mode_latch_r_inactive_shift (c macro)": [[0, "c.TMC5271_SW_MODE_LATCH_R_INACTIVE_SHIFT"]], "tmc5271_sw_mode_pol_stop_l_mask (c macro)": [[0, "c.TMC5271_SW_MODE_POL_STOP_L_MASK"]], "tmc5271_sw_mode_pol_stop_l_shift (c macro)": [[0, "c.TMC5271_SW_MODE_POL_STOP_L_SHIFT"]], "tmc5271_sw_mode_pol_stop_r_mask (c macro)": [[0, "c.TMC5271_SW_MODE_POL_STOP_R_MASK"]], "tmc5271_sw_mode_pol_stop_r_shift (c macro)": [[0, "c.TMC5271_SW_MODE_POL_STOP_R_SHIFT"]], "tmc5271_sw_mode_sg_stop_mask (c macro)": [[0, "c.TMC5271_SW_MODE_SG_STOP_MASK"]], "tmc5271_sw_mode_sg_stop_shift (c macro)": [[0, "c.TMC5271_SW_MODE_SG_STOP_SHIFT"]], "tmc5271_sw_mode_stop_l_enable_mask (c macro)": [[0, "c.TMC5271_SW_MODE_STOP_L_ENABLE_MASK"]], "tmc5271_sw_mode_stop_l_enable_shift (c macro)": [[0, "c.TMC5271_SW_MODE_STOP_L_ENABLE_SHIFT"]], "tmc5271_sw_mode_stop_r_enable_mask (c macro)": [[0, "c.TMC5271_SW_MODE_STOP_R_ENABLE_MASK"]], "tmc5271_sw_mode_stop_r_enable_shift (c macro)": [[0, "c.TMC5271_SW_MODE_STOP_R_ENABLE_SHIFT"]], "tmc5271_sw_mode_swap_lr_mask (c macro)": [[0, "c.TMC5271_SW_MODE_SWAP_LR_MASK"]], "tmc5271_sw_mode_swap_lr_shift (c macro)": [[0, "c.TMC5271_SW_MODE_SWAP_LR_SHIFT"]], "tmc5271_sw_mode_virtual_step_enc_mask (c macro)": [[0, "c.TMC5271_SW_MODE_VIRTUAL_STEP_ENC_MASK"]], "tmc5271_sw_mode_virtual_step_enc_shift (c macro)": [[0, "c.TMC5271_SW_MODE_VIRTUAL_STEP_ENC_SHIFT"]], "tmc5271_tbl_mask (c macro)": [[0, "c.TMC5271_TBL_MASK"]], "tmc5271_tbl_shift (c macro)": [[0, "c.TMC5271_TBL_SHIFT"]], "tmc5271_tcoolthrs (c macro)": [[0, "c.TMC5271_TCOOLTHRS"]], "tmc5271_tcoolthrs_mask (c macro)": [[0, "c.TMC5271_TCOOLTHRS_MASK"]], "tmc5271_tcoolthrs_shift (c macro)": [[0, "c.TMC5271_TCOOLTHRS_SHIFT"]], "tmc5271_thigh (c macro)": [[0, "c.TMC5271_THIGH"]], "tmc5271_thigh_mask (c macro)": [[0, "c.TMC5271_THIGH_MASK"]], "tmc5271_thigh_shift (c macro)": [[0, "c.TMC5271_THIGH_SHIFT"]], "tmc5271_toff_mask (c macro)": [[0, "c.TMC5271_TOFF_MASK"]], "tmc5271_toff_shift (c macro)": [[0, "c.TMC5271_TOFF_SHIFT"]], "tmc5271_tolerance_mask (c macro)": [[0, "c.TMC5271_TOLERANCE_MASK"]], "tmc5271_tolerance_shift (c macro)": [[0, "c.TMC5271_TOLERANCE_SHIFT"]], "tmc5271_tol_on_pos_reached_mask (c macro)": [[0, "c.TMC5271_TOL_ON_POS_REACHED_MASK"]], "tmc5271_tol_on_pos_reached_shift (c macro)": [[0, "c.TMC5271_TOL_ON_POS_REACHED_SHIFT"]], "tmc5271_tpfd_mask (c macro)": [[0, "c.TMC5271_TPFD_MASK"]], "tmc5271_tpfd_shift (c macro)": [[0, "c.TMC5271_TPFD_SHIFT"]], "tmc5271_tpowerdown (c macro)": [[0, "c.TMC5271_TPOWERDOWN"]], "tmc5271_tpowerdown_mask (c macro)": [[0, "c.TMC5271_TPOWERDOWN_MASK"]], "tmc5271_tpowerdown_shift (c macro)": [[0, "c.TMC5271_TPOWERDOWN_SHIFT"]], "tmc5271_tpwmthrs (c macro)": [[0, "c.TMC5271_TPWMTHRS"]], "tmc5271_tpwmthrs_mask (c macro)": [[0, "c.TMC5271_TPWMTHRS_MASK"]], "tmc5271_tpwmthrs_shift (c macro)": [[0, "c.TMC5271_TPWMTHRS_SHIFT"]], "tmc5271_tstep (c macro)": [[0, "c.TMC5271_TSTEP"]], "tmc5271_tstep_mask (c macro)": [[0, "c.TMC5271_TSTEP_MASK"]], "tmc5271_tstep_shift (c macro)": [[0, "c.TMC5271_TSTEP_SHIFT"]], "tmc5271_tvmax (c macro)": [[0, "c.TMC5271_TVMAX"]], "tmc5271_tvmax_mask (c macro)": [[0, "c.TMC5271_TVMAX_MASK"]], "tmc5271_tvmax_shift (c macro)": [[0, "c.TMC5271_TVMAX_SHIFT"]], "tmc5271_tzerowait (c macro)": [[0, "c.TMC5271_TZEROWAIT"]], "tmc5271_tzerowait_mask (c macro)": [[0, "c.TMC5271_TZEROWAIT_MASK"]], "tmc5271_tzerowait_shift (c macro)": [[0, "c.TMC5271_TZEROWAIT_SHIFT"]], "tmc5271_t_zerowait_active_mask (c macro)": [[0, "c.TMC5271_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5271_t_zerowait_active_shift (c macro)": [[0, "c.TMC5271_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5271_uv_ldo_mask (c macro)": [[0, "c.TMC5271_UV_LDO_MASK"]], "tmc5271_uv_ldo_shift (c macro)": [[0, "c.TMC5271_UV_LDO_SHIFT"]], "tmc5271_v1 (c macro)": [[0, "c.TMC5271_V1"]], "tmc5271_v1_mask (c macro)": [[0, "c.TMC5271_V1_MASK"]], "tmc5271_v1_shift (c macro)": [[0, "c.TMC5271_V1_SHIFT"]], "tmc5271_v2 (c macro)": [[0, "c.TMC5271_V2"]], "tmc5271_v2_mask (c macro)": [[0, "c.TMC5271_V2_MASK"]], "tmc5271_v2_shift (c macro)": [[0, "c.TMC5271_V2_SHIFT"]], "tmc5271_vactual (c macro)": [[0, "c.TMC5271_VACTUAL"]], "tmc5271_vactual_mask (c macro)": [[0, "c.TMC5271_VACTUAL_MASK"]], "tmc5271_vactual_shift (c macro)": [[0, "c.TMC5271_VACTUAL_SHIFT"]], "tmc5271_vdcmin (c macro)": [[0, "c.TMC5271_VDCMIN"]], "tmc5271_vdcmin_reserved_mask (c macro)": [[0, "c.TMC5271_VDCMIN_RESERVED_MASK"]], "tmc5271_vdcmin_reserved_shift (c macro)": [[0, "c.TMC5271_VDCMIN_RESERVED_SHIFT"]], "tmc5271_vdcmin_vdcmin_mask (c macro)": [[0, "c.TMC5271_VDCMIN_VDCMIN_MASK"]], "tmc5271_vdcmin_vdcmin_shift (c macro)": [[0, "c.TMC5271_VDCMIN_VDCMIN_SHIFT"]], "tmc5271_velocity_reached_mask (c macro)": [[0, "c.TMC5271_VELOCITY_REACHED_MASK"]], "tmc5271_velocity_reached_shift (c macro)": [[0, "c.TMC5271_VELOCITY_REACHED_SHIFT"]], "tmc5271_version_mask (c macro)": [[0, "c.TMC5271_VERSION_MASK"]], "tmc5271_version_shift (c macro)": [[0, "c.TMC5271_VERSION_SHIFT"]], "tmc5271_vhighchm_mask (c macro)": [[0, "c.TMC5271_VHIGHCHM_MASK"]], "tmc5271_vhighchm_shift (c macro)": [[0, "c.TMC5271_VHIGHCHM_SHIFT"]], "tmc5271_vhighfs_mask (c macro)": [[0, "c.TMC5271_VHIGHFS_MASK"]], "tmc5271_vhighfs_shift (c macro)": [[0, "c.TMC5271_VHIGHFS_SHIFT"]], "tmc5271_virtual_stop_l (c macro)": [[0, "c.TMC5271_VIRTUAL_STOP_L"]], "tmc5271_virtual_stop_l_mask (c macro)": [[0, "c.TMC5271_VIRTUAL_STOP_L_MASK"]], "tmc5271_virtual_stop_l_shift (c macro)": [[0, "c.TMC5271_VIRTUAL_STOP_L_SHIFT"]], "tmc5271_virtual_stop_r (c macro)": [[0, "c.TMC5271_VIRTUAL_STOP_R"]], "tmc5271_virtual_stop_r_mask (c macro)": [[0, "c.TMC5271_VIRTUAL_STOP_R_MASK"]], "tmc5271_virtual_stop_r_shift (c macro)": [[0, "c.TMC5271_VIRTUAL_STOP_R_SHIFT"]], "tmc5271_vmax (c macro)": [[0, "c.TMC5271_VMAX"]], "tmc5271_vmax_mask (c macro)": [[0, "c.TMC5271_VMAX_MASK"]], "tmc5271_vmax_shift (c macro)": [[0, "c.TMC5271_VMAX_SHIFT"]], "tmc5271_vm_uvlo_mask (c macro)": [[0, "c.TMC5271_VM_UVLO_MASK"]], "tmc5271_vm_uvlo_shift (c macro)": [[0, "c.TMC5271_VM_UVLO_SHIFT"]], "tmc5271_vstart (c macro)": [[0, "c.TMC5271_VSTART"]], "tmc5271_vstart_mask (c macro)": [[0, "c.TMC5271_VSTART_MASK"]], "tmc5271_vstart_shift (c macro)": [[0, "c.TMC5271_VSTART_SHIFT"]], "tmc5271_vstop (c macro)": [[0, "c.TMC5271_VSTOP"]], "tmc5271_vstop_mask (c macro)": [[0, "c.TMC5271_VSTOP_MASK"]], "tmc5271_vstop_shift (c macro)": [[0, "c.TMC5271_VSTOP_SHIFT"]], "tmc5271_vzero_mask (c macro)": [[0, "c.TMC5271_VZERO_MASK"]], "tmc5271_vzero_shift (c macro)": [[0, "c.TMC5271_VZERO_SHIFT"]], "tmc5271_write_bit (c macro)": [[0, "c.TMC5271_WRITE_BIT"]], "tmc5271_xactual (c macro)": [[0, "c.TMC5271_XACTUAL"]], "tmc5271_xactual_mask (c macro)": [[0, "c.TMC5271_XACTUAL_MASK"]], "tmc5271_xactual_shift (c macro)": [[0, "c.TMC5271_XACTUAL_SHIFT"]], "tmc5271_xlatch (c macro)": [[0, "c.TMC5271_XLATCH"]], "tmc5271_xlatch_mask (c macro)": [[0, "c.TMC5271_XLATCH_MASK"]], "tmc5271_xlatch_shift (c macro)": [[0, "c.TMC5271_XLATCH_SHIFT"]], "tmc5271_xtarget (c macro)": [[0, "c.TMC5271_XTARGET"]], "tmc5271_xtarget_mask (c macro)": [[0, "c.TMC5271_XTARGET_MASK"]], "tmc5271_xtarget_shift (c macro)": [[0, "c.TMC5271_XTARGET_SHIFT"]], "tmc5271_x_compare (c macro)": [[0, "c.TMC5271_X_COMPARE"]], "tmc5271_x_compare_mask (c macro)": [[0, "c.TMC5271_X_COMPARE_MASK"]], "tmc5271_x_compare_repeat (c macro)": [[0, "c.TMC5271_X_COMPARE_REPEAT"]], "tmc5271_x_compare_repeat_mask (c macro)": [[0, "c.TMC5271_X_COMPARE_REPEAT_MASK"]], "tmc5271_x_compare_repeat_shift (c macro)": [[0, "c.TMC5271_X_COMPARE_REPEAT_SHIFT"]], "tmc5271_x_compare_shift (c macro)": [[0, "c.TMC5271_X_COMPARE_SHIFT"]], "tmc5271_x_enc (c macro)": [[0, "c.TMC5271_X_ENC"]], "tmc5271_x_enc_mask (c macro)": [[0, "c.TMC5271_X_ENC_MASK"]], "tmc5271_x_enc_shift (c macro)": [[0, "c.TMC5271_X_ENC_SHIFT"]], "tmc5272typedef (c++ struct)": [[0, "_CPPv414TMC5272TypeDef"]], "tmc5272typedef::config (c++ member)": [[0, "_CPPv4N14TMC5272TypeDef6configE"]], "tmc5272typedef::oldtick (c++ member)": [[0, "_CPPv4N14TMC5272TypeDef7oldTickE"]], "tmc5272typedef::oldx (c++ member)": [[0, "_CPPv4N14TMC5272TypeDef4oldXE"]], "tmc5272typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC5272TypeDef14registerAccessE"]], "tmc5272typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC5272TypeDef18registerResetStateE"]], "tmc5272typedef::slaveaddress (c++ member)": [[0, "_CPPv4N14TMC5272TypeDef12slaveAddressE"]], "tmc5272typedef::velocity (c++ member)": [[0, "_CPPv4N14TMC5272TypeDef8velocityE"]], "tmc5272_a1 (c macro)": [[0, "c.TMC5272_A1"]], "tmc5272_a1_mask (c macro)": [[0, "c.TMC5272_A1_MASK"]], "tmc5272_a1_shift (c macro)": [[0, "c.TMC5272_A1_SHIFT"]], "tmc5272_a2 (c macro)": [[0, "c.TMC5272_A2"]], "tmc5272_a2_mask (c macro)": [[0, "c.TMC5272_A2_MASK"]], "tmc5272_a2_shift (c macro)": [[0, "c.TMC5272_A2_SHIFT"]], "tmc5272_aactual (c macro)": [[0, "c.TMC5272_AACTUAL"]], "tmc5272_aactual_mask (c macro)": [[0, "c.TMC5272_AACTUAL_MASK"]], "tmc5272_aactual_shift (c macro)": [[0, "c.TMC5272_AACTUAL_SHIFT"]], "tmc5272_address_mask (c macro)": [[0, "c.TMC5272_ADDRESS_MASK"]], "tmc5272_amax (c macro)": [[0, "c.TMC5272_AMAX"]], "tmc5272_amax_mask (c macro)": [[0, "c.TMC5272_AMAX_MASK"]], "tmc5272_amax_shift (c macro)": [[0, "c.TMC5272_AMAX_SHIFT"]], "tmc5272_chopconf (c macro)": [[0, "c.TMC5272_CHOPCONF"]], "tmc5272_chopconf_chm_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_CHM_MASK"]], "tmc5272_chopconf_chm_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_CHM_SHIFT"]], "tmc5272_chopconf_dedge_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_DEDGE_MASK"]], "tmc5272_chopconf_dedge_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_DEDGE_SHIFT"]], "tmc5272_chopconf_disfdcc_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_DISFDCC_MASK"]], "tmc5272_chopconf_disfdcc_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_DISFDCC_SHIFT"]], "tmc5272_chopconf_diss2g_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_DISS2G_MASK"]], "tmc5272_chopconf_diss2g_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_DISS2G_SHIFT"]], "tmc5272_chopconf_diss2vs_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_DISS2VS_MASK"]], "tmc5272_chopconf_diss2vs_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_DISS2VS_SHIFT"]], "tmc5272_chopconf_fd3_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_FD3_MASK"]], "tmc5272_chopconf_fd3_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_FD3_SHIFT"]], "tmc5272_chopconf_hend_offset_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_HEND_OFFSET_MASK"]], "tmc5272_chopconf_hend_offset_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_HEND_OFFSET_SHIFT"]], "tmc5272_chopconf_hstrt_tfd210_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_HSTRT_TFD210_MASK"]], "tmc5272_chopconf_hstrt_tfd210_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_HSTRT_TFD210_SHIFT"]], "tmc5272_chopconf_intpol_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_INTPOL_MASK"]], "tmc5272_chopconf_intpol_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_INTPOL_SHIFT"]], "tmc5272_chopconf_mres_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_MRES_MASK"]], "tmc5272_chopconf_mres_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_MRES_SHIFT"]], "tmc5272_chopconf_tbl_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_TBL_MASK"]], "tmc5272_chopconf_tbl_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_TBL_SHIFT"]], "tmc5272_chopconf_toff_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_TOFF_MASK"]], "tmc5272_chopconf_toff_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_TOFF_SHIFT"]], "tmc5272_chopconf_tpfd_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_TPFD_MASK"]], "tmc5272_chopconf_tpfd_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_TPFD_SHIFT"]], "tmc5272_chopconf_vhighchm_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_VHIGHCHM_MASK"]], "tmc5272_chopconf_vhighchm_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_VHIGHCHM_SHIFT"]], "tmc5272_chopconf_vhighfs_mask (c macro)": [[0, "c.TMC5272_CHOPCONF_VHIGHFS_MASK"]], "tmc5272_chopconf_vhighfs_shift (c macro)": [[0, "c.TMC5272_CHOPCONF_VHIGHFS_SHIFT"]], "tmc5272_coolconf (c macro)": [[0, "c.TMC5272_COOLCONF"]], "tmc5272_coolconf_sedn_mask (c macro)": [[0, "c.TMC5272_COOLCONF_SEDN_MASK"]], "tmc5272_coolconf_sedn_shift (c macro)": [[0, "c.TMC5272_COOLCONF_SEDN_SHIFT"]], "tmc5272_coolconf_seimin_mask (c macro)": [[0, "c.TMC5272_COOLCONF_SEIMIN_MASK"]], "tmc5272_coolconf_seimin_shift (c macro)": [[0, "c.TMC5272_COOLCONF_SEIMIN_SHIFT"]], "tmc5272_coolconf_semax_mask (c macro)": [[0, "c.TMC5272_COOLCONF_SEMAX_MASK"]], "tmc5272_coolconf_semax_shift (c macro)": [[0, "c.TMC5272_COOLCONF_SEMAX_SHIFT"]], "tmc5272_coolconf_semin_mask (c macro)": [[0, "c.TMC5272_COOLCONF_SEMIN_MASK"]], "tmc5272_coolconf_semin_shift (c macro)": [[0, "c.TMC5272_COOLCONF_SEMIN_SHIFT"]], "tmc5272_coolconf_seup_mask (c macro)": [[0, "c.TMC5272_COOLCONF_SEUP_MASK"]], "tmc5272_coolconf_seup_shift (c macro)": [[0, "c.TMC5272_COOLCONF_SEUP_SHIFT"]], "tmc5272_coolconf_sfilt_mask (c macro)": [[0, "c.TMC5272_COOLCONF_SFILT_MASK"]], "tmc5272_coolconf_sfilt_shift (c macro)": [[0, "c.TMC5272_COOLCONF_SFILT_SHIFT"]], "tmc5272_coolconf_sgt_mask (c macro)": [[0, "c.TMC5272_COOLCONF_SGT_MASK"]], "tmc5272_coolconf_sgt_shift (c macro)": [[0, "c.TMC5272_COOLCONF_SGT_SHIFT"]], "tmc5272_d1 (c macro)": [[0, "c.TMC5272_D1"]], "tmc5272_d1_mask (c macro)": [[0, "c.TMC5272_D1_MASK"]], "tmc5272_d1_shift (c macro)": [[0, "c.TMC5272_D1_SHIFT"]], "tmc5272_d2 (c macro)": [[0, "c.TMC5272_D2"]], "tmc5272_d2_mask (c macro)": [[0, "c.TMC5272_D2_MASK"]], "tmc5272_d2_shift (c macro)": [[0, "c.TMC5272_D2_SHIFT"]], "tmc5272_dcctrl (c macro)": [[0, "c.TMC5272_DCCTRL"]], "tmc5272_dcctrl_dc_sg_mask (c macro)": [[0, "c.TMC5272_DCCTRL_DC_SG_MASK"]], "tmc5272_dcctrl_dc_sg_shift (c macro)": [[0, "c.TMC5272_DCCTRL_DC_SG_SHIFT"]], "tmc5272_dcctrl_dc_time_mask (c macro)": [[0, "c.TMC5272_DCCTRL_DC_TIME_MASK"]], "tmc5272_dcctrl_dc_time_shift (c macro)": [[0, "c.TMC5272_DCCTRL_DC_TIME_SHIFT"]], "tmc5272_dmax (c macro)": [[0, "c.TMC5272_DMAX"]], "tmc5272_dmax_mask (c macro)": [[0, "c.TMC5272_DMAX_MASK"]], "tmc5272_dmax_shift (c macro)": [[0, "c.TMC5272_DMAX_SHIFT"]], "tmc5272_drv_conf (c macro)": [[0, "c.TMC5272_DRV_CONF"]], "tmc5272_drv_conf_fsr_iref_m0_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_FSR_IREF_M0_MASK"]], "tmc5272_drv_conf_fsr_iref_m0_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_FSR_IREF_M0_SHIFT"]], "tmc5272_drv_conf_fsr_iref_m1_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_FSR_IREF_M1_MASK"]], "tmc5272_drv_conf_fsr_iref_m1_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_FSR_IREF_M1_SHIFT"]], "tmc5272_drv_conf_fsr_m0_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_FSR_M0_MASK"]], "tmc5272_drv_conf_fsr_m0_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_FSR_M0_SHIFT"]], "tmc5272_drv_conf_fsr_m1_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_FSR_M1_MASK"]], "tmc5272_drv_conf_fsr_m1_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_FSR_M1_SHIFT"]], "tmc5272_drv_conf_m0_en_emergency_disable_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_M0_EN_EMERGENCY_DISABLE_MASK"]], "tmc5272_drv_conf_m0_en_emergency_disable_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_M0_EN_EMERGENCY_DISABLE_SHIFT"]], "tmc5272_drv_conf_m0_sel_em_stop_src_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_M0_SEL_EM_STOP_SRC_MASK"]], "tmc5272_drv_conf_m0_sel_em_stop_src_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_M0_SEL_EM_STOP_SRC_SHIFT"]], "tmc5272_drv_conf_m0_standstill_time_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_M0_STANDSTILL_TIME_MASK"]], "tmc5272_drv_conf_m0_standstill_time_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_M0_STANDSTILL_TIME_SHIFT"]], "tmc5272_drv_conf_m1_en_emergency_disable_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_M1_EN_EMERGENCY_DISABLE_MASK"]], "tmc5272_drv_conf_m1_en_emergency_disable_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_M1_EN_EMERGENCY_DISABLE_SHIFT"]], "tmc5272_drv_conf_m1_sel_em_stop_src_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_M1_SEL_EM_STOP_SRC_MASK"]], "tmc5272_drv_conf_m1_sel_em_stop_src_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_M1_SEL_EM_STOP_SRC_SHIFT"]], "tmc5272_drv_conf_m1_standstill_time_mask (c macro)": [[0, "c.TMC5272_DRV_CONF_M1_STANDSTILL_TIME_MASK"]], "tmc5272_drv_conf_m1_standstill_time_shift (c macro)": [[0, "c.TMC5272_DRV_CONF_M1_STANDSTILL_TIME_SHIFT"]], "tmc5272_drv_status (c macro)": [[0, "c.TMC5272_DRV_STATUS"]], "tmc5272_drv_status_cs_actual_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_CS_ACTUAL_MASK"]], "tmc5272_drv_status_cs_actual_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_CS_ACTUAL_SHIFT"]], "tmc5272_drv_status_fsactive_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_FSACTIVE_MASK"]], "tmc5272_drv_status_fsactive_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_FSACTIVE_SHIFT"]], "tmc5272_drv_status_ola_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_OLA_MASK"]], "tmc5272_drv_status_ola_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_OLA_SHIFT"]], "tmc5272_drv_status_olb_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_OLB_MASK"]], "tmc5272_drv_status_olb_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_OLB_SHIFT"]], "tmc5272_drv_status_otpw_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_OTPW_MASK"]], "tmc5272_drv_status_otpw_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_OTPW_SHIFT"]], "tmc5272_drv_status_ot_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_OT_MASK"]], "tmc5272_drv_status_ot_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_OT_SHIFT"]], "tmc5272_drv_status_s2ga_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_S2GA_MASK"]], "tmc5272_drv_status_s2ga_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_S2GA_SHIFT"]], "tmc5272_drv_status_s2gb_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_S2GB_MASK"]], "tmc5272_drv_status_s2gb_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_S2GB_SHIFT"]], "tmc5272_drv_status_s2vsa_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_S2VSA_MASK"]], "tmc5272_drv_status_s2vsa_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_S2VSA_SHIFT"]], "tmc5272_drv_status_s2vsb_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_S2VSB_MASK"]], "tmc5272_drv_status_s2vsb_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_S2VSB_SHIFT"]], "tmc5272_drv_status_sg_result_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_SG_RESULT_MASK"]], "tmc5272_drv_status_sg_result_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_SG_RESULT_SHIFT"]], "tmc5272_drv_status_stallguard_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_STALLGUARD_MASK"]], "tmc5272_drv_status_stallguard_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_STALLGUARD_SHIFT"]], "tmc5272_drv_status_stealth_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_STEALTH_MASK"]], "tmc5272_drv_status_stealth_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_STEALTH_SHIFT"]], "tmc5272_drv_status_stst_mask (c macro)": [[0, "c.TMC5272_DRV_STATUS_STST_MASK"]], "tmc5272_drv_status_stst_shift (c macro)": [[0, "c.TMC5272_DRV_STATUS_STST_SHIFT"]], "tmc5272_encmode (c macro)": [[0, "c.TMC5272_ENCMODE"]], "tmc5272_encmode_bemf_blank_time_mask (c macro)": [[0, "c.TMC5272_ENCMODE_BEMF_BLANK_TIME_MASK"]], "tmc5272_encmode_bemf_blank_time_shift (c macro)": [[0, "c.TMC5272_ENCMODE_BEMF_BLANK_TIME_SHIFT"]], "tmc5272_encmode_bemf_hyst_mask (c macro)": [[0, "c.TMC5272_ENCMODE_BEMF_HYST_MASK"]], "tmc5272_encmode_bemf_hyst_shift (c macro)": [[0, "c.TMC5272_ENCMODE_BEMF_HYST_SHIFT"]], "tmc5272_encmode_clr_cont_mask (c macro)": [[0, "c.TMC5272_ENCMODE_CLR_CONT_MASK"]], "tmc5272_encmode_clr_cont_shift (c macro)": [[0, "c.TMC5272_ENCMODE_CLR_CONT_SHIFT"]], "tmc5272_encmode_clr_enc_x_mask (c macro)": [[0, "c.TMC5272_ENCMODE_CLR_ENC_X_MASK"]], "tmc5272_encmode_clr_enc_x_shift (c macro)": [[0, "c.TMC5272_ENCMODE_CLR_ENC_X_SHIFT"]], "tmc5272_encmode_clr_once_mask (c macro)": [[0, "c.TMC5272_ENCMODE_CLR_ONCE_MASK"]], "tmc5272_encmode_clr_once_shift (c macro)": [[0, "c.TMC5272_ENCMODE_CLR_ONCE_SHIFT"]], "tmc5272_encmode_enc_sel_decimal_mask (c macro)": [[0, "c.TMC5272_ENCMODE_ENC_SEL_DECIMAL_MASK"]], "tmc5272_encmode_enc_sel_decimal_shift (c macro)": [[0, "c.TMC5272_ENCMODE_ENC_SEL_DECIMAL_SHIFT"]], "tmc5272_encmode_ignore_ab_mask (c macro)": [[0, "c.TMC5272_ENCMODE_IGNORE_AB_MASK"]], "tmc5272_encmode_ignore_ab_shift (c macro)": [[0, "c.TMC5272_ENCMODE_IGNORE_AB_SHIFT"]], "tmc5272_encmode_latch_x_act_mask (c macro)": [[0, "c.TMC5272_ENCMODE_LATCH_X_ACT_MASK"]], "tmc5272_encmode_latch_x_act_shift (c macro)": [[0, "c.TMC5272_ENCMODE_LATCH_X_ACT_SHIFT"]], "tmc5272_encmode_nbemf_abn_sel_mask (c macro)": [[0, "c.TMC5272_ENCMODE_NBEMF_ABN_SEL_MASK"]], "tmc5272_encmode_nbemf_abn_sel_shift (c macro)": [[0, "c.TMC5272_ENCMODE_NBEMF_ABN_SEL_SHIFT"]], "tmc5272_encmode_pol_a_mask (c macro)": [[0, "c.TMC5272_ENCMODE_POL_A_MASK"]], "tmc5272_encmode_pol_a_shift (c macro)": [[0, "c.TMC5272_ENCMODE_POL_A_SHIFT"]], "tmc5272_encmode_pol_b_mask (c macro)": [[0, "c.TMC5272_ENCMODE_POL_B_MASK"]], "tmc5272_encmode_pol_b_shift (c macro)": [[0, "c.TMC5272_ENCMODE_POL_B_SHIFT"]], "tmc5272_encmode_pol_n_mask (c macro)": [[0, "c.TMC5272_ENCMODE_POL_N_MASK"]], "tmc5272_encmode_pol_n_shift (c macro)": [[0, "c.TMC5272_ENCMODE_POL_N_SHIFT"]], "tmc5272_encmode_pos_neg_edge_mask (c macro)": [[0, "c.TMC5272_ENCMODE_POS_NEG_EDGE_MASK"]], "tmc5272_encmode_pos_neg_edge_shift (c macro)": [[0, "c.TMC5272_ENCMODE_POS_NEG_EDGE_SHIFT"]], "tmc5272_enc_const (c macro)": [[0, "c.TMC5272_ENC_CONST"]], "tmc5272_enc_const_mask (c macro)": [[0, "c.TMC5272_ENC_CONST_MASK"]], "tmc5272_enc_const_shift (c macro)": [[0, "c.TMC5272_ENC_CONST_SHIFT"]], "tmc5272_enc_deviation (c macro)": [[0, "c.TMC5272_ENC_DEVIATION"]], "tmc5272_enc_deviation_mask (c macro)": [[0, "c.TMC5272_ENC_DEVIATION_MASK"]], "tmc5272_enc_deviation_shift (c macro)": [[0, "c.TMC5272_ENC_DEVIATION_SHIFT"]], "tmc5272_enc_latch (c macro)": [[0, "c.TMC5272_ENC_LATCH"]], "tmc5272_enc_latch_mask (c macro)": [[0, "c.TMC5272_ENC_LATCH_MASK"]], "tmc5272_enc_latch_shift (c macro)": [[0, "c.TMC5272_ENC_LATCH_SHIFT"]], "tmc5272_enc_status (c macro)": [[0, "c.TMC5272_ENC_STATUS"]], "tmc5272_enc_status_deviation_warn_mask (c macro)": [[0, "c.TMC5272_ENC_STATUS_DEVIATION_WARN_MASK"]], "tmc5272_enc_status_deviation_warn_shift (c macro)": [[0, "c.TMC5272_ENC_STATUS_DEVIATION_WARN_SHIFT"]], "tmc5272_enc_status_n_event_mask (c macro)": [[0, "c.TMC5272_ENC_STATUS_N_EVENT_MASK"]], "tmc5272_enc_status_n_event_shift (c macro)": [[0, "c.TMC5272_ENC_STATUS_N_EVENT_SHIFT"]], "tmc5272_field_read (c macro)": [[0, "c.TMC5272_FIELD_READ"]], "tmc5272_field_write (c macro)": [[0, "c.TMC5272_FIELD_WRITE"]], "tmc5272_gconf (c macro)": [[0, "c.TMC5272_GCONF"]], "tmc5272_gconf_diag0_intout_sel_mask (c macro)": [[0, "c.TMC5272_GCONF_DIAG0_INTOUT_SEL_MASK"]], "tmc5272_gconf_diag0_intout_sel_shift (c macro)": [[0, "c.TMC5272_GCONF_DIAG0_INTOUT_SEL_SHIFT"]], "tmc5272_gconf_diag0_int_pushpull_mask (c macro)": [[0, "c.TMC5272_GCONF_DIAG0_INT_PUSHPULL_MASK"]], "tmc5272_gconf_diag0_int_pushpull_shift (c macro)": [[0, "c.TMC5272_GCONF_DIAG0_INT_PUSHPULL_SHIFT"]], "tmc5272_gconf_diag0_otpw_mask (c macro)": [[0, "c.TMC5272_GCONF_DIAG0_OTPW_MASK"]], "tmc5272_gconf_diag0_otpw_shift (c macro)": [[0, "c.TMC5272_GCONF_DIAG0_OTPW_SHIFT"]], "tmc5272_gconf_diag0_stall_step_mask (c macro)": [[0, "c.TMC5272_GCONF_DIAG0_STALL_STEP_MASK"]], "tmc5272_gconf_diag0_stall_step_shift (c macro)": [[0, "c.TMC5272_GCONF_DIAG0_STALL_STEP_SHIFT"]], "tmc5272_gconf_diag1_poscomp_pushpull_mask (c macro)": [[0, "c.TMC5272_GCONF_DIAG1_POSCOMP_PUSHPULL_MASK"]], "tmc5272_gconf_diag1_poscomp_pushpull_shift (c macro)": [[0, "c.TMC5272_GCONF_DIAG1_POSCOMP_PUSHPULL_SHIFT"]], "tmc5272_gconf_diag1_stall_dir_mask (c macro)": [[0, "c.TMC5272_GCONF_DIAG1_STALL_DIR_MASK"]], "tmc5272_gconf_diag1_stall_dir_shift (c macro)": [[0, "c.TMC5272_GCONF_DIAG1_STALL_DIR_SHIFT"]], "tmc5272_gconf_diag1_x_comp_sel_mask (c macro)": [[0, "c.TMC5272_GCONF_DIAG1_X_COMP_SEL_MASK"]], "tmc5272_gconf_diag1_x_comp_sel_shift (c macro)": [[0, "c.TMC5272_GCONF_DIAG1_X_COMP_SEL_SHIFT"]], "tmc5272_gconf_m0_diag0_error_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_DIAG0_ERROR_MASK"]], "tmc5272_gconf_m0_diag0_error_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_DIAG0_ERROR_SHIFT"]], "tmc5272_gconf_m0_diag1_index_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_DIAG1_INDEX_MASK"]], "tmc5272_gconf_m0_diag1_index_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_DIAG1_INDEX_SHIFT"]], "tmc5272_gconf_m0_direct_mode_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_DIRECT_MODE_MASK"]], "tmc5272_gconf_m0_direct_mode_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_DIRECT_MODE_SHIFT"]], "tmc5272_gconf_m0_drv_enn_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_DRV_ENN_MASK"]], "tmc5272_gconf_m0_drv_enn_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_DRV_ENN_SHIFT"]], "tmc5272_gconf_m0_en_pwm_mode_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_EN_PWM_MODE_MASK"]], "tmc5272_gconf_m0_en_pwm_mode_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_EN_PWM_MODE_SHIFT"]], "tmc5272_gconf_m0_multistep_filt_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_MULTISTEP_FILT_MASK"]], "tmc5272_gconf_m0_multistep_filt_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_MULTISTEP_FILT_SHIFT"]], "tmc5272_gconf_m0_sd_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_SD_MASK"]], "tmc5272_gconf_m0_sd_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_SD_SHIFT"]], "tmc5272_gconf_m0_shaft_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_SHAFT_MASK"]], "tmc5272_gconf_m0_shaft_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_SHAFT_SHIFT"]], "tmc5272_gconf_m0_small_hysteresis_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_SMALL_HYSTERESIS_MASK"]], "tmc5272_gconf_m0_small_hysteresis_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_SMALL_HYSTERESIS_SHIFT"]], "tmc5272_gconf_m0_stop_enable_mask (c macro)": [[0, "c.TMC5272_GCONF_M0_STOP_ENABLE_MASK"]], "tmc5272_gconf_m0_stop_enable_shift (c macro)": [[0, "c.TMC5272_GCONF_M0_STOP_ENABLE_SHIFT"]], "tmc5272_gconf_m1_diag1_index_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_DIAG1_INDEX_MASK"]], "tmc5272_gconf_m1_diag1_index_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_DIAG1_INDEX_SHIFT"]], "tmc5272_gconf_m1_direct_mode_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_DIRECT_MODE_MASK"]], "tmc5272_gconf_m1_direct_mode_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_DIRECT_MODE_SHIFT"]], "tmc5272_gconf_m1_drv_enn_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_DRV_ENN_MASK"]], "tmc5272_gconf_m1_drv_enn_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_DRV_ENN_SHIFT"]], "tmc5272_gconf_m1_en_pwm_mode_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_EN_PWM_MODE_MASK"]], "tmc5272_gconf_m1_en_pwm_mode_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_EN_PWM_MODE_SHIFT"]], "tmc5272_gconf_m1_multistep_filt_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_MULTISTEP_FILT_MASK"]], "tmc5272_gconf_m1_multistep_filt_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_MULTISTEP_FILT_SHIFT"]], "tmc5272_gconf_m1_sd_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_SD_MASK"]], "tmc5272_gconf_m1_sd_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_SD_SHIFT"]], "tmc5272_gconf_m1_shaft_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_SHAFT_MASK"]], "tmc5272_gconf_m1_shaft_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_SHAFT_SHIFT"]], "tmc5272_gconf_m1_small_hysteresis_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_SMALL_HYSTERESIS_MASK"]], "tmc5272_gconf_m1_small_hysteresis_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_SMALL_HYSTERESIS_SHIFT"]], "tmc5272_gconf_m1_stop_enable_mask (c macro)": [[0, "c.TMC5272_GCONF_M1_STOP_ENABLE_MASK"]], "tmc5272_gconf_m1_stop_enable_shift (c macro)": [[0, "c.TMC5272_GCONF_M1_STOP_ENABLE_SHIFT"]], "tmc5272_global_scaler (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER"]], "tmc5272_global_scaler_globalscaler_m0_a_mask (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_A_MASK"]], "tmc5272_global_scaler_globalscaler_m0_a_shift (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_A_SHIFT"]], "tmc5272_global_scaler_globalscaler_m0_b_mask (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_B_MASK"]], "tmc5272_global_scaler_globalscaler_m0_b_shift (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_B_SHIFT"]], "tmc5272_global_scaler_globalscaler_m1_a_mask (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_A_MASK"]], "tmc5272_global_scaler_globalscaler_m1_a_shift (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_A_SHIFT"]], "tmc5272_global_scaler_globalscaler_m1_b_mask (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_B_MASK"]], "tmc5272_global_scaler_globalscaler_m1_b_shift (c macro)": [[0, "c.TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_B_SHIFT"]], "tmc5272_gstat (c macro)": [[0, "c.TMC5272_GSTAT"]], "tmc5272_gstat_m0_drv_err_mask (c macro)": [[0, "c.TMC5272_GSTAT_M0_DRV_ERR_MASK"]], "tmc5272_gstat_m0_drv_err_shift (c macro)": [[0, "c.TMC5272_GSTAT_M0_DRV_ERR_SHIFT"]], "tmc5272_gstat_m1_drv_err_mask (c macro)": [[0, "c.TMC5272_GSTAT_M1_DRV_ERR_MASK"]], "tmc5272_gstat_m1_drv_err_shift (c macro)": [[0, "c.TMC5272_GSTAT_M1_DRV_ERR_SHIFT"]], "tmc5272_gstat_register_reset_mask (c macro)": [[0, "c.TMC5272_GSTAT_REGISTER_RESET_MASK"]], "tmc5272_gstat_register_reset_shift (c macro)": [[0, "c.TMC5272_GSTAT_REGISTER_RESET_SHIFT"]], "tmc5272_gstat_reset_mask (c macro)": [[0, "c.TMC5272_GSTAT_RESET_MASK"]], "tmc5272_gstat_reset_shift (c macro)": [[0, "c.TMC5272_GSTAT_RESET_SHIFT"]], "tmc5272_gstat_uv_cp_mask (c macro)": [[0, "c.TMC5272_GSTAT_UV_CP_MASK"]], "tmc5272_gstat_uv_cp_shift (c macro)": [[0, "c.TMC5272_GSTAT_UV_CP_SHIFT"]], "tmc5272_gstat_vm_uvlo_mask (c macro)": [[0, "c.TMC5272_GSTAT_VM_UVLO_MASK"]], "tmc5272_gstat_vm_uvlo_shift (c macro)": [[0, "c.TMC5272_GSTAT_VM_UVLO_SHIFT"]], "tmc5272_ifcnt (c macro)": [[0, "c.TMC5272_IFCNT"]], "tmc5272_ifcnt_mask (c macro)": [[0, "c.TMC5272_IFCNT_MASK"]], "tmc5272_ifcnt_shift (c macro)": [[0, "c.TMC5272_IFCNT_SHIFT"]], "tmc5272_ihold_irun (c macro)": [[0, "c.TMC5272_IHOLD_IRUN"]], "tmc5272_ihold_irun_iholddelay_mask (c macro)": [[0, "c.TMC5272_IHOLD_IRUN_IHOLDDELAY_MASK"]], "tmc5272_ihold_irun_iholddelay_shift (c macro)": [[0, "c.TMC5272_IHOLD_IRUN_IHOLDDELAY_SHIFT"]], "tmc5272_ihold_irun_ihold_mask (c macro)": [[0, "c.TMC5272_IHOLD_IRUN_IHOLD_MASK"]], "tmc5272_ihold_irun_ihold_shift (c macro)": [[0, "c.TMC5272_IHOLD_IRUN_IHOLD_SHIFT"]], "tmc5272_ihold_irun_irundelay_mask (c macro)": [[0, "c.TMC5272_IHOLD_IRUN_IRUNDELAY_MASK"]], "tmc5272_ihold_irun_irundelay_shift (c macro)": [[0, "c.TMC5272_IHOLD_IRUN_IRUNDELAY_SHIFT"]], "tmc5272_ihold_irun_irun_mask (c macro)": [[0, "c.TMC5272_IHOLD_IRUN_IRUN_MASK"]], "tmc5272_ihold_irun_irun_shift (c macro)": [[0, "c.TMC5272_IHOLD_IRUN_IRUN_SHIFT"]], "tmc5272_ioin (c macro)": [[0, "c.TMC5272_IOIN"]], "tmc5272_ioin_adc_en_mask (c macro)": [[0, "c.TMC5272_IOIN_ADC_EN_MASK"]], "tmc5272_ioin_adc_en_shift (c macro)": [[0, "c.TMC5272_IOIN_ADC_EN_SHIFT"]], "tmc5272_ioin_adc_temperature_mask (c macro)": [[0, "c.TMC5272_IOIN_ADC_TEMPERATURE_MASK"]], "tmc5272_ioin_adc_temperature_shift (c macro)": [[0, "c.TMC5272_IOIN_ADC_TEMPERATURE_SHIFT"]], "tmc5272_ioin_ext_res_det_mask (c macro)": [[0, "c.TMC5272_IOIN_EXT_RES_DET_MASK"]], "tmc5272_ioin_ext_res_det_shift (c macro)": [[0, "c.TMC5272_IOIN_EXT_RES_DET_SHIFT"]], "tmc5272_ioin_output_mask (c macro)": [[0, "c.TMC5272_IOIN_OUTPUT_MASK"]], "tmc5272_ioin_output_shift (c macro)": [[0, "c.TMC5272_IOIN_OUTPUT_SHIFT"]], "tmc5272_ioin_qsc_status_mask (c macro)": [[0, "c.TMC5272_IOIN_QSC_STATUS_MASK"]], "tmc5272_ioin_qsc_status_shift (c macro)": [[0, "c.TMC5272_IOIN_QSC_STATUS_SHIFT"]], "tmc5272_ioin_sel_oscillator_mask (c macro)": [[0, "c.TMC5272_IOIN_SEL_OSCILLATOR_MASK"]], "tmc5272_ioin_sel_oscillator_shift (c macro)": [[0, "c.TMC5272_IOIN_SEL_OSCILLATOR_SHIFT"]], "tmc5272_ioin_silicon_rv_mask (c macro)": [[0, "c.TMC5272_IOIN_SILICON_RV_MASK"]], "tmc5272_ioin_silicon_rv_shift (c macro)": [[0, "c.TMC5272_IOIN_SILICON_RV_SHIFT"]], "tmc5272_ioin_version_mask (c macro)": [[0, "c.TMC5272_IOIN_VERSION_MASK"]], "tmc5272_ioin_version_shift (c macro)": [[0, "c.TMC5272_IOIN_VERSION_SHIFT"]], "tmc5272_max_acceleration (c macro)": [[0, "c.TMC5272_MAX_ACCELERATION"]], "tmc5272_max_velocity (c macro)": [[0, "c.TMC5272_MAX_VELOCITY"]], "tmc5272_mode_hold (c macro)": [[0, "c.TMC5272_MODE_HOLD"]], "tmc5272_mode_position (c macro)": [[0, "c.TMC5272_MODE_POSITION"]], "tmc5272_mode_velneg (c macro)": [[0, "c.TMC5272_MODE_VELNEG"]], "tmc5272_mode_velpos (c macro)": [[0, "c.TMC5272_MODE_VELPOS"]], "tmc5272_motors (c macro)": [[0, "c.TMC5272_MOTORS"]], "tmc5272_mscnt (c macro)": [[0, "c.TMC5272_MSCNT"]], "tmc5272_mscnt_mask (c macro)": [[0, "c.TMC5272_MSCNT_MASK"]], "tmc5272_mscnt_shift (c macro)": [[0, "c.TMC5272_MSCNT_SHIFT"]], "tmc5272_mscuract (c macro)": [[0, "c.TMC5272_MSCURACT"]], "tmc5272_mscuract_cur_a_mask (c macro)": [[0, "c.TMC5272_MSCURACT_CUR_A_MASK"]], "tmc5272_mscuract_cur_a_shift (c macro)": [[0, "c.TMC5272_MSCURACT_CUR_A_SHIFT"]], "tmc5272_mscuract_cur_b_mask (c macro)": [[0, "c.TMC5272_MSCURACT_CUR_B_MASK"]], "tmc5272_mscuract_cur_b_shift (c macro)": [[0, "c.TMC5272_MSCURACT_CUR_B_SHIFT"]], "tmc5272_mslut_addr (c macro)": [[0, "c.TMC5272_MSLUT_ADDR"]], "tmc5272_mslut_addr_mask (c macro)": [[0, "c.TMC5272_MSLUT_ADDR_MASK"]], "tmc5272_mslut_addr_shift (c macro)": [[0, "c.TMC5272_MSLUT_ADDR_SHIFT"]], "tmc5272_mslut_sel_start (c macro)": [[0, "c.TMC5272_MSLUT_SEL_START"]], "tmc5272_mslut_sel_start_mslut_data_mask (c macro)": [[0, "c.TMC5272_MSLUT_SEL_START_MSLUT_DATA_MASK"]], "tmc5272_mslut_sel_start_mslut_data_shift (c macro)": [[0, "c.TMC5272_MSLUT_SEL_START_MSLUT_DATA_SHIFT"]], "tmc5272_position_pi_ctrl (c macro)": [[0, "c.TMC5272_POSITION_PI_CTRL"]], "tmc5272_position_pi_ctrl_position_pi_ctrl_regs_mask (c macro)": [[0, "c.TMC5272_POSITION_PI_CTRL_POSITION_PI_CTRL_REGS_MASK"]], "tmc5272_position_pi_ctrl_position_pi_ctrl_regs_shift (c macro)": [[0, "c.TMC5272_POSITION_PI_CTRL_POSITION_PI_CTRL_REGS_SHIFT"]], "tmc5272_pwmconf (c macro)": [[0, "c.TMC5272_PWMCONF"]], "tmc5272_pwmconf_freewheel_mask (c macro)": [[0, "c.TMC5272_PWMCONF_FREEWHEEL_MASK"]], "tmc5272_pwmconf_freewheel_shift (c macro)": [[0, "c.TMC5272_PWMCONF_FREEWHEEL_SHIFT"]], "tmc5272_pwmconf_pwm_autograd_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_AUTOGRAD_MASK"]], "tmc5272_pwmconf_pwm_autograd_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_AUTOGRAD_SHIFT"]], "tmc5272_pwmconf_pwm_autoscale_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_AUTOSCALE_MASK"]], "tmc5272_pwmconf_pwm_autoscale_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_AUTOSCALE_SHIFT"]], "tmc5272_pwmconf_pwm_dis_reg_stst_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_DIS_REG_STST_MASK"]], "tmc5272_pwmconf_pwm_dis_reg_stst_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_DIS_REG_STST_SHIFT"]], "tmc5272_pwmconf_pwm_freq_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_FREQ_MASK"]], "tmc5272_pwmconf_pwm_freq_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_FREQ_SHIFT"]], "tmc5272_pwmconf_pwm_grad_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_GRAD_MASK"]], "tmc5272_pwmconf_pwm_grad_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_GRAD_SHIFT"]], "tmc5272_pwmconf_pwm_lim_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_LIM_MASK"]], "tmc5272_pwmconf_pwm_lim_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_LIM_SHIFT"]], "tmc5272_pwmconf_pwm_meas_sd_enable_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_MEAS_SD_ENABLE_MASK"]], "tmc5272_pwmconf_pwm_meas_sd_enable_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_MEAS_SD_ENABLE_SHIFT"]], "tmc5272_pwmconf_pwm_ofs_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_OFS_MASK"]], "tmc5272_pwmconf_pwm_ofs_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_OFS_SHIFT"]], "tmc5272_pwmconf_pwm_reg_mask (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_REG_MASK"]], "tmc5272_pwmconf_pwm_reg_shift (c macro)": [[0, "c.TMC5272_PWMCONF_PWM_REG_SHIFT"]], "tmc5272_pwm_auto (c macro)": [[0, "c.TMC5272_PWM_AUTO"]], "tmc5272_pwm_auto_pwm_grad_auto_mask (c macro)": [[0, "c.TMC5272_PWM_AUTO_PWM_GRAD_AUTO_MASK"]], "tmc5272_pwm_auto_pwm_grad_auto_shift (c macro)": [[0, "c.TMC5272_PWM_AUTO_PWM_GRAD_AUTO_SHIFT"]], "tmc5272_pwm_auto_pwm_ofs_auto_mask (c macro)": [[0, "c.TMC5272_PWM_AUTO_PWM_OFS_AUTO_MASK"]], "tmc5272_pwm_auto_pwm_ofs_auto_shift (c macro)": [[0, "c.TMC5272_PWM_AUTO_PWM_OFS_AUTO_SHIFT"]], "tmc5272_pwm_scale (c macro)": [[0, "c.TMC5272_PWM_SCALE"]], "tmc5272_pwm_scale_pwm_scale_auto_mask (c macro)": [[0, "c.TMC5272_PWM_SCALE_PWM_SCALE_AUTO_MASK"]], "tmc5272_pwm_scale_pwm_scale_auto_shift (c macro)": [[0, "c.TMC5272_PWM_SCALE_PWM_SCALE_AUTO_SHIFT"]], "tmc5272_pwm_scale_pwm_scale_sum_mask (c macro)": [[0, "c.TMC5272_PWM_SCALE_PWM_SCALE_SUM_MASK"]], "tmc5272_pwm_scale_pwm_scale_sum_shift (c macro)": [[0, "c.TMC5272_PWM_SCALE_PWM_SCALE_SUM_SHIFT"]], "tmc5272_rampmode (c macro)": [[0, "c.TMC5272_RAMPMODE"]], "tmc5272_rampmode_m0_rampmode_mask (c macro)": [[0, "c.TMC5272_RAMPMODE_M0_RAMPMODE_MASK"]], "tmc5272_rampmode_m0_rampmode_shift (c macro)": [[0, "c.TMC5272_RAMPMODE_M0_RAMPMODE_SHIFT"]], "tmc5272_rampmode_m1_rampmode_mask (c macro)": [[0, "c.TMC5272_RAMPMODE_M1_RAMPMODE_MASK"]], "tmc5272_rampmode_m1_rampmode_shift (c macro)": [[0, "c.TMC5272_RAMPMODE_M1_RAMPMODE_SHIFT"]], "tmc5272_rampmode_ramp0_hold_mask (c macro)": [[0, "c.TMC5272_RAMPMODE_RAMP0_HOLD_MASK"]], "tmc5272_rampmode_ramp0_hold_shift (c macro)": [[0, "c.TMC5272_RAMPMODE_RAMP0_HOLD_SHIFT"]], "tmc5272_rampmode_ramp1_hold_mask (c macro)": [[0, "c.TMC5272_RAMPMODE_RAMP1_HOLD_MASK"]], "tmc5272_rampmode_ramp1_hold_shift (c macro)": [[0, "c.TMC5272_RAMPMODE_RAMP1_HOLD_SHIFT"]], "tmc5272_ramp_stat (c macro)": [[0, "c.TMC5272_RAMP_STAT"]], "tmc5272_ramp_stat_event_pos_reached_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_EVENT_POS_REACHED_MASK"]], "tmc5272_ramp_stat_event_pos_reached_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_EVENT_POS_REACHED_SHIFT"]], "tmc5272_ramp_stat_event_stop_l_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_EVENT_STOP_L_MASK"]], "tmc5272_ramp_stat_event_stop_l_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_EVENT_STOP_L_SHIFT"]], "tmc5272_ramp_stat_event_stop_r_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_EVENT_STOP_R_MASK"]], "tmc5272_ramp_stat_event_stop_r_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_EVENT_STOP_R_SHIFT"]], "tmc5272_ramp_stat_event_stop_sg_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_EVENT_STOP_SG_MASK"]], "tmc5272_ramp_stat_event_stop_sg_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_EVENT_STOP_SG_SHIFT"]], "tmc5272_ramp_stat_position_reached_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_POSITION_REACHED_MASK"]], "tmc5272_ramp_stat_position_reached_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_POSITION_REACHED_SHIFT"]], "tmc5272_ramp_stat_second_move_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_SECOND_MOVE_MASK"]], "tmc5272_ramp_stat_second_move_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_SECOND_MOVE_SHIFT"]], "tmc5272_ramp_stat_status_latch_l_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_LATCH_L_MASK"]], "tmc5272_ramp_stat_status_latch_l_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_LATCH_L_SHIFT"]], "tmc5272_ramp_stat_status_latch_r_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_LATCH_R_MASK"]], "tmc5272_ramp_stat_status_latch_r_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_LATCH_R_SHIFT"]], "tmc5272_ramp_stat_status_sg_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_SG_MASK"]], "tmc5272_ramp_stat_status_sg_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_SG_SHIFT"]], "tmc5272_ramp_stat_status_stop_l_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_STOP_L_MASK"]], "tmc5272_ramp_stat_status_stop_l_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_STOP_L_SHIFT"]], "tmc5272_ramp_stat_status_stop_r_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_STOP_R_MASK"]], "tmc5272_ramp_stat_status_stop_r_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_STOP_R_SHIFT"]], "tmc5272_ramp_stat_status_virtual_stop_l_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_L_MASK"]], "tmc5272_ramp_stat_status_virtual_stop_l_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_L_SHIFT"]], "tmc5272_ramp_stat_status_virtual_stop_r_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_R_MASK"]], "tmc5272_ramp_stat_status_virtual_stop_r_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_R_SHIFT"]], "tmc5272_ramp_stat_t_zerowait_active_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_T_ZEROWAIT_ACTIVE_MASK"]], "tmc5272_ramp_stat_t_zerowait_active_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_T_ZEROWAIT_ACTIVE_SHIFT"]], "tmc5272_ramp_stat_velocity_reached_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_VELOCITY_REACHED_MASK"]], "tmc5272_ramp_stat_velocity_reached_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_VELOCITY_REACHED_SHIFT"]], "tmc5272_ramp_stat_vzero_mask (c macro)": [[0, "c.TMC5272_RAMP_STAT_VZERO_MASK"]], "tmc5272_ramp_stat_vzero_shift (c macro)": [[0, "c.TMC5272_RAMP_STAT_VZERO_SHIFT"]], "tmc5272_register_count (c macro)": [[0, "c.TMC5272_REGISTER_COUNT"]], "tmc5272_sg4_ind (c macro)": [[0, "c.TMC5272_SG4_IND"]], "tmc5272_sg4_ind_sg4_ind_0_mask (c macro)": [[0, "c.TMC5272_SG4_IND_SG4_IND_0_MASK"]], "tmc5272_sg4_ind_sg4_ind_0_shift (c macro)": [[0, "c.TMC5272_SG4_IND_SG4_IND_0_SHIFT"]], "tmc5272_sg4_ind_sg4_ind_1_mask (c macro)": [[0, "c.TMC5272_SG4_IND_SG4_IND_1_MASK"]], "tmc5272_sg4_ind_sg4_ind_1_shift (c macro)": [[0, "c.TMC5272_SG4_IND_SG4_IND_1_SHIFT"]], "tmc5272_sg4_ind_sg4_ind_2_mask (c macro)": [[0, "c.TMC5272_SG4_IND_SG4_IND_2_MASK"]], "tmc5272_sg4_ind_sg4_ind_2_shift (c macro)": [[0, "c.TMC5272_SG4_IND_SG4_IND_2_SHIFT"]], "tmc5272_sg4_ind_sg4_ind_3_mask (c macro)": [[0, "c.TMC5272_SG4_IND_SG4_IND_3_MASK"]], "tmc5272_sg4_ind_sg4_ind_3_shift (c macro)": [[0, "c.TMC5272_SG4_IND_SG4_IND_3_SHIFT"]], "tmc5272_sg4_result (c macro)": [[0, "c.TMC5272_SG4_RESULT"]], "tmc5272_sg4_result_sg_result_mask (c macro)": [[0, "c.TMC5272_SG4_RESULT_SG_RESULT_MASK"]], "tmc5272_sg4_result_sg_result_shift (c macro)": [[0, "c.TMC5272_SG4_RESULT_SG_RESULT_SHIFT"]], "tmc5272_sg4_thrs (c macro)": [[0, "c.TMC5272_SG4_THRS"]], "tmc5272_sg4_thrs_sg4_filt_en_mask (c macro)": [[0, "c.TMC5272_SG4_THRS_SG4_FILT_EN_MASK"]], "tmc5272_sg4_thrs_sg4_filt_en_shift (c macro)": [[0, "c.TMC5272_SG4_THRS_SG4_FILT_EN_SHIFT"]], "tmc5272_sg4_thrs_sg4_thrs_mask (c macro)": [[0, "c.TMC5272_SG4_THRS_SG4_THRS_MASK"]], "tmc5272_sg4_thrs_sg4_thrs_shift (c macro)": [[0, "c.TMC5272_SG4_THRS_SG4_THRS_SHIFT"]], "tmc5272_sg4_thrs_sg_angle_offset_mask (c macro)": [[0, "c.TMC5272_SG4_THRS_SG_ANGLE_OFFSET_MASK"]], "tmc5272_sg4_thrs_sg_angle_offset_shift (c macro)": [[0, "c.TMC5272_SG4_THRS_SG_ANGLE_OFFSET_SHIFT"]], "tmc5272_slaveconf (c macro)": [[0, "c.TMC5272_SLAVECONF"]], "tmc5272_slaveconf_senddelay_mask (c macro)": [[0, "c.TMC5272_SLAVECONF_SENDDELAY_MASK"]], "tmc5272_slaveconf_senddelay_shift (c macro)": [[0, "c.TMC5272_SLAVECONF_SENDDELAY_SHIFT"]], "tmc5272_slaveconf_slaveaddr_mask (c macro)": [[0, "c.TMC5272_SLAVECONF_SLAVEADDR_MASK"]], "tmc5272_slaveconf_slaveaddr_shift (c macro)": [[0, "c.TMC5272_SLAVECONF_SLAVEADDR_SHIFT"]], "tmc5272_sw_mode (c macro)": [[0, "c.TMC5272_SW_MODE"]], "tmc5272_sw_mode_en_latch_encoder_mask (c macro)": [[0, "c.TMC5272_SW_MODE_EN_LATCH_ENCODER_MASK"]], "tmc5272_sw_mode_en_latch_encoder_shift (c macro)": [[0, "c.TMC5272_SW_MODE_EN_LATCH_ENCODER_SHIFT"]], "tmc5272_sw_mode_en_softstop_mask (c macro)": [[0, "c.TMC5272_SW_MODE_EN_SOFTSTOP_MASK"]], "tmc5272_sw_mode_en_softstop_shift (c macro)": [[0, "c.TMC5272_SW_MODE_EN_SOFTSTOP_SHIFT"]], "tmc5272_sw_mode_en_virtual_stop_l_mask (c macro)": [[0, "c.TMC5272_SW_MODE_EN_VIRTUAL_STOP_L_MASK"]], "tmc5272_sw_mode_en_virtual_stop_l_shift (c macro)": [[0, "c.TMC5272_SW_MODE_EN_VIRTUAL_STOP_L_SHIFT"]], "tmc5272_sw_mode_en_virtual_stop_r_mask (c macro)": [[0, "c.TMC5272_SW_MODE_EN_VIRTUAL_STOP_R_MASK"]], "tmc5272_sw_mode_en_virtual_stop_r_shift (c macro)": [[0, "c.TMC5272_SW_MODE_EN_VIRTUAL_STOP_R_SHIFT"]], "tmc5272_sw_mode_latch_l_active_mask (c macro)": [[0, "c.TMC5272_SW_MODE_LATCH_L_ACTIVE_MASK"]], "tmc5272_sw_mode_latch_l_active_shift (c macro)": [[0, "c.TMC5272_SW_MODE_LATCH_L_ACTIVE_SHIFT"]], "tmc5272_sw_mode_latch_l_inactive_mask (c macro)": [[0, "c.TMC5272_SW_MODE_LATCH_L_INACTIVE_MASK"]], "tmc5272_sw_mode_latch_l_inactive_shift (c macro)": [[0, "c.TMC5272_SW_MODE_LATCH_L_INACTIVE_SHIFT"]], "tmc5272_sw_mode_latch_r_active_mask (c macro)": [[0, "c.TMC5272_SW_MODE_LATCH_R_ACTIVE_MASK"]], "tmc5272_sw_mode_latch_r_active_shift (c macro)": [[0, "c.TMC5272_SW_MODE_LATCH_R_ACTIVE_SHIFT"]], "tmc5272_sw_mode_latch_r_inactive_mask (c macro)": [[0, "c.TMC5272_SW_MODE_LATCH_R_INACTIVE_MASK"]], "tmc5272_sw_mode_latch_r_inactive_shift (c macro)": [[0, "c.TMC5272_SW_MODE_LATCH_R_INACTIVE_SHIFT"]], "tmc5272_sw_mode_pol_stop_l_mask (c macro)": [[0, "c.TMC5272_SW_MODE_POL_STOP_L_MASK"]], "tmc5272_sw_mode_pol_stop_l_shift (c macro)": [[0, "c.TMC5272_SW_MODE_POL_STOP_L_SHIFT"]], "tmc5272_sw_mode_pol_stop_r_mask (c macro)": [[0, "c.TMC5272_SW_MODE_POL_STOP_R_MASK"]], "tmc5272_sw_mode_pol_stop_r_shift (c macro)": [[0, "c.TMC5272_SW_MODE_POL_STOP_R_SHIFT"]], "tmc5272_sw_mode_sg_stop_mask (c macro)": [[0, "c.TMC5272_SW_MODE_SG_STOP_MASK"]], "tmc5272_sw_mode_sg_stop_shift (c macro)": [[0, "c.TMC5272_SW_MODE_SG_STOP_SHIFT"]], "tmc5272_sw_mode_stop_l_enable_mask (c macro)": [[0, "c.TMC5272_SW_MODE_STOP_L_ENABLE_MASK"]], "tmc5272_sw_mode_stop_l_enable_shift (c macro)": [[0, "c.TMC5272_SW_MODE_STOP_L_ENABLE_SHIFT"]], "tmc5272_sw_mode_stop_r_enable_mask (c macro)": [[0, "c.TMC5272_SW_MODE_STOP_R_ENABLE_MASK"]], "tmc5272_sw_mode_stop_r_enable_shift (c macro)": [[0, "c.TMC5272_SW_MODE_STOP_R_ENABLE_SHIFT"]], "tmc5272_sw_mode_swap_lr_mask (c macro)": [[0, "c.TMC5272_SW_MODE_SWAP_LR_MASK"]], "tmc5272_sw_mode_swap_lr_shift (c macro)": [[0, "c.TMC5272_SW_MODE_SWAP_LR_SHIFT"]], "tmc5272_sw_mode_virtual_step_enc_mask (c macro)": [[0, "c.TMC5272_SW_MODE_VIRTUAL_STEP_ENC_MASK"]], "tmc5272_sw_mode_virtual_step_enc_shift (c macro)": [[0, "c.TMC5272_SW_MODE_VIRTUAL_STEP_ENC_SHIFT"]], "tmc5272_tcoolthrs (c macro)": [[0, "c.TMC5272_TCOOLTHRS"]], "tmc5272_tcoolthrs_mask (c macro)": [[0, "c.TMC5272_TCOOLTHRS_MASK"]], "tmc5272_tcoolthrs_shift (c macro)": [[0, "c.TMC5272_TCOOLTHRS_SHIFT"]], "tmc5272_thigh (c macro)": [[0, "c.TMC5272_THIGH"]], "tmc5272_thigh_mask (c macro)": [[0, "c.TMC5272_THIGH_MASK"]], "tmc5272_thigh_shift (c macro)": [[0, "c.TMC5272_THIGH_SHIFT"]], "tmc5272_tpowerdown (c macro)": [[0, "c.TMC5272_TPOWERDOWN"]], "tmc5272_tpowerdown_mask (c macro)": [[0, "c.TMC5272_TPOWERDOWN_MASK"]], "tmc5272_tpowerdown_shift (c macro)": [[0, "c.TMC5272_TPOWERDOWN_SHIFT"]], "tmc5272_tpwmthrs (c macro)": [[0, "c.TMC5272_TPWMTHRS"]], "tmc5272_tpwmthrs_mask (c macro)": [[0, "c.TMC5272_TPWMTHRS_MASK"]], "tmc5272_tpwmthrs_shift (c macro)": [[0, "c.TMC5272_TPWMTHRS_SHIFT"]], "tmc5272_tstep (c macro)": [[0, "c.TMC5272_TSTEP"]], "tmc5272_tstep_mask (c macro)": [[0, "c.TMC5272_TSTEP_MASK"]], "tmc5272_tstep_shift (c macro)": [[0, "c.TMC5272_TSTEP_SHIFT"]], "tmc5272_tvmax (c macro)": [[0, "c.TMC5272_TVMAX"]], "tmc5272_tvmax_mask (c macro)": [[0, "c.TMC5272_TVMAX_MASK"]], "tmc5272_tvmax_shift (c macro)": [[0, "c.TMC5272_TVMAX_SHIFT"]], "tmc5272_tzerowait (c macro)": [[0, "c.TMC5272_TZEROWAIT"]], "tmc5272_tzerowait_mask (c macro)": [[0, "c.TMC5272_TZEROWAIT_MASK"]], "tmc5272_tzerowait_shift (c macro)": [[0, "c.TMC5272_TZEROWAIT_SHIFT"]], "tmc5272_v1 (c macro)": [[0, "c.TMC5272_V1"]], "tmc5272_v1_mask (c macro)": [[0, "c.TMC5272_V1_MASK"]], "tmc5272_v1_shift (c macro)": [[0, "c.TMC5272_V1_SHIFT"]], "tmc5272_v2 (c macro)": [[0, "c.TMC5272_V2"]], "tmc5272_v2_mask (c macro)": [[0, "c.TMC5272_V2_MASK"]], "tmc5272_v2_shift (c macro)": [[0, "c.TMC5272_V2_SHIFT"]], "tmc5272_vactual (c macro)": [[0, "c.TMC5272_VACTUAL"]], "tmc5272_vactual_mask (c macro)": [[0, "c.TMC5272_VACTUAL_MASK"]], "tmc5272_vactual_shift (c macro)": [[0, "c.TMC5272_VACTUAL_SHIFT"]], "tmc5272_vdcmin (c macro)": [[0, "c.TMC5272_VDCMIN"]], "tmc5272_vdcmin_reserved_mask (c macro)": [[0, "c.TMC5272_VDCMIN_RESERVED_MASK"]], "tmc5272_vdcmin_reserved_shift (c macro)": [[0, "c.TMC5272_VDCMIN_RESERVED_SHIFT"]], "tmc5272_vdcmin_vdcmin_mask (c macro)": [[0, "c.TMC5272_VDCMIN_VDCMIN_MASK"]], "tmc5272_vdcmin_vdcmin_shift (c macro)": [[0, "c.TMC5272_VDCMIN_VDCMIN_SHIFT"]], "tmc5272_virtual_stop_l (c macro)": [[0, "c.TMC5272_VIRTUAL_STOP_L"]], "tmc5272_virtual_stop_l_mask (c macro)": [[0, "c.TMC5272_VIRTUAL_STOP_L_MASK"]], "tmc5272_virtual_stop_l_shift (c macro)": [[0, "c.TMC5272_VIRTUAL_STOP_L_SHIFT"]], "tmc5272_virtual_stop_r (c macro)": [[0, "c.TMC5272_VIRTUAL_STOP_R"]], "tmc5272_virtual_stop_r_mask (c macro)": [[0, "c.TMC5272_VIRTUAL_STOP_R_MASK"]], "tmc5272_virtual_stop_r_shift (c macro)": [[0, "c.TMC5272_VIRTUAL_STOP_R_SHIFT"]], "tmc5272_vmax (c macro)": [[0, "c.TMC5272_VMAX"]], "tmc5272_vmax_mask (c macro)": [[0, "c.TMC5272_VMAX_MASK"]], "tmc5272_vmax_shift (c macro)": [[0, "c.TMC5272_VMAX_SHIFT"]], "tmc5272_vstart (c macro)": [[0, "c.TMC5272_VSTART"]], "tmc5272_vstart_mask (c macro)": [[0, "c.TMC5272_VSTART_MASK"]], "tmc5272_vstart_shift (c macro)": [[0, "c.TMC5272_VSTART_SHIFT"]], "tmc5272_vstop (c macro)": [[0, "c.TMC5272_VSTOP"]], "tmc5272_vstop_mask (c macro)": [[0, "c.TMC5272_VSTOP_MASK"]], "tmc5272_vstop_shift (c macro)": [[0, "c.TMC5272_VSTOP_SHIFT"]], "tmc5272_write_bit (c macro)": [[0, "c.TMC5272_WRITE_BIT"]], "tmc5272_xactual (c macro)": [[0, "c.TMC5272_XACTUAL"]], "tmc5272_xactual_mask (c macro)": [[0, "c.TMC5272_XACTUAL_MASK"]], "tmc5272_xactual_shift (c macro)": [[0, "c.TMC5272_XACTUAL_SHIFT"]], "tmc5272_xlatch (c macro)": [[0, "c.TMC5272_XLATCH"]], "tmc5272_xlatch_mask (c macro)": [[0, "c.TMC5272_XLATCH_MASK"]], "tmc5272_xlatch_shift (c macro)": [[0, "c.TMC5272_XLATCH_SHIFT"]], "tmc5272_xtarget (c macro)": [[0, "c.TMC5272_XTARGET"]], "tmc5272_xtarget_mask (c macro)": [[0, "c.TMC5272_XTARGET_MASK"]], "tmc5272_xtarget_shift (c macro)": [[0, "c.TMC5272_XTARGET_SHIFT"]], "tmc5272_x_compare (c macro)": [[0, "c.TMC5272_X_COMPARE"]], "tmc5272_x_compare_mask (c macro)": [[0, "c.TMC5272_X_COMPARE_MASK"]], "tmc5272_x_compare_repeat (c macro)": [[0, "c.TMC5272_X_COMPARE_REPEAT"]], "tmc5272_x_compare_repeat_mask (c macro)": [[0, "c.TMC5272_X_COMPARE_REPEAT_MASK"]], "tmc5272_x_compare_repeat_shift (c macro)": [[0, "c.TMC5272_X_COMPARE_REPEAT_SHIFT"]], "tmc5272_x_compare_shift (c macro)": [[0, "c.TMC5272_X_COMPARE_SHIFT"]], "tmc5272_x_enc (c macro)": [[0, "c.TMC5272_X_ENC"]], "tmc5272_x_enc_mask (c macro)": [[0, "c.TMC5272_X_ENC_MASK"]], "tmc5272_x_enc_shift (c macro)": [[0, "c.TMC5272_X_ENC_SHIFT"]], "tmc6100_address_mask (c macro)": [[0, "c.TMC6100_ADDRESS_MASK"]], "tmc6100_amplification_mask (c macro)": [[0, "c.TMC6100_AMPLIFICATION_MASK"]], "tmc6100_amplification_shift (c macro)": [[0, "c.TMC6100_AMPLIFICATION_SHIFT"]], "tmc6100_bbmclks_mask (c macro)": [[0, "c.TMC6100_BBMCLKS_MASK"]], "tmc6100_bbmclks_shift (c macro)": [[0, "c.TMC6100_BBMCLKS_SHIFT"]], "tmc6100_current_zero_mask (c macro)": [[0, "c.TMC6100_CURRENT_ZERO_MASK"]], "tmc6100_current_zero_shift (c macro)": [[0, "c.TMC6100_CURRENT_ZERO_SHIFT"]], "tmc6100_disable_mask (c macro)": [[0, "c.TMC6100_DISABLE_MASK"]], "tmc6100_disable_s2g_mask (c macro)": [[0, "c.TMC6100_DISABLE_S2G_MASK"]], "tmc6100_disable_s2g_shift (c macro)": [[0, "c.TMC6100_DISABLE_S2G_SHIFT"]], "tmc6100_disable_s2vs_mask (c macro)": [[0, "c.TMC6100_DISABLE_S2VS_MASK"]], "tmc6100_disable_s2vs_shift (c macro)": [[0, "c.TMC6100_DISABLE_S2VS_SHIFT"]], "tmc6100_disable_shift (c macro)": [[0, "c.TMC6100_DISABLE_SHIFT"]], "tmc6100_drvstrength_mask (c macro)": [[0, "c.TMC6100_DRVSTRENGTH_MASK"]], "tmc6100_drvstrength_shift (c macro)": [[0, "c.TMC6100_DRVSTRENGTH_SHIFT"]], "tmc6100_drv_conf (c macro)": [[0, "c.TMC6100_DRV_CONF"]], "tmc6100_drv_en_mask (c macro)": [[0, "c.TMC6100_DRV_EN_MASK"]], "tmc6100_drv_en_shift (c macro)": [[0, "c.TMC6100_DRV_EN_SHIFT"]], "tmc6100_drv_otpw_mask (c macro)": [[0, "c.TMC6100_DRV_OTPW_MASK"]], "tmc6100_drv_otpw_shift (c macro)": [[0, "c.TMC6100_DRV_OTPW_SHIFT"]], "tmc6100_drv_ot_mask (c macro)": [[0, "c.TMC6100_DRV_OT_MASK"]], "tmc6100_drv_ot_shift (c macro)": [[0, "c.TMC6100_DRV_OT_SHIFT"]], "tmc6100_factory_conf (c macro)": [[0, "c.TMC6100_FACTORY_CONF"]], "tmc6100_faultdirect_mask (c macro)": [[0, "c.TMC6100_FAULTDIRECT_MASK"]], "tmc6100_faultdirect_shift (c macro)": [[0, "c.TMC6100_FAULTDIRECT_SHIFT"]], "tmc6100_fclktrim_mask (c macro)": [[0, "c.TMC6100_FCLKTRIM_MASK"]], "tmc6100_fclktrim_shift (c macro)": [[0, "c.TMC6100_FCLKTRIM_SHIFT"]], "tmc6100_gconf (c macro)": [[0, "c.TMC6100_GCONF"]], "tmc6100_gstat (c macro)": [[0, "c.TMC6100_GSTAT"]], "tmc6100_ioin_output (c macro)": [[0, "c.TMC6100_IOIN_OUTPUT"]], "tmc6100_max_acceleration (c macro)": [[0, "c.TMC6100_MAX_ACCELERATION"]], "tmc6100_max_velocity (c macro)": [[0, "c.TMC6100_MAX_VELOCITY"]], "tmc6100_motors (c macro)": [[0, "c.TMC6100_MOTORS"]], "tmc6100_ot136c_mask (c macro)": [[0, "c.TMC6100_OT136C_MASK"]], "tmc6100_ot136c_shift (c macro)": [[0, "c.TMC6100_OT136C_SHIFT"]], "tmc6100_ot143c_mask (c macro)": [[0, "c.TMC6100_OT143C_MASK"]], "tmc6100_ot143c_shift (c macro)": [[0, "c.TMC6100_OT143C_SHIFT"]], "tmc6100_ot150c_mask (c macro)": [[0, "c.TMC6100_OT150C_MASK"]], "tmc6100_ot150c_shift (c macro)": [[0, "c.TMC6100_OT150C_SHIFT"]], "tmc6100_otpbit_mask (c macro)": [[0, "c.TMC6100_OTPBIT_MASK"]], "tmc6100_otpbit_shift (c macro)": [[0, "c.TMC6100_OTPBIT_SHIFT"]], "tmc6100_otpbyte_mask (c macro)": [[0, "c.TMC6100_OTPBYTE_MASK"]], "tmc6100_otpbyte_shift (c macro)": [[0, "c.TMC6100_OTPBYTE_SHIFT"]], "tmc6100_otpmagic_mask (c macro)": [[0, "c.TMC6100_OTPMAGIC_MASK"]], "tmc6100_otpmagic_shift (c macro)": [[0, "c.TMC6100_OTPMAGIC_SHIFT"]], "tmc6100_otpw_mask (c macro)": [[0, "c.TMC6100_OTPW_MASK"]], "tmc6100_otpw_shift (c macro)": [[0, "c.TMC6100_OTPW_SHIFT"]], "tmc6100_otp_bbm_mask (c macro)": [[0, "c.TMC6100_OTP_BBM_MASK"]], "tmc6100_otp_bbm_shift (c macro)": [[0, "c.TMC6100_OTP_BBM_SHIFT"]], "tmc6100_otp_fclktrim_mask (c macro)": [[0, "c.TMC6100_OTP_FCLKTRIM_MASK"]], "tmc6100_otp_fclktrim_shift (c macro)": [[0, "c.TMC6100_OTP_FCLKTRIM_SHIFT"]], "tmc6100_otp_prog (c macro)": [[0, "c.TMC6100_OTP_PROG"]], "tmc6100_otp_read (c macro)": [[0, "c.TMC6100_OTP_READ"]], "tmc6100_otp_s2_level_mask (c macro)": [[0, "c.TMC6100_OTP_S2_LEVEL_MASK"]], "tmc6100_otp_s2_level_shift (c macro)": [[0, "c.TMC6100_OTP_S2_LEVEL_SHIFT"]], "tmc6100_otselect_mask (c macro)": [[0, "c.TMC6100_OTSELECT_MASK"]], "tmc6100_otselect_shift (c macro)": [[0, "c.TMC6100_OTSELECT_SHIFT"]], "tmc6100_protect_parallel_mask (c macro)": [[0, "c.TMC6100_PROTECT_PARALLEL_MASK"]], "tmc6100_protect_parallel_shift (c macro)": [[0, "c.TMC6100_PROTECT_PARALLEL_SHIFT"]], "tmc6100_reset_mask (c macro)": [[0, "c.TMC6100_RESET_MASK"]], "tmc6100_reset_shift (c macro)": [[0, "c.TMC6100_RESET_SHIFT"]], "tmc6100_retry_mask (c macro)": [[0, "c.TMC6100_RETRY_MASK"]], "tmc6100_retry_shift (c macro)": [[0, "c.TMC6100_RETRY_SHIFT"]], "tmc6100_s2gnd_level_mask (c macro)": [[0, "c.TMC6100_S2GND_LEVEL_MASK"]], "tmc6100_s2gnd_level_shift (c macro)": [[0, "c.TMC6100_S2GND_LEVEL_SHIFT"]], "tmc6100_s2gv_mask (c macro)": [[0, "c.TMC6100_S2GV_MASK"]], "tmc6100_s2gv_shift (c macro)": [[0, "c.TMC6100_S2GV_SHIFT"]], "tmc6100_s2vsu_mask (c macro)": [[0, "c.TMC6100_S2VSU_MASK"]], "tmc6100_s2vsu_shift (c macro)": [[0, "c.TMC6100_S2VSU_SHIFT"]], "tmc6100_s2vsv_mask (c macro)": [[0, "c.TMC6100_S2VSV_MASK"]], "tmc6100_s2vsv_shift (c macro)": [[0, "c.TMC6100_S2VSV_SHIFT"]], "tmc6100_s2vsw_mask (c macro)": [[0, "c.TMC6100_S2VSW_MASK"]], "tmc6100_s2vsw_shift (c macro)": [[0, "c.TMC6100_S2VSW_SHIFT"]], "tmc6100_s2vs_level_mask (c macro)": [[0, "c.TMC6100_S2VS_LEVEL_MASK"]], "tmc6100_s2vs_level_shift (c macro)": [[0, "c.TMC6100_S2VS_LEVEL_SHIFT"]], "tmc6100_shortdelay_mask (c macro)": [[0, "c.TMC6100_SHORTDELAY_MASK"]], "tmc6100_shortdelay_shift (c macro)": [[0, "c.TMC6100_SHORTDELAY_SHIFT"]], "tmc6100_shortdet_u_mask (c macro)": [[0, "c.TMC6100_SHORTDET_U_MASK"]], "tmc6100_shortdet_u_shift (c macro)": [[0, "c.TMC6100_SHORTDET_U_SHIFT"]], "tmc6100_shortdet_v_mask (c macro)": [[0, "c.TMC6100_SHORTDET_V_MASK"]], "tmc6100_shortdet_v_shift (c macro)": [[0, "c.TMC6100_SHORTDET_V_SHIFT"]], "tmc6100_shortdet_w_mask (c macro)": [[0, "c.TMC6100_SHORTDET_W_MASK"]], "tmc6100_shortdet_w_shift (c macro)": [[0, "c.TMC6100_SHORTDET_W_SHIFT"]], "tmc6100_shortfilter_mask (c macro)": [[0, "c.TMC6100_SHORTFILTER_MASK"]], "tmc6100_shortfilter_shift (c macro)": [[0, "c.TMC6100_SHORTFILTER_SHIFT"]], "tmc6100_short_conf (c macro)": [[0, "c.TMC6100_SHORT_CONF"]], "tmc6100_singleline_mask (c macro)": [[0, "c.TMC6100_SINGLELINE_MASK"]], "tmc6100_singleline_shift (c macro)": [[0, "c.TMC6100_SINGLELINE_SHIFT"]], "tmc6100_test_mode_mask (c macro)": [[0, "c.TMC6100_TEST_MODE_MASK"]], "tmc6100_test_mode_shift (c macro)": [[0, "c.TMC6100_TEST_MODE_SHIFT"]], "tmc6100_uh_mask (c macro)": [[0, "c.TMC6100_UH_MASK"]], "tmc6100_uh_shift (c macro)": [[0, "c.TMC6100_UH_SHIFT"]], "tmc6100_ul_mask (c macro)": [[0, "c.TMC6100_UL_MASK"]], "tmc6100_ul_shift (c macro)": [[0, "c.TMC6100_UL_SHIFT"]], "tmc6100_unused_mask (c macro)": [[0, "c.TMC6100_UNUSED_MASK"]], "tmc6100_unused_shift (c macro)": [[0, "c.TMC6100_UNUSED_SHIFT"]], "tmc6100_uv_cp_mask (c macro)": [[0, "c.TMC6100_UV_CP_MASK"]], "tmc6100_uv_cp_shift (c macro)": [[0, "c.TMC6100_UV_CP_SHIFT"]], "tmc6100_version_mask (c macro)": [[0, "c.TMC6100_VERSION_MASK"]], "tmc6100_version_shift (c macro)": [[0, "c.TMC6100_VERSION_SHIFT"]], "tmc6100_vh_mask (c macro)": [[0, "c.TMC6100_VH_MASK"]], "tmc6100_vh_shift (c macro)": [[0, "c.TMC6100_VH_SHIFT"]], "tmc6100_vl_mask (c macro)": [[0, "c.TMC6100_VL_MASK"]], "tmc6100_vl_shift (c macro)": [[0, "c.TMC6100_VL_SHIFT"]], "tmc6100_wh_mask (c macro)": [[0, "c.TMC6100_WH_MASK"]], "tmc6100_wh_shift (c macro)": [[0, "c.TMC6100_WH_SHIFT"]], "tmc6100_wl_mask (c macro)": [[0, "c.TMC6100_WL_MASK"]], "tmc6100_wl_shift (c macro)": [[0, "c.TMC6100_WL_SHIFT"]], "tmc6100_write_bit (c macro)": [[0, "c.TMC6100_WRITE_BIT"]], "tmc6200_address_mask (c macro)": [[0, "c.TMC6200_ADDRESS_MASK"]], "tmc6200_amplification_mask (c macro)": [[0, "c.TMC6200_AMPLIFICATION_MASK"]], "tmc6200_amplification_shift (c macro)": [[0, "c.TMC6200_AMPLIFICATION_SHIFT"]], "tmc6200_bbmclks_mask (c macro)": [[0, "c.TMC6200_BBMCLKS_MASK"]], "tmc6200_bbmclks_shift (c macro)": [[0, "c.TMC6200_BBMCLKS_SHIFT"]], "tmc6200_current_zero_mask (c macro)": [[0, "c.TMC6200_CURRENT_ZERO_MASK"]], "tmc6200_current_zero_shift (c macro)": [[0, "c.TMC6200_CURRENT_ZERO_SHIFT"]], "tmc6200_disable_mask (c macro)": [[0, "c.TMC6200_DISABLE_MASK"]], "tmc6200_disable_s2g_mask (c macro)": [[0, "c.TMC6200_DISABLE_S2G_MASK"]], "tmc6200_disable_s2g_shift (c macro)": [[0, "c.TMC6200_DISABLE_S2G_SHIFT"]], "tmc6200_disable_s2vs_mask (c macro)": [[0, "c.TMC6200_DISABLE_S2VS_MASK"]], "tmc6200_disable_s2vs_shift (c macro)": [[0, "c.TMC6200_DISABLE_S2VS_SHIFT"]], "tmc6200_disable_shift (c macro)": [[0, "c.TMC6200_DISABLE_SHIFT"]], "tmc6200_drvstrength_mask (c macro)": [[0, "c.TMC6200_DRVSTRENGTH_MASK"]], "tmc6200_drvstrength_shift (c macro)": [[0, "c.TMC6200_DRVSTRENGTH_SHIFT"]], "tmc6200_drv_conf (c macro)": [[0, "c.TMC6200_DRV_CONF"]], "tmc6200_drv_en_mask (c macro)": [[0, "c.TMC6200_DRV_EN_MASK"]], "tmc6200_drv_en_shift (c macro)": [[0, "c.TMC6200_DRV_EN_SHIFT"]], "tmc6200_drv_otpw_mask (c macro)": [[0, "c.TMC6200_DRV_OTPW_MASK"]], "tmc6200_drv_otpw_shift (c macro)": [[0, "c.TMC6200_DRV_OTPW_SHIFT"]], "tmc6200_drv_ot_mask (c macro)": [[0, "c.TMC6200_DRV_OT_MASK"]], "tmc6200_drv_ot_shift (c macro)": [[0, "c.TMC6200_DRV_OT_SHIFT"]], "tmc6200_factory_conf (c macro)": [[0, "c.TMC6200_FACTORY_CONF"]], "tmc6200_faultdirect_mask (c macro)": [[0, "c.TMC6200_FAULTDIRECT_MASK"]], "tmc6200_faultdirect_shift (c macro)": [[0, "c.TMC6200_FAULTDIRECT_SHIFT"]], "tmc6200_fclktrim_mask (c macro)": [[0, "c.TMC6200_FCLKTRIM_MASK"]], "tmc6200_fclktrim_shift (c macro)": [[0, "c.TMC6200_FCLKTRIM_SHIFT"]], "tmc6200_field_read (c macro)": [[0, "c.TMC6200_FIELD_READ"]], "tmc6200_field_update (c macro)": [[0, "c.TMC6200_FIELD_UPDATE"]], "tmc6200_gconf (c macro)": [[0, "c.TMC6200_GCONF"]], "tmc6200_gstat (c macro)": [[0, "c.TMC6200_GSTAT"]], "tmc6200_ioin_output (c macro)": [[0, "c.TMC6200_IOIN_OUTPUT"]], "tmc6200_max_acceleration (c macro)": [[0, "c.TMC6200_MAX_ACCELERATION"]], "tmc6200_max_velocity (c macro)": [[0, "c.TMC6200_MAX_VELOCITY"]], "tmc6200_motors (c macro)": [[0, "c.TMC6200_MOTORS"]], "tmc6200_ot136c_mask (c macro)": [[0, "c.TMC6200_OT136C_MASK"]], "tmc6200_ot136c_shift (c macro)": [[0, "c.TMC6200_OT136C_SHIFT"]], "tmc6200_ot143c_mask (c macro)": [[0, "c.TMC6200_OT143C_MASK"]], "tmc6200_ot143c_shift (c macro)": [[0, "c.TMC6200_OT143C_SHIFT"]], "tmc6200_ot150c_mask (c macro)": [[0, "c.TMC6200_OT150C_MASK"]], "tmc6200_ot150c_shift (c macro)": [[0, "c.TMC6200_OT150C_SHIFT"]], "tmc6200_otpbit_mask (c macro)": [[0, "c.TMC6200_OTPBIT_MASK"]], "tmc6200_otpbit_shift (c macro)": [[0, "c.TMC6200_OTPBIT_SHIFT"]], "tmc6200_otpbyte_mask (c macro)": [[0, "c.TMC6200_OTPBYTE_MASK"]], "tmc6200_otpbyte_shift (c macro)": [[0, "c.TMC6200_OTPBYTE_SHIFT"]], "tmc6200_otpmagic_mask (c macro)": [[0, "c.TMC6200_OTPMAGIC_MASK"]], "tmc6200_otpmagic_shift (c macro)": [[0, "c.TMC6200_OTPMAGIC_SHIFT"]], "tmc6200_otpw_mask (c macro)": [[0, "c.TMC6200_OTPW_MASK"]], "tmc6200_otpw_shift (c macro)": [[0, "c.TMC6200_OTPW_SHIFT"]], "tmc6200_otp_bbm_mask (c macro)": [[0, "c.TMC6200_OTP_BBM_MASK"]], "tmc6200_otp_bbm_shift (c macro)": [[0, "c.TMC6200_OTP_BBM_SHIFT"]], "tmc6200_otp_fclktrim_mask (c macro)": [[0, "c.TMC6200_OTP_FCLKTRIM_MASK"]], "tmc6200_otp_fclktrim_shift (c macro)": [[0, "c.TMC6200_OTP_FCLKTRIM_SHIFT"]], "tmc6200_otp_prog (c macro)": [[0, "c.TMC6200_OTP_PROG"]], "tmc6200_otp_read (c macro)": [[0, "c.TMC6200_OTP_READ"]], "tmc6200_otp_s2_level_mask (c macro)": [[0, "c.TMC6200_OTP_S2_LEVEL_MASK"]], "tmc6200_otp_s2_level_shift (c macro)": [[0, "c.TMC6200_OTP_S2_LEVEL_SHIFT"]], "tmc6200_otselect_mask (c macro)": [[0, "c.TMC6200_OTSELECT_MASK"]], "tmc6200_otselect_shift (c macro)": [[0, "c.TMC6200_OTSELECT_SHIFT"]], "tmc6200_protect_parallel_mask (c macro)": [[0, "c.TMC6200_PROTECT_PARALLEL_MASK"]], "tmc6200_protect_parallel_shift (c macro)": [[0, "c.TMC6200_PROTECT_PARALLEL_SHIFT"]], "tmc6200_reset_mask (c macro)": [[0, "c.TMC6200_RESET_MASK"]], "tmc6200_reset_shift (c macro)": [[0, "c.TMC6200_RESET_SHIFT"]], "tmc6200_retry_mask (c macro)": [[0, "c.TMC6200_RETRY_MASK"]], "tmc6200_retry_shift (c macro)": [[0, "c.TMC6200_RETRY_SHIFT"]], "tmc6200_s2gnd_level_mask (c macro)": [[0, "c.TMC6200_S2GND_LEVEL_MASK"]], "tmc6200_s2gnd_level_shift (c macro)": [[0, "c.TMC6200_S2GND_LEVEL_SHIFT"]], "tmc6200_s2gv_mask (c macro)": [[0, "c.TMC6200_S2GV_MASK"]], "tmc6200_s2gv_shift (c macro)": [[0, "c.TMC6200_S2GV_SHIFT"]], "tmc6200_s2vsu_mask (c macro)": [[0, "c.TMC6200_S2VSU_MASK"]], "tmc6200_s2vsu_shift (c macro)": [[0, "c.TMC6200_S2VSU_SHIFT"]], "tmc6200_s2vsv_mask (c macro)": [[0, "c.TMC6200_S2VSV_MASK"]], "tmc6200_s2vsv_shift (c macro)": [[0, "c.TMC6200_S2VSV_SHIFT"]], "tmc6200_s2vsw_mask (c macro)": [[0, "c.TMC6200_S2VSW_MASK"]], "tmc6200_s2vsw_shift (c macro)": [[0, "c.TMC6200_S2VSW_SHIFT"]], "tmc6200_s2vs_level_mask (c macro)": [[0, "c.TMC6200_S2VS_LEVEL_MASK"]], "tmc6200_s2vs_level_shift (c macro)": [[0, "c.TMC6200_S2VS_LEVEL_SHIFT"]], "tmc6200_shortdelay_mask (c macro)": [[0, "c.TMC6200_SHORTDELAY_MASK"]], "tmc6200_shortdelay_shift (c macro)": [[0, "c.TMC6200_SHORTDELAY_SHIFT"]], "tmc6200_shortdet_u_mask (c macro)": [[0, "c.TMC6200_SHORTDET_U_MASK"]], "tmc6200_shortdet_u_shift (c macro)": [[0, "c.TMC6200_SHORTDET_U_SHIFT"]], "tmc6200_shortdet_v_mask (c macro)": [[0, "c.TMC6200_SHORTDET_V_MASK"]], "tmc6200_shortdet_v_shift (c macro)": [[0, "c.TMC6200_SHORTDET_V_SHIFT"]], "tmc6200_shortdet_w_mask (c macro)": [[0, "c.TMC6200_SHORTDET_W_MASK"]], "tmc6200_shortdet_w_shift (c macro)": [[0, "c.TMC6200_SHORTDET_W_SHIFT"]], "tmc6200_shortfilter_mask (c macro)": [[0, "c.TMC6200_SHORTFILTER_MASK"]], "tmc6200_shortfilter_shift (c macro)": [[0, "c.TMC6200_SHORTFILTER_SHIFT"]], "tmc6200_short_conf (c macro)": [[0, "c.TMC6200_SHORT_CONF"]], "tmc6200_singleline_mask (c macro)": [[0, "c.TMC6200_SINGLELINE_MASK"]], "tmc6200_singleline_shift (c macro)": [[0, "c.TMC6200_SINGLELINE_SHIFT"]], "tmc6200_test_mode_mask (c macro)": [[0, "c.TMC6200_TEST_MODE_MASK"]], "tmc6200_test_mode_shift (c macro)": [[0, "c.TMC6200_TEST_MODE_SHIFT"]], "tmc6200_uh_mask (c macro)": [[0, "c.TMC6200_UH_MASK"]], "tmc6200_uh_shift (c macro)": [[0, "c.TMC6200_UH_SHIFT"]], "tmc6200_ul_mask (c macro)": [[0, "c.TMC6200_UL_MASK"]], "tmc6200_ul_shift (c macro)": [[0, "c.TMC6200_UL_SHIFT"]], "tmc6200_unused_mask (c macro)": [[0, "c.TMC6200_UNUSED_MASK"]], "tmc6200_unused_shift (c macro)": [[0, "c.TMC6200_UNUSED_SHIFT"]], "tmc6200_uv_cp_mask (c macro)": [[0, "c.TMC6200_UV_CP_MASK"]], "tmc6200_uv_cp_shift (c macro)": [[0, "c.TMC6200_UV_CP_SHIFT"]], "tmc6200_version_mask (c macro)": [[0, "c.TMC6200_VERSION_MASK"]], "tmc6200_version_shift (c macro)": [[0, "c.TMC6200_VERSION_SHIFT"]], "tmc6200_vh_mask (c macro)": [[0, "c.TMC6200_VH_MASK"]], "tmc6200_vh_shift (c macro)": [[0, "c.TMC6200_VH_SHIFT"]], "tmc6200_vl_mask (c macro)": [[0, "c.TMC6200_VL_MASK"]], "tmc6200_vl_shift (c macro)": [[0, "c.TMC6200_VL_SHIFT"]], "tmc6200_wh_mask (c macro)": [[0, "c.TMC6200_WH_MASK"]], "tmc6200_wh_shift (c macro)": [[0, "c.TMC6200_WH_SHIFT"]], "tmc6200_wl_mask (c macro)": [[0, "c.TMC6200_WL_MASK"]], "tmc6200_wl_shift (c macro)": [[0, "c.TMC6200_WL_SHIFT"]], "tmc6200_write_bit (c macro)": [[0, "c.TMC6200_WRITE_BIT"]], "tmc7300typedef (c++ struct)": [[0, "_CPPv414TMC7300TypeDef"]], "tmc7300typedef::config (c++ member)": [[0, "_CPPv4N14TMC7300TypeDef6configE"]], "tmc7300typedef::registeraccess (c++ member)": [[0, "_CPPv4N14TMC7300TypeDef14registerAccessE"]], "tmc7300typedef::registerresetstate (c++ member)": [[0, "_CPPv4N14TMC7300TypeDef18registerResetStateE"]], "tmc7300typedef::slaveaddress (c++ member)": [[0, "_CPPv4N14TMC7300TypeDef12slaveAddressE"]], "tmc7300typedef::standbyenabled (c++ member)": [[0, "_CPPv4N14TMC7300TypeDef14standbyEnabledE"]], "tmc7300_a1_mask (c macro)": [[0, "c.TMC7300_A1_MASK"]], "tmc7300_a1_shift (c macro)": [[0, "c.TMC7300_A1_SHIFT"]], "tmc7300_a2_mask (c macro)": [[0, "c.TMC7300_A2_MASK"]], "tmc7300_a2_shift (c macro)": [[0, "c.TMC7300_A2_SHIFT"]], "tmc7300_ad0_mask (c macro)": [[0, "c.TMC7300_AD0_MASK"]], "tmc7300_ad0_shift (c macro)": [[0, "c.TMC7300_AD0_SHIFT"]], "tmc7300_ad1_mask (c macro)": [[0, "c.TMC7300_AD1_MASK"]], "tmc7300_ad1_shift (c macro)": [[0, "c.TMC7300_AD1_SHIFT"]], "tmc7300_address_mask (c macro)": [[0, "c.TMC7300_ADDRESS_MASK"]], "tmc7300_chopconf (c macro)": [[0, "c.TMC7300_CHOPCONF"]], "tmc7300_comp_a1a2_mask (c macro)": [[0, "c.TMC7300_COMP_A1A2_MASK"]], "tmc7300_comp_a1a2_shift (c macro)": [[0, "c.TMC7300_COMP_A1A2_SHIFT"]], "tmc7300_comp_b1b2_mask (c macro)": [[0, "c.TMC7300_COMP_B1B2_MASK"]], "tmc7300_comp_b1b2_shift (c macro)": [[0, "c.TMC7300_COMP_B1B2_SHIFT"]], "tmc7300_current_limit (c macro)": [[0, "c.TMC7300_CURRENT_LIMIT"]], "tmc7300_diag_mask (c macro)": [[0, "c.TMC7300_DIAG_MASK"]], "tmc7300_diag_shift (c macro)": [[0, "c.TMC7300_DIAG_SHIFT"]], "tmc7300_diss2g_mask (c macro)": [[0, "c.TMC7300_DISS2G_MASK"]], "tmc7300_diss2g_shift (c macro)": [[0, "c.TMC7300_DISS2G_SHIFT"]], "tmc7300_diss2vs_mask (c macro)": [[0, "c.TMC7300_DISS2VS_MASK"]], "tmc7300_diss2vs_shift (c macro)": [[0, "c.TMC7300_DISS2VS_SHIFT"]], "tmc7300_drvstatus (c macro)": [[0, "c.TMC7300_DRVSTATUS"]], "tmc7300_drv_err_mask (c macro)": [[0, "c.TMC7300_DRV_ERR_MASK"]], "tmc7300_drv_err_shift (c macro)": [[0, "c.TMC7300_DRV_ERR_SHIFT"]], "tmc7300_enabledrv_mask (c macro)": [[0, "c.TMC7300_ENABLEDRV_MASK"]], "tmc7300_enabledrv_shift (c macro)": [[0, "c.TMC7300_ENABLEDRV_SHIFT"]], "tmc7300_en_mask (c macro)": [[0, "c.TMC7300_EN_MASK"]], "tmc7300_en_shift (c macro)": [[0, "c.TMC7300_EN_SHIFT"]], "tmc7300_extcap_mask (c macro)": [[0, "c.TMC7300_EXTCAP_MASK"]], "tmc7300_extcap_shift (c macro)": [[0, "c.TMC7300_EXTCAP_SHIFT"]], "tmc7300_field_read (c macro)": [[0, "c.TMC7300_FIELD_READ"]], "tmc7300_field_write (c macro)": [[0, "c.TMC7300_FIELD_WRITE"]], "tmc7300_freewheel_mask (c macro)": [[0, "c.TMC7300_FREEWHEEL_MASK"]], "tmc7300_freewheel_shift (c macro)": [[0, "c.TMC7300_FREEWHEEL_SHIFT"]], "tmc7300_gconf (c macro)": [[0, "c.TMC7300_GCONF"]], "tmc7300_gstat (c macro)": [[0, "c.TMC7300_GSTAT"]], "tmc7300_ifcnt (c macro)": [[0, "c.TMC7300_IFCNT"]], "tmc7300_ifcnt_mask (c macro)": [[0, "c.TMC7300_IFCNT_MASK"]], "tmc7300_ifcnt_shift (c macro)": [[0, "c.TMC7300_IFCNT_SHIFT"]], "tmc7300_ioin (c macro)": [[0, "c.TMC7300_IOIN"]], "tmc7300_irun_mask (c macro)": [[0, "c.TMC7300_IRUN_MASK"]], "tmc7300_irun_shift (c macro)": [[0, "c.TMC7300_IRUN_SHIFT"]], "tmc7300_mode_input_mask (c macro)": [[0, "c.TMC7300_MODE_INPUT_MASK"]], "tmc7300_mode_input_shift (c macro)": [[0, "c.TMC7300_MODE_INPUT_SHIFT"]], "tmc7300_motorrun_mask (c macro)": [[0, "c.TMC7300_MOTORRUN_MASK"]], "tmc7300_motorrun_shift (c macro)": [[0, "c.TMC7300_MOTORRUN_SHIFT"]], "tmc7300_motors (c macro)": [[0, "c.TMC7300_MOTORS"]], "tmc7300_nstdby_mask (c macro)": [[0, "c.TMC7300_NSTDBY_MASK"]], "tmc7300_nstdby_shift (c macro)": [[0, "c.TMC7300_NSTDBY_SHIFT"]], "tmc7300_ola_mask (c macro)": [[0, "c.TMC7300_OLA_MASK"]], "tmc7300_ola_shift (c macro)": [[0, "c.TMC7300_OLA_SHIFT"]], "tmc7300_olb_mask (c macro)": [[0, "c.TMC7300_OLB_MASK"]], "tmc7300_olb_shift (c macro)": [[0, "c.TMC7300_OLB_SHIFT"]], "tmc7300_otpw_mask (c macro)": [[0, "c.TMC7300_OTPW_MASK"]], "tmc7300_otpw_shift (c macro)": [[0, "c.TMC7300_OTPW_SHIFT"]], "tmc7300_ot_mask (c macro)": [[0, "c.TMC7300_OT_MASK"]], "tmc7300_ot_shift (c macro)": [[0, "c.TMC7300_OT_SHIFT"]], "tmc7300_par_mode_mask (c macro)": [[0, "c.TMC7300_PAR_MODE_MASK"]], "tmc7300_par_mode_shift (c macro)": [[0, "c.TMC7300_PAR_MODE_SHIFT"]], "tmc7300_pwmconf (c macro)": [[0, "c.TMC7300_PWMCONF"]], "tmc7300_pwm_ab (c macro)": [[0, "c.TMC7300_PWM_AB"]], "tmc7300_pwm_a_mask (c macro)": [[0, "c.TMC7300_PWM_A_MASK"]], "tmc7300_pwm_a_shift (c macro)": [[0, "c.TMC7300_PWM_A_SHIFT"]], "tmc7300_pwm_b_mask (c macro)": [[0, "c.TMC7300_PWM_B_MASK"]], "tmc7300_pwm_b_shift (c macro)": [[0, "c.TMC7300_PWM_B_SHIFT"]], "tmc7300_pwm_direct_mask (c macro)": [[0, "c.TMC7300_PWM_DIRECT_MASK"]], "tmc7300_pwm_direct_shift (c macro)": [[0, "c.TMC7300_PWM_DIRECT_SHIFT"]], "tmc7300_pwm_freq_mask (c macro)": [[0, "c.TMC7300_PWM_FREQ_MASK"]], "tmc7300_pwm_freq_shift (c macro)": [[0, "c.TMC7300_PWM_FREQ_SHIFT"]], "tmc7300_register_count (c macro)": [[0, "c.TMC7300_REGISTER_COUNT"]], "tmc7300_reset_mask (c macro)": [[0, "c.TMC7300_RESET_MASK"]], "tmc7300_reset_shift (c macro)": [[0, "c.TMC7300_RESET_SHIFT"]], "tmc7300_s2ga_mask (c macro)": [[0, "c.TMC7300_S2GA_MASK"]], "tmc7300_s2ga_shift (c macro)": [[0, "c.TMC7300_S2GA_SHIFT"]], "tmc7300_s2gb_mask (c macro)": [[0, "c.TMC7300_S2GB_MASK"]], "tmc7300_s2gb_shift (c macro)": [[0, "c.TMC7300_S2GB_SHIFT"]], "tmc7300_s2vsa_mask (c macro)": [[0, "c.TMC7300_S2VSA_MASK"]], "tmc7300_s2vsa_shift (c macro)": [[0, "c.TMC7300_S2VSA_SHIFT"]], "tmc7300_s2vsb_mask (c macro)": [[0, "c.TMC7300_S2VSB_MASK"]], "tmc7300_s2vsb_shift (c macro)": [[0, "c.TMC7300_S2VSB_SHIFT"]], "tmc7300_slaveconf (c macro)": [[0, "c.TMC7300_SLAVECONF"]], "tmc7300_slaveconf_mask (c macro)": [[0, "c.TMC7300_SLAVECONF_MASK"]], "tmc7300_slaveconf_shift (c macro)": [[0, "c.TMC7300_SLAVECONF_SHIFT"]], "tmc7300_t120_mask (c macro)": [[0, "c.TMC7300_T120_MASK"]], "tmc7300_t120_shift (c macro)": [[0, "c.TMC7300_T120_SHIFT"]], "tmc7300_t150_mask (c macro)": [[0, "c.TMC7300_T150_MASK"]], "tmc7300_t150_shift (c macro)": [[0, "c.TMC7300_T150_SHIFT"]], "tmc7300_tbl_mask (c macro)": [[0, "c.TMC7300_TBL_MASK"]], "tmc7300_tbl_shift (c macro)": [[0, "c.TMC7300_TBL_SHIFT"]], "tmc7300_test_mode_mask (c macro)": [[0, "c.TMC7300_TEST_MODE_MASK"]], "tmc7300_test_mode_shift (c macro)": [[0, "c.TMC7300_TEST_MODE_SHIFT"]], "tmc7300_u3v5_mask (c macro)": [[0, "c.TMC7300_U3V5_MASK"]], "tmc7300_u3v5_shift (c macro)": [[0, "c.TMC7300_U3V5_SHIFT"]], "tmc7300_uart_enabled_mask (c macro)": [[0, "c.TMC7300_UART_ENABLED_MASK"]], "tmc7300_uart_enabled_shift (c macro)": [[0, "c.TMC7300_UART_ENABLED_SHIFT"]], "tmc7300_uart_input_mask (c macro)": [[0, "c.TMC7300_UART_INPUT_MASK"]], "tmc7300_uart_input_shift (c macro)": [[0, "c.TMC7300_UART_INPUT_SHIFT"]], "tmc7300_version_mask (c macro)": [[0, "c.TMC7300_VERSION_MASK"]], "tmc7300_version_shift (c macro)": [[0, "c.TMC7300_VERSION_SHIFT"]], "tmc7300_write_bit (c macro)": [[0, "c.TMC7300_WRITE_BIT"]], "tmc8460_al_ovr (c macro)": [[0, "c.TMC8460_AL_OVR"]], "tmc8460_al_state_override (c macro)": [[0, "c.TMC8460_AL_STATE_OVERRIDE"]], "tmc8460_bbm_h (c macro)": [[0, "c.TMC8460_BBM_H"]], "tmc8460_bbm_l (c macro)": [[0, "c.TMC8460_BBM_L"]], "tmc8460_enc_const (c macro)": [[0, "c.TMC8460_ENC_CONST"]], "tmc8460_enc_latch (c macro)": [[0, "c.TMC8460_ENC_LATCH"]], "tmc8460_enc_mode (c macro)": [[0, "c.TMC8460_ENC_MODE"]], "tmc8460_enc_status (c macro)": [[0, "c.TMC8460_ENC_STATUS"]], "tmc8460_enc_x_r (c macro)": [[0, "c.TMC8460_ENC_X_R"]], "tmc8460_enc_x_w (c macro)": [[0, "c.TMC8460_ENC_X_W"]], "tmc8460_gpio_config (c macro)": [[0, "c.TMC8460_GPIO_CONFIG"]], "tmc8460_gpi_in_val (c macro)": [[0, "c.TMC8460_GPI_IN_VAL"]], "tmc8460_gpo_out_val (c macro)": [[0, "c.TMC8460_GPO_OUT_VAL"]], "tmc8460_mapcfg_ecat_write (c macro)": [[0, "c.TMC8460_MAPCFG_ECAT_WRITE"]], "tmc8460_mapcfg_enc_const (c macro)": [[0, "c.TMC8460_MAPCFG_ENC_CONST"]], "tmc8460_mapcfg_enc_latch (c macro)": [[0, "c.TMC8460_MAPCFG_ENC_LATCH"]], "tmc8460_mapcfg_enc_mode (c macro)": [[0, "c.TMC8460_MAPCFG_ENC_MODE"]], "tmc8460_mapcfg_enc_status (c macro)": [[0, "c.TMC8460_MAPCFG_ENC_STATUS"]], "tmc8460_mapcfg_enc_x_r (c macro)": [[0, "c.TMC8460_MAPCFG_ENC_X_R"]], "tmc8460_mapcfg_enc_x_w (c macro)": [[0, "c.TMC8460_MAPCFG_ENC_X_W"]], "tmc8460_mapcfg_gpio_config (c macro)": [[0, "c.TMC8460_MAPCFG_GPIO_CONFIG"]], "tmc8460_mapcfg_gpi_in_val (c macro)": [[0, "c.TMC8460_MAPCFG_GPI_IN_VAL"]], "tmc8460_mapcfg_gpo_out_val (c macro)": [[0, "c.TMC8460_MAPCFG_GPO_OUT_VAL"]], "tmc8460_mapcfg_irq_cfg (c macro)": [[0, "c.TMC8460_MAPCFG_IRQ_CFG"]], "tmc8460_mapcfg_irq_flags (c macro)": [[0, "c.TMC8460_MAPCFG_IRQ_FLAGS"]], "tmc8460_mapcfg_pwm_alignment (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_ALIGNMENT"]], "tmc8460_mapcfg_pwm_bbm_h (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_BBM_H"]], "tmc8460_mapcfg_pwm_bbm_l (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_BBM_L"]], "tmc8460_mapcfg_pwm_chopmode (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_CHOPMODE"]], "tmc8460_mapcfg_pwm_cntrshift_1 (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_CNTRSHIFT_1"]], "tmc8460_mapcfg_pwm_cntrshift_2 (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_CNTRSHIFT_2"]], "tmc8460_mapcfg_pwm_cntrshift_3 (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_CNTRSHIFT_3"]], "tmc8460_mapcfg_pwm_maxcnt (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_MAXCNT"]], "tmc8460_mapcfg_pwm_polarities (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_POLARITIES"]], "tmc8460_mapcfg_pwm_pulse_a (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_PULSE_A"]], "tmc8460_mapcfg_pwm_pulse_b (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_PULSE_B"]], "tmc8460_mapcfg_pwm_pulse_length (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_PULSE_LENGTH"]], "tmc8460_mapcfg_pwm_value_1 (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_VALUE_1"]], "tmc8460_mapcfg_pwm_value_2 (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_VALUE_2"]], "tmc8460_mapcfg_pwm_value_3 (c macro)": [[0, "c.TMC8460_MAPCFG_PWM_VALUE_3"]], "tmc8460_mapcfg_sd_cfg (c macro)": [[0, "c.TMC8460_MAPCFG_SD_CFG"]], "tmc8460_mapcfg_sd_dly (c macro)": [[0, "c.TMC8460_MAPCFG_SD_DLY"]], "tmc8460_mapcfg_sd_sc (c macro)": [[0, "c.TMC8460_MAPCFG_SD_SC"]], "tmc8460_mapcfg_sd_sl (c macro)": [[0, "c.TMC8460_MAPCFG_SD_SL"]], "tmc8460_mapcfg_sd_sr (c macro)": [[0, "c.TMC8460_MAPCFG_SD_SR"]], "tmc8460_mapcfg_sd_st (c macro)": [[0, "c.TMC8460_MAPCFG_SD_ST"]], "tmc8460_mapcfg_spi_conf (c macro)": [[0, "c.TMC8460_MAPCFG_SPI_CONF"]], "tmc8460_mapcfg_spi_length (c macro)": [[0, "c.TMC8460_MAPCFG_SPI_LENGTH"]], "tmc8460_mapcfg_spi_rx_data (c macro)": [[0, "c.TMC8460_MAPCFG_SPI_RX_DATA"]], "tmc8460_mapcfg_spi_status (c macro)": [[0, "c.TMC8460_MAPCFG_SPI_STATUS"]], "tmc8460_mapcfg_spi_time (c macro)": [[0, "c.TMC8460_MAPCFG_SPI_TIME"]], "tmc8460_mapcfg_spi_tx_data (c macro)": [[0, "c.TMC8460_MAPCFG_SPI_TX_DATA"]], "tmc8460_mapcfg_trigger_after (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_AFTER"]], "tmc8460_mapcfg_trigger_always (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_ALWAYS"]], "tmc8460_mapcfg_trigger_before (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_BEFORE"]], "tmc8460_mapcfg_trigger_data_change (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_DATA_CHANGE"]], "tmc8460_mapcfg_trigger_eof (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_EOF"]], "tmc8460_mapcfg_trigger_immediately (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_IMMEDIATELY"]], "tmc8460_mapcfg_trigger_latch0 (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_LATCH0"]], "tmc8460_mapcfg_trigger_latch1 (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_LATCH1"]], "tmc8460_mapcfg_trigger_mfc_chipdesel (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_MFC_CHIPDESEL"]], "tmc8460_mapcfg_trigger_mfc_chipsel (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_MFC_CHIPSEL"]], "tmc8460_mapcfg_trigger_pdi_chipdesel (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_PDI_CHIPDESEL"]], "tmc8460_mapcfg_trigger_pdi_chipsel (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_PDI_CHIPSEL"]], "tmc8460_mapcfg_trigger_pwm_zero (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_PWM_ZERO"]], "tmc8460_mapcfg_trigger_sof (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_SOF"]], "tmc8460_mapcfg_trigger_sync0 (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_SYNC0"]], "tmc8460_mapcfg_trigger_sync1 (c macro)": [[0, "c.TMC8460_MAPCFG_TRIGGER_SYNC1"]], "tmc8460_mapcfg_wd_cfg (c macro)": [[0, "c.TMC8460_MAPCFG_WD_CFG"]], "tmc8460_mapcfg_wd_in_mask_pol (c macro)": [[0, "c.TMC8460_MAPCFG_WD_IN_MASK_POL"]], "tmc8460_mapcfg_wd_max (c macro)": [[0, "c.TMC8460_MAPCFG_WD_MAX"]], "tmc8460_mapcfg_wd_oe_pol (c macro)": [[0, "c.TMC8460_MAPCFG_WD_OE_POL"]], "tmc8460_mapcfg_wd_out_mask_pol (c macro)": [[0, "c.TMC8460_MAPCFG_WD_OUT_MASK_POL"]], "tmc8460_mapcfg_wd_time (c macro)": [[0, "c.TMC8460_MAPCFG_WD_TIME"]], "tmc8460_memaddr_enc_const (c macro)": [[0, "c.TMC8460_MEMADDR_ENC_CONST"]], "tmc8460_memaddr_enc_latch (c macro)": [[0, "c.TMC8460_MEMADDR_ENC_LATCH"]], "tmc8460_memaddr_enc_mode (c macro)": [[0, "c.TMC8460_MEMADDR_ENC_MODE"]], "tmc8460_memaddr_enc_status (c macro)": [[0, "c.TMC8460_MEMADDR_ENC_STATUS"]], "tmc8460_memaddr_enc_x_r (c macro)": [[0, "c.TMC8460_MEMADDR_ENC_X_R"]], "tmc8460_memaddr_enc_x_w (c macro)": [[0, "c.TMC8460_MEMADDR_ENC_X_W"]], "tmc8460_memaddr_gpio_config (c macro)": [[0, "c.TMC8460_MEMADDR_GPIO_CONFIG"]], "tmc8460_memaddr_gpi_in_val (c macro)": [[0, "c.TMC8460_MEMADDR_GPI_IN_VAL"]], "tmc8460_memaddr_gpo_out_val (c macro)": [[0, "c.TMC8460_MEMADDR_GPO_OUT_VAL"]], "tmc8460_memaddr_irq_cfg (c macro)": [[0, "c.TMC8460_MEMADDR_IRQ_CFG"]], "tmc8460_memaddr_irq_flags (c macro)": [[0, "c.TMC8460_MEMADDR_IRQ_FLAGS"]], "tmc8460_memaddr_pwm_alignment (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_ALIGNMENT"]], "tmc8460_memaddr_pwm_bbm_h (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_BBM_H"]], "tmc8460_memaddr_pwm_bbm_l (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_BBM_L"]], "tmc8460_memaddr_pwm_chopmode (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_CHOPMODE"]], "tmc8460_memaddr_pwm_cntrshift_1 (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_CNTRSHIFT_1"]], "tmc8460_memaddr_pwm_cntrshift_2 (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_CNTRSHIFT_2"]], "tmc8460_memaddr_pwm_cntrshift_3 (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_CNTRSHIFT_3"]], "tmc8460_memaddr_pwm_maxcnt (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_MAXCNT"]], "tmc8460_memaddr_pwm_polarities (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_POLARITIES"]], "tmc8460_memaddr_pwm_pulse_a (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_PULSE_A"]], "tmc8460_memaddr_pwm_pulse_b (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_PULSE_B"]], "tmc8460_memaddr_pwm_pulse_length (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_PULSE_LENGTH"]], "tmc8460_memaddr_pwm_value_1 (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_VALUE_1"]], "tmc8460_memaddr_pwm_value_2 (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_VALUE_2"]], "tmc8460_memaddr_pwm_value_3 (c macro)": [[0, "c.TMC8460_MEMADDR_PWM_VALUE_3"]], "tmc8460_memaddr_sd_cfg (c macro)": [[0, "c.TMC8460_MEMADDR_SD_CFG"]], "tmc8460_memaddr_sd_dly (c macro)": [[0, "c.TMC8460_MEMADDR_SD_DLY"]], "tmc8460_memaddr_sd_sc (c macro)": [[0, "c.TMC8460_MEMADDR_SD_SC"]], "tmc8460_memaddr_sd_sl (c macro)": [[0, "c.TMC8460_MEMADDR_SD_SL"]], "tmc8460_memaddr_sd_sr (c macro)": [[0, "c.TMC8460_MEMADDR_SD_SR"]], "tmc8460_memaddr_sd_st (c macro)": [[0, "c.TMC8460_MEMADDR_SD_ST"]], "tmc8460_memaddr_spi_conf (c macro)": [[0, "c.TMC8460_MEMADDR_SPI_CONF"]], "tmc8460_memaddr_spi_length (c macro)": [[0, "c.TMC8460_MEMADDR_SPI_LENGTH"]], "tmc8460_memaddr_spi_rx_data (c macro)": [[0, "c.TMC8460_MEMADDR_SPI_RX_DATA"]], "tmc8460_memaddr_spi_status (c macro)": [[0, "c.TMC8460_MEMADDR_SPI_STATUS"]], "tmc8460_memaddr_spi_time (c macro)": [[0, "c.TMC8460_MEMADDR_SPI_TIME"]], "tmc8460_memaddr_spi_tx_data (c macro)": [[0, "c.TMC8460_MEMADDR_SPI_TX_DATA"]], "tmc8460_memaddr_wd_cfg (c macro)": [[0, "c.TMC8460_MEMADDR_WD_CFG"]], "tmc8460_memaddr_wd_in_mask_pol (c macro)": [[0, "c.TMC8460_MEMADDR_WD_IN_MASK_POL"]], "tmc8460_memaddr_wd_max (c macro)": [[0, "c.TMC8460_MEMADDR_WD_MAX"]], "tmc8460_memaddr_wd_oe_pol (c macro)": [[0, "c.TMC8460_MEMADDR_WD_OE_POL"]], "tmc8460_memaddr_wd_out_mask_pol (c macro)": [[0, "c.TMC8460_MEMADDR_WD_OUT_MASK_POL"]], "tmc8460_memaddr_wd_time (c macro)": [[0, "c.TMC8460_MEMADDR_WD_TIME"]], "tmc8460_mfcio_irq_cfg (c macro)": [[0, "c.TMC8460_MFCIO_IRQ_CFG"]], "tmc8460_mfcio_irq_flags (c macro)": [[0, "c.TMC8460_MFCIO_IRQ_FLAGS"]], "tmc8460_pulse_a (c macro)": [[0, "c.TMC8460_PULSE_A"]], "tmc8460_pulse_b (c macro)": [[0, "c.TMC8460_PULSE_B"]], "tmc8460_pulse_length (c macro)": [[0, "c.TMC8460_PULSE_LENGTH"]], "tmc8460_pwm1 (c macro)": [[0, "c.TMC8460_PWM1"]], "tmc8460_pwm1_cntrshft (c macro)": [[0, "c.TMC8460_PWM1_CNTRSHFT"]], "tmc8460_pwm2 (c macro)": [[0, "c.TMC8460_PWM2"]], "tmc8460_pwm2_cntrshft (c macro)": [[0, "c.TMC8460_PWM2_CNTRSHFT"]], "tmc8460_pwm3 (c macro)": [[0, "c.TMC8460_PWM3"]], "tmc8460_pwm3_cntrshft (c macro)": [[0, "c.TMC8460_PWM3_CNTRSHFT"]], "tmc8460_pwm_alignment (c macro)": [[0, "c.TMC8460_PWM_ALIGNMENT"]], "tmc8460_pwm_chopmode (c macro)": [[0, "c.TMC8460_PWM_CHOPMODE"]], "tmc8460_pwm_maxcnt (c macro)": [[0, "c.TMC8460_PWM_MAXCNT"]], "tmc8460_pwm_polarities (c macro)": [[0, "c.TMC8460_PWM_POLARITIES"]], "tmc8460_sdcfg_continous (c macro)": [[0, "c.TMC8460_SDCFG_CONTINOUS"]], "tmc8460_sdcfg_count_clear (c macro)": [[0, "c.TMC8460_SDCFG_COUNT_CLEAR"]], "tmc8460_sdcfg_dir_pol (c macro)": [[0, "c.TMC8460_SDCFG_DIR_POL"]], "tmc8460_sdcfg_disable (c macro)": [[0, "c.TMC8460_SDCFG_DISABLE"]], "tmc8460_sdcfg_step_pol (c macro)": [[0, "c.TMC8460_SDCFG_STEP_POL"]], "tmc8460_sdcfg_toggle (c macro)": [[0, "c.TMC8460_SDCFG_TOGGLE"]], "tmc8460_sd_cfg0 (c macro)": [[0, "c.TMC8460_SD_CFG0"]], "tmc8460_sd_dly0 (c macro)": [[0, "c.TMC8460_SD_DLY0"]], "tmc8460_sd_sc0 (c macro)": [[0, "c.TMC8460_SD_SC0"]], "tmc8460_sd_sl0 (c macro)": [[0, "c.TMC8460_SD_SL0"]], "tmc8460_sd_sr0 (c macro)": [[0, "c.TMC8460_SD_SR0"]], "tmc8460_sd_st0 (c macro)": [[0, "c.TMC8460_SD_ST0"]], "tmc8460_spi_conf (c macro)": [[0, "c.TMC8460_SPI_CONF"]], "tmc8460_spi_length (c macro)": [[0, "c.TMC8460_SPI_LENGTH"]], "tmc8460_spi_rx_data (c macro)": [[0, "c.TMC8460_SPI_RX_DATA"]], "tmc8460_spi_status (c macro)": [[0, "c.TMC8460_SPI_STATUS"]], "tmc8460_spi_time (c macro)": [[0, "c.TMC8460_SPI_TIME"]], "tmc8460_spi_tx_data (c macro)": [[0, "c.TMC8460_SPI_TX_DATA"]], "tmc8460_wd_cfg (c macro)": [[0, "c.TMC8460_WD_CFG"]], "tmc8460_wd_in_mask_pol (c macro)": [[0, "c.TMC8460_WD_IN_MASK_POL"]], "tmc8460_wd_max (c macro)": [[0, "c.TMC8460_WD_MAX"]], "tmc8460_wd_oe_pol (c macro)": [[0, "c.TMC8460_WD_OE_POL"]], "tmc8460_wd_out_mask_pol (c macro)": [[0, "c.TMC8460_WD_OUT_MASK_POL"]], "tmc8460_wd_time (c macro)": [[0, "c.TMC8460_WD_TIME"]], "tmc8461typedef (c++ struct)": [[0, "_CPPv414TMC8461TypeDef"]], "tmc8461typedef::config_esc (c++ member)": [[0, "_CPPv4N14TMC8461TypeDef10config_escE"]], "tmc8461typedef::config_mfc (c++ member)": [[0, "_CPPv4N14TMC8461TypeDef10config_mfcE"]], "tmc8461_al_override (c macro)": [[0, "c.TMC8461_AL_OVERRIDE"]], "tmc8461_cmd_addr_ext (c macro)": [[0, "c.TMC8461_CMD_ADDR_EXT"]], "tmc8461_cmd_read (c macro)": [[0, "c.TMC8461_CMD_READ"]], "tmc8461_cmd_read_wait (c macro)": [[0, "c.TMC8461_CMD_READ_WAIT"]], "tmc8461_cmd_write (c macro)": [[0, "c.TMC8461_CMD_WRITE"]], "tmc8461_dac_val (c macro)": [[0, "c.TMC8461_DAC_VAL"]], "tmc8461_ec_state_bootstrap (c macro)": [[0, "c.TMC8461_EC_STATE_BOOTSTRAP"]], "tmc8461_ec_state_init (c macro)": [[0, "c.TMC8461_EC_STATE_INIT"]], "tmc8461_ec_state_operational (c macro)": [[0, "c.TMC8461_EC_STATE_OPERATIONAL"]], "tmc8461_ec_state_preop (c macro)": [[0, "c.TMC8461_EC_STATE_PREOP"]], "tmc8461_ec_state_safeop (c macro)": [[0, "c.TMC8461_EC_STATE_SAFEOP"]], "tmc8461_enc_const (c macro)": [[0, "c.TMC8461_ENC_CONST"]], "tmc8461_enc_latch (c macro)": [[0, "c.TMC8461_ENC_LATCH"]], "tmc8461_enc_mode (c macro)": [[0, "c.TMC8461_ENC_MODE"]], "tmc8461_enc_status (c macro)": [[0, "c.TMC8461_ENC_STATUS"]], "tmc8461_enc_x_r (c macro)": [[0, "c.TMC8461_ENC_X_R"]], "tmc8461_enc_x_w (c macro)": [[0, "c.TMC8461_ENC_X_W"]], "tmc8461_esc_al_code (c macro)": [[0, "c.TMC8461_ESC_AL_CODE"]], "tmc8461_esc_al_control (c macro)": [[0, "c.TMC8461_ESC_AL_CONTROL"]], "tmc8461_esc_al_error_mask (c macro)": [[0, "c.TMC8461_ESC_AL_ERROR_MASK"]], "tmc8461_esc_al_error_shift (c macro)": [[0, "c.TMC8461_ESC_AL_ERROR_SHIFT"]], "tmc8461_esc_al_event_mask_hi (c macro)": [[0, "c.TMC8461_ESC_AL_EVENT_MASK_HI"]], "tmc8461_esc_al_event_mask_lo (c macro)": [[0, "c.TMC8461_ESC_AL_EVENT_MASK_LO"]], "tmc8461_esc_al_event_request (c macro)": [[0, "c.TMC8461_ESC_AL_EVENT_REQUEST"]], "tmc8461_esc_al_state_mask (c macro)": [[0, "c.TMC8461_ESC_AL_STATE_MASK"]], "tmc8461_esc_al_state_shift (c macro)": [[0, "c.TMC8461_ESC_AL_STATE_SHIFT"]], "tmc8461_esc_al_status (c macro)": [[0, "c.TMC8461_ESC_AL_STATUS"]], "tmc8461_esc_cfg_hvio_diff_en (c macro)": [[0, "c.TMC8461_ESC_CFG_HVIO_DIFF_EN"]], "tmc8461_esc_cfg_hvio_slope (c macro)": [[0, "c.TMC8461_ESC_CFG_HVIO_SLOPE"]], "tmc8461_esc_cfg_hvio_weak_h (c macro)": [[0, "c.TMC8461_ESC_CFG_HVIO_WEAK_H"]], "tmc8461_esc_cfg_hvio_weak_l (c macro)": [[0, "c.TMC8461_ESC_CFG_HVIO_WEAK_L"]], "tmc8461_esc_cfg_mem_block0 (c macro)": [[0, "c.TMC8461_ESC_CFG_MEM_BLOCK0"]], "tmc8461_esc_cfg_mem_block1 (c macro)": [[0, "c.TMC8461_ESC_CFG_MEM_BLOCK1"]], "tmc8461_esc_cfg_mfcio_0 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_0"]], "tmc8461_esc_cfg_mfcio_1 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_1"]], "tmc8461_esc_cfg_mfcio_10 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_10"]], "tmc8461_esc_cfg_mfcio_11 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_11"]], "tmc8461_esc_cfg_mfcio_12 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_12"]], "tmc8461_esc_cfg_mfcio_13 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_13"]], "tmc8461_esc_cfg_mfcio_14 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_14"]], "tmc8461_esc_cfg_mfcio_15 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_15"]], "tmc8461_esc_cfg_mfcio_2 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_2"]], "tmc8461_esc_cfg_mfcio_3 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_3"]], "tmc8461_esc_cfg_mfcio_4 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_4"]], "tmc8461_esc_cfg_mfcio_5 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_5"]], "tmc8461_esc_cfg_mfcio_6 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_6"]], "tmc8461_esc_cfg_mfcio_7 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_7"]], "tmc8461_esc_cfg_mfcio_8 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_8"]], "tmc8461_esc_cfg_mfcio_9 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_9"]], "tmc8461_esc_cfg_mfcio_hv_0 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_HV_0"]], "tmc8461_esc_cfg_mfcio_hv_1 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_HV_1"]], "tmc8461_esc_cfg_mfcio_hv_2 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_HV_2"]], "tmc8461_esc_cfg_mfcio_hv_3 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_HV_3"]], "tmc8461_esc_cfg_mfcio_hv_4 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_HV_4"]], "tmc8461_esc_cfg_mfcio_hv_5 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_HV_5"]], "tmc8461_esc_cfg_mfcio_hv_6 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_HV_6"]], "tmc8461_esc_cfg_mfcio_hv_7 (c macro)": [[0, "c.TMC8461_ESC_CFG_MFCIO_HV_7"]], "tmc8461_esc_cfg_swreg_33 (c macro)": [[0, "c.TMC8461_ESC_CFG_SWREG_33"]], "tmc8461_esc_cfg_swreg_vout (c macro)": [[0, "c.TMC8461_ESC_CFG_SWREG_VOUT"]], "tmc8461_esc_dac_val (c macro)": [[0, "c.TMC8461_ESC_DAC_VAL"]], "tmc8461_esc_deviceid_mask (c macro)": [[0, "c.TMC8461_ESC_DEVICEID_MASK"]], "tmc8461_esc_deviceid_shift (c macro)": [[0, "c.TMC8461_ESC_DEVICEID_SHIFT"]], "tmc8461_esc_eep_address (c macro)": [[0, "c.TMC8461_ESC_EEP_ADDRESS"]], "tmc8461_esc_eep_busy_mask (c macro)": [[0, "c.TMC8461_ESC_EEP_BUSY_MASK"]], "tmc8461_esc_eep_busy_shift (c macro)": [[0, "c.TMC8461_ESC_EEP_BUSY_SHIFT"]], "tmc8461_esc_eep_cfg (c macro)": [[0, "c.TMC8461_ESC_EEP_CFG"]], "tmc8461_esc_eep_cmd_idle (c macro)": [[0, "c.TMC8461_ESC_EEP_CMD_IDLE"]], "tmc8461_esc_eep_cmd_mask (c macro)": [[0, "c.TMC8461_ESC_EEP_CMD_MASK"]], "tmc8461_esc_eep_cmd_read (c macro)": [[0, "c.TMC8461_ESC_EEP_CMD_READ"]], "tmc8461_esc_eep_cmd_reload (c macro)": [[0, "c.TMC8461_ESC_EEP_CMD_RELOAD"]], "tmc8461_esc_eep_cmd_shift (c macro)": [[0, "c.TMC8461_ESC_EEP_CMD_SHIFT"]], "tmc8461_esc_eep_cmd_write (c macro)": [[0, "c.TMC8461_ESC_EEP_CMD_WRITE"]], "tmc8461_esc_eep_data (c macro)": [[0, "c.TMC8461_ESC_EEP_DATA"]], "tmc8461_esc_eep_pdi_access (c macro)": [[0, "c.TMC8461_ESC_EEP_PDI_ACCESS"]], "tmc8461_esc_eep_pdi_mask (c macro)": [[0, "c.TMC8461_ESC_EEP_PDI_MASK"]], "tmc8461_esc_eep_pdi_shift (c macro)": [[0, "c.TMC8461_ESC_EEP_PDI_SHIFT"]], "tmc8461_esc_eep_status (c macro)": [[0, "c.TMC8461_ESC_EEP_STATUS"]], "tmc8461_esc_enc_const (c macro)": [[0, "c.TMC8461_ESC_ENC_CONST"]], "tmc8461_esc_enc_latch (c macro)": [[0, "c.TMC8461_ESC_ENC_LATCH"]], "tmc8461_esc_enc_mode (c macro)": [[0, "c.TMC8461_ESC_ENC_MODE"]], "tmc8461_esc_enc_status (c macro)": [[0, "c.TMC8461_ESC_ENC_STATUS"]], "tmc8461_esc_enc_x_r (c macro)": [[0, "c.TMC8461_ESC_ENC_X_R"]], "tmc8461_esc_enc_x_w (c macro)": [[0, "c.TMC8461_ESC_ENC_X_W"]], "tmc8461_esc_gpi (c macro)": [[0, "c.TMC8461_ESC_GPI"]], "tmc8461_esc_gpio_config (c macro)": [[0, "c.TMC8461_ESC_GPIO_CONFIG"]], "tmc8461_esc_gpo (c macro)": [[0, "c.TMC8461_ESC_GPO"]], "tmc8461_esc_hv_status (c macro)": [[0, "c.TMC8461_ESC_HV_STATUS"]], "tmc8461_esc_iic_address (c macro)": [[0, "c.TMC8461_ESC_IIC_ADDRESS"]], "tmc8461_esc_iic_control (c macro)": [[0, "c.TMC8461_ESC_IIC_CONTROL"]], "tmc8461_esc_iic_data_r (c macro)": [[0, "c.TMC8461_ESC_IIC_DATA_R"]], "tmc8461_esc_iic_data_w (c macro)": [[0, "c.TMC8461_ESC_IIC_DATA_W"]], "tmc8461_esc_iic_status (c macro)": [[0, "c.TMC8461_ESC_IIC_STATUS"]], "tmc8461_esc_iic_timebase (c macro)": [[0, "c.TMC8461_ESC_IIC_TIMEBASE"]], "tmc8461_esc_mb_status (c macro)": [[0, "c.TMC8461_ESC_MB_STATUS"]], "tmc8461_esc_mfcio_irq_cfg (c macro)": [[0, "c.TMC8461_ESC_MFCIO_IRQ_CFG"]], "tmc8461_esc_mfcio_irq_flags (c macro)": [[0, "c.TMC8461_ESC_MFCIO_IRQ_FLAGS"]], "tmc8461_esc_pdi_access_mask (c macro)": [[0, "c.TMC8461_ESC_PDI_ACCESS_MASK"]], "tmc8461_esc_pdi_access_shift (c macro)": [[0, "c.TMC8461_ESC_PDI_ACCESS_SHIFT"]], "tmc8461_esc_pdi_ctrl (c macro)": [[0, "c.TMC8461_ESC_PDI_CTRL"]], "tmc8461_esc_pdi_mode_mask (c macro)": [[0, "c.TMC8461_ESC_PDI_MODE_MASK"]], "tmc8461_esc_pdi_mode_shift (c macro)": [[0, "c.TMC8461_ESC_PDI_MODE_SHIFT"]], "tmc8461_esc_pdo_status (c macro)": [[0, "c.TMC8461_ESC_PDO_STATUS"]], "tmc8461_esc_pulse_b_pulse_a (c macro)": [[0, "c.TMC8461_ESC_PULSE_B_PULSE_A"]], "tmc8461_esc_pulse_length (c macro)": [[0, "c.TMC8461_ESC_PULSE_LENGTH"]], "tmc8461_esc_pwm1 (c macro)": [[0, "c.TMC8461_ESC_PWM1"]], "tmc8461_esc_pwm1_cntrshft (c macro)": [[0, "c.TMC8461_ESC_PWM1_CNTRSHFT"]], "tmc8461_esc_pwm2 (c macro)": [[0, "c.TMC8461_ESC_PWM2"]], "tmc8461_esc_pwm2_cntrshft (c macro)": [[0, "c.TMC8461_ESC_PWM2_CNTRSHFT"]], "tmc8461_esc_pwm3 (c macro)": [[0, "c.TMC8461_ESC_PWM3"]], "tmc8461_esc_pwm3_cntrshft (c macro)": [[0, "c.TMC8461_ESC_PWM3_CNTRSHFT"]], "tmc8461_esc_pwm4 (c macro)": [[0, "c.TMC8461_ESC_PWM4"]], "tmc8461_esc_pwm4_cntrshft (c macro)": [[0, "c.TMC8461_ESC_PWM4_CNTRSHFT"]], "tmc8461_esc_pwm_cfg (c macro)": [[0, "c.TMC8461_ESC_PWM_CFG"]], "tmc8461_esc_reset_ecat (c macro)": [[0, "c.TMC8461_ESC_RESET_ECAT"]], "tmc8461_esc_reset_pdi (c macro)": [[0, "c.TMC8461_ESC_RESET_PDI"]], "tmc8461_esc_sd_cfg (c macro)": [[0, "c.TMC8461_ESC_SD_CFG"]], "tmc8461_esc_sd_cmp0 (c macro)": [[0, "c.TMC8461_ESC_SD_CMP0"]], "tmc8461_esc_sd_cmp1 (c macro)": [[0, "c.TMC8461_ESC_SD_CMP1"]], "tmc8461_esc_sd_cmp2 (c macro)": [[0, "c.TMC8461_ESC_SD_CMP2"]], "tmc8461_esc_sd_dly (c macro)": [[0, "c.TMC8461_ESC_SD_DLY"]], "tmc8461_esc_sd_nextsr0 (c macro)": [[0, "c.TMC8461_ESC_SD_NEXTSR0"]], "tmc8461_esc_sd_nextsr1 (c macro)": [[0, "c.TMC8461_ESC_SD_NEXTSR1"]], "tmc8461_esc_sd_nextsr2 (c macro)": [[0, "c.TMC8461_ESC_SD_NEXTSR2"]], "tmc8461_esc_sd_sc0 (c macro)": [[0, "c.TMC8461_ESC_SD_SC0"]], "tmc8461_esc_sd_sc1 (c macro)": [[0, "c.TMC8461_ESC_SD_SC1"]], "tmc8461_esc_sd_sc2 (c macro)": [[0, "c.TMC8461_ESC_SD_SC2"]], "tmc8461_esc_sd_sl (c macro)": [[0, "c.TMC8461_ESC_SD_SL"]], "tmc8461_esc_sd_sr0 (c macro)": [[0, "c.TMC8461_ESC_SD_SR0"]], "tmc8461_esc_sd_sr1 (c macro)": [[0, "c.TMC8461_ESC_SD_SR1"]], "tmc8461_esc_sd_sr2 (c macro)": [[0, "c.TMC8461_ESC_SD_SR2"]], "tmc8461_esc_sd_st0 (c macro)": [[0, "c.TMC8461_ESC_SD_ST0"]], "tmc8461_esc_sd_st1 (c macro)": [[0, "c.TMC8461_ESC_SD_ST1"]], "tmc8461_esc_sd_st2 (c macro)": [[0, "c.TMC8461_ESC_SD_ST2"]], "tmc8461_esc_sm0_ctrl_status (c macro)": [[0, "c.TMC8461_ESC_SM0_CTRL_STATUS"]], "tmc8461_esc_sm0_len (c macro)": [[0, "c.TMC8461_ESC_SM0_LEN"]], "tmc8461_esc_sm0_start (c macro)": [[0, "c.TMC8461_ESC_SM0_START"]], "tmc8461_esc_sm1_len (c macro)": [[0, "c.TMC8461_ESC_SM1_LEN"]], "tmc8461_esc_sm1_start (c macro)": [[0, "c.TMC8461_ESC_SM1_START"]], "tmc8461_esc_sm2_ctrl_status (c macro)": [[0, "c.TMC8461_ESC_SM2_CTRL_STATUS"]], "tmc8461_esc_sm2_len (c macro)": [[0, "c.TMC8461_ESC_SM2_LEN"]], "tmc8461_esc_sm2_start (c macro)": [[0, "c.TMC8461_ESC_SM2_START"]], "tmc8461_esc_sm3_len (c macro)": [[0, "c.TMC8461_ESC_SM3_LEN"]], "tmc8461_esc_sm3_start (c macro)": [[0, "c.TMC8461_ESC_SM3_START"]], "tmc8461_esc_spi_conf (c macro)": [[0, "c.TMC8461_ESC_SPI_CONF"]], "tmc8461_esc_spi_length (c macro)": [[0, "c.TMC8461_ESC_SPI_LENGTH"]], "tmc8461_esc_spi_rx_data (c macro)": [[0, "c.TMC8461_ESC_SPI_RX_DATA"]], "tmc8461_esc_spi_status (c macro)": [[0, "c.TMC8461_ESC_SPI_STATUS"]], "tmc8461_esc_spi_time (c macro)": [[0, "c.TMC8461_ESC_SPI_TIME"]], "tmc8461_esc_spi_tx_data (c macro)": [[0, "c.TMC8461_ESC_SPI_TX_DATA"]], "tmc8461_esc_sync_evt_counter (c macro)": [[0, "c.TMC8461_ESC_SYNC_EVT_COUNTER"]], "tmc8461_esc_wd_cfg (c macro)": [[0, "c.TMC8461_ESC_WD_CFG"]], "tmc8461_esc_wd_in_mask_pol (c macro)": [[0, "c.TMC8461_ESC_WD_IN_MASK_POL"]], "tmc8461_esc_wd_max (c macro)": [[0, "c.TMC8461_ESC_WD_MAX"]], "tmc8461_esc_wd_oe_pol (c macro)": [[0, "c.TMC8461_ESC_WD_OE_POL"]], "tmc8461_esc_wd_out_mask_pol (c macro)": [[0, "c.TMC8461_ESC_WD_OUT_MASK_POL"]], "tmc8461_esc_wd_time (c macro)": [[0, "c.TMC8461_ESC_WD_TIME"]], "tmc8461_field_read (c macro)": [[0, "c.TMC8461_FIELD_READ"]], "tmc8461_field_write (c macro)": [[0, "c.TMC8461_FIELD_WRITE"]], "tmc8461_gpi (c macro)": [[0, "c.TMC8461_GPI"]], "tmc8461_gpio_config (c macro)": [[0, "c.TMC8461_GPIO_CONFIG"]], "tmc8461_gpo (c macro)": [[0, "c.TMC8461_GPO"]], "tmc8461_hvio_cfg (c macro)": [[0, "c.TMC8461_HVIO_CFG"]], "tmc8461_hv_status (c macro)": [[0, "c.TMC8461_HV_STATUS"]], "tmc8461_iic_address (c macro)": [[0, "c.TMC8461_IIC_ADDRESS"]], "tmc8461_iic_control (c macro)": [[0, "c.TMC8461_IIC_CONTROL"]], "tmc8461_iic_data_r (c macro)": [[0, "c.TMC8461_IIC_DATA_R"]], "tmc8461_iic_data_w (c macro)": [[0, "c.TMC8461_IIC_DATA_W"]], "tmc8461_iic_status (c macro)": [[0, "c.TMC8461_IIC_STATUS"]], "tmc8461_iic_timebase (c macro)": [[0, "c.TMC8461_IIC_TIMEBASE"]], "tmc8461_magic_reset (c macro)": [[0, "c.TMC8461_MAGIC_RESET"]], "tmc8461_magic_reset_0 (c macro)": [[0, "c.TMC8461_MAGIC_RESET_0"]], "tmc8461_magic_reset_1 (c macro)": [[0, "c.TMC8461_MAGIC_RESET_1"]], "tmc8461_magic_reset_2 (c macro)": [[0, "c.TMC8461_MAGIC_RESET_2"]], "tmc8461_mfcfg_dac0 (c macro)": [[0, "c.TMC8461_MFCFG_DAC0"]], "tmc8461_mfcfg_enca_n (c macro)": [[0, "c.TMC8461_MFCFG_ENCA_N"]], "tmc8461_mfcfg_enca_p (c macro)": [[0, "c.TMC8461_MFCFG_ENCA_P"]], "tmc8461_mfcfg_encb_n (c macro)": [[0, "c.TMC8461_MFCFG_ENCB_N"]], "tmc8461_mfcfg_encb_p (c macro)": [[0, "c.TMC8461_MFCFG_ENCB_P"]], "tmc8461_mfcfg_encn_n (c macro)": [[0, "c.TMC8461_MFCFG_ENCN_N"]], "tmc8461_mfcfg_encn_p (c macro)": [[0, "c.TMC8461_MFCFG_ENCN_P"]], "tmc8461_mfcfg_gpi0 (c macro)": [[0, "c.TMC8461_MFCFG_GPI0"]], "tmc8461_mfcfg_gpi1 (c macro)": [[0, "c.TMC8461_MFCFG_GPI1"]], "tmc8461_mfcfg_gpi10 (c macro)": [[0, "c.TMC8461_MFCFG_GPI10"]], "tmc8461_mfcfg_gpi11 (c macro)": [[0, "c.TMC8461_MFCFG_GPI11"]], "tmc8461_mfcfg_gpi12 (c macro)": [[0, "c.TMC8461_MFCFG_GPI12"]], "tmc8461_mfcfg_gpi13 (c macro)": [[0, "c.TMC8461_MFCFG_GPI13"]], "tmc8461_mfcfg_gpi14 (c macro)": [[0, "c.TMC8461_MFCFG_GPI14"]], "tmc8461_mfcfg_gpi15 (c macro)": [[0, "c.TMC8461_MFCFG_GPI15"]], "tmc8461_mfcfg_gpi2 (c macro)": [[0, "c.TMC8461_MFCFG_GPI2"]], "tmc8461_mfcfg_gpi3 (c macro)": [[0, "c.TMC8461_MFCFG_GPI3"]], "tmc8461_mfcfg_gpi4 (c macro)": [[0, "c.TMC8461_MFCFG_GPI4"]], "tmc8461_mfcfg_gpi5 (c macro)": [[0, "c.TMC8461_MFCFG_GPI5"]], "tmc8461_mfcfg_gpi6 (c macro)": [[0, "c.TMC8461_MFCFG_GPI6"]], "tmc8461_mfcfg_gpi7 (c macro)": [[0, "c.TMC8461_MFCFG_GPI7"]], "tmc8461_mfcfg_gpi8 (c macro)": [[0, "c.TMC8461_MFCFG_GPI8"]], "tmc8461_mfcfg_gpi9 (c macro)": [[0, "c.TMC8461_MFCFG_GPI9"]], "tmc8461_mfcfg_gpo0 (c macro)": [[0, "c.TMC8461_MFCFG_GPO0"]], "tmc8461_mfcfg_gpo1 (c macro)": [[0, "c.TMC8461_MFCFG_GPO1"]], "tmc8461_mfcfg_gpo10 (c macro)": [[0, "c.TMC8461_MFCFG_GPO10"]], "tmc8461_mfcfg_gpo11 (c macro)": [[0, "c.TMC8461_MFCFG_GPO11"]], "tmc8461_mfcfg_gpo12 (c macro)": [[0, "c.TMC8461_MFCFG_GPO12"]], "tmc8461_mfcfg_gpo13 (c macro)": [[0, "c.TMC8461_MFCFG_GPO13"]], "tmc8461_mfcfg_gpo14 (c macro)": [[0, "c.TMC8461_MFCFG_GPO14"]], "tmc8461_mfcfg_gpo15 (c macro)": [[0, "c.TMC8461_MFCFG_GPO15"]], "tmc8461_mfcfg_gpo2 (c macro)": [[0, "c.TMC8461_MFCFG_GPO2"]], "tmc8461_mfcfg_gpo3 (c macro)": [[0, "c.TMC8461_MFCFG_GPO3"]], "tmc8461_mfcfg_gpo4 (c macro)": [[0, "c.TMC8461_MFCFG_GPO4"]], "tmc8461_mfcfg_gpo5 (c macro)": [[0, "c.TMC8461_MFCFG_GPO5"]], "tmc8461_mfcfg_gpo6 (c macro)": [[0, "c.TMC8461_MFCFG_GPO6"]], "tmc8461_mfcfg_gpo7 (c macro)": [[0, "c.TMC8461_MFCFG_GPO7"]], "tmc8461_mfcfg_gpo8 (c macro)": [[0, "c.TMC8461_MFCFG_GPO8"]], "tmc8461_mfcfg_gpo9 (c macro)": [[0, "c.TMC8461_MFCFG_GPO9"]], "tmc8461_mfcfg_high (c macro)": [[0, "c.TMC8461_MFCFG_HIGH"]], "tmc8461_mfcfg_iic_scl (c macro)": [[0, "c.TMC8461_MFCFG_IIC_SCL"]], "tmc8461_mfcfg_iic_sda (c macro)": [[0, "c.TMC8461_MFCFG_IIC_SDA"]], "tmc8461_mfcfg_input (c macro)": [[0, "c.TMC8461_MFCFG_INPUT"]], "tmc8461_mfcfg_low (c macro)": [[0, "c.TMC8461_MFCFG_LOW"]], "tmc8461_mfcfg_pwm_hs0 (c macro)": [[0, "c.TMC8461_MFCFG_PWM_HS0"]], "tmc8461_mfcfg_pwm_hs1 (c macro)": [[0, "c.TMC8461_MFCFG_PWM_HS1"]], "tmc8461_mfcfg_pwm_hs2 (c macro)": [[0, "c.TMC8461_MFCFG_PWM_HS2"]], "tmc8461_mfcfg_pwm_hs3 (c macro)": [[0, "c.TMC8461_MFCFG_PWM_HS3"]], "tmc8461_mfcfg_pwm_ls0 (c macro)": [[0, "c.TMC8461_MFCFG_PWM_LS0"]], "tmc8461_mfcfg_pwm_ls1 (c macro)": [[0, "c.TMC8461_MFCFG_PWM_LS1"]], "tmc8461_mfcfg_pwm_ls2 (c macro)": [[0, "c.TMC8461_MFCFG_PWM_LS2"]], "tmc8461_mfcfg_pwm_ls3 (c macro)": [[0, "c.TMC8461_MFCFG_PWM_LS3"]], "tmc8461_mfcfg_pwm_pulse_a (c macro)": [[0, "c.TMC8461_MFCFG_PWM_PULSE_A"]], "tmc8461_mfcfg_pwm_pulse_ab (c macro)": [[0, "c.TMC8461_MFCFG_PWM_PULSE_AB"]], "tmc8461_mfcfg_pwm_pulse_b (c macro)": [[0, "c.TMC8461_MFCFG_PWM_PULSE_B"]], "tmc8461_mfcfg_pwm_pulse_center (c macro)": [[0, "c.TMC8461_MFCFG_PWM_PULSE_CENTER"]], "tmc8461_mfcfg_pwm_pulse_zero (c macro)": [[0, "c.TMC8461_MFCFG_PWM_PULSE_ZERO"]], "tmc8461_mfcfg_sd_dir0 (c macro)": [[0, "c.TMC8461_MFCFG_SD_DIR0"]], "tmc8461_mfcfg_sd_dir0_n (c macro)": [[0, "c.TMC8461_MFCFG_SD_DIR0_N"]], "tmc8461_mfcfg_sd_dir1 (c macro)": [[0, "c.TMC8461_MFCFG_SD_DIR1"]], "tmc8461_mfcfg_sd_dir1_n (c macro)": [[0, "c.TMC8461_MFCFG_SD_DIR1_N"]], "tmc8461_mfcfg_sd_dir2 (c macro)": [[0, "c.TMC8461_MFCFG_SD_DIR2"]], "tmc8461_mfcfg_sd_dir2_n (c macro)": [[0, "c.TMC8461_MFCFG_SD_DIR2_N"]], "tmc8461_mfcfg_sd_step0 (c macro)": [[0, "c.TMC8461_MFCFG_SD_STEP0"]], "tmc8461_mfcfg_sd_step0_n (c macro)": [[0, "c.TMC8461_MFCFG_SD_STEP0_N"]], "tmc8461_mfcfg_sd_step1 (c macro)": [[0, "c.TMC8461_MFCFG_SD_STEP1"]], "tmc8461_mfcfg_sd_step1_n (c macro)": [[0, "c.TMC8461_MFCFG_SD_STEP1_N"]], "tmc8461_mfcfg_sd_step2 (c macro)": [[0, "c.TMC8461_MFCFG_SD_STEP2"]], "tmc8461_mfcfg_sd_step2_n (c macro)": [[0, "c.TMC8461_MFCFG_SD_STEP2_N"]], "tmc8461_mfcfg_spi_csn0 (c macro)": [[0, "c.TMC8461_MFCFG_SPI_CSN0"]], "tmc8461_mfcfg_spi_csn1 (c macro)": [[0, "c.TMC8461_MFCFG_SPI_CSN1"]], "tmc8461_mfcfg_spi_csn2 (c macro)": [[0, "c.TMC8461_MFCFG_SPI_CSN2"]], "tmc8461_mfcfg_spi_csn3 (c macro)": [[0, "c.TMC8461_MFCFG_SPI_CSN3"]], "tmc8461_mfcfg_spi_miso (c macro)": [[0, "c.TMC8461_MFCFG_SPI_MISO"]], "tmc8461_mfcfg_spi_mosi (c macro)": [[0, "c.TMC8461_MFCFG_SPI_MOSI"]], "tmc8461_mfcfg_spi_sck (c macro)": [[0, "c.TMC8461_MFCFG_SPI_SCK"]], "tmc8461_mfcfg_tri (c macro)": [[0, "c.TMC8461_MFCFG_TRI"]], "tmc8461_mfcio_irq_cfg (c macro)": [[0, "c.TMC8461_MFCIO_IRQ_CFG"]], "tmc8461_mfcio_irq_flags (c macro)": [[0, "c.TMC8461_MFCIO_IRQ_FLAGS"]], "tmc8461_mfc_al_override (c macro)": [[0, "c.TMC8461_MFC_AL_OVERRIDE"]], "tmc8461_mfc_enc_const (c macro)": [[0, "c.TMC8461_MFC_ENC_CONST"]], "tmc8461_mfc_enc_latch (c macro)": [[0, "c.TMC8461_MFC_ENC_LATCH"]], "tmc8461_mfc_enc_mode (c macro)": [[0, "c.TMC8461_MFC_ENC_MODE"]], "tmc8461_mfc_enc_status (c macro)": [[0, "c.TMC8461_MFC_ENC_STATUS"]], "tmc8461_mfc_enc_x_r (c macro)": [[0, "c.TMC8461_MFC_ENC_X_R"]], "tmc8461_mfc_enc_x_w (c macro)": [[0, "c.TMC8461_MFC_ENC_X_W"]], "tmc8461_mfc_hvio_cfg (c macro)": [[0, "c.TMC8461_MFC_HVIO_CFG"]], "tmc8461_mfc_iic_address (c macro)": [[0, "c.TMC8461_MFC_IIC_ADDRESS"]], "tmc8461_mfc_iic_control (c macro)": [[0, "c.TMC8461_MFC_IIC_CONTROL"]], "tmc8461_mfc_iic_data_r (c macro)": [[0, "c.TMC8461_MFC_IIC_DATA_R"]], "tmc8461_mfc_iic_data_w (c macro)": [[0, "c.TMC8461_MFC_IIC_DATA_W"]], "tmc8461_mfc_iic_status (c macro)": [[0, "c.TMC8461_MFC_IIC_STATUS"]], "tmc8461_mfc_iic_timebase (c macro)": [[0, "c.TMC8461_MFC_IIC_TIMEBASE"]], "tmc8461_mfc_pulse_b_pulse_a (c macro)": [[0, "c.TMC8461_MFC_PULSE_B_PULSE_A"]], "tmc8461_mfc_pulse_length (c macro)": [[0, "c.TMC8461_MFC_PULSE_LENGTH"]], "tmc8461_mfc_pwm1 (c macro)": [[0, "c.TMC8461_MFC_PWM1"]], "tmc8461_mfc_pwm1_cntrshft (c macro)": [[0, "c.TMC8461_MFC_PWM1_CNTRSHFT"]], "tmc8461_mfc_pwm2 (c macro)": [[0, "c.TMC8461_MFC_PWM2"]], "tmc8461_mfc_pwm2_cntrshft (c macro)": [[0, "c.TMC8461_MFC_PWM2_CNTRSHFT"]], "tmc8461_mfc_pwm3 (c macro)": [[0, "c.TMC8461_MFC_PWM3"]], "tmc8461_mfc_pwm3_cntrshft (c macro)": [[0, "c.TMC8461_MFC_PWM3_CNTRSHFT"]], "tmc8461_mfc_pwm4 (c macro)": [[0, "c.TMC8461_MFC_PWM4"]], "tmc8461_mfc_pwm4_cntrshft (c macro)": [[0, "c.TMC8461_MFC_PWM4_CNTRSHFT"]], "tmc8461_mfc_pwm_cfg (c macro)": [[0, "c.TMC8461_MFC_PWM_CFG"]], "tmc8461_mfc_sd_cfg (c macro)": [[0, "c.TMC8461_MFC_SD_CFG"]], "tmc8461_mfc_sd_cmp0 (c macro)": [[0, "c.TMC8461_MFC_SD_CMP0"]], "tmc8461_mfc_sd_cmp1 (c macro)": [[0, "c.TMC8461_MFC_SD_CMP1"]], "tmc8461_mfc_sd_cmp2 (c macro)": [[0, "c.TMC8461_MFC_SD_CMP2"]], "tmc8461_mfc_sd_dly (c macro)": [[0, "c.TMC8461_MFC_SD_DLY"]], "tmc8461_mfc_sd_nextsr0 (c macro)": [[0, "c.TMC8461_MFC_SD_NEXTSR0"]], "tmc8461_mfc_sd_nextsr1 (c macro)": [[0, "c.TMC8461_MFC_SD_NEXTSR1"]], "tmc8461_mfc_sd_nextsr2 (c macro)": [[0, "c.TMC8461_MFC_SD_NEXTSR2"]], "tmc8461_mfc_sd_sc0 (c macro)": [[0, "c.TMC8461_MFC_SD_SC0"]], "tmc8461_mfc_sd_sc1 (c macro)": [[0, "c.TMC8461_MFC_SD_SC1"]], "tmc8461_mfc_sd_sc2 (c macro)": [[0, "c.TMC8461_MFC_SD_SC2"]], "tmc8461_mfc_sd_sl (c macro)": [[0, "c.TMC8461_MFC_SD_SL"]], "tmc8461_mfc_sd_sr0 (c macro)": [[0, "c.TMC8461_MFC_SD_SR0"]], "tmc8461_mfc_sd_sr1 (c macro)": [[0, "c.TMC8461_MFC_SD_SR1"]], "tmc8461_mfc_sd_sr2 (c macro)": [[0, "c.TMC8461_MFC_SD_SR2"]], "tmc8461_mfc_sd_st0 (c macro)": [[0, "c.TMC8461_MFC_SD_ST0"]], "tmc8461_mfc_sd_st1 (c macro)": [[0, "c.TMC8461_MFC_SD_ST1"]], "tmc8461_mfc_sd_st2 (c macro)": [[0, "c.TMC8461_MFC_SD_ST2"]], "tmc8461_mfc_spi_conf (c macro)": [[0, "c.TMC8461_MFC_SPI_CONF"]], "tmc8461_mfc_spi_length (c macro)": [[0, "c.TMC8461_MFC_SPI_LENGTH"]], "tmc8461_mfc_spi_rx_data (c macro)": [[0, "c.TMC8461_MFC_SPI_RX_DATA"]], "tmc8461_mfc_spi_status (c macro)": [[0, "c.TMC8461_MFC_SPI_STATUS"]], "tmc8461_mfc_spi_time (c macro)": [[0, "c.TMC8461_MFC_SPI_TIME"]], "tmc8461_mfc_spi_tx_data (c macro)": [[0, "c.TMC8461_MFC_SPI_TX_DATA"]], "tmc8461_mfc_swreg_conf (c macro)": [[0, "c.TMC8461_MFC_SWREG_CONF"]], "tmc8461_mfc_test_bist (c macro)": [[0, "c.TMC8461_MFC_TEST_BIST"]], "tmc8461_mfc_test_on_cfg (c macro)": [[0, "c.TMC8461_MFC_TEST_ON_CFG"]], "tmc8461_pdi_16bit_async (c macro)": [[0, "c.TMC8461_PDI_16BIT_ASYNC"]], "tmc8461_pdi_16bit_sync (c macro)": [[0, "c.TMC8461_PDI_16BIT_SYNC"]], "tmc8461_pdi_16di_16do (c macro)": [[0, "c.TMC8461_PDI_16DI_16DO"]], "tmc8461_pdi_24di_8do (c macro)": [[0, "c.TMC8461_PDI_24DI_8DO"]], "tmc8461_pdi_2di_2do (c macro)": [[0, "c.TMC8461_PDI_2DI_2DO"]], "tmc8461_pdi_32di (c macro)": [[0, "c.TMC8461_PDI_32DI"]], "tmc8461_pdi_32do (c macro)": [[0, "c.TMC8461_PDI_32DO"]], "tmc8461_pdi_4di (c macro)": [[0, "c.TMC8461_PDI_4DI"]], "tmc8461_pdi_4do (c macro)": [[0, "c.TMC8461_PDI_4DO"]], "tmc8461_pdi_8bit_async (c macro)": [[0, "c.TMC8461_PDI_8BIT_ASYNC"]], "tmc8461_pdi_8bit_sync (c macro)": [[0, "c.TMC8461_PDI_8BIT_SYNC"]], "tmc8461_pdi_8di_24do (c macro)": [[0, "c.TMC8461_PDI_8DI_24DO"]], "tmc8461_pdi_dio (c macro)": [[0, "c.TMC8461_PDI_DIO"]], "tmc8461_pdi_disabled (c macro)": [[0, "c.TMC8461_PDI_DISABLED"]], "tmc8461_pdi_ec_bridge (c macro)": [[0, "c.TMC8461_PDI_EC_BRIDGE"]], "tmc8461_pdi_on_chip_bus (c macro)": [[0, "c.TMC8461_PDI_ON_CHIP_BUS"]], "tmc8461_pdi_osio (c macro)": [[0, "c.TMC8461_PDI_OSIO"]], "tmc8461_pdi_spi_slave (c macro)": [[0, "c.TMC8461_PDI_SPI_SLAVE"]], "tmc8461_pulse_b_pulse_a (c macro)": [[0, "c.TMC8461_PULSE_B_PULSE_A"]], "tmc8461_pulse_length (c macro)": [[0, "c.TMC8461_PULSE_LENGTH"]], "tmc8461_pwm1 (c macro)": [[0, "c.TMC8461_PWM1"]], "tmc8461_pwm1_cntrshft (c macro)": [[0, "c.TMC8461_PWM1_CNTRSHFT"]], "tmc8461_pwm2 (c macro)": [[0, "c.TMC8461_PWM2"]], "tmc8461_pwm2_cntrshft (c macro)": [[0, "c.TMC8461_PWM2_CNTRSHFT"]], "tmc8461_pwm3 (c macro)": [[0, "c.TMC8461_PWM3"]], "tmc8461_pwm3_cntrshft (c macro)": [[0, "c.TMC8461_PWM3_CNTRSHFT"]], "tmc8461_pwm4 (c macro)": [[0, "c.TMC8461_PWM4"]], "tmc8461_pwm4_cntrshft (c macro)": [[0, "c.TMC8461_PWM4_CNTRSHFT"]], "tmc8461_pwm_cfg (c macro)": [[0, "c.TMC8461_PWM_CFG"]], "tmc8461_sd_cfg (c macro)": [[0, "c.TMC8461_SD_CFG"]], "tmc8461_sd_cmp0 (c macro)": [[0, "c.TMC8461_SD_CMP0"]], "tmc8461_sd_cmp1 (c macro)": [[0, "c.TMC8461_SD_CMP1"]], "tmc8461_sd_cmp2 (c macro)": [[0, "c.TMC8461_SD_CMP2"]], "tmc8461_sd_dly (c macro)": [[0, "c.TMC8461_SD_DLY"]], "tmc8461_sd_nextsr0 (c macro)": [[0, "c.TMC8461_SD_NEXTSR0"]], "tmc8461_sd_nextsr1 (c macro)": [[0, "c.TMC8461_SD_NEXTSR1"]], "tmc8461_sd_nextsr2 (c macro)": [[0, "c.TMC8461_SD_NEXTSR2"]], "tmc8461_sd_sc0 (c macro)": [[0, "c.TMC8461_SD_SC0"]], "tmc8461_sd_sc1 (c macro)": [[0, "c.TMC8461_SD_SC1"]], "tmc8461_sd_sc2 (c macro)": [[0, "c.TMC8461_SD_SC2"]], "tmc8461_sd_sl (c macro)": [[0, "c.TMC8461_SD_SL"]], "tmc8461_sd_sr0 (c macro)": [[0, "c.TMC8461_SD_SR0"]], "tmc8461_sd_sr1 (c macro)": [[0, "c.TMC8461_SD_SR1"]], "tmc8461_sd_sr2 (c macro)": [[0, "c.TMC8461_SD_SR2"]], "tmc8461_sd_st0 (c macro)": [[0, "c.TMC8461_SD_ST0"]], "tmc8461_sd_st1 (c macro)": [[0, "c.TMC8461_SD_ST1"]], "tmc8461_sd_st2 (c macro)": [[0, "c.TMC8461_SD_ST2"]], "tmc8461_spi_conf (c macro)": [[0, "c.TMC8461_SPI_CONF"]], "tmc8461_spi_length (c macro)": [[0, "c.TMC8461_SPI_LENGTH"]], "tmc8461_spi_rx_data (c macro)": [[0, "c.TMC8461_SPI_RX_DATA"]], "tmc8461_spi_status (c macro)": [[0, "c.TMC8461_SPI_STATUS"]], "tmc8461_spi_time (c macro)": [[0, "c.TMC8461_SPI_TIME"]], "tmc8461_spi_tx_data (c macro)": [[0, "c.TMC8461_SPI_TX_DATA"]], "tmc8461_swreg_conf (c macro)": [[0, "c.TMC8461_SWREG_CONF"]], "tmc8461_sync_evt_counter (c macro)": [[0, "c.TMC8461_SYNC_EVT_COUNTER"]], "tmc8461_test_bist (c macro)": [[0, "c.TMC8461_TEST_BIST"]], "tmc8461_test_on_cfg (c macro)": [[0, "c.TMC8461_TEST_ON_CFG"]], "tmc8461_wd_cfg (c macro)": [[0, "c.TMC8461_WD_CFG"]], "tmc8461_wd_in_mask_pol (c macro)": [[0, "c.TMC8461_WD_IN_MASK_POL"]], "tmc8461_wd_max (c macro)": [[0, "c.TMC8461_WD_MAX"]], "tmc8461_wd_oe_pol (c macro)": [[0, "c.TMC8461_WD_OE_POL"]], "tmc8461_wd_out_mask_pol (c macro)": [[0, "c.TMC8461_WD_OUT_MASK_POL"]], "tmc8461_wd_time (c macro)": [[0, "c.TMC8461_WD_TIME"]], "tmc8462typedef (c++ struct)": [[0, "_CPPv414TMC8462TypeDef"]], "tmc8462typedef::config_esc (c++ member)": [[0, "_CPPv4N14TMC8462TypeDef10config_escE"]], "tmc8462typedef::config_mfc (c++ member)": [[0, "_CPPv4N14TMC8462TypeDef10config_mfcE"]], "tmc8462_al_override (c macro)": [[0, "c.TMC8462_AL_OVERRIDE"]], "tmc8462_cmd_addr_ext (c macro)": [[0, "c.TMC8462_CMD_ADDR_EXT"]], "tmc8462_cmd_read (c macro)": [[0, "c.TMC8462_CMD_READ"]], "tmc8462_cmd_read_wait (c macro)": [[0, "c.TMC8462_CMD_READ_WAIT"]], "tmc8462_cmd_write (c macro)": [[0, "c.TMC8462_CMD_WRITE"]], "tmc8462_dac_val (c macro)": [[0, "c.TMC8462_DAC_VAL"]], "tmc8462_ec_state_bootstrap (c macro)": [[0, "c.TMC8462_EC_STATE_BOOTSTRAP"]], "tmc8462_ec_state_init (c macro)": [[0, "c.TMC8462_EC_STATE_INIT"]], "tmc8462_ec_state_operational (c macro)": [[0, "c.TMC8462_EC_STATE_OPERATIONAL"]], "tmc8462_ec_state_preop (c macro)": [[0, "c.TMC8462_EC_STATE_PREOP"]], "tmc8462_ec_state_safeop (c macro)": [[0, "c.TMC8462_EC_STATE_SAFEOP"]], "tmc8462_enc_const (c macro)": [[0, "c.TMC8462_ENC_CONST"]], "tmc8462_enc_latch (c macro)": [[0, "c.TMC8462_ENC_LATCH"]], "tmc8462_enc_mode (c macro)": [[0, "c.TMC8462_ENC_MODE"]], "tmc8462_enc_status (c macro)": [[0, "c.TMC8462_ENC_STATUS"]], "tmc8462_enc_x_r (c macro)": [[0, "c.TMC8462_ENC_X_R"]], "tmc8462_enc_x_w (c macro)": [[0, "c.TMC8462_ENC_X_W"]], "tmc8462_esc_al_code (c macro)": [[0, "c.TMC8462_ESC_AL_CODE"]], "tmc8462_esc_al_control (c macro)": [[0, "c.TMC8462_ESC_AL_CONTROL"]], "tmc8462_esc_al_error_mask (c macro)": [[0, "c.TMC8462_ESC_AL_ERROR_MASK"]], "tmc8462_esc_al_error_shift (c macro)": [[0, "c.TMC8462_ESC_AL_ERROR_SHIFT"]], "tmc8462_esc_al_event_mask_hi (c macro)": [[0, "c.TMC8462_ESC_AL_EVENT_MASK_HI"]], "tmc8462_esc_al_event_mask_lo (c macro)": [[0, "c.TMC8462_ESC_AL_EVENT_MASK_LO"]], "tmc8462_esc_al_event_request (c macro)": [[0, "c.TMC8462_ESC_AL_EVENT_REQUEST"]], "tmc8462_esc_al_state_mask (c macro)": [[0, "c.TMC8462_ESC_AL_STATE_MASK"]], "tmc8462_esc_al_state_shift (c macro)": [[0, "c.TMC8462_ESC_AL_STATE_SHIFT"]], "tmc8462_esc_al_status (c macro)": [[0, "c.TMC8462_ESC_AL_STATUS"]], "tmc8462_esc_cfg_hvio_diff_en (c macro)": [[0, "c.TMC8462_ESC_CFG_HVIO_DIFF_EN"]], "tmc8462_esc_cfg_hvio_slope (c macro)": [[0, "c.TMC8462_ESC_CFG_HVIO_SLOPE"]], "tmc8462_esc_cfg_hvio_weak_h (c macro)": [[0, "c.TMC8462_ESC_CFG_HVIO_WEAK_H"]], "tmc8462_esc_cfg_hvio_weak_l (c macro)": [[0, "c.TMC8462_ESC_CFG_HVIO_WEAK_L"]], "tmc8462_esc_cfg_mem_block0 (c macro)": [[0, "c.TMC8462_ESC_CFG_MEM_BLOCK0"]], "tmc8462_esc_cfg_mem_block1 (c macro)": [[0, "c.TMC8462_ESC_CFG_MEM_BLOCK1"]], "tmc8462_esc_cfg_mfcio_0 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_0"]], "tmc8462_esc_cfg_mfcio_1 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_1"]], "tmc8462_esc_cfg_mfcio_10 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_10"]], "tmc8462_esc_cfg_mfcio_11 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_11"]], "tmc8462_esc_cfg_mfcio_12 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_12"]], "tmc8462_esc_cfg_mfcio_13 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_13"]], "tmc8462_esc_cfg_mfcio_14 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_14"]], "tmc8462_esc_cfg_mfcio_15 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_15"]], "tmc8462_esc_cfg_mfcio_2 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_2"]], "tmc8462_esc_cfg_mfcio_3 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_3"]], "tmc8462_esc_cfg_mfcio_4 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_4"]], "tmc8462_esc_cfg_mfcio_5 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_5"]], "tmc8462_esc_cfg_mfcio_6 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_6"]], "tmc8462_esc_cfg_mfcio_7 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_7"]], "tmc8462_esc_cfg_mfcio_8 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_8"]], "tmc8462_esc_cfg_mfcio_9 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_9"]], "tmc8462_esc_cfg_mfcio_hv_0 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_HV_0"]], "tmc8462_esc_cfg_mfcio_hv_1 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_HV_1"]], "tmc8462_esc_cfg_mfcio_hv_2 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_HV_2"]], "tmc8462_esc_cfg_mfcio_hv_3 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_HV_3"]], "tmc8462_esc_cfg_mfcio_hv_4 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_HV_4"]], "tmc8462_esc_cfg_mfcio_hv_5 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_HV_5"]], "tmc8462_esc_cfg_mfcio_hv_6 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_HV_6"]], "tmc8462_esc_cfg_mfcio_hv_7 (c macro)": [[0, "c.TMC8462_ESC_CFG_MFCIO_HV_7"]], "tmc8462_esc_cfg_swreg_33 (c macro)": [[0, "c.TMC8462_ESC_CFG_SWREG_33"]], "tmc8462_esc_cfg_swreg_vout (c macro)": [[0, "c.TMC8462_ESC_CFG_SWREG_VOUT"]], "tmc8462_esc_dac_val (c macro)": [[0, "c.TMC8462_ESC_DAC_VAL"]], "tmc8462_esc_deviceid_mask (c macro)": [[0, "c.TMC8462_ESC_DEVICEID_MASK"]], "tmc8462_esc_deviceid_shift (c macro)": [[0, "c.TMC8462_ESC_DEVICEID_SHIFT"]], "tmc8462_esc_eep_address (c macro)": [[0, "c.TMC8462_ESC_EEP_ADDRESS"]], "tmc8462_esc_eep_busy_mask (c macro)": [[0, "c.TMC8462_ESC_EEP_BUSY_MASK"]], "tmc8462_esc_eep_busy_shift (c macro)": [[0, "c.TMC8462_ESC_EEP_BUSY_SHIFT"]], "tmc8462_esc_eep_cfg (c macro)": [[0, "c.TMC8462_ESC_EEP_CFG"]], "tmc8462_esc_eep_cmd_idle (c macro)": [[0, "c.TMC8462_ESC_EEP_CMD_IDLE"]], "tmc8462_esc_eep_cmd_mask (c macro)": [[0, "c.TMC8462_ESC_EEP_CMD_MASK"]], "tmc8462_esc_eep_cmd_read (c macro)": [[0, "c.TMC8462_ESC_EEP_CMD_READ"]], "tmc8462_esc_eep_cmd_reload (c macro)": [[0, "c.TMC8462_ESC_EEP_CMD_RELOAD"]], "tmc8462_esc_eep_cmd_shift (c macro)": [[0, "c.TMC8462_ESC_EEP_CMD_SHIFT"]], "tmc8462_esc_eep_cmd_write (c macro)": [[0, "c.TMC8462_ESC_EEP_CMD_WRITE"]], "tmc8462_esc_eep_data (c macro)": [[0, "c.TMC8462_ESC_EEP_DATA"]], "tmc8462_esc_eep_pdi_access (c macro)": [[0, "c.TMC8462_ESC_EEP_PDI_ACCESS"]], "tmc8462_esc_eep_pdi_mask (c macro)": [[0, "c.TMC8462_ESC_EEP_PDI_MASK"]], "tmc8462_esc_eep_pdi_shift (c macro)": [[0, "c.TMC8462_ESC_EEP_PDI_SHIFT"]], "tmc8462_esc_eep_status (c macro)": [[0, "c.TMC8462_ESC_EEP_STATUS"]], "tmc8462_esc_enc_const (c macro)": [[0, "c.TMC8462_ESC_ENC_CONST"]], "tmc8462_esc_enc_latch (c macro)": [[0, "c.TMC8462_ESC_ENC_LATCH"]], "tmc8462_esc_enc_mode (c macro)": [[0, "c.TMC8462_ESC_ENC_MODE"]], "tmc8462_esc_enc_status (c macro)": [[0, "c.TMC8462_ESC_ENC_STATUS"]], "tmc8462_esc_enc_x_r (c macro)": [[0, "c.TMC8462_ESC_ENC_X_R"]], "tmc8462_esc_enc_x_w (c macro)": [[0, "c.TMC8462_ESC_ENC_X_W"]], "tmc8462_esc_gpi (c macro)": [[0, "c.TMC8462_ESC_GPI"]], "tmc8462_esc_gpio_config (c macro)": [[0, "c.TMC8462_ESC_GPIO_CONFIG"]], "tmc8462_esc_gpo (c macro)": [[0, "c.TMC8462_ESC_GPO"]], "tmc8462_esc_hv_status (c macro)": [[0, "c.TMC8462_ESC_HV_STATUS"]], "tmc8462_esc_iic_address (c macro)": [[0, "c.TMC8462_ESC_IIC_ADDRESS"]], "tmc8462_esc_iic_control (c macro)": [[0, "c.TMC8462_ESC_IIC_CONTROL"]], "tmc8462_esc_iic_data_r (c macro)": [[0, "c.TMC8462_ESC_IIC_DATA_R"]], "tmc8462_esc_iic_data_w (c macro)": [[0, "c.TMC8462_ESC_IIC_DATA_W"]], "tmc8462_esc_iic_status (c macro)": [[0, "c.TMC8462_ESC_IIC_STATUS"]], "tmc8462_esc_iic_timebase (c macro)": [[0, "c.TMC8462_ESC_IIC_TIMEBASE"]], "tmc8462_esc_mb_status (c macro)": [[0, "c.TMC8462_ESC_MB_STATUS"]], "tmc8462_esc_mfcio_irq_cfg (c macro)": [[0, "c.TMC8462_ESC_MFCIO_IRQ_CFG"]], "tmc8462_esc_mfcio_irq_flags (c macro)": [[0, "c.TMC8462_ESC_MFCIO_IRQ_FLAGS"]], "tmc8462_esc_pdi_access_mask (c macro)": [[0, "c.TMC8462_ESC_PDI_ACCESS_MASK"]], "tmc8462_esc_pdi_access_shift (c macro)": [[0, "c.TMC8462_ESC_PDI_ACCESS_SHIFT"]], "tmc8462_esc_pdi_ctrl (c macro)": [[0, "c.TMC8462_ESC_PDI_CTRL"]], "tmc8462_esc_pdi_mode_mask (c macro)": [[0, "c.TMC8462_ESC_PDI_MODE_MASK"]], "tmc8462_esc_pdi_mode_shift (c macro)": [[0, "c.TMC8462_ESC_PDI_MODE_SHIFT"]], "tmc8462_esc_pdo_status (c macro)": [[0, "c.TMC8462_ESC_PDO_STATUS"]], "tmc8462_esc_pulse_b_pulse_a (c macro)": [[0, "c.TMC8462_ESC_PULSE_B_PULSE_A"]], "tmc8462_esc_pulse_length (c macro)": [[0, "c.TMC8462_ESC_PULSE_LENGTH"]], "tmc8462_esc_pwm1 (c macro)": [[0, "c.TMC8462_ESC_PWM1"]], "tmc8462_esc_pwm1_cntrshft (c macro)": [[0, "c.TMC8462_ESC_PWM1_CNTRSHFT"]], "tmc8462_esc_pwm2 (c macro)": [[0, "c.TMC8462_ESC_PWM2"]], "tmc8462_esc_pwm2_cntrshft (c macro)": [[0, "c.TMC8462_ESC_PWM2_CNTRSHFT"]], "tmc8462_esc_pwm3 (c macro)": [[0, "c.TMC8462_ESC_PWM3"]], "tmc8462_esc_pwm3_cntrshft (c macro)": [[0, "c.TMC8462_ESC_PWM3_CNTRSHFT"]], "tmc8462_esc_pwm4 (c macro)": [[0, "c.TMC8462_ESC_PWM4"]], "tmc8462_esc_pwm4_cntrshft (c macro)": [[0, "c.TMC8462_ESC_PWM4_CNTRSHFT"]], "tmc8462_esc_pwm_cfg (c macro)": [[0, "c.TMC8462_ESC_PWM_CFG"]], "tmc8462_esc_reset_ecat (c macro)": [[0, "c.TMC8462_ESC_RESET_ECAT"]], "tmc8462_esc_reset_pdi (c macro)": [[0, "c.TMC8462_ESC_RESET_PDI"]], "tmc8462_esc_sd_cfg (c macro)": [[0, "c.TMC8462_ESC_SD_CFG"]], "tmc8462_esc_sd_cmp0 (c macro)": [[0, "c.TMC8462_ESC_SD_CMP0"]], "tmc8462_esc_sd_cmp1 (c macro)": [[0, "c.TMC8462_ESC_SD_CMP1"]], "tmc8462_esc_sd_cmp2 (c macro)": [[0, "c.TMC8462_ESC_SD_CMP2"]], "tmc8462_esc_sd_dly (c macro)": [[0, "c.TMC8462_ESC_SD_DLY"]], "tmc8462_esc_sd_nextsr0 (c macro)": [[0, "c.TMC8462_ESC_SD_NEXTSR0"]], "tmc8462_esc_sd_nextsr1 (c macro)": [[0, "c.TMC8462_ESC_SD_NEXTSR1"]], "tmc8462_esc_sd_nextsr2 (c macro)": [[0, "c.TMC8462_ESC_SD_NEXTSR2"]], "tmc8462_esc_sd_sc0 (c macro)": [[0, "c.TMC8462_ESC_SD_SC0"]], "tmc8462_esc_sd_sc1 (c macro)": [[0, "c.TMC8462_ESC_SD_SC1"]], "tmc8462_esc_sd_sc2 (c macro)": [[0, "c.TMC8462_ESC_SD_SC2"]], "tmc8462_esc_sd_sl (c macro)": [[0, "c.TMC8462_ESC_SD_SL"]], "tmc8462_esc_sd_sr0 (c macro)": [[0, "c.TMC8462_ESC_SD_SR0"]], "tmc8462_esc_sd_sr1 (c macro)": [[0, "c.TMC8462_ESC_SD_SR1"]], "tmc8462_esc_sd_sr2 (c macro)": [[0, "c.TMC8462_ESC_SD_SR2"]], "tmc8462_esc_sd_st0 (c macro)": [[0, "c.TMC8462_ESC_SD_ST0"]], "tmc8462_esc_sd_st1 (c macro)": [[0, "c.TMC8462_ESC_SD_ST1"]], "tmc8462_esc_sd_st2 (c macro)": [[0, "c.TMC8462_ESC_SD_ST2"]], "tmc8462_esc_sm0_ctrl_status (c macro)": [[0, "c.TMC8462_ESC_SM0_CTRL_STATUS"]], "tmc8462_esc_sm0_len (c macro)": [[0, "c.TMC8462_ESC_SM0_LEN"]], "tmc8462_esc_sm0_start (c macro)": [[0, "c.TMC8462_ESC_SM0_START"]], "tmc8462_esc_sm1_len (c macro)": [[0, "c.TMC8462_ESC_SM1_LEN"]], "tmc8462_esc_sm1_start (c macro)": [[0, "c.TMC8462_ESC_SM1_START"]], "tmc8462_esc_sm2_ctrl_status (c macro)": [[0, "c.TMC8462_ESC_SM2_CTRL_STATUS"]], "tmc8462_esc_sm2_len (c macro)": [[0, "c.TMC8462_ESC_SM2_LEN"]], "tmc8462_esc_sm2_start (c macro)": [[0, "c.TMC8462_ESC_SM2_START"]], "tmc8462_esc_sm3_len (c macro)": [[0, "c.TMC8462_ESC_SM3_LEN"]], "tmc8462_esc_sm3_start (c macro)": [[0, "c.TMC8462_ESC_SM3_START"]], "tmc8462_esc_spi_conf (c macro)": [[0, "c.TMC8462_ESC_SPI_CONF"]], "tmc8462_esc_spi_length (c macro)": [[0, "c.TMC8462_ESC_SPI_LENGTH"]], "tmc8462_esc_spi_rx_data (c macro)": [[0, "c.TMC8462_ESC_SPI_RX_DATA"]], "tmc8462_esc_spi_status (c macro)": [[0, "c.TMC8462_ESC_SPI_STATUS"]], "tmc8462_esc_spi_time (c macro)": [[0, "c.TMC8462_ESC_SPI_TIME"]], "tmc8462_esc_spi_tx_data (c macro)": [[0, "c.TMC8462_ESC_SPI_TX_DATA"]], "tmc8462_esc_sync_evt_counter (c macro)": [[0, "c.TMC8462_ESC_SYNC_EVT_COUNTER"]], "tmc8462_esc_wd_cfg (c macro)": [[0, "c.TMC8462_ESC_WD_CFG"]], "tmc8462_esc_wd_in_mask_pol (c macro)": [[0, "c.TMC8462_ESC_WD_IN_MASK_POL"]], "tmc8462_esc_wd_max (c macro)": [[0, "c.TMC8462_ESC_WD_MAX"]], "tmc8462_esc_wd_oe_pol (c macro)": [[0, "c.TMC8462_ESC_WD_OE_POL"]], "tmc8462_esc_wd_out_mask_pol (c macro)": [[0, "c.TMC8462_ESC_WD_OUT_MASK_POL"]], "tmc8462_esc_wd_time (c macro)": [[0, "c.TMC8462_ESC_WD_TIME"]], "tmc8462_field_read (c macro)": [[0, "c.TMC8462_FIELD_READ"]], "tmc8462_field_write (c macro)": [[0, "c.TMC8462_FIELD_WRITE"]], "tmc8462_gpi (c macro)": [[0, "c.TMC8462_GPI"]], "tmc8462_gpio_config (c macro)": [[0, "c.TMC8462_GPIO_CONFIG"]], "tmc8462_gpo (c macro)": [[0, "c.TMC8462_GPO"]], "tmc8462_hvio_cfg (c macro)": [[0, "c.TMC8462_HVIO_CFG"]], "tmc8462_hv_status (c macro)": [[0, "c.TMC8462_HV_STATUS"]], "tmc8462_iic_address (c macro)": [[0, "c.TMC8462_IIC_ADDRESS"]], "tmc8462_iic_control (c macro)": [[0, "c.TMC8462_IIC_CONTROL"]], "tmc8462_iic_data_r (c macro)": [[0, "c.TMC8462_IIC_DATA_R"]], "tmc8462_iic_data_w (c macro)": [[0, "c.TMC8462_IIC_DATA_W"]], "tmc8462_iic_status (c macro)": [[0, "c.TMC8462_IIC_STATUS"]], "tmc8462_iic_timebase (c macro)": [[0, "c.TMC8462_IIC_TIMEBASE"]], "tmc8462_magic_reset (c macro)": [[0, "c.TMC8462_MAGIC_RESET"]], "tmc8462_magic_reset_0 (c macro)": [[0, "c.TMC8462_MAGIC_RESET_0"]], "tmc8462_magic_reset_1 (c macro)": [[0, "c.TMC8462_MAGIC_RESET_1"]], "tmc8462_magic_reset_2 (c macro)": [[0, "c.TMC8462_MAGIC_RESET_2"]], "tmc8462_mfcfg_dac0 (c macro)": [[0, "c.TMC8462_MFCFG_DAC0"]], "tmc8462_mfcfg_enca_n (c macro)": [[0, "c.TMC8462_MFCFG_ENCA_N"]], "tmc8462_mfcfg_enca_p (c macro)": [[0, "c.TMC8462_MFCFG_ENCA_P"]], "tmc8462_mfcfg_encb_n (c macro)": [[0, "c.TMC8462_MFCFG_ENCB_N"]], "tmc8462_mfcfg_encb_p (c macro)": [[0, "c.TMC8462_MFCFG_ENCB_P"]], "tmc8462_mfcfg_encn_n (c macro)": [[0, "c.TMC8462_MFCFG_ENCN_N"]], "tmc8462_mfcfg_encn_p (c macro)": [[0, "c.TMC8462_MFCFG_ENCN_P"]], "tmc8462_mfcfg_gpi0 (c macro)": [[0, "c.TMC8462_MFCFG_GPI0"]], "tmc8462_mfcfg_gpi1 (c macro)": [[0, "c.TMC8462_MFCFG_GPI1"]], "tmc8462_mfcfg_gpi10 (c macro)": [[0, "c.TMC8462_MFCFG_GPI10"]], "tmc8462_mfcfg_gpi11 (c macro)": [[0, "c.TMC8462_MFCFG_GPI11"]], "tmc8462_mfcfg_gpi12 (c macro)": [[0, "c.TMC8462_MFCFG_GPI12"]], "tmc8462_mfcfg_gpi13 (c macro)": [[0, "c.TMC8462_MFCFG_GPI13"]], "tmc8462_mfcfg_gpi14 (c macro)": [[0, "c.TMC8462_MFCFG_GPI14"]], "tmc8462_mfcfg_gpi15 (c macro)": [[0, "c.TMC8462_MFCFG_GPI15"]], "tmc8462_mfcfg_gpi2 (c macro)": [[0, "c.TMC8462_MFCFG_GPI2"]], "tmc8462_mfcfg_gpi3 (c macro)": [[0, "c.TMC8462_MFCFG_GPI3"]], "tmc8462_mfcfg_gpi4 (c macro)": [[0, "c.TMC8462_MFCFG_GPI4"]], "tmc8462_mfcfg_gpi5 (c macro)": [[0, "c.TMC8462_MFCFG_GPI5"]], "tmc8462_mfcfg_gpi6 (c macro)": [[0, "c.TMC8462_MFCFG_GPI6"]], "tmc8462_mfcfg_gpi7 (c macro)": [[0, "c.TMC8462_MFCFG_GPI7"]], "tmc8462_mfcfg_gpi8 (c macro)": [[0, "c.TMC8462_MFCFG_GPI8"]], "tmc8462_mfcfg_gpi9 (c macro)": [[0, "c.TMC8462_MFCFG_GPI9"]], "tmc8462_mfcfg_gpo0 (c macro)": [[0, "c.TMC8462_MFCFG_GPO0"]], "tmc8462_mfcfg_gpo1 (c macro)": [[0, "c.TMC8462_MFCFG_GPO1"]], "tmc8462_mfcfg_gpo10 (c macro)": [[0, "c.TMC8462_MFCFG_GPO10"]], "tmc8462_mfcfg_gpo11 (c macro)": [[0, "c.TMC8462_MFCFG_GPO11"]], "tmc8462_mfcfg_gpo12 (c macro)": [[0, "c.TMC8462_MFCFG_GPO12"]], "tmc8462_mfcfg_gpo13 (c macro)": [[0, "c.TMC8462_MFCFG_GPO13"]], "tmc8462_mfcfg_gpo14 (c macro)": [[0, "c.TMC8462_MFCFG_GPO14"]], "tmc8462_mfcfg_gpo15 (c macro)": [[0, "c.TMC8462_MFCFG_GPO15"]], "tmc8462_mfcfg_gpo2 (c macro)": [[0, "c.TMC8462_MFCFG_GPO2"]], "tmc8462_mfcfg_gpo3 (c macro)": [[0, "c.TMC8462_MFCFG_GPO3"]], "tmc8462_mfcfg_gpo4 (c macro)": [[0, "c.TMC8462_MFCFG_GPO4"]], "tmc8462_mfcfg_gpo5 (c macro)": [[0, "c.TMC8462_MFCFG_GPO5"]], "tmc8462_mfcfg_gpo6 (c macro)": [[0, "c.TMC8462_MFCFG_GPO6"]], "tmc8462_mfcfg_gpo7 (c macro)": [[0, "c.TMC8462_MFCFG_GPO7"]], "tmc8462_mfcfg_gpo8 (c macro)": [[0, "c.TMC8462_MFCFG_GPO8"]], "tmc8462_mfcfg_gpo9 (c macro)": [[0, "c.TMC8462_MFCFG_GPO9"]], "tmc8462_mfcfg_high (c macro)": [[0, "c.TMC8462_MFCFG_HIGH"]], "tmc8462_mfcfg_iic_scl (c macro)": [[0, "c.TMC8462_MFCFG_IIC_SCL"]], "tmc8462_mfcfg_iic_sda (c macro)": [[0, "c.TMC8462_MFCFG_IIC_SDA"]], "tmc8462_mfcfg_input (c macro)": [[0, "c.TMC8462_MFCFG_INPUT"]], "tmc8462_mfcfg_low (c macro)": [[0, "c.TMC8462_MFCFG_LOW"]], "tmc8462_mfcfg_pwm_hs0 (c macro)": [[0, "c.TMC8462_MFCFG_PWM_HS0"]], "tmc8462_mfcfg_pwm_hs1 (c macro)": [[0, "c.TMC8462_MFCFG_PWM_HS1"]], "tmc8462_mfcfg_pwm_hs2 (c macro)": [[0, "c.TMC8462_MFCFG_PWM_HS2"]], "tmc8462_mfcfg_pwm_hs3 (c macro)": [[0, "c.TMC8462_MFCFG_PWM_HS3"]], "tmc8462_mfcfg_pwm_ls0 (c macro)": [[0, "c.TMC8462_MFCFG_PWM_LS0"]], "tmc8462_mfcfg_pwm_ls1 (c macro)": [[0, "c.TMC8462_MFCFG_PWM_LS1"]], "tmc8462_mfcfg_pwm_ls2 (c macro)": [[0, "c.TMC8462_MFCFG_PWM_LS2"]], "tmc8462_mfcfg_pwm_ls3 (c macro)": [[0, "c.TMC8462_MFCFG_PWM_LS3"]], "tmc8462_mfcfg_pwm_pulse_a (c macro)": [[0, "c.TMC8462_MFCFG_PWM_PULSE_A"]], "tmc8462_mfcfg_pwm_pulse_ab (c macro)": [[0, "c.TMC8462_MFCFG_PWM_PULSE_AB"]], "tmc8462_mfcfg_pwm_pulse_b (c macro)": [[0, "c.TMC8462_MFCFG_PWM_PULSE_B"]], "tmc8462_mfcfg_pwm_pulse_center (c macro)": [[0, "c.TMC8462_MFCFG_PWM_PULSE_CENTER"]], "tmc8462_mfcfg_pwm_pulse_zero (c macro)": [[0, "c.TMC8462_MFCFG_PWM_PULSE_ZERO"]], "tmc8462_mfcfg_sd_dir0 (c macro)": [[0, "c.TMC8462_MFCFG_SD_DIR0"]], "tmc8462_mfcfg_sd_dir0_n (c macro)": [[0, "c.TMC8462_MFCFG_SD_DIR0_N"]], "tmc8462_mfcfg_sd_dir1 (c macro)": [[0, "c.TMC8462_MFCFG_SD_DIR1"]], "tmc8462_mfcfg_sd_dir1_n (c macro)": [[0, "c.TMC8462_MFCFG_SD_DIR1_N"]], "tmc8462_mfcfg_sd_dir2 (c macro)": [[0, "c.TMC8462_MFCFG_SD_DIR2"]], "tmc8462_mfcfg_sd_dir2_n (c macro)": [[0, "c.TMC8462_MFCFG_SD_DIR2_N"]], "tmc8462_mfcfg_sd_step0 (c macro)": [[0, "c.TMC8462_MFCFG_SD_STEP0"]], "tmc8462_mfcfg_sd_step0_n (c macro)": [[0, "c.TMC8462_MFCFG_SD_STEP0_N"]], "tmc8462_mfcfg_sd_step1 (c macro)": [[0, "c.TMC8462_MFCFG_SD_STEP1"]], "tmc8462_mfcfg_sd_step1_n (c macro)": [[0, "c.TMC8462_MFCFG_SD_STEP1_N"]], "tmc8462_mfcfg_sd_step2 (c macro)": [[0, "c.TMC8462_MFCFG_SD_STEP2"]], "tmc8462_mfcfg_sd_step2_n (c macro)": [[0, "c.TMC8462_MFCFG_SD_STEP2_N"]], "tmc8462_mfcfg_spi_csn0 (c macro)": [[0, "c.TMC8462_MFCFG_SPI_CSN0"]], "tmc8462_mfcfg_spi_csn1 (c macro)": [[0, "c.TMC8462_MFCFG_SPI_CSN1"]], "tmc8462_mfcfg_spi_csn2 (c macro)": [[0, "c.TMC8462_MFCFG_SPI_CSN2"]], "tmc8462_mfcfg_spi_csn3 (c macro)": [[0, "c.TMC8462_MFCFG_SPI_CSN3"]], "tmc8462_mfcfg_spi_miso (c macro)": [[0, "c.TMC8462_MFCFG_SPI_MISO"]], "tmc8462_mfcfg_spi_mosi (c macro)": [[0, "c.TMC8462_MFCFG_SPI_MOSI"]], "tmc8462_mfcfg_spi_sck (c macro)": [[0, "c.TMC8462_MFCFG_SPI_SCK"]], "tmc8462_mfcfg_tri (c macro)": [[0, "c.TMC8462_MFCFG_TRI"]], "tmc8462_mfcio_irq_cfg (c macro)": [[0, "c.TMC8462_MFCIO_IRQ_CFG"]], "tmc8462_mfcio_irq_flags (c macro)": [[0, "c.TMC8462_MFCIO_IRQ_FLAGS"]], "tmc8462_mfc_al_override (c macro)": [[0, "c.TMC8462_MFC_AL_OVERRIDE"]], "tmc8462_mfc_enc_const (c macro)": [[0, "c.TMC8462_MFC_ENC_CONST"]], "tmc8462_mfc_enc_latch (c macro)": [[0, "c.TMC8462_MFC_ENC_LATCH"]], "tmc8462_mfc_enc_mode (c macro)": [[0, "c.TMC8462_MFC_ENC_MODE"]], "tmc8462_mfc_enc_status (c macro)": [[0, "c.TMC8462_MFC_ENC_STATUS"]], "tmc8462_mfc_enc_x_r (c macro)": [[0, "c.TMC8462_MFC_ENC_X_R"]], "tmc8462_mfc_enc_x_w (c macro)": [[0, "c.TMC8462_MFC_ENC_X_W"]], "tmc8462_mfc_hvio_cfg (c macro)": [[0, "c.TMC8462_MFC_HVIO_CFG"]], "tmc8462_mfc_iic_address (c macro)": [[0, "c.TMC8462_MFC_IIC_ADDRESS"]], "tmc8462_mfc_iic_control (c macro)": [[0, "c.TMC8462_MFC_IIC_CONTROL"]], "tmc8462_mfc_iic_data_r (c macro)": [[0, "c.TMC8462_MFC_IIC_DATA_R"]], "tmc8462_mfc_iic_data_w (c macro)": [[0, "c.TMC8462_MFC_IIC_DATA_W"]], "tmc8462_mfc_iic_status (c macro)": [[0, "c.TMC8462_MFC_IIC_STATUS"]], "tmc8462_mfc_iic_timebase (c macro)": [[0, "c.TMC8462_MFC_IIC_TIMEBASE"]], "tmc8462_mfc_pulse_b_pulse_a (c macro)": [[0, "c.TMC8462_MFC_PULSE_B_PULSE_A"]], "tmc8462_mfc_pulse_length (c macro)": [[0, "c.TMC8462_MFC_PULSE_LENGTH"]], "tmc8462_mfc_pwm1 (c macro)": [[0, "c.TMC8462_MFC_PWM1"]], "tmc8462_mfc_pwm1_cntrshft (c macro)": [[0, "c.TMC8462_MFC_PWM1_CNTRSHFT"]], "tmc8462_mfc_pwm2 (c macro)": [[0, "c.TMC8462_MFC_PWM2"]], "tmc8462_mfc_pwm2_cntrshft (c macro)": [[0, "c.TMC8462_MFC_PWM2_CNTRSHFT"]], "tmc8462_mfc_pwm3 (c macro)": [[0, "c.TMC8462_MFC_PWM3"]], "tmc8462_mfc_pwm3_cntrshft (c macro)": [[0, "c.TMC8462_MFC_PWM3_CNTRSHFT"]], "tmc8462_mfc_pwm4 (c macro)": [[0, "c.TMC8462_MFC_PWM4"]], "tmc8462_mfc_pwm4_cntrshft (c macro)": [[0, "c.TMC8462_MFC_PWM4_CNTRSHFT"]], "tmc8462_mfc_pwm_cfg (c macro)": [[0, "c.TMC8462_MFC_PWM_CFG"]], "tmc8462_mfc_sd_cfg (c macro)": [[0, "c.TMC8462_MFC_SD_CFG"]], "tmc8462_mfc_sd_cmp0 (c macro)": [[0, "c.TMC8462_MFC_SD_CMP0"]], "tmc8462_mfc_sd_cmp1 (c macro)": [[0, "c.TMC8462_MFC_SD_CMP1"]], "tmc8462_mfc_sd_cmp2 (c macro)": [[0, "c.TMC8462_MFC_SD_CMP2"]], "tmc8462_mfc_sd_dly (c macro)": [[0, "c.TMC8462_MFC_SD_DLY"]], "tmc8462_mfc_sd_nextsr0 (c macro)": [[0, "c.TMC8462_MFC_SD_NEXTSR0"]], "tmc8462_mfc_sd_nextsr1 (c macro)": [[0, "c.TMC8462_MFC_SD_NEXTSR1"]], "tmc8462_mfc_sd_nextsr2 (c macro)": [[0, "c.TMC8462_MFC_SD_NEXTSR2"]], "tmc8462_mfc_sd_sc0 (c macro)": [[0, "c.TMC8462_MFC_SD_SC0"]], "tmc8462_mfc_sd_sc1 (c macro)": [[0, "c.TMC8462_MFC_SD_SC1"]], "tmc8462_mfc_sd_sc2 (c macro)": [[0, "c.TMC8462_MFC_SD_SC2"]], "tmc8462_mfc_sd_sl (c macro)": [[0, "c.TMC8462_MFC_SD_SL"]], "tmc8462_mfc_sd_sr0 (c macro)": [[0, "c.TMC8462_MFC_SD_SR0"]], "tmc8462_mfc_sd_sr1 (c macro)": [[0, "c.TMC8462_MFC_SD_SR1"]], "tmc8462_mfc_sd_sr2 (c macro)": [[0, "c.TMC8462_MFC_SD_SR2"]], "tmc8462_mfc_sd_st0 (c macro)": [[0, "c.TMC8462_MFC_SD_ST0"]], "tmc8462_mfc_sd_st1 (c macro)": [[0, "c.TMC8462_MFC_SD_ST1"]], "tmc8462_mfc_sd_st2 (c macro)": [[0, "c.TMC8462_MFC_SD_ST2"]], "tmc8462_mfc_spi_conf (c macro)": [[0, "c.TMC8462_MFC_SPI_CONF"]], "tmc8462_mfc_spi_length (c macro)": [[0, "c.TMC8462_MFC_SPI_LENGTH"]], "tmc8462_mfc_spi_rx_data (c macro)": [[0, "c.TMC8462_MFC_SPI_RX_DATA"]], "tmc8462_mfc_spi_status (c macro)": [[0, "c.TMC8462_MFC_SPI_STATUS"]], "tmc8462_mfc_spi_time (c macro)": [[0, "c.TMC8462_MFC_SPI_TIME"]], "tmc8462_mfc_spi_tx_data (c macro)": [[0, "c.TMC8462_MFC_SPI_TX_DATA"]], "tmc8462_mfc_swreg_conf (c macro)": [[0, "c.TMC8462_MFC_SWREG_CONF"]], "tmc8462_mfc_test_bist (c macro)": [[0, "c.TMC8462_MFC_TEST_BIST"]], "tmc8462_mfc_test_on_cfg (c macro)": [[0, "c.TMC8462_MFC_TEST_ON_CFG"]], "tmc8462_pdi_16bit_async (c macro)": [[0, "c.TMC8462_PDI_16BIT_ASYNC"]], "tmc8462_pdi_16bit_sync (c macro)": [[0, "c.TMC8462_PDI_16BIT_SYNC"]], "tmc8462_pdi_16di_16do (c macro)": [[0, "c.TMC8462_PDI_16DI_16DO"]], "tmc8462_pdi_24di_8do (c macro)": [[0, "c.TMC8462_PDI_24DI_8DO"]], "tmc8462_pdi_2di_2do (c macro)": [[0, "c.TMC8462_PDI_2DI_2DO"]], "tmc8462_pdi_32di (c macro)": [[0, "c.TMC8462_PDI_32DI"]], "tmc8462_pdi_32do (c macro)": [[0, "c.TMC8462_PDI_32DO"]], "tmc8462_pdi_4di (c macro)": [[0, "c.TMC8462_PDI_4DI"]], "tmc8462_pdi_4do (c macro)": [[0, "c.TMC8462_PDI_4DO"]], "tmc8462_pdi_8bit_async (c macro)": [[0, "c.TMC8462_PDI_8BIT_ASYNC"]], "tmc8462_pdi_8bit_sync (c macro)": [[0, "c.TMC8462_PDI_8BIT_SYNC"]], "tmc8462_pdi_8di_24do (c macro)": [[0, "c.TMC8462_PDI_8DI_24DO"]], "tmc8462_pdi_dio (c macro)": [[0, "c.TMC8462_PDI_DIO"]], "tmc8462_pdi_disabled (c macro)": [[0, "c.TMC8462_PDI_DISABLED"]], "tmc8462_pdi_ec_bridge (c macro)": [[0, "c.TMC8462_PDI_EC_BRIDGE"]], "tmc8462_pdi_on_chip_bus (c macro)": [[0, "c.TMC8462_PDI_ON_CHIP_BUS"]], "tmc8462_pdi_osio (c macro)": [[0, "c.TMC8462_PDI_OSIO"]], "tmc8462_pdi_spi_slave (c macro)": [[0, "c.TMC8462_PDI_SPI_SLAVE"]], "tmc8462_pulse_b_pulse_a (c macro)": [[0, "c.TMC8462_PULSE_B_PULSE_A"]], "tmc8462_pulse_length (c macro)": [[0, "c.TMC8462_PULSE_LENGTH"]], "tmc8462_pwm1 (c macro)": [[0, "c.TMC8462_PWM1"]], "tmc8462_pwm1_cntrshft (c macro)": [[0, "c.TMC8462_PWM1_CNTRSHFT"]], "tmc8462_pwm2 (c macro)": [[0, "c.TMC8462_PWM2"]], "tmc8462_pwm2_cntrshft (c macro)": [[0, "c.TMC8462_PWM2_CNTRSHFT"]], "tmc8462_pwm3 (c macro)": [[0, "c.TMC8462_PWM3"]], "tmc8462_pwm3_cntrshft (c macro)": [[0, "c.TMC8462_PWM3_CNTRSHFT"]], "tmc8462_pwm4 (c macro)": [[0, "c.TMC8462_PWM4"]], "tmc8462_pwm4_cntrshft (c macro)": [[0, "c.TMC8462_PWM4_CNTRSHFT"]], "tmc8462_pwm_cfg (c macro)": [[0, "c.TMC8462_PWM_CFG"]], "tmc8462_sd_cfg (c macro)": [[0, "c.TMC8462_SD_CFG"]], "tmc8462_sd_cmp0 (c macro)": [[0, "c.TMC8462_SD_CMP0"]], "tmc8462_sd_cmp1 (c macro)": [[0, "c.TMC8462_SD_CMP1"]], "tmc8462_sd_cmp2 (c macro)": [[0, "c.TMC8462_SD_CMP2"]], "tmc8462_sd_dly (c macro)": [[0, "c.TMC8462_SD_DLY"]], "tmc8462_sd_nextsr0 (c macro)": [[0, "c.TMC8462_SD_NEXTSR0"]], "tmc8462_sd_nextsr1 (c macro)": [[0, "c.TMC8462_SD_NEXTSR1"]], "tmc8462_sd_nextsr2 (c macro)": [[0, "c.TMC8462_SD_NEXTSR2"]], "tmc8462_sd_sc0 (c macro)": [[0, "c.TMC8462_SD_SC0"]], "tmc8462_sd_sc1 (c macro)": [[0, "c.TMC8462_SD_SC1"]], "tmc8462_sd_sc2 (c macro)": [[0, "c.TMC8462_SD_SC2"]], "tmc8462_sd_sl (c macro)": [[0, "c.TMC8462_SD_SL"]], "tmc8462_sd_sr0 (c macro)": [[0, "c.TMC8462_SD_SR0"]], "tmc8462_sd_sr1 (c macro)": [[0, "c.TMC8462_SD_SR1"]], "tmc8462_sd_sr2 (c macro)": [[0, "c.TMC8462_SD_SR2"]], "tmc8462_sd_st0 (c macro)": [[0, "c.TMC8462_SD_ST0"]], "tmc8462_sd_st1 (c macro)": [[0, "c.TMC8462_SD_ST1"]], "tmc8462_sd_st2 (c macro)": [[0, "c.TMC8462_SD_ST2"]], "tmc8462_spi_conf (c macro)": [[0, "c.TMC8462_SPI_CONF"]], "tmc8462_spi_length (c macro)": [[0, "c.TMC8462_SPI_LENGTH"]], "tmc8462_spi_rx_data (c macro)": [[0, "c.TMC8462_SPI_RX_DATA"]], "tmc8462_spi_status (c macro)": [[0, "c.TMC8462_SPI_STATUS"]], "tmc8462_spi_time (c macro)": [[0, "c.TMC8462_SPI_TIME"]], "tmc8462_spi_tx_data (c macro)": [[0, "c.TMC8462_SPI_TX_DATA"]], "tmc8462_swreg_conf (c macro)": [[0, "c.TMC8462_SWREG_CONF"]], "tmc8462_sync_evt_counter (c macro)": [[0, "c.TMC8462_SYNC_EVT_COUNTER"]], "tmc8462_test_bist (c macro)": [[0, "c.TMC8462_TEST_BIST"]], "tmc8462_test_on_cfg (c macro)": [[0, "c.TMC8462_TEST_ON_CFG"]], "tmc8462_wd_cfg (c macro)": [[0, "c.TMC8462_WD_CFG"]], "tmc8462_wd_in_mask_pol (c macro)": [[0, "c.TMC8462_WD_IN_MASK_POL"]], "tmc8462_wd_max (c macro)": [[0, "c.TMC8462_WD_MAX"]], "tmc8462_wd_oe_pol (c macro)": [[0, "c.TMC8462_WD_OE_POL"]], "tmc8462_wd_out_mask_pol (c macro)": [[0, "c.TMC8462_WD_OUT_MASK_POL"]], "tmc8462_wd_time (c macro)": [[0, "c.TMC8462_WD_TIME"]], "tmcerror (c++ enum)": [[0, "_CPPv48TMCError"]], "tmcerror::tmc_error_chip (c++ enumerator)": [[0, "_CPPv4N8TMCError14TMC_ERROR_CHIPE"]], "tmcerror::tmc_error_function (c++ enumerator)": [[0, "_CPPv4N8TMCError18TMC_ERROR_FUNCTIONE"]], "tmcerror::tmc_error_generic (c++ enumerator)": [[0, "_CPPv4N8TMCError17TMC_ERROR_GENERICE"]], "tmcerror::tmc_error_motor (c++ enumerator)": [[0, "_CPPv4N8TMCError15TMC_ERROR_MOTORE"]], "tmcerror::tmc_error_none (c++ enumerator)": [[0, "_CPPv4N8TMCError14TMC_ERROR_NONEE"]], "tmcerror::tmc_error_value (c++ enumerator)": [[0, "_CPPv4N8TMCError15TMC_ERROR_VALUEE"]], "tmcregisterconstant (c++ struct)": [[0, "_CPPv419TMCRegisterConstant"]], "tmcregisterconstant::address (c++ member)": [[0, "_CPPv4N19TMCRegisterConstant7addressE"]], "tmcregisterconstant::value (c++ member)": [[0, "_CPPv4N19TMCRegisterConstant5valueE"]], "tmc_access_dirty (c macro)": [[0, "c.TMC_ACCESS_DIRTY"]], "tmc_access_flags (c macro)": [[0, "c.TMC_ACCESS_FLAGS"]], "tmc_access_hw_preset (c macro)": [[0, "c.TMC_ACCESS_HW_PRESET"]], "tmc_access_none (c macro)": [[0, "c.TMC_ACCESS_NONE"]], "tmc_access_read (c macro)": [[0, "c.TMC_ACCESS_READ"]], "tmc_access_rw (c macro)": [[0, "c.TMC_ACCESS_RW"]], "tmc_access_rw_flags (c macro)": [[0, "c.TMC_ACCESS_RW_FLAGS"]], "tmc_access_rw_preset (c macro)": [[0, "c.TMC_ACCESS_RW_PRESET"]], "tmc_access_rw_separate (c macro)": [[0, "c.TMC_ACCESS_RW_SEPARATE"]], "tmc_access_rw_special (c macro)": [[0, "c.TMC_ACCESS_RW_SPECIAL"]], "tmc_access_r_flags (c macro)": [[0, "c.TMC_ACCESS_R_FLAGS"]], "tmc_access_write (c macro)": [[0, "c.TMC_ACCESS_WRITE"]], "tmc_access_w_preset (c macro)": [[0, "c.TMC_ACCESS_W_PRESET"]], "tmc_address (c macro)": [[0, "c.TMC_ADDRESS"]], "tmc_address_mask (c macro)": [[0, "c.TMC_ADDRESS_MASK"]], "tmc_comm_mode (c++ enum)": [[0, "_CPPv413TMC_Comm_Mode"]], "tmc_comm_mode::tmc_comm_default (c++ enumerator)": [[0, "_CPPv4N13TMC_Comm_Mode16TMC_COMM_DEFAULTE"]], "tmc_comm_mode::tmc_comm_spi (c++ enumerator)": [[0, "_CPPv4N13TMC_Comm_Mode12TMC_COMM_SPIE"]], "tmc_comm_mode::tmc_comm_uart (c++ enumerator)": [[0, "_CPPv4N13TMC_Comm_Mode13TMC_COMM_UARTE"]], "tmc_default_motor (c macro)": [[0, "c.TMC_DEFAULT_MOTOR"]], "tmc_is_dirty (c macro)": [[0, "c.TMC_IS_DIRTY"]], "tmc_is_preset (c macro)": [[0, "c.TMC_IS_PRESET"]], "tmc_is_readable (c macro)": [[0, "c.TMC_IS_READABLE"]], "tmc_is_resettable (c macro)": [[0, "c.TMC_IS_RESETTABLE"]], "tmc_is_restorable (c macro)": [[0, "c.TMC_IS_RESTORABLE"]], "tmc_is_writable (c macro)": [[0, "c.TMC_IS_WRITABLE"]], "tmc_linearramp (c++ struct)": [[0, "_CPPv414TMC_LinearRamp"]], "tmc_linearramp::acceleration (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp12accelerationE"]], "tmc_linearramp::accelerationsteps (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp17accelerationStepsE"]], "tmc_linearramp::accumulatorposition (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp19accumulatorPositionE"]], "tmc_linearramp::accumulatorvelocity (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp19accumulatorVelocityE"]], "tmc_linearramp::encodersteps (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp12encoderStepsE"]], "tmc_linearramp::homingdistance (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp14homingDistanceE"]], "tmc_linearramp::lastdvrest (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp10lastdVRestE"]], "tmc_linearramp::lastdxrest (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp10lastdXRestE"]], "tmc_linearramp::maxvelocity (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp11maxVelocityE"]], "tmc_linearramp::precision (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp9precisionE"]], "tmc_linearramp::rampenabled (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp11rampEnabledE"]], "tmc_linearramp::rampmode (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp8rampModeE"]], "tmc_linearramp::rampposition (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp12rampPositionE"]], "tmc_linearramp::rampvelocity (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp12rampVelocityE"]], "tmc_linearramp::state (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp5stateE"]], "tmc_linearramp::stopvelocity (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp12stopVelocityE"]], "tmc_linearramp::targetposition (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp14targetPositionE"]], "tmc_linearramp::targetvelocity (c++ member)": [[0, "_CPPv4N14TMC_LinearRamp14targetVelocityE"]], "tmc_linearramp_mode (c++ enum)": [[0, "_CPPv419TMC_LinearRamp_Mode"]], "tmc_linearramp_mode::tmc_ramp_linear_mode_position (c++ enumerator)": [[0, "_CPPv4N19TMC_LinearRamp_Mode29TMC_RAMP_LINEAR_MODE_POSITIONE"]], "tmc_linearramp_mode::tmc_ramp_linear_mode_velocity (c++ enumerator)": [[0, "_CPPv4N19TMC_LinearRamp_Mode29TMC_RAMP_LINEAR_MODE_VELOCITYE"]], "tmc_linearramp_state (c++ enum)": [[0, "_CPPv420TMC_LinearRamp_State"]], "tmc_linearramp_state::tmc_ramp_linear_state_braking (c++ enumerator)": [[0, "_CPPv4N20TMC_LinearRamp_State29TMC_RAMP_LINEAR_STATE_BRAKINGE"]], "tmc_linearramp_state::tmc_ramp_linear_state_driving (c++ enumerator)": [[0, "_CPPv4N20TMC_LinearRamp_State29TMC_RAMP_LINEAR_STATE_DRIVINGE"]], "tmc_linearramp_state::tmc_ramp_linear_state_idle (c++ enumerator)": [[0, "_CPPv4N20TMC_LinearRamp_State26TMC_RAMP_LINEAR_STATE_IDLEE"]], "tmc_ramp_linear_default_homing_distance (c macro)": [[0, "c.TMC_RAMP_LINEAR_DEFAULT_HOMING_DISTANCE"]], "tmc_ramp_linear_default_precision (c macro)": [[0, "c.TMC_RAMP_LINEAR_DEFAULT_PRECISION"]], "tmc_ramp_linear_default_stop_velocity (c macro)": [[0, "c.TMC_RAMP_LINEAR_DEFAULT_STOP_VELOCITY"]], "tmc_register_count (c macro)": [[0, "c.TMC_REGISTER_COUNT"]], "tmc_ramptype (c++ enum)": [[0, "_CPPv412TMC_RampType"]], "tmc_ramptype::tmc_ramp_type_linear (c++ enumerator)": [[0, "_CPPv4N12TMC_RampType20TMC_RAMP_TYPE_LINEARE"]], "tmc_types_integers (c macro)": [[0, "c.TMC_TYPES_INTEGERS"]], "tmc_types_integers_signed (c macro)": [[0, "c.TMC_TYPES_INTEGERS_SIGNED"]], "tmc_types_integers_unsigned (c macro)": [[0, "c.TMC_TYPES_INTEGERS_UNSIGNED"]], "tmc_types_null (c macro)": [[0, "c.TMC_TYPES_NULL"]], "tmc_write_bit (c macro)": [[0, "c.TMC_WRITE_BIT"]], "tmotorconfig (c++ struct)": [[0, "_CPPv412TMotorConfig"]], "tmotorconfig::boostcurrent (c++ member)": [[0, "_CPPv4N12TMotorConfig12BoostCurrentE"]], "tmotorconfig::irun (c++ member)": [[0, "_CPPv4N12TMotorConfig4IRunE"]], "tmotorconfig::istandby (c++ member)": [[0, "_CPPv4N12TMotorConfig8IStandbyE"]], "tmotorconfig::settingdelay (c++ member)": [[0, "_CPPv4N12TMotorConfig12SettingDelayE"]], "true (c macro)": [[0, "c.TRUE"]], "treadbackdatagram (c++ enum)": [[0, "_CPPv417TReadBackDatagram"]], "treadbackdatagram::rb_chopper (c++ enumerator)": [[0, "_CPPv4N17TReadBackDatagram10RB_CHOPPERE"]], "treadbackdatagram::rb_driver (c++ enumerator)": [[0, "_CPPv4N17TReadBackDatagram9RB_DRIVERE"]], "treadbackdatagram::rb_smart_energy (c++ enumerator)": [[0, "_CPPv4N17TReadBackDatagram15RB_SMART_ENERGYE"]], "treadbackdatagram::rb_stall_guard (c++ enumerator)": [[0, "_CPPv4N17TReadBackDatagram14RB_STALL_GUARDE"]], "treadbackdatagram::rb_step_dir (c++ enumerator)": [[0, "_CPPv4N17TReadBackDatagram11RB_STEP_DIRE"]], "tsmartenergycontrol (c++ struct)": [[0, "_CPPv419TSmartEnergyControl"]], "tsmartenergycontrol::smartdownstep (c++ member)": [[0, "_CPPv4N19TSmartEnergyControl13SmartDownStepE"]], "tsmartenergycontrol::smartimin (c++ member)": [[0, "_CPPv4N19TSmartEnergyControl9SmartIMinE"]], "tsmartenergycontrol::smartstalllevelmax (c++ member)": [[0, "_CPPv4N19TSmartEnergyControl18SmartStallLevelMaxE"]], "tsmartenergycontrol::smartstalllevelmin (c++ member)": [[0, "_CPPv4N19TSmartEnergyControl18SmartStallLevelMinE"]], "tsmartenergycontrol::smartupstep (c++ member)": [[0, "_CPPv4N19TSmartEnergyControl11SmartUpStepE"]], "tstallguardconfig (c++ struct)": [[0, "_CPPv417TStallGuardConfig"]], "tstallguardconfig::currentscale (c++ member)": [[0, "_CPPv4N17TStallGuardConfig12CurrentScaleE"]], "tstallguardconfig::filterenable (c++ member)": [[0, "_CPPv4N17TStallGuardConfig12FilterEnableE"]], "tstallguardconfig::stallguardthreshold (c++ member)": [[0, "_CPPv4N17TStallGuardConfig19StallGuardThresholdE"]], "tstepdirconfig (c++ struct)": [[0, "_CPPv414TStepDirConfig"]], "tstepdirconfig::dedge (c++ member)": [[0, "_CPPv4N14TStepDirConfig5DEdgeE"]], "tstepdirconfig::intpol (c++ member)": [[0, "_CPPv4N14TStepDirConfig6IntpolE"]], "tstepdirconfig::mres (c++ member)": [[0, "_CPPv4N14TStepDirConfig4MResE"]], "unused (c macro)": [[0, "c.UNUSED"]], "word (c macro)": [[0, "c.WORD"]], "word0_mask (c macro)": [[0, "c.WORD0_MASK"]], "word0_shift (c macro)": [[0, "c.WORD0_SHIFT"]], "word1_mask (c macro)": [[0, "c.WORD1_MASK"]], "word1_shift (c macro)": [[0, "c.WORD1_SHIFT"]], "write4210bytes (c++ function)": [[0, "_CPPv414Write4210Bytes7uint8_tP7uint8_t"]], "write4210datagram (c++ function)": [[0, "_CPPv417Write4210Datagram7uint8_t7uint8_t7uint8_t7uint8_t"]], "write4210int (c++ function)": [[0, "_CPPv412Write4210Int7uint8_t7int32_t"]], "write4210short (c++ function)": [[0, "_CPPv414Write4210Short7uint8_t7int32_t"]], "write4210zero (c++ function)": [[0, "_CPPv413Write4210Zero7uint8_t"]], "write424bytes (c++ function)": [[0, "_CPPv413Write424Bytes7uint8_t7uint8_t7uint8_t7uint8_t"]], "write429bytes (c++ function)": [[0, "_CPPv413Write429Bytes7uint8_tP7uint8_t"]], "write429datagram (c++ function)": [[0, "_CPPv416Write429Datagram7uint8_t7uint8_t7uint8_t7uint8_t"]], "write429int (c++ function)": [[0, "_CPPv411Write429Int7uint8_t7int32_t"]], "write429short (c++ function)": [[0, "_CPPv413Write429Short7uint8_t7int32_t"]], "write429u16 (c++ function)": [[0, "_CPPv411Write429U167uint8_t8uint16_t"]], "write429u24 (c++ function)": [[0, "_CPPv411Write429U247uint8_t8uint32_t"]], "write429zero (c++ function)": [[0, "_CPPv412Write429Zero7uint8_t"]], "write457int (c++ function)": [[0, "_CPPv411Write457Int7uint8_t7int32_t"]], "write457wavetable (c++ function)": [[0, "_CPPv417Write457Wavetable8uint16_t8uint16_t"]], "write457zero (c++ function)": [[0, "_CPPv412Write457Zero7uint8_t"]], "writechopperconfig (c++ function)": [[0, "_CPPv418WriteChopperConfigv"]], "writedriverconfig (c++ function)": [[0, "_CPPv417WriteDriverConfigv"]], "writeencoder (c++ function)": [[0, "_CPPv412WriteEncoder7uint8_t7int32_t"]], "writesmartenergycontrol (c++ function)": [[0, "_CPPv423WriteSmartEnergyControlv"]], "writestallguardconfig (c++ function)": [[0, "_CPPv421WriteStallGuardConfigv"]], "writestepdirconfig (c++ function)": [[0, "_CPPv418WriteStepDirConfigv"]], "_16_32 (c macro)": [[0, "c._16_32"]], "_16_64 (c macro)": [[0, "c._16_64"]], "_32_64 (c macro)": [[0, "c._32_64"]], "_8_16 (c macro)": [[0, "c._8_16"]], "_8_32 (c macro)": [[0, "c._8_32"]], "_8_64 (c macro)": [[0, "c._8_64"]], "____ (c macro)": [[0, "c.____"]], "calculatetoff (c++ function)": [[0, "_CPPv413calculateTOFF8uint32_t8uint32_t"]], "continoussync (c++ function)": [[0, "_CPPv413continousSyncP14TMC2590TypeDef"], [0, "_CPPv413continousSyncP20ConfigurationTypeDef"]], "dcstepactive (c++ function)": [[0, "_CPPv412dcStepActiveP14TMC5062TypeDef7uint8_t"]], "fillshadowregisters (c++ function)": [[0, "_CPPv419fillShadowRegistersP14TMC2300TypeDef"], [0, "_CPPv419fillShadowRegistersP14TMC7300TypeDef"]], "flipbitsinbytes (c++ function)": [[0, "_CPPv415flipBitsInBytes8uint32_t"]], "flipbyte (c++ function)": [[0, "_CPPv48flipByte7uint8_t"]], "float32_t (c++ type)": [[0, "_CPPv49float32_t"]], "float64_t (c++ type)": [[0, "_CPPv49float64_t"]], "int16 (c++ type)": [[0, "_CPPv45int16"]], "int32 (c++ type)": [[0, "_CPPv45int32"]], "int8 (c++ type)": [[0, "_CPPv44int8"]], "max22216_crc (c++ function)": [[0, "_CPPv412max22216_CRCP7uint8_t6size_t"]], "max22216_gets16circledifference (c++ function)": [[0, "_CPPv431max22216_getS16CircleDifference7int16_t7int16_t"]], "max22216_getslaveaddress (c++ function)": [[0, "_CPPv424max22216_getSlaveAddressPK15MAX22216TypeDef"]], "max22216_init (c++ function)": [[0, "_CPPv413max22216_initP15MAX22216TypeDef7uint8_t"]], "max22216_readint (c++ function)": [[0, "_CPPv416max22216_readIntP15MAX22216TypeDef7uint8_t"]], "max22216_readintdep (c++ function)": [[0, "_CPPv419max22216_readIntDepP15MAX22216TypeDef7uint8_t7uint8_t7int32_t"]], "max22216_readint_uart (c++ function)": [[0, "_CPPv421max22216_readInt_UARTP15MAX22216TypeDef7uint8_t"]], "max22216_readwritearray (c++ function)": [[0, "_CPPv423max22216_readWriteArray7uint8_tP7uint8_t6size_t"]], "max22216_setslaveaddress (c++ function)": [[0, "_CPPv424max22216_setSlaveAddressP15MAX22216TypeDef7uint8_t"]], "max22216_writedatagram (c++ function)": [[0, "_CPPv422max22216_writeDatagramP15MAX22216TypeDef7uint8_t7uint8_t7uint8_t"]], "max22216_writeint (c++ function)": [[0, "_CPPv417max22216_writeIntP15MAX22216TypeDef7uint8_t7int16_t"]], "max22216_writeintdep (c++ function)": [[0, "_CPPv420max22216_writeIntDepP15MAX22216TypeDef7uint8_t7int32_t7uint8_t7int32_t"]], "max22216_writeint_uart (c++ function)": [[0, "_CPPv422max22216_writeInt_UARTP15MAX22216TypeDef7uint8_t7int32_t"]], "measurevelocity (c++ function)": [[0, "_CPPv415measureVelocityP14TMC5062TypeDef8uint32_t"]], "my_test_fuction (c++ function)": [[0, "_CPPv415my_test_fuctionii"]], "readimmediately (c++ function)": [[0, "_CPPv415readImmediatelyP14TMC2590TypeDef7uint8_t"]], "readwrite (c++ function)": [[0, "_CPPv49readWriteP14TMC2590TypeDef8uint32_t"]], "s16 (c++ type)": [[0, "_CPPv43s16"]], "s16_max (c macro)": [[0, "c.s16_MAX"]], "s16_min (c macro)": [[0, "c.s16_MIN"]], "s24_max (c macro)": [[0, "c.s24_MAX"]], "s24_min (c macro)": [[0, "c.s24_MIN"]], "s32 (c++ type)": [[0, "_CPPv43s32"]], "s32_max (c macro)": [[0, "c.s32_MAX"]], "s32_min (c macro)": [[0, "c.s32_MIN"]], "s8 (c++ type)": [[0, "_CPPv42s8"]], "s8_max (c macro)": [[0, "c.s8_MAX"]], "s8_min (c macro)": [[0, "c.s8_MIN"]], "setencoderfactor (c++ function)": [[0, "_CPPv416setEncoderFactorP14TMC5062TypeDef7uint8_t8uint32_t8uint32_t8uint32_t"]], "setmicrosteptable (c++ function)": [[0, "_CPPv417setMicroStepTableP14TMC5062TypeDef7uint8_tP22TMC5062_MicroStepTable"]], "sqrttable (c++ member)": [[0, "_CPPv49sqrttable"]], "standstillcurrentlimitation (c++ function)": [[0, "_CPPv427standStillCurrentLimitationP14TMC2590TypeDef8uint32_t"], [0, "_CPPv427standStillCurrentLimitationP14TMC2660TypeDef"]], "tmc2130_registerconstants (c++ member)": [[0, "_CPPv425tmc2130_RegisterConstants"]], "tmc2130_callback (c++ type)": [[0, "_CPPv416tmc2130_callback"]], "tmc2130_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2130_defaultRegisterAccess"]], "tmc2130_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2130_defaultRegisterResetState"]], "tmc2130_fillshadowregisters (c++ function)": [[0, "_CPPv427tmc2130_fillShadowRegistersP14TMC2130TypeDef"]], "tmc2130_init (c++ function)": [[0, "_CPPv412tmc2130_initP14TMC2130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2130_periodicjob (c++ function)": [[0, "_CPPv419tmc2130_periodicJobP14TMC2130TypeDef8uint32_t"]], "tmc2130_readint (c++ function)": [[0, "_CPPv415tmc2130_readIntP14TMC2130TypeDef7uint8_t"]], "tmc2130_readwritearray (c++ function)": [[0, "_CPPv422tmc2130_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc2130_reset (c++ function)": [[0, "_CPPv413tmc2130_resetP14TMC2130TypeDef"]], "tmc2130_restore (c++ function)": [[0, "_CPPv415tmc2130_restoreP14TMC2130TypeDef"]], "tmc2130_setcallback (c++ function)": [[0, "_CPPv419tmc2130_setCallbackP14TMC2130TypeDef16tmc2130_callback"]], "tmc2130_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc2130_setRegisterResetStateP14TMC2130TypeDefPK7int32_t"]], "tmc2130_writedatagram (c++ function)": [[0, "_CPPv421tmc2130_writeDatagramP14TMC2130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc2130_writeint (c++ function)": [[0, "_CPPv416tmc2130_writeIntP14TMC2130TypeDef7uint8_t7int32_t"]], "tmc2160_registerconstants (c++ member)": [[0, "_CPPv425tmc2160_RegisterConstants"]], "tmc2160_callback (c++ type)": [[0, "_CPPv416tmc2160_callback"]], "tmc2160_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2160_defaultRegisterAccess"]], "tmc2160_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2160_defaultRegisterResetState"]], "tmc2160_fillshadowregisters (c++ function)": [[0, "_CPPv427tmc2160_fillShadowRegistersP14TMC2160TypeDef"]], "tmc2160_init (c++ function)": [[0, "_CPPv412tmc2160_initP14TMC2160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2160_periodicjob (c++ function)": [[0, "_CPPv419tmc2160_periodicJobP14TMC2160TypeDef8uint32_t"]], "tmc2160_readint (c++ function)": [[0, "_CPPv415tmc2160_readIntP14TMC2160TypeDef7uint8_t"]], "tmc2160_readwritearray (c++ function)": [[0, "_CPPv422tmc2160_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc2160_reset (c++ function)": [[0, "_CPPv413tmc2160_resetP14TMC2160TypeDef"]], "tmc2160_restore (c++ function)": [[0, "_CPPv415tmc2160_restoreP14TMC2160TypeDef"]], "tmc2160_setcallback (c++ function)": [[0, "_CPPv419tmc2160_setCallbackP14TMC2160TypeDef16tmc2160_callback"]], "tmc2160_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc2160_setRegisterResetStateP14TMC2160TypeDefPK7int32_t"]], "tmc2160_writedatagram (c++ function)": [[0, "_CPPv421tmc2160_writeDatagramP14TMC2160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc2160_writeint (c++ function)": [[0, "_CPPv416tmc2160_writeIntP14TMC2160TypeDef7uint8_t7int32_t"]], "tmc2208_crc8 (c++ function)": [[0, "_CPPv412tmc2208_CRC8P7uint8_t6size_t"]], "tmc2208_callback (c++ type)": [[0, "_CPPv416tmc2208_callback"]], "tmc2208_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2208_defaultRegisterAccess"]], "tmc2208_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2208_defaultRegisterResetState"]], "tmc2208_get_slave (c++ function)": [[0, "_CPPv417tmc2208_get_slaveP14TMC2208TypeDef"]], "tmc2208_init (c++ function)": [[0, "_CPPv412tmc2208_initP14TMC2208TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2208_periodicjob (c++ function)": [[0, "_CPPv419tmc2208_periodicJobP14TMC2208TypeDef8uint32_t"]], "tmc2208_readint (c++ function)": [[0, "_CPPv415tmc2208_readIntP14TMC2208TypeDef7uint8_t"]], "tmc2208_readwritearray (c++ function)": [[0, "_CPPv422tmc2208_readWriteArray7uint8_tP7uint8_t6size_t6size_t"]], "tmc2208_reset (c++ function)": [[0, "_CPPv413tmc2208_resetP14TMC2208TypeDef"]], "tmc2208_restore (c++ function)": [[0, "_CPPv415tmc2208_restoreP14TMC2208TypeDef"]], "tmc2208_setcallback (c++ function)": [[0, "_CPPv419tmc2208_setCallbackP14TMC2208TypeDef16tmc2208_callback"]], "tmc2208_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc2208_setRegisterResetStateP14TMC2208TypeDefPK7int32_t"]], "tmc2208_set_slave (c++ function)": [[0, "_CPPv417tmc2208_set_slaveP14TMC2208TypeDef7uint8_t"]], "tmc2208_writeint (c++ function)": [[0, "_CPPv416tmc2208_writeIntP14TMC2208TypeDef7uint8_t7int32_t"]], "tmc2209_crc8 (c++ function)": [[0, "_CPPv412tmc2209_CRC8P7uint8_t6size_t"]], "tmc2209_callback (c++ type)": [[0, "_CPPv416tmc2209_callback"]], "tmc2209_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2209_defaultRegisterAccess"]], "tmc2209_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2209_defaultRegisterResetState"]], "tmc2209_get_slave (c++ function)": [[0, "_CPPv417tmc2209_get_slaveP14TMC2209TypeDef"]], "tmc2209_init (c++ function)": [[0, "_CPPv412tmc2209_initP14TMC2209TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2209_periodicjob (c++ function)": [[0, "_CPPv419tmc2209_periodicJobP14TMC2209TypeDef8uint32_t"]], "tmc2209_readint (c++ function)": [[0, "_CPPv415tmc2209_readIntP14TMC2209TypeDef7uint8_t"]], "tmc2209_readwritearray (c++ function)": [[0, "_CPPv422tmc2209_readWriteArray7uint8_tP7uint8_t6size_t6size_t"]], "tmc2209_reset (c++ function)": [[0, "_CPPv413tmc2209_resetP14TMC2209TypeDef"]], "tmc2209_restore (c++ function)": [[0, "_CPPv415tmc2209_restoreP14TMC2209TypeDef"]], "tmc2209_setcallback (c++ function)": [[0, "_CPPv419tmc2209_setCallbackP14TMC2209TypeDef16tmc2209_callback"]], "tmc2209_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc2209_setRegisterResetStateP14TMC2209TypeDefPK7int32_t"]], "tmc2209_set_slave (c++ function)": [[0, "_CPPv417tmc2209_set_slaveP14TMC2209TypeDef7uint8_t"]], "tmc2209_writeint (c++ function)": [[0, "_CPPv416tmc2209_writeIntP14TMC2209TypeDef7uint8_t7int32_t"]], "tmc2224_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2224_defaultRegisterAccess"]], "tmc2224_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2224_defaultRegisterResetState"]], "tmc2224_get_slave (c++ function)": [[0, "_CPPv417tmc2224_get_slaveP14TMC2224TypeDef"]], "tmc2224_initconfig (c++ function)": [[0, "_CPPv418tmc2224_initConfigP14TMC2224TypeDef"]], "tmc2224_periodicjob (c++ function)": [[0, "_CPPv419tmc2224_periodicJob7uint8_t8uint32_tP14TMC2224TypeDefP20ConfigurationTypeDef"]], "tmc2224_readregister (c++ function)": [[0, "_CPPv420tmc2224_readRegister7uint8_t7uint8_tP7int32_t"]], "tmc2224_reset (c++ function)": [[0, "_CPPv413tmc2224_resetP14TMC2224TypeDefP20ConfigurationTypeDef"]], "tmc2224_restore (c++ function)": [[0, "_CPPv415tmc2224_restoreP20ConfigurationTypeDef"]], "tmc2224_set_slave (c++ function)": [[0, "_CPPv417tmc2224_set_slaveP14TMC2224TypeDef7uint8_t"]], "tmc2224_writeconfiguration (c++ function)": [[0, "_CPPv426tmc2224_writeConfigurationP14TMC2224TypeDefP20ConfigurationTypeDef"]], "tmc2224_writeregister (c++ function)": [[0, "_CPPv421tmc2224_writeRegister7uint8_t7uint8_t7int32_t"]], "tmc2225_crc8 (c++ function)": [[0, "_CPPv412tmc2225_CRC8P7uint8_t6size_t"]], "tmc2225_callback (c++ type)": [[0, "_CPPv416tmc2225_callback"]], "tmc2225_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2225_defaultRegisterAccess"]], "tmc2225_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2225_defaultRegisterResetState"]], "tmc2225_get_slave (c++ function)": [[0, "_CPPv417tmc2225_get_slaveP14TMC2225TypeDef"]], "tmc2225_init (c++ function)": [[0, "_CPPv412tmc2225_initP14TMC2225TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2225_periodicjob (c++ function)": [[0, "_CPPv419tmc2225_periodicJobP14TMC2225TypeDef8uint32_t"]], "tmc2225_readint (c++ function)": [[0, "_CPPv415tmc2225_readIntP14TMC2225TypeDef7uint8_t"]], "tmc2225_readwritearray (c++ function)": [[0, "_CPPv422tmc2225_readWriteArray7uint8_tP7uint8_t6size_t6size_t"]], "tmc2225_reset (c++ function)": [[0, "_CPPv413tmc2225_resetP14TMC2225TypeDef"]], "tmc2225_restore (c++ function)": [[0, "_CPPv415tmc2225_restoreP14TMC2225TypeDef"]], "tmc2225_setcallback (c++ function)": [[0, "_CPPv419tmc2225_setCallbackP14TMC2225TypeDef16tmc2225_callback"]], "tmc2225_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc2225_setRegisterResetStateP14TMC2225TypeDefPK7int32_t"]], "tmc2225_set_slave (c++ function)": [[0, "_CPPv417tmc2225_set_slaveP14TMC2225TypeDef7uint8_t"]], "tmc2225_writeint (c++ function)": [[0, "_CPPv416tmc2225_writeIntP14TMC2225TypeDef7uint8_t7int32_t"]], "tmc2226_crc8 (c++ function)": [[0, "_CPPv412tmc2226_CRC8P7uint8_t6size_t"]], "tmc2226_registerconstants (c++ member)": [[0, "_CPPv425tmc2226_RegisterConstants"]], "tmc2226_callback (c++ type)": [[0, "_CPPv416tmc2226_callback"]], "tmc2226_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2226_defaultRegisterAccess"]], "tmc2226_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2226_defaultRegisterResetState"]], "tmc2226_getslaveaddress (c++ function)": [[0, "_CPPv423tmc2226_getSlaveAddressP14TMC2226TypeDef"]], "tmc2226_init (c++ function)": [[0, "_CPPv412tmc2226_initP14TMC2226TypeDef7uint8_t7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2226_periodicjob (c++ function)": [[0, "_CPPv419tmc2226_periodicJobP14TMC2226TypeDef8uint32_t"]], "tmc2226_readint (c++ function)": [[0, "_CPPv415tmc2226_readIntP14TMC2226TypeDef7uint8_t"]], "tmc2226_readwritearray (c++ function)": [[0, "_CPPv422tmc2226_readWriteArray7uint8_tP7uint8_t6size_t6size_t"]], "tmc2226_reset (c++ function)": [[0, "_CPPv413tmc2226_resetP14TMC2226TypeDef"]], "tmc2226_restore (c++ function)": [[0, "_CPPv415tmc2226_restoreP14TMC2226TypeDef"]], "tmc2226_setcallback (c++ function)": [[0, "_CPPv419tmc2226_setCallbackP14TMC2226TypeDef16tmc2226_callback"]], "tmc2226_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc2226_setRegisterResetStateP14TMC2226TypeDefPK7int32_t"]], "tmc2226_setslaveaddress (c++ function)": [[0, "_CPPv423tmc2226_setSlaveAddressP14TMC2226TypeDef7uint8_t"]], "tmc2226_writeint (c++ function)": [[0, "_CPPv416tmc2226_writeIntP14TMC2226TypeDef7uint8_t7int32_t"]], "tmc2240_registerconstants (c++ member)": [[0, "_CPPv425tmc2240_RegisterConstants"]], "tmc2240_callback (c++ type)": [[0, "_CPPv416tmc2240_callback"]], "tmc2240_consistencycheck (c++ function)": [[0, "_CPPv424tmc2240_consistencyCheckP14TMC2240TypeDef"]], "tmc2240_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2240_defaultRegisterAccess"]], "tmc2240_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2240_defaultRegisterResetState"]], "tmc2240_getslaveaddress (c++ function)": [[0, "_CPPv423tmc2240_getSlaveAddressP14TMC2240TypeDef"]], "tmc2240_init (c++ function)": [[0, "_CPPv412tmc2240_initP14TMC2240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2240_periodicjob (c++ function)": [[0, "_CPPv419tmc2240_periodicJobP14TMC2240TypeDef8uint32_t"]], "tmc2240_reset (c++ function)": [[0, "_CPPv413tmc2240_resetP14TMC2240TypeDef"]], "tmc2240_restore (c++ function)": [[0, "_CPPv415tmc2240_restoreP14TMC2240TypeDef"]], "tmc2240_setcallback (c++ function)": [[0, "_CPPv419tmc2240_setCallbackP14TMC2240TypeDef16tmc2240_callback"]], "tmc2240_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc2240_setRegisterResetStateP14TMC2240TypeDefPK7int32_t"]], "tmc2240_setslaveaddress (c++ function)": [[0, "_CPPv423tmc2240_setSlaveAddressP14TMC2240TypeDef7uint8_t"]], "tmc2240_writeint (c++ function)": [[0, "_CPPv416tmc2240_writeIntP14TMC2240TypeDef7uint8_t7int32_t"]], "tmc2300_crc8 (c++ function)": [[0, "_CPPv412tmc2300_CRC8P7uint8_t6size_t"]], "tmc2300_registerconstants (c++ member)": [[0, "_CPPv425tmc2300_RegisterConstants"]], "tmc2300_callback (c++ type)": [[0, "_CPPv416tmc2300_callback"]], "tmc2300_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2300_defaultRegisterAccess"]], "tmc2300_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2300_defaultRegisterResetState"]], "tmc2300_getslaveaddress (c++ function)": [[0, "_CPPv423tmc2300_getSlaveAddressP14TMC2300TypeDef"]], "tmc2300_getstandby (c++ function)": [[0, "_CPPv418tmc2300_getStandbyP14TMC2300TypeDef"]], "tmc2300_init (c++ function)": [[0, "_CPPv412tmc2300_initP14TMC2300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2300_periodicjob (c++ function)": [[0, "_CPPv419tmc2300_periodicJobP14TMC2300TypeDef8uint32_t"]], "tmc2300_readint (c++ function)": [[0, "_CPPv415tmc2300_readIntP14TMC2300TypeDef7uint8_t"]], "tmc2300_readwritearray (c++ function)": [[0, "_CPPv422tmc2300_readWriteArray7uint8_tP7uint8_t6size_t6size_t"]], "tmc2300_reset (c++ function)": [[0, "_CPPv413tmc2300_resetP14TMC2300TypeDef"]], "tmc2300_restore (c++ function)": [[0, "_CPPv415tmc2300_restoreP14TMC2300TypeDef"]], "tmc2300_setcallback (c++ function)": [[0, "_CPPv419tmc2300_setCallbackP14TMC2300TypeDef16tmc2300_callback"]], "tmc2300_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc2300_setRegisterResetStateP14TMC2300TypeDefPK7int32_t"]], "tmc2300_setslaveaddress (c++ function)": [[0, "_CPPv423tmc2300_setSlaveAddressP14TMC2300TypeDef7uint8_t"]], "tmc2300_setstandby (c++ function)": [[0, "_CPPv418tmc2300_setStandbyP14TMC2300TypeDef7uint8_t"]], "tmc2300_writeint (c++ function)": [[0, "_CPPv416tmc2300_writeIntP14TMC2300TypeDef7uint8_t7int32_t"]], "tmc2590_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2590_defaultRegisterAccess"]], "tmc2590_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2590_defaultRegisterResetState"]], "tmc2590_init (c++ function)": [[0, "_CPPv412tmc2590_initP14TMC2590TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc2590_periodicjob (c++ function)": [[0, "_CPPv419tmc2590_periodicJobP14TMC2590TypeDef8uint32_t"]], "tmc2590_readint (c++ function)": [[0, "_CPPv415tmc2590_readIntP14TMC2590TypeDef7uint8_t"]], "tmc2590_readwritearray (c++ function)": [[0, "_CPPv422tmc2590_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc2590_reset (c++ function)": [[0, "_CPPv413tmc2590_resetP14TMC2590TypeDef"]], "tmc2590_restore (c++ function)": [[0, "_CPPv415tmc2590_restoreP14TMC2590TypeDef"]], "tmc2590_writeint (c++ function)": [[0, "_CPPv416tmc2590_writeIntP14TMC2590TypeDef7uint8_t7int32_t"]], "tmc262_disable (c++ function)": [[0, "_CPPv414tmc262_disablev"]], "tmc262_enable (c++ function)": [[0, "_CPPv413tmc262_enablev"]], "tmc262_getchopperblanktime (c++ function)": [[0, "_CPPv426tmc262_getChopperBlankTimev"]], "tmc262_getchopperhysteresisdecay (c++ function)": [[0, "_CPPv432tmc262_getChopperHysteresisDecayv"]], "tmc262_getchopperhysteresisend (c++ function)": [[0, "_CPPv430tmc262_getChopperHysteresisEndv"]], "tmc262_getchopperhysteresisstart (c++ function)": [[0, "_CPPv432tmc262_getChopperHysteresisStartv"]], "tmc262_getchoppermode (c++ function)": [[0, "_CPPv421tmc262_getChopperModev"]], "tmc262_getchopperrandomtoff (c++ function)": [[0, "_CPPv427tmc262_getChopperRandomTOffv"]], "tmc262_getchoppertoff (c++ function)": [[0, "_CPPv421tmc262_getChopperTOffv"]], "tmc262_getdriverdisableprotection (c++ function)": [[0, "_CPPv433tmc262_getDriverDisableProtectionv"]], "tmc262_getdriverprotectiontimer (c++ function)": [[0, "_CPPv431tmc262_getDriverProtectionTimerv"]], "tmc262_getdriverreadselect (c++ function)": [[0, "_CPPv426tmc262_getDriverReadSelectv"]], "tmc262_getdriverslopehighside (c++ function)": [[0, "_CPPv429tmc262_getDriverSlopeHighSidev"]], "tmc262_getdriverslopelowside (c++ function)": [[0, "_CPPv428tmc262_getDriverSlopeLowSidev"]], "tmc262_getdriverstepdirectionoff (c++ function)": [[0, "_CPPv432tmc262_getDriverStepDirectionOffv"]], "tmc262_getdrivervsensescale (c++ function)": [[0, "_CPPv427tmc262_getDriverVSenseScalev"]], "tmc262_getspidata (c++ function)": [[0, "_CPPv417tmc262_getSPIData7uint8_tP7int32_t"]], "tmc262_getsmartenergydownstep (c++ function)": [[0, "_CPPv429tmc262_getSmartEnergyDownStepv"]], "tmc262_getsmartenergyimin (c++ function)": [[0, "_CPPv425tmc262_getSmartEnergyIMinv"]], "tmc262_getsmartenergystalllevelmax (c++ function)": [[0, "_CPPv434tmc262_getSmartEnergyStallLevelMaxv"]], "tmc262_getsmartenergystalllevelmin (c++ function)": [[0, "_CPPv434tmc262_getSmartEnergyStallLevelMinv"]], "tmc262_getsmartenergyupstep (c++ function)": [[0, "_CPPv427tmc262_getSmartEnergyUpStepv"]], "tmc262_getstallguardcurrentscale (c++ function)": [[0, "_CPPv432tmc262_getStallGuardCurrentScalev"]], "tmc262_getstallguardfilter (c++ function)": [[0, "_CPPv426tmc262_getStallGuardFilterv"]], "tmc262_getstallguardthreshold (c++ function)": [[0, "_CPPv429tmc262_getStallGuardThresholdv"]], "tmc262_getstepdirdoubleedge (c++ function)": [[0, "_CPPv427tmc262_getStepDirDoubleEdgev"]], "tmc262_getstepdirinterpolation (c++ function)": [[0, "_CPPv430tmc262_getStepDirInterpolationv"]], "tmc262_getstepdirmstepres (c++ function)": [[0, "_CPPv425tmc262_getStepDirMStepResv"]], "tmc262_initmotordrivers (c++ function)": [[0, "_CPPv423tmc262_initMotorDriversv"]], "tmc262_readstate (c++ function)": [[0, "_CPPv416tmc262_readStateP7uint8_tP7uint8_tP8uint32_tP7uint8_tP7uint8_t"]], "tmc262_setchopperblanktime (c++ function)": [[0, "_CPPv426tmc262_setChopperBlankTime7uint8_t"]], "tmc262_setchopperhysteresisdecay (c++ function)": [[0, "_CPPv432tmc262_setChopperHysteresisDecay7uint8_t"]], "tmc262_setchopperhysteresisend (c++ function)": [[0, "_CPPv430tmc262_setChopperHysteresisEnd7uint8_t"]], "tmc262_setchopperhysteresisstart (c++ function)": [[0, "_CPPv432tmc262_setChopperHysteresisStart7uint8_t"]], "tmc262_setchoppermode (c++ function)": [[0, "_CPPv421tmc262_setChopperMode7uint8_t"]], "tmc262_setchopperrandomtoff (c++ function)": [[0, "_CPPv427tmc262_setChopperRandomTOff7uint8_t"]], "tmc262_setchoppertoff (c++ function)": [[0, "_CPPv421tmc262_setChopperTOff7uint8_t"]], "tmc262_setdriverdisableprotection (c++ function)": [[0, "_CPPv433tmc262_setDriverDisableProtection7uint8_t"]], "tmc262_setdriverprotectiontimer (c++ function)": [[0, "_CPPv431tmc262_setDriverProtectionTimer7uint8_t"]], "tmc262_setdriverreadselect (c++ function)": [[0, "_CPPv426tmc262_setDriverReadSelect7uint8_t"]], "tmc262_setdriverslopehighside (c++ function)": [[0, "_CPPv429tmc262_setDriverSlopeHighSide7uint8_t"]], "tmc262_setdriverslopelowside (c++ function)": [[0, "_CPPv428tmc262_setDriverSlopeLowSide7uint8_t"]], "tmc262_setdriverstepdirectionoff (c++ function)": [[0, "_CPPv432tmc262_setDriverStepDirectionOff7uint8_t"]], "tmc262_setdrivervsensescale (c++ function)": [[0, "_CPPv427tmc262_setDriverVSenseScale7uint8_t"]], "tmc262_setsmartenergydownstep (c++ function)": [[0, "_CPPv429tmc262_setSmartEnergyDownStep7uint8_t"]], "tmc262_setsmartenergyimin (c++ function)": [[0, "_CPPv425tmc262_setSmartEnergyIMin7uint8_t"]], "tmc262_setsmartenergystalllevelmax (c++ function)": [[0, "_CPPv434tmc262_setSmartEnergyStallLevelMax7uint8_t"]], "tmc262_setsmartenergystalllevelmin (c++ function)": [[0, "_CPPv434tmc262_setSmartEnergyStallLevelMin7uint8_t"]], "tmc262_setsmartenergyupstep (c++ function)": [[0, "_CPPv427tmc262_setSmartEnergyUpStep7uint8_t"]], "tmc262_setstallguardcurrentscale (c++ function)": [[0, "_CPPv432tmc262_setStallGuardCurrentScale7uint8_t"]], "tmc262_setstallguardfilter (c++ function)": [[0, "_CPPv426tmc262_setStallGuardFilter7uint8_t"]], "tmc262_setstallguardthreshold (c++ function)": [[0, "_CPPv429tmc262_setStallGuardThreshold6int8_t"], [0, "_CPPv429tmc262_setStallGuardThresholda"]], "tmc262_setstepdirdoubleedge (c++ function)": [[0, "_CPPv427tmc262_setStepDirDoubleEdge7uint8_t"]], "tmc262_setstepdirinterpolation (c++ function)": [[0, "_CPPv430tmc262_setStepDirInterpolation7uint8_t"]], "tmc262_setstepdirmstepres (c++ function)": [[0, "_CPPv425tmc262_setStepDirMStepRes7uint8_t"]], "tmc2660_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc2660_defaultRegisterAccess"]], "tmc2660_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc2660_defaultRegisterResetState"]], "tmc2660_initconfig (c++ function)": [[0, "_CPPv418tmc2660_initConfigP14TMC2660TypeDef"]], "tmc2660_periodicjob (c++ function)": [[0, "_CPPv419tmc2660_periodicJob7uint8_t8uint32_tP14TMC2660TypeDefP20ConfigurationTypeDef"]], "tmc2660_readint (c++ function)": [[0, "_CPPv415tmc2660_readInt7uint8_t7uint8_t"]], "tmc2660_readwrite (c++ function)": [[0, "_CPPv417tmc2660_readWrite7uint8_t8uint32_t"]], "tmc2660_reset (c++ function)": [[0, "_CPPv413tmc2660_resetP14TMC2660TypeDefP20ConfigurationTypeDef"]], "tmc2660_restore (c++ function)": [[0, "_CPPv415tmc2660_restoreP20ConfigurationTypeDef"]], "tmc2660_writeconfiguration (c++ function)": [[0, "_CPPv426tmc2660_writeConfigurationP14TMC2660TypeDefP20ConfigurationTypeDef"]], "tmc2660_writeint (c++ function)": [[0, "_CPPv416tmc2660_writeInt7uint8_t7uint8_t7int32_t"]], "tmc4330_calibrateclosedloop (c++ function)": [[0, "_CPPv427tmc4330_calibrateClosedLoopP14TMC4330TypeDef7uint8_t"]], "tmc4330_callback (c++ type)": [[0, "_CPPv416tmc4330_callback"]], "tmc4330_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc4330_defaultRegisterAccess"]], "tmc4330_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc4330_defaultRegisterResetState"]], "tmc4330_discardvelocitydecimals (c++ function)": [[0, "_CPPv431tmc4330_discardVelocityDecimals7int32_t"]], "tmc4330_init (c++ function)": [[0, "_CPPv412tmc4330_initP14TMC4330TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc4330_left (c++ function)": [[0, "_CPPv412tmc4330_leftP14TMC4330TypeDef7int32_t"]], "tmc4330_moveby (c++ function)": [[0, "_CPPv414tmc4330_moveByP14TMC4330TypeDefP7int32_t8uint32_t"]], "tmc4330_moveto (c++ function)": [[0, "_CPPv414tmc4330_moveToP14TMC4330TypeDef7int32_t8uint32_t"]], "tmc4330_movetonextfullstep (c++ function)": [[0, "_CPPv426tmc4330_moveToNextFullstepP14TMC4330TypeDef"]], "tmc4330_periodicjob (c++ function)": [[0, "_CPPv419tmc4330_periodicJobP14TMC4330TypeDef8uint32_t"]], "tmc4330_readint (c++ function)": [[0, "_CPPv415tmc4330_readIntP14TMC4330TypeDef7uint8_t"]], "tmc4330_readwritearray (c++ function)": [[0, "_CPPv422tmc4330_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc4330_readwritecover (c++ function)": [[0, "_CPPv422tmc4330_readWriteCoverP14TMC4330TypeDefP7uint8_t6size_t"]], "tmc4330_reset (c++ function)": [[0, "_CPPv413tmc4330_resetP14TMC4330TypeDef"]], "tmc4330_restore (c++ function)": [[0, "_CPPv415tmc4330_restoreP14TMC4330TypeDef"]], "tmc4330_right (c++ function)": [[0, "_CPPv413tmc4330_rightP14TMC4330TypeDef7int32_t"]], "tmc4330_rotate (c++ function)": [[0, "_CPPv414tmc4330_rotateP14TMC4330TypeDef7int32_t"]], "tmc4330_setcallback (c++ function)": [[0, "_CPPv419tmc4330_setCallbackP14TMC4330TypeDef16tmc4330_callback"]], "tmc4330_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc4330_setRegisterResetStateP14TMC4330TypeDefPK7int32_t"]], "tmc4330_stop (c++ function)": [[0, "_CPPv412tmc4330_stopP14TMC4330TypeDef"]], "tmc4330_writeconfiguration (c++ function)": [[0, "_CPPv426tmc4330_writeConfigurationP14TMC4330TypeDef"]], "tmc4330_writedatagram (c++ function)": [[0, "_CPPv421tmc4330_writeDatagramP14TMC4330TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc4330_writeint (c++ function)": [[0, "_CPPv416tmc4330_writeIntP14TMC4330TypeDef7uint8_t7int32_t"]], "tmc4331_calibrateclosedloop (c++ function)": [[0, "_CPPv427tmc4331_calibrateClosedLoopP14TMC4331TypeDef7uint8_t"]], "tmc4331_callback (c++ type)": [[0, "_CPPv416tmc4331_callback"]], "tmc4331_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc4331_defaultRegisterAccess"]], "tmc4331_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc4331_defaultRegisterResetState"]], "tmc4331_discardvelocitydecimals (c++ function)": [[0, "_CPPv431tmc4331_discardVelocityDecimals7int32_t"]], "tmc4331_init (c++ function)": [[0, "_CPPv412tmc4331_initP14TMC4331TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc4331_left (c++ function)": [[0, "_CPPv412tmc4331_leftP14TMC4331TypeDef7int32_t"]], "tmc4331_moveby (c++ function)": [[0, "_CPPv414tmc4331_moveByP14TMC4331TypeDefP7int32_t8uint32_t"]], "tmc4331_moveto (c++ function)": [[0, "_CPPv414tmc4331_moveToP14TMC4331TypeDef7int32_t8uint32_t"]], "tmc4331_periodicjob (c++ function)": [[0, "_CPPv419tmc4331_periodicJobP14TMC4331TypeDef8uint32_t"]], "tmc4331_readint (c++ function)": [[0, "_CPPv415tmc4331_readIntP14TMC4331TypeDef7uint8_t"]], "tmc4331_readwritearray (c++ function)": [[0, "_CPPv422tmc4331_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc4331_readwritecover (c++ function)": [[0, "_CPPv422tmc4331_readWriteCoverP14TMC4331TypeDefP7uint8_t6size_t"]], "tmc4331_reset (c++ function)": [[0, "_CPPv413tmc4331_resetP14TMC4331TypeDef"]], "tmc4331_restore (c++ function)": [[0, "_CPPv415tmc4331_restoreP14TMC4331TypeDef"]], "tmc4331_right (c++ function)": [[0, "_CPPv413tmc4331_rightP14TMC4331TypeDef7int32_t"]], "tmc4331_rotate (c++ function)": [[0, "_CPPv414tmc4331_rotateP14TMC4331TypeDef7int32_t"]], "tmc4331_setcallback (c++ function)": [[0, "_CPPv419tmc4331_setCallbackP14TMC4331TypeDef16tmc4331_callback"]], "tmc4331_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc4331_setRegisterResetStateP14TMC4331TypeDefPK7int32_t"]], "tmc4331_stop (c++ function)": [[0, "_CPPv412tmc4331_stopP14TMC4331TypeDef"]], "tmc4331_writeconfiguration (c++ function)": [[0, "_CPPv426tmc4331_writeConfigurationP14TMC4331TypeDef"]], "tmc4331_writedatagram (c++ function)": [[0, "_CPPv421tmc4331_writeDatagramP14TMC4331TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc4331_writeint (c++ function)": [[0, "_CPPv416tmc4331_writeIntP14TMC4331TypeDef7uint8_t7int32_t"]], "tmc4361a_registerconstants (c++ member)": [[0, "_CPPv426tmc4361A_RegisterConstants"]], "tmc4361a_calibrateclosedloop (c++ function)": [[0, "_CPPv428tmc4361A_calibrateClosedLoopP15TMC4361ATypeDef7uint8_t"]], "tmc4361a_callback (c++ type)": [[0, "_CPPv417tmc4361A_callback"]], "tmc4361a_defaultregisteraccess (c++ member)": [[0, "_CPPv430tmc4361A_defaultRegisterAccess"]], "tmc4361a_defaultregisterresetstate (c++ member)": [[0, "_CPPv434tmc4361A_defaultRegisterResetState"]], "tmc4361a_discardvelocitydecimals (c++ function)": [[0, "_CPPv432tmc4361A_discardVelocityDecimals7int32_t"]], "tmc4361a_fillshadowregisters (c++ function)": [[0, "_CPPv428tmc4361A_fillShadowRegistersP15TMC4361ATypeDef"]], "tmc4361a_init (c++ function)": [[0, "_CPPv413tmc4361A_initP15TMC4361ATypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc4361a_left (c++ function)": [[0, "_CPPv413tmc4361A_leftP15TMC4361ATypeDef7int32_t"]], "tmc4361a_moveby (c++ function)": [[0, "_CPPv415tmc4361A_moveByP15TMC4361ATypeDefP7int32_t8uint32_t"]], "tmc4361a_moveto (c++ function)": [[0, "_CPPv415tmc4361A_moveToP15TMC4361ATypeDef7int32_t8uint32_t"]], "tmc4361a_movetonextfullstep (c++ function)": [[0, "_CPPv427tmc4361A_moveToNextFullstepP15TMC4361ATypeDef"]], "tmc4361a_periodicjob (c++ function)": [[0, "_CPPv420tmc4361A_periodicJobP15TMC4361ATypeDef8uint32_t"]], "tmc4361a_readint (c++ function)": [[0, "_CPPv416tmc4361A_readIntP15TMC4361ATypeDef7uint8_t"]], "tmc4361a_readwritearray (c++ function)": [[0, "_CPPv423tmc4361A_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc4361a_readwritecover (c++ function)": [[0, "_CPPv423tmc4361A_readWriteCoverP15TMC4361ATypeDefP7uint8_t6size_t"]], "tmc4361a_reset (c++ function)": [[0, "_CPPv414tmc4361A_resetP15TMC4361ATypeDef"]], "tmc4361a_restore (c++ function)": [[0, "_CPPv416tmc4361A_restoreP15TMC4361ATypeDef"]], "tmc4361a_right (c++ function)": [[0, "_CPPv414tmc4361A_rightP15TMC4361ATypeDef7int32_t"]], "tmc4361a_rotate (c++ function)": [[0, "_CPPv415tmc4361A_rotateP15TMC4361ATypeDef7int32_t"]], "tmc4361a_setcallback (c++ function)": [[0, "_CPPv420tmc4361A_setCallbackP15TMC4361ATypeDef17tmc4361A_callback"]], "tmc4361a_setregisterresetstate (c++ function)": [[0, "_CPPv430tmc4361A_setRegisterResetStateP15TMC4361ATypeDefPK7int32_t"]], "tmc4361a_stop (c++ function)": [[0, "_CPPv413tmc4361A_stopP15TMC4361ATypeDef"]], "tmc4361a_writeconfiguration (c++ function)": [[0, "_CPPv427tmc4361A_writeConfigurationP15TMC4361ATypeDef"]], "tmc4361a_writedatagram (c++ function)": [[0, "_CPPv422tmc4361A_writeDatagramP15TMC4361ATypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc4361a_writeint (c++ function)": [[0, "_CPPv417tmc4361A_writeIntP15TMC4361ATypeDef7uint8_t7int32_t"]], "tmc43xx_vmaxmodified (c++ member)": [[0, "_CPPv420tmc43xx_VMaxModified"]], "tmc43xx_clearbits (c++ function)": [[0, "_CPPv417tmc43xx_clearBits7uint8_t7uint8_t8uint32_t"]], "tmc43xx_gethomeinput (c++ function)": [[0, "_CPPv420tmc43xx_getHomeInput7uint8_t"]], "tmc43xx_hardstop (c++ function)": [[0, "_CPPv416tmc43xx_hardStop7uint8_t"]], "tmc43xx_init (c++ function)": [[0, "_CPPv412tmc43xx_init7uint8_t"]], "tmc43xx_movetonextfullstep (c++ function)": [[0, "_CPPv426tmc43xx_moveToNextFullstep7uint8_t"]], "tmc43xx_peekevents (c++ function)": [[0, "_CPPv418tmc43xx_peekEvents7uint8_t"]], "tmc43xx_readandclearevents (c++ function)": [[0, "_CPPv426tmc43xx_readAndClearEvents7uint8_t8uint32_t"]], "tmc43xx_readint (c++ function)": [[0, "_CPPv415tmc43xx_readInt7uint8_t7uint8_t"]], "tmc43xx_setbits (c++ function)": [[0, "_CPPv415tmc43xx_setBits7uint8_t7uint8_t8uint32_t"]], "tmc43xx_spi_readint (c++ function)": [[0, "_CPPv419tmc43xx_spi_readInt7uint8_t7uint8_t"]], "tmc43xx_spi_writeint (c++ function)": [[0, "_CPPv420tmc43xx_spi_writeInt7uint8_t7uint8_t7int32_t"]], "tmc43xx_writebits (c++ function)": [[0, "_CPPv417tmc43xx_writeBits7uint8_t7uint8_t8uint32_t7uint8_t7uint8_t"]], "tmc43xx_writebytes (c++ function)": [[0, "_CPPv418tmc43xx_writeBytes7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc43xx_writeint (c++ function)": [[0, "_CPPv416tmc43xx_writeInt7uint8_t7uint8_t7int32_t"]], "tmc4671_checkencderinitialization (c++ function)": [[0, "_CPPv433tmc4671_checkEncderInitialization7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t"]], "tmc4671_disablepwm (c++ function)": [[0, "_CPPv418tmc4671_disablePWM7uint8_t"]], "tmc4671_doencoderinitializationmode0 (c++ function)": [[0, "_CPPv436tmc4671_doEncoderInitializationMode07uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP8uint16_tP8uint32_tP7int16_t"]], "tmc4671_doencoderinitializationmode2 (c++ function)": [[0, "_CPPv436tmc4671_doEncoderInitializationMode27uint8_tP7uint8_tP8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_t"]], "tmc4671_getactualflux_ma (c++ function)": [[0, "_CPPv424tmc4671_getActualFlux_mA7uint8_t8uint16_t"]], "tmc4671_getactualflux_raw (c++ function)": [[0, "_CPPv425tmc4671_getActualFlux_raw7uint8_t"]], "tmc4671_getactualposition (c++ function)": [[0, "_CPPv425tmc4671_getActualPosition7uint8_t"]], "tmc4671_getactualrampposition (c++ function)": [[0, "_CPPv429tmc4671_getActualRampPosition7uint8_t"]], "tmc4671_getactualramptorque_ma (c++ function)": [[0, "_CPPv430tmc4671_getActualRampTorque_mA7uint8_t8uint16_t"]], "tmc4671_getactualramptorque_raw (c++ function)": [[0, "_CPPv431tmc4671_getActualRampTorque_raw7uint8_t"]], "tmc4671_getactualrampvelocity (c++ function)": [[0, "_CPPv429tmc4671_getActualRampVelocity7uint8_t"]], "tmc4671_getactualtorquefluxsum_ma (c++ function)": [[0, "_CPPv433tmc4671_getActualTorqueFluxSum_mA7uint8_t8uint16_t"]], "tmc4671_getactualtorque_ma (c++ function)": [[0, "_CPPv426tmc4671_getActualTorque_mA7uint8_t8uint16_t"]], "tmc4671_getactualtorque_raw (c++ function)": [[0, "_CPPv427tmc4671_getActualTorque_raw7uint8_t"]], "tmc4671_getactualvelocity (c++ function)": [[0, "_CPPv425tmc4671_getActualVelocity7uint8_t"]], "tmc4671_getadci0offset (c++ function)": [[0, "_CPPv422tmc4671_getAdcI0Offset7uint8_t"]], "tmc4671_getadci1offset (c++ function)": [[0, "_CPPv422tmc4671_getAdcI1Offset7uint8_t"]], "tmc4671_getmotortype (c++ function)": [[0, "_CPPv420tmc4671_getMotorType7uint8_t"]], "tmc4671_getpolepairs (c++ function)": [[0, "_CPPv420tmc4671_getPolePairs7uint8_t"]], "tmc4671_gets16circledifference (c++ function)": [[0, "_CPPv430tmc4671_getS16CircleDifference7int16_t7int16_t"]], "tmc4671_gettargetflux_ma (c++ function)": [[0, "_CPPv424tmc4671_getTargetFlux_mA7uint8_t8uint16_t"]], "tmc4671_gettargetflux_raw (c++ function)": [[0, "_CPPv425tmc4671_getTargetFlux_raw7uint8_t"]], "tmc4671_gettargetposition (c++ function)": [[0, "_CPPv425tmc4671_getTargetPosition7uint8_t"]], "tmc4671_gettargettorquefluxsum_ma (c++ function)": [[0, "_CPPv433tmc4671_getTargetTorqueFluxSum_mA7uint8_t8uint16_t"]], "tmc4671_gettargettorque_ma (c++ function)": [[0, "_CPPv426tmc4671_getTargetTorque_mA7uint8_t8uint16_t"]], "tmc4671_gettargettorque_raw (c++ function)": [[0, "_CPPv427tmc4671_getTargetTorque_raw7uint8_t"]], "tmc4671_gettargetvelocity (c++ function)": [[0, "_CPPv425tmc4671_getTargetVelocity7uint8_t"]], "tmc4671_gettorquefluxlimit_ma (c++ function)": [[0, "_CPPv429tmc4671_getTorqueFluxLimit_mA7uint8_t8uint16_t"]], "tmc4671_periodicjob (c++ function)": [[0, "_CPPv419tmc4671_periodicJob7uint8_t8uint32_t7uint8_tP7uint8_t8uint16_tP8uint16_t8uint16_tP7int16_tP7int16_tP7int16_tP8uint16_tP8uint32_tP7int16_t"]], "tmc4671_readfieldwithdependency (c++ function)": [[0, "_CPPv431tmc4671_readFieldWithDependency7uint8_t7uint8_t7uint8_t8uint32_t8uint32_t7uint8_t"]], "tmc4671_readint (c++ function)": [[0, "_CPPv415tmc4671_readInt7uint8_t7uint8_t"]], "tmc4671_readregister16bitvalue (c++ function)": [[0, "_CPPv430tmc4671_readRegister16BitValue7uint8_t7uint8_t7uint8_t"]], "tmc4671_readwritebyte (c++ function)": [[0, "_CPPv421tmc4671_readwriteByte7uint8_t7uint8_t7uint8_t"]], "tmc4671_setabsoluttargetposition (c++ function)": [[0, "_CPPv432tmc4671_setAbsolutTargetPosition7uint8_t7int32_t"]], "tmc4671_setactualposition (c++ function)": [[0, "_CPPv425tmc4671_setActualPosition7uint8_t7int32_t"]], "tmc4671_setadci0offset (c++ function)": [[0, "_CPPv422tmc4671_setAdcI0Offset7uint8_t8uint16_t"]], "tmc4671_setadci1offset (c++ function)": [[0, "_CPPv422tmc4671_setAdcI1Offset7uint8_t8uint16_t"]], "tmc4671_setmotortype (c++ function)": [[0, "_CPPv420tmc4671_setMotorType7uint8_t7uint8_t"]], "tmc4671_setpolepairs (c++ function)": [[0, "_CPPv420tmc4671_setPolePairs7uint8_t7uint8_t"]], "tmc4671_setpositionpi (c++ function)": [[0, "_CPPv421tmc4671_setPositionPI7uint8_t8uint16_t8uint16_t"]], "tmc4671_setrelativetargetposition (c++ function)": [[0, "_CPPv433tmc4671_setRelativeTargetPosition7uint8_t7int32_t"]], "tmc4671_settargetflux_ma (c++ function)": [[0, "_CPPv424tmc4671_setTargetFlux_mA7uint8_t8uint16_t7int32_t"]], "tmc4671_settargetflux_raw (c++ function)": [[0, "_CPPv425tmc4671_setTargetFlux_raw7uint8_t7int32_t"]], "tmc4671_settargettorque_ma (c++ function)": [[0, "_CPPv426tmc4671_setTargetTorque_mA7uint8_t8uint16_t7int32_t"]], "tmc4671_settargettorque_raw (c++ function)": [[0, "_CPPv427tmc4671_setTargetTorque_raw7uint8_t7int32_t"]], "tmc4671_settargetvelocity (c++ function)": [[0, "_CPPv425tmc4671_setTargetVelocity7uint8_t7int32_t"]], "tmc4671_settorquefluxlimit_ma (c++ function)": [[0, "_CPPv429tmc4671_setTorqueFluxLimit_mA7uint8_t8uint16_t7int32_t"]], "tmc4671_settorquefluxpi (c++ function)": [[0, "_CPPv423tmc4671_setTorqueFluxPI7uint8_t8uint16_t8uint16_t"]], "tmc4671_setvelocitypi (c++ function)": [[0, "_CPPv421tmc4671_setVelocityPI7uint8_t8uint16_t8uint16_t"]], "tmc4671_startencoderinitialization (c++ function)": [[0, "_CPPv434tmc4671_startEncoderInitialization7uint8_tP7uint8_tP7uint8_t"]], "tmc4671_switchtomotionmode (c++ function)": [[0, "_CPPv426tmc4671_switchToMotionMode7uint8_t7uint8_t"]], "tmc4671_updatephiselectionandinitialize (c++ function)": [[0, "_CPPv439tmc4671_updatePhiSelectionAndInitialize7uint8_t7uint8_t7uint8_t7uint8_tP7uint8_t"]], "tmc4671_writeint (c++ function)": [[0, "_CPPv416tmc4671_writeInt7uint8_t7uint8_t7int32_t"]], "tmc4671_writeregister16bitvalue (c++ function)": [[0, "_CPPv431tmc4671_writeRegister16BitValue7uint8_t7uint8_t7uint8_t8uint16_t"]], "tmc5031_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc5031_defaultRegisterAccess"]], "tmc5031_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc5031_defaultRegisterResetState"]], "tmc5031_initconfig (c++ function)": [[0, "_CPPv418tmc5031_initConfigP14TMC5031TypeDef"]], "tmc5031_periodicjob (c++ function)": [[0, "_CPPv419tmc5031_periodicJob7uint8_t8uint32_tP14TMC5031TypeDefP20ConfigurationTypeDef"]], "tmc5031_readint (c++ function)": [[0, "_CPPv415tmc5031_readInt7uint8_t7uint8_t"]], "tmc5031_reset (c++ function)": [[0, "_CPPv413tmc5031_resetP20ConfigurationTypeDef"]], "tmc5031_restore (c++ function)": [[0, "_CPPv415tmc5031_restoreP20ConfigurationTypeDef"]], "tmc5031_writeconfiguration (c++ function)": [[0, "_CPPv426tmc5031_writeConfigurationP14TMC5031TypeDefP20ConfigurationTypeDef"]], "tmc5031_writedatagram (c++ function)": [[0, "_CPPv421tmc5031_writeDatagram7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc5031_writeint (c++ function)": [[0, "_CPPv416tmc5031_writeInt7uint8_t7uint8_ti"]], "tmc5041_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc5041_defaultRegisterAccess"]], "tmc5041_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc5041_defaultRegisterResetState"]], "tmc5041_init (c++ function)": [[0, "_CPPv412tmc5041_initP14TMC5041TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc5041_periodicjob (c++ function)": [[0, "_CPPv419tmc5041_periodicJobP14TMC5041TypeDef8uint32_t"]], "tmc5041_readint (c++ function)": [[0, "_CPPv415tmc5041_readIntP14TMC5041TypeDef7uint8_t"]], "tmc5041_readwritearray (c++ function)": [[0, "_CPPv422tmc5041_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc5041_reset (c++ function)": [[0, "_CPPv413tmc5041_resetP14TMC5041TypeDef"]], "tmc5041_restore (c++ function)": [[0, "_CPPv415tmc5041_restoreP14TMC5041TypeDef"]], "tmc5041_writeconfiguration (c++ function)": [[0, "_CPPv426tmc5041_writeConfigurationP14TMC5041TypeDef"]], "tmc5041_writedatagram (c++ function)": [[0, "_CPPv421tmc5041_writeDatagramP14TMC5041TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc5041_writeint (c++ function)": [[0, "_CPPv416tmc5041_writeIntP14TMC5041TypeDef7uint8_t7int32_t"]], "tmc5062_registerconstants (c++ member)": [[0, "_CPPv425tmc5062_RegisterConstants"]], "tmc5062_callback (c++ type)": [[0, "_CPPv416tmc5062_callback"]], "tmc5062_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc5062_defaultRegisterAccess"]], "tmc5062_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc5062_defaultRegisterResetState"]], "tmc5062_fillshadowregisters (c++ function)": [[0, "_CPPv427tmc5062_fillShadowRegistersP14TMC5062TypeDef"]], "tmc5062_init (c++ function)": [[0, "_CPPv412tmc5062_initP14TMC5062TypeDefP20ConfigurationTypeDefPK7int32_t7uint8_t7uint8_t8uint32_t"]], "tmc5062_left (c++ function)": [[0, "_CPPv412tmc5062_leftP14TMC5062TypeDef7uint8_t7int32_t"]], "tmc5062_moveby (c++ function)": [[0, "_CPPv414tmc5062_moveByP14TMC5062TypeDef7uint8_t8uint32_tP7int32_t"]], "tmc5062_moveto (c++ function)": [[0, "_CPPv414tmc5062_moveToP14TMC5062TypeDef7uint8_t7int32_t8uint32_t"]], "tmc5062_periodicjob (c++ function)": [[0, "_CPPv419tmc5062_periodicJobP14TMC5062TypeDef8uint32_t"]], "tmc5062_readint (c++ function)": [[0, "_CPPv415tmc5062_readIntP14TMC5062TypeDef7uint8_t7uint8_t"]], "tmc5062_readwrite (c++ function)": [[0, "_CPPv417tmc5062_readWrite7uint8_t7uint8_t7uint8_t"]], "tmc5062_reset (c++ function)": [[0, "_CPPv413tmc5062_resetP14TMC5062TypeDef"]], "tmc5062_restore (c++ function)": [[0, "_CPPv415tmc5062_restoreP14TMC5062TypeDef"]], "tmc5062_right (c++ function)": [[0, "_CPPv413tmc5062_rightP14TMC5062TypeDef7uint8_t7int32_t"]], "tmc5062_rotate (c++ function)": [[0, "_CPPv414tmc5062_rotateP14TMC5062TypeDef7uint8_t7int32_t"]], "tmc5062_setcallback (c++ function)": [[0, "_CPPv419tmc5062_setCallbackP14TMC5062TypeDef16tmc5062_callback"]], "tmc5062_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc5062_setRegisterResetStateP14TMC5062TypeDefPK7int32_t"]], "tmc5062_stop (c++ function)": [[0, "_CPPv412tmc5062_stopP14TMC5062TypeDef7uint8_t"]], "tmc5062_writeint (c++ function)": [[0, "_CPPv416tmc5062_writeIntP14TMC5062TypeDef7uint8_t7uint8_t7int32_t"]], "tmc5072_registerconstants (c++ member)": [[0, "_CPPv425tmc5072_RegisterConstants"]], "tmc5072_callback (c++ type)": [[0, "_CPPv416tmc5072_callback"]], "tmc5072_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc5072_defaultRegisterAccess"]], "tmc5072_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc5072_defaultRegisterResetState"]], "tmc5072_fillshadowregisters (c++ function)": [[0, "_CPPv427tmc5072_fillShadowRegistersP14TMC5072TypeDef"]], "tmc5072_init (c++ function)": [[0, "_CPPv412tmc5072_initP14TMC5072TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc5072_left (c++ function)": [[0, "_CPPv412tmc5072_leftP14TMC5072TypeDef7uint8_t7int32_t"]], "tmc5072_moveby (c++ function)": [[0, "_CPPv414tmc5072_moveByP14TMC5072TypeDef7uint8_t8uint32_tP7int32_t"]], "tmc5072_moveto (c++ function)": [[0, "_CPPv414tmc5072_moveToP14TMC5072TypeDef7uint8_t7int32_t8uint32_t"]], "tmc5072_periodicjob (c++ function)": [[0, "_CPPv419tmc5072_periodicJobP14TMC5072TypeDef8uint32_t"]], "tmc5072_readint (c++ function)": [[0, "_CPPv415tmc5072_readIntP14TMC5072TypeDef7uint8_t"]], "tmc5072_readwritearray (c++ function)": [[0, "_CPPv422tmc5072_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc5072_reset (c++ function)": [[0, "_CPPv413tmc5072_resetP14TMC5072TypeDef"]], "tmc5072_restore (c++ function)": [[0, "_CPPv415tmc5072_restoreP14TMC5072TypeDef"]], "tmc5072_right (c++ function)": [[0, "_CPPv413tmc5072_rightP14TMC5072TypeDef7uint8_t7int32_t"]], "tmc5072_rotate (c++ function)": [[0, "_CPPv414tmc5072_rotateP14TMC5072TypeDef7uint8_t7int32_t"]], "tmc5072_setcallback (c++ function)": [[0, "_CPPv419tmc5072_setCallbackP14TMC5072TypeDef16tmc5072_callback"]], "tmc5072_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc5072_setRegisterResetStateP14TMC5072TypeDefPK7int32_t"]], "tmc5072_stop (c++ function)": [[0, "_CPPv412tmc5072_stopP14TMC5072TypeDef7uint8_t"]], "tmc5072_writedatagram (c++ function)": [[0, "_CPPv421tmc5072_writeDatagramP14TMC5072TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc5072_writeint (c++ function)": [[0, "_CPPv416tmc5072_writeIntP14TMC5072TypeDef7uint8_t7int32_t"]], "tmc5130_registerconstants (c++ member)": [[0, "_CPPv425tmc5130_RegisterConstants"]], "tmc5130_callback (c++ type)": [[0, "_CPPv416tmc5130_callback"]], "tmc5130_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc5130_defaultRegisterAccess"]], "tmc5130_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc5130_defaultRegisterResetState"]], "tmc5130_fillshadowregisters (c++ function)": [[0, "_CPPv427tmc5130_fillShadowRegistersP14TMC5130TypeDef"]], "tmc5130_init (c++ function)": [[0, "_CPPv412tmc5130_initP14TMC5130TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc5130_left (c++ function)": [[0, "_CPPv412tmc5130_leftP14TMC5130TypeDef8uint32_t"]], "tmc5130_moveby (c++ function)": [[0, "_CPPv414tmc5130_moveByP14TMC5130TypeDefP7int32_t8uint32_t"]], "tmc5130_moveto (c++ function)": [[0, "_CPPv414tmc5130_moveToP14TMC5130TypeDef7int32_t8uint32_t"]], "tmc5130_periodicjob (c++ function)": [[0, "_CPPv419tmc5130_periodicJobP14TMC5130TypeDef8uint32_t"]], "tmc5130_readint (c++ function)": [[0, "_CPPv415tmc5130_readIntP14TMC5130TypeDef7uint8_t"]], "tmc5130_readwritearray (c++ function)": [[0, "_CPPv422tmc5130_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc5130_reset (c++ function)": [[0, "_CPPv413tmc5130_resetP14TMC5130TypeDef"]], "tmc5130_restore (c++ function)": [[0, "_CPPv415tmc5130_restoreP14TMC5130TypeDef"]], "tmc5130_right (c++ function)": [[0, "_CPPv413tmc5130_rightP14TMC5130TypeDef8uint32_t"]], "tmc5130_rotate (c++ function)": [[0, "_CPPv414tmc5130_rotateP14TMC5130TypeDef7int32_t"]], "tmc5130_setcallback (c++ function)": [[0, "_CPPv419tmc5130_setCallbackP14TMC5130TypeDef16tmc5130_callback"]], "tmc5130_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc5130_setRegisterResetStateP14TMC5130TypeDefPK7int32_t"]], "tmc5130_spi_readwrite (c++ function)": [[0, "_CPPv421tmc5130_spi_readWrite7uint8_t7uint8_t"]], "tmc5130_stop (c++ function)": [[0, "_CPPv412tmc5130_stopP14TMC5130TypeDef"]], "tmc5130_writedatagram (c++ function)": [[0, "_CPPv421tmc5130_writeDatagramP14TMC5130TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc5130_writeint (c++ function)": [[0, "_CPPv416tmc5130_writeIntP14TMC5130TypeDef7uint8_t7int32_t"]], "tmc5160_registerconstants (c++ member)": [[0, "_CPPv425tmc5160_RegisterConstants"]], "tmc5160_callback (c++ type)": [[0, "_CPPv416tmc5160_callback"]], "tmc5160_consistencycheck (c++ function)": [[0, "_CPPv424tmc5160_consistencyCheckP14TMC5160TypeDef"]], "tmc5160_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc5160_defaultRegisterAccess"]], "tmc5160_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc5160_defaultRegisterResetState"]], "tmc5160_fillshadowregisters (c++ function)": [[0, "_CPPv427tmc5160_fillShadowRegistersP14TMC5160TypeDef"]], "tmc5160_init (c++ function)": [[0, "_CPPv412tmc5160_initP14TMC5160TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc5160_left (c++ function)": [[0, "_CPPv412tmc5160_leftP14TMC5160TypeDef8uint32_t"]], "tmc5160_moveby (c++ function)": [[0, "_CPPv414tmc5160_moveByP14TMC5160TypeDefP7int32_t8uint32_t"]], "tmc5160_moveto (c++ function)": [[0, "_CPPv414tmc5160_moveToP14TMC5160TypeDef7int32_t8uint32_t"]], "tmc5160_periodicjob (c++ function)": [[0, "_CPPv419tmc5160_periodicJobP14TMC5160TypeDef8uint32_t"]], "tmc5160_readint (c++ function)": [[0, "_CPPv415tmc5160_readIntP14TMC5160TypeDef7uint8_t"]], "tmc5160_readwritearray (c++ function)": [[0, "_CPPv422tmc5160_readWriteArray7uint8_tP7uint8_t6size_t"]], "tmc5160_reset (c++ function)": [[0, "_CPPv413tmc5160_resetP14TMC5160TypeDef"]], "tmc5160_restore (c++ function)": [[0, "_CPPv415tmc5160_restoreP14TMC5160TypeDef"]], "tmc5160_right (c++ function)": [[0, "_CPPv413tmc5160_rightP14TMC5160TypeDef8uint32_t"]], "tmc5160_rotate (c++ function)": [[0, "_CPPv414tmc5160_rotateP14TMC5160TypeDef7int32_t"]], "tmc5160_setcallback (c++ function)": [[0, "_CPPv419tmc5160_setCallbackP14TMC5160TypeDef16tmc5160_callback"]], "tmc5160_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc5160_setRegisterResetStateP14TMC5160TypeDefPK7int32_t"]], "tmc5160_stop (c++ function)": [[0, "_CPPv412tmc5160_stopP14TMC5160TypeDef"]], "tmc5160_writedatagram (c++ function)": [[0, "_CPPv421tmc5160_writeDatagramP14TMC5160TypeDef7uint8_t7uint8_t7uint8_t7uint8_t7uint8_t"]], "tmc5160_writeint (c++ function)": [[0, "_CPPv416tmc5160_writeIntP14TMC5160TypeDef7uint8_t7int32_t"]], "tmc5240_registerconstants (c++ member)": [[0, "_CPPv425tmc5240_RegisterConstants"]], "tmc5240_callback (c++ type)": [[0, "_CPPv416tmc5240_callback"]], "tmc5240_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc5240_defaultRegisterAccess"]], "tmc5240_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc5240_defaultRegisterResetState"]], "tmc5240_getslaveaddress (c++ function)": [[0, "_CPPv423tmc5240_getSlaveAddressP14TMC5240TypeDef"]], "tmc5240_init (c++ function)": [[0, "_CPPv412tmc5240_initP14TMC5240TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc5240_left (c++ function)": [[0, "_CPPv412tmc5240_leftP14TMC5240TypeDef8uint32_t"]], "tmc5240_moveby (c++ function)": [[0, "_CPPv414tmc5240_moveByP14TMC5240TypeDefP7int32_t8uint32_t"]], "tmc5240_moveto (c++ function)": [[0, "_CPPv414tmc5240_moveToP14TMC5240TypeDef7int32_t8uint32_t"]], "tmc5240_periodicjob (c++ function)": [[0, "_CPPv419tmc5240_periodicJobP14TMC5240TypeDef8uint32_t"]], "tmc5240_readint (c++ function)": [[0, "_CPPv415tmc5240_readIntP14TMC5240TypeDef7uint8_t"]], "tmc5240_reset (c++ function)": [[0, "_CPPv413tmc5240_resetP14TMC5240TypeDef"]], "tmc5240_restore (c++ function)": [[0, "_CPPv415tmc5240_restoreP14TMC5240TypeDef"]], "tmc5240_right (c++ function)": [[0, "_CPPv413tmc5240_rightP14TMC5240TypeDef8uint32_t"]], "tmc5240_rotate (c++ function)": [[0, "_CPPv414tmc5240_rotateP14TMC5240TypeDef7int32_t"]], "tmc5240_setcallback (c++ function)": [[0, "_CPPv419tmc5240_setCallbackP14TMC5240TypeDef16tmc5240_callback"]], "tmc5240_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc5240_setRegisterResetStateP14TMC5240TypeDefPK7int32_t"]], "tmc5240_setslaveaddress (c++ function)": [[0, "_CPPv423tmc5240_setSlaveAddressP14TMC5240TypeDef7uint8_t"]], "tmc5240_stop (c++ function)": [[0, "_CPPv412tmc5240_stopP14TMC5240TypeDef"]], "tmc5240_writeint (c++ function)": [[0, "_CPPv416tmc5240_writeIntP14TMC5240TypeDef7uint8_t7int32_t"]], "tmc5271_registerconstants (c++ member)": [[0, "_CPPv425tmc5271_RegisterConstants"]], "tmc5271_callback (c++ type)": [[0, "_CPPv416tmc5271_callback"]], "tmc5271_consistencycheck (c++ function)": [[0, "_CPPv424tmc5271_consistencyCheckP14TMC5271TypeDef"]], "tmc5271_getslaveaddress (c++ function)": [[0, "_CPPv423tmc5271_getSlaveAddressP14TMC5271TypeDef"]], "tmc5271_init (c++ function)": [[0, "_CPPv412tmc5271_initP14TMC5271TypeDef7uint8_tP20ConfigurationTypeDef"]], "tmc5271_left (c++ function)": [[0, "_CPPv412tmc5271_leftP14TMC5271TypeDef7uint8_t7int32_t"]], "tmc5271_moveby (c++ function)": [[0, "_CPPv414tmc5271_moveByP14TMC5271TypeDef7uint8_t8uint32_tP7int32_t"]], "tmc5271_moveto (c++ function)": [[0, "_CPPv414tmc5271_moveToP14TMC5271TypeDef7uint8_t7int32_t8uint32_t"]], "tmc5271_periodicjob (c++ function)": [[0, "_CPPv419tmc5271_periodicJobP14TMC5271TypeDef8uint32_t"]], "tmc5271_readint (c++ function)": [[0, "_CPPv415tmc5271_readIntP14TMC5271TypeDef7uint8_t"]], "tmc5271_reset (c++ function)": [[0, "_CPPv413tmc5271_resetP14TMC5271TypeDef"]], "tmc5271_restore (c++ function)": [[0, "_CPPv415tmc5271_restoreP14TMC5271TypeDef"]], "tmc5271_right (c++ function)": [[0, "_CPPv413tmc5271_rightP14TMC5271TypeDef7uint8_t7int32_t"]], "tmc5271_rotate (c++ function)": [[0, "_CPPv414tmc5271_rotateP14TMC5271TypeDef7uint8_t7int32_t"]], "tmc5271_setcallback (c++ function)": [[0, "_CPPv419tmc5271_setCallbackP14TMC5271TypeDef16tmc5271_callback"]], "tmc5271_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc5271_setRegisterResetStateP14TMC5271TypeDefPK7int32_t"]], "tmc5271_setslaveaddress (c++ function)": [[0, "_CPPv423tmc5271_setSlaveAddressP14TMC5271TypeDef7uint8_t"]], "tmc5271_stop (c++ function)": [[0, "_CPPv412tmc5271_stopP14TMC5271TypeDef7uint8_t"]], "tmc5271_writeint (c++ function)": [[0, "_CPPv416tmc5271_writeIntP14TMC5271TypeDef7uint8_t7int32_t"]], "tmc5272_callback (c++ type)": [[0, "_CPPv416tmc5272_callback"]], "tmc5272_consistencycheck (c++ function)": [[0, "_CPPv424tmc5272_consistencyCheckP14TMC5272TypeDef"]], "tmc5272_getslaveaddress (c++ function)": [[0, "_CPPv423tmc5272_getSlaveAddressP14TMC5272TypeDef"]], "tmc5272_init (c++ function)": [[0, "_CPPv412tmc5272_initP14TMC5272TypeDef7uint8_tP20ConfigurationTypeDef"]], "tmc5272_left (c++ function)": [[0, "_CPPv412tmc5272_leftP14TMC5272TypeDef7uint8_t7int32_t"]], "tmc5272_moveby (c++ function)": [[0, "_CPPv414tmc5272_moveByP14TMC5272TypeDef7uint8_t8uint32_tP7int32_t"]], "tmc5272_moveto (c++ function)": [[0, "_CPPv414tmc5272_moveToP14TMC5272TypeDef7uint8_t7int32_t8uint32_t"]], "tmc5272_periodicjob (c++ function)": [[0, "_CPPv419tmc5272_periodicJobP14TMC5272TypeDef8uint32_t"]], "tmc5272_readint (c++ function)": [[0, "_CPPv415tmc5272_readIntP14TMC5272TypeDef7uint8_t"]], "tmc5272_reset (c++ function)": [[0, "_CPPv413tmc5272_resetP14TMC5272TypeDef"]], "tmc5272_restore (c++ function)": [[0, "_CPPv415tmc5272_restoreP14TMC5272TypeDef"]], "tmc5272_right (c++ function)": [[0, "_CPPv413tmc5272_rightP14TMC5272TypeDef7uint8_t7int32_t"]], "tmc5272_rotate (c++ function)": [[0, "_CPPv414tmc5272_rotateP14TMC5272TypeDef7uint8_t7int32_t"]], "tmc5272_setcallback (c++ function)": [[0, "_CPPv419tmc5272_setCallbackP14TMC5272TypeDef16tmc5272_callback"]], "tmc5272_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc5272_setRegisterResetStateP14TMC5272TypeDefPK7int32_t"]], "tmc5272_setslaveaddress (c++ function)": [[0, "_CPPv423tmc5272_setSlaveAddressP14TMC5272TypeDef7uint8_t"]], "tmc5272_stop (c++ function)": [[0, "_CPPv412tmc5272_stopP14TMC5272TypeDef7uint8_t"]], "tmc5272_writeint (c++ function)": [[0, "_CPPv416tmc5272_writeIntP14TMC5272TypeDef7uint8_t7int32_t"]], "tmc6100_readint (c++ function)": [[0, "_CPPv415tmc6100_readInt7uint8_t7uint8_t"]], "tmc6100_readwritebyte (c++ function)": [[0, "_CPPv421tmc6100_readwriteByte7uint8_t7uint8_t7uint8_t"]], "tmc6100_writeint (c++ function)": [[0, "_CPPv416tmc6100_writeInt7uint8_t7uint8_t7int32_t"]], "tmc6200_readint (c++ function)": [[0, "_CPPv415tmc6200_readInt7uint8_t7uint8_t"]], "tmc6200_readwritebyte (c++ function)": [[0, "_CPPv421tmc6200_readwriteByte7uint8_t7uint8_t7uint8_t"]], "tmc6200_writeint (c++ function)": [[0, "_CPPv416tmc6200_writeInt7uint8_t7uint8_t7int32_t"]], "tmc7300_crc8 (c++ function)": [[0, "_CPPv412tmc7300_CRC8P7uint8_t6size_t"]], "tmc7300_callback (c++ type)": [[0, "_CPPv416tmc7300_callback"]], "tmc7300_consistencycheck (c++ function)": [[0, "_CPPv424tmc7300_consistencyCheckP14TMC7300TypeDef"]], "tmc7300_defaultregisteraccess (c++ member)": [[0, "_CPPv429tmc7300_defaultRegisterAccess"]], "tmc7300_defaultregisterresetstate (c++ member)": [[0, "_CPPv433tmc7300_defaultRegisterResetState"]], "tmc7300_getstandby (c++ function)": [[0, "_CPPv418tmc7300_getStandbyP14TMC7300TypeDef"]], "tmc7300_get_slave (c++ function)": [[0, "_CPPv417tmc7300_get_slaveP14TMC7300TypeDef"]], "tmc7300_init (c++ function)": [[0, "_CPPv412tmc7300_initP14TMC7300TypeDef7uint8_tP20ConfigurationTypeDefPK7int32_t"]], "tmc7300_periodicjob (c++ function)": [[0, "_CPPv419tmc7300_periodicJobP14TMC7300TypeDef8uint32_t"]], "tmc7300_readint (c++ function)": [[0, "_CPPv415tmc7300_readIntP14TMC7300TypeDef7uint8_t"]], "tmc7300_readwritearray (c++ function)": [[0, "_CPPv422tmc7300_readWriteArray7uint8_tP7uint8_t6size_t6size_t"]], "tmc7300_registerconstants (c++ member)": [[0, "_CPPv425tmc7300_registerConstants"]], "tmc7300_reset (c++ function)": [[0, "_CPPv413tmc7300_resetP14TMC7300TypeDef"]], "tmc7300_restore (c++ function)": [[0, "_CPPv415tmc7300_restoreP14TMC7300TypeDef"]], "tmc7300_setcallback (c++ function)": [[0, "_CPPv419tmc7300_setCallbackP14TMC7300TypeDef16tmc7300_callback"]], "tmc7300_setregisterresetstate (c++ function)": [[0, "_CPPv429tmc7300_setRegisterResetStateP14TMC7300TypeDefPK7int32_t"]], "tmc7300_setstandby (c++ function)": [[0, "_CPPv418tmc7300_setStandbyP14TMC7300TypeDef7uint8_t"]], "tmc7300_set_slave (c++ function)": [[0, "_CPPv417tmc7300_set_slaveP14TMC7300TypeDef7uint8_t"]], "tmc7300_writeint (c++ function)": [[0, "_CPPv416tmc7300_writeIntP14TMC7300TypeDef7uint8_t7int32_t"]], "tmc8461_esc_read (c++ function)": [[0, "_CPPv416tmc8461_esc_readP14TMC8461TypeDef8uint16_t"]], "tmc8461_esc_read_16 (c++ function)": [[0, "_CPPv419tmc8461_esc_read_16P14TMC8461TypeDef8uint16_t"]], "tmc8461_esc_read_32 (c++ function)": [[0, "_CPPv419tmc8461_esc_read_32P14TMC8461TypeDef8uint16_t"]], "tmc8461_esc_read_8 (c++ function)": [[0, "_CPPv418tmc8461_esc_read_8P14TMC8461TypeDef8uint16_t"]], "tmc8461_esc_read_data (c++ function)": [[0, "_CPPv421tmc8461_esc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t"]], "tmc8461_esc_write (c++ function)": [[0, "_CPPv417tmc8461_esc_writeP14TMC8461TypeDef8uint16_t"]], "tmc8461_esc_write_16 (c++ function)": [[0, "_CPPv420tmc8461_esc_write_16P14TMC8461TypeDef8uint16_t8uint16_t"]], "tmc8461_esc_write_32 (c++ function)": [[0, "_CPPv420tmc8461_esc_write_32P14TMC8461TypeDef8uint16_t8uint32_t"]], "tmc8461_esc_write_8 (c++ function)": [[0, "_CPPv419tmc8461_esc_write_8P14TMC8461TypeDef8uint16_t7uint8_t"]], "tmc8461_esc_write_data (c++ function)": [[0, "_CPPv422tmc8461_esc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t"]], "tmc8461_initconfig (c++ function)": [[0, "_CPPv418tmc8461_initConfigP14TMC8461TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef"]], "tmc8461_mfc_read (c++ function)": [[0, "_CPPv416tmc8461_mfc_readP14TMC8461TypeDef8uint16_t"]], "tmc8461_mfc_read_32 (c++ function)": [[0, "_CPPv419tmc8461_mfc_read_32P14TMC8461TypeDef8uint16_tP8uint32_t"]], "tmc8461_mfc_read_64 (c++ function)": [[0, "_CPPv419tmc8461_mfc_read_64P14TMC8461TypeDef8uint16_tP8uint64_t"]], "tmc8461_mfc_read_auto (c++ function)": [[0, "_CPPv421tmc8461_mfc_read_autoP14TMC8461TypeDef8uint16_tP7uint8_t"]], "tmc8461_mfc_read_data (c++ function)": [[0, "_CPPv421tmc8461_mfc_read_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t"]], "tmc8461_mfc_write (c++ function)": [[0, "_CPPv417tmc8461_mfc_writeP14TMC8461TypeDef8uint16_t"]], "tmc8461_mfc_write_32 (c++ function)": [[0, "_CPPv420tmc8461_mfc_write_32P14TMC8461TypeDef8uint16_t8uint32_t"]], "tmc8461_mfc_write_64 (c++ function)": [[0, "_CPPv420tmc8461_mfc_write_64P14TMC8461TypeDef8uint16_t8uint64_t"]], "tmc8461_mfc_write_auto (c++ function)": [[0, "_CPPv422tmc8461_mfc_write_autoP14TMC8461TypeDef8uint16_tP7uint8_t"]], "tmc8461_mfc_write_data (c++ function)": [[0, "_CPPv422tmc8461_mfc_write_dataP14TMC8461TypeDefP7uint8_t8uint16_t8uint16_t"]], "tmc8461_readwrite (c++ function)": [[0, "_CPPv417tmc8461_readWrite7uint8_t7uint8_t7uint8_t"]], "tmc8462_esc_read (c++ function)": [[0, "_CPPv416tmc8462_esc_readP14TMC8462TypeDef8uint16_t"]], "tmc8462_esc_read_16 (c++ function)": [[0, "_CPPv419tmc8462_esc_read_16P14TMC8462TypeDef8uint16_t"]], "tmc8462_esc_read_32 (c++ function)": [[0, "_CPPv419tmc8462_esc_read_32P14TMC8462TypeDef8uint16_t"]], "tmc8462_esc_read_8 (c++ function)": [[0, "_CPPv418tmc8462_esc_read_8P14TMC8462TypeDef8uint16_t"]], "tmc8462_esc_read_data (c++ function)": [[0, "_CPPv421tmc8462_esc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t"]], "tmc8462_esc_write (c++ function)": [[0, "_CPPv417tmc8462_esc_writeP14TMC8462TypeDef8uint16_t"]], "tmc8462_esc_write_16 (c++ function)": [[0, "_CPPv420tmc8462_esc_write_16P14TMC8462TypeDef8uint16_t8uint16_t"]], "tmc8462_esc_write_32 (c++ function)": [[0, "_CPPv420tmc8462_esc_write_32P14TMC8462TypeDef8uint16_t8uint32_t"]], "tmc8462_esc_write_8 (c++ function)": [[0, "_CPPv419tmc8462_esc_write_8P14TMC8462TypeDef8uint16_t7uint8_t"]], "tmc8462_esc_write_data (c++ function)": [[0, "_CPPv422tmc8462_esc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t"]], "tmc8462_initconfig (c++ function)": [[0, "_CPPv418tmc8462_initConfigP14TMC8462TypeDefP20ConfigurationTypeDefP20ConfigurationTypeDef"]], "tmc8462_mfc_read (c++ function)": [[0, "_CPPv416tmc8462_mfc_readP14TMC8462TypeDef8uint16_t"]], "tmc8462_mfc_read_32 (c++ function)": [[0, "_CPPv419tmc8462_mfc_read_32P14TMC8462TypeDef8uint16_tP8uint32_t"]], "tmc8462_mfc_read_64 (c++ function)": [[0, "_CPPv419tmc8462_mfc_read_64P14TMC8462TypeDef8uint16_tP8uint64_t"]], "tmc8462_mfc_read_auto (c++ function)": [[0, "_CPPv421tmc8462_mfc_read_autoP14TMC8462TypeDef8uint16_tP7uint8_t"]], "tmc8462_mfc_read_data (c++ function)": [[0, "_CPPv421tmc8462_mfc_read_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t"]], "tmc8462_mfc_write (c++ function)": [[0, "_CPPv417tmc8462_mfc_writeP14TMC8462TypeDef8uint16_t"]], "tmc8462_mfc_write_32 (c++ function)": [[0, "_CPPv420tmc8462_mfc_write_32P14TMC8462TypeDef8uint16_t8uint32_t"]], "tmc8462_mfc_write_64 (c++ function)": [[0, "_CPPv420tmc8462_mfc_write_64P14TMC8462TypeDef8uint16_t8uint64_t"]], "tmc8462_mfc_write_auto (c++ function)": [[0, "_CPPv422tmc8462_mfc_write_autoP14TMC8462TypeDef8uint16_tP7uint8_t"]], "tmc8462_mfc_write_data (c++ function)": [[0, "_CPPv422tmc8462_mfc_write_dataP14TMC8462TypeDefP7uint8_t8uint16_t8uint16_t"]], "tmc8462_readwrite (c++ function)": [[0, "_CPPv417tmc8462_readWrite7uint8_t7uint8_t7uint8_t"]], "tmc_crc8 (c++ function)": [[0, "_CPPv48tmc_CRC8P7uint8_t8uint32_t7uint8_t"]], "tmc_callback_config (c++ type)": [[0, "_CPPv419tmc_callback_config"]], "tmc_fillcrc8table (c++ function)": [[0, "_CPPv417tmc_fillCRC8Table7uint8_tb7uint8_t"]], "tmc_filterpt1 (c++ function)": [[0, "_CPPv413tmc_filterPT1P7int64_t7int32_t7int32_t7uint8_t7uint8_t"]], "tmc_limitint (c++ function)": [[0, "_CPPv412tmc_limitInt7int32_t7int32_t7int32_t"]], "tmc_limits64 (c++ function)": [[0, "_CPPv412tmc_limitS647int64_t7int64_t7int64_t"]], "tmc_linearramp_computerampposition (c++ function)": [[0, "_CPPv434tmc_linearRamp_computeRampPositionP14TMC_LinearRamp"]], "tmc_linearramp_computerampvelocity (c++ function)": [[0, "_CPPv434tmc_linearRamp_computeRampVelocityP14TMC_LinearRamp"]], "tmc_linearramp_init (c++ function)": [[0, "_CPPv419tmc_linearRamp_initP14TMC_LinearRamp"]], "tmc_ramp_compute (c++ function)": [[0, "_CPPv416tmc_ramp_computePv12TMC_RampType8uint32_t"]], "tmc_ramp_get_enabled (c++ function)": [[0, "_CPPv420tmc_ramp_get_enabledPv12TMC_RampType"]], "tmc_ramp_get_rampposition (c++ function)": [[0, "_CPPv425tmc_ramp_get_rampPositionPv12TMC_RampType"]], "tmc_ramp_get_rampvelocity (c++ function)": [[0, "_CPPv425tmc_ramp_get_rampVelocityPv12TMC_RampType"]], "tmc_ramp_init (c++ function)": [[0, "_CPPv413tmc_ramp_initPv12TMC_RampType"]], "tmc_ramp_linear_compute (c++ function)": [[0, "_CPPv423tmc_ramp_linear_computeP14TMC_LinearRamp"]], "tmc_ramp_linear_compute_position (c++ function)": [[0, "_CPPv432tmc_ramp_linear_compute_positionP14TMC_LinearRamp"]], "tmc_ramp_linear_compute_velocity (c++ function)": [[0, "_CPPv432tmc_ramp_linear_compute_velocityP14TMC_LinearRamp"]], "tmc_ramp_linear_get_acceleration (c++ function)": [[0, "_CPPv432tmc_ramp_linear_get_accelerationP14TMC_LinearRamp"]], "tmc_ramp_linear_get_acceleration_limit (c++ function)": [[0, "_CPPv438tmc_ramp_linear_get_acceleration_limitP14TMC_LinearRamp"]], "tmc_ramp_linear_get_enabled (c++ function)": [[0, "_CPPv427tmc_ramp_linear_get_enabledP14TMC_LinearRamp"]], "tmc_ramp_linear_get_homingdistance (c++ function)": [[0, "_CPPv434tmc_ramp_linear_get_homingDistanceP14TMC_LinearRamp"]], "tmc_ramp_linear_get_maxvelocity (c++ function)": [[0, "_CPPv431tmc_ramp_linear_get_maxVelocityP14TMC_LinearRamp"]], "tmc_ramp_linear_get_mode (c++ function)": [[0, "_CPPv424tmc_ramp_linear_get_modeP14TMC_LinearRamp"]], "tmc_ramp_linear_get_precision (c++ function)": [[0, "_CPPv429tmc_ramp_linear_get_precisionP14TMC_LinearRamp"]], "tmc_ramp_linear_get_rampposition (c++ function)": [[0, "_CPPv432tmc_ramp_linear_get_rampPositionP14TMC_LinearRamp"]], "tmc_ramp_linear_get_rampvelocity (c++ function)": [[0, "_CPPv432tmc_ramp_linear_get_rampVelocityP14TMC_LinearRamp"]], "tmc_ramp_linear_get_state (c++ function)": [[0, "_CPPv425tmc_ramp_linear_get_stateP14TMC_LinearRamp"]], "tmc_ramp_linear_get_stopvelocity (c++ function)": [[0, "_CPPv432tmc_ramp_linear_get_stopVelocityP14TMC_LinearRamp"]], "tmc_ramp_linear_get_targetposition (c++ function)": [[0, "_CPPv434tmc_ramp_linear_get_targetPositionP14TMC_LinearRamp"]], "tmc_ramp_linear_get_targetvelocity (c++ function)": [[0, "_CPPv434tmc_ramp_linear_get_targetVelocityP14TMC_LinearRamp"]], "tmc_ramp_linear_get_velocity_limit (c++ function)": [[0, "_CPPv434tmc_ramp_linear_get_velocity_limitP14TMC_LinearRamp"]], "tmc_ramp_linear_init (c++ function)": [[0, "_CPPv420tmc_ramp_linear_initP14TMC_LinearRamp"]], "tmc_ramp_linear_set_acceleration (c++ function)": [[0, "_CPPv432tmc_ramp_linear_set_accelerationP14TMC_LinearRamp7int32_t"]], "tmc_ramp_linear_set_enabled (c++ function)": [[0, "_CPPv427tmc_ramp_linear_set_enabledP14TMC_LinearRampb"]], "tmc_ramp_linear_set_homingdistance (c++ function)": [[0, "_CPPv434tmc_ramp_linear_set_homingDistanceP14TMC_LinearRamp8uint32_t"]], "tmc_ramp_linear_set_maxvelocity (c++ function)": [[0, "_CPPv431tmc_ramp_linear_set_maxVelocityP14TMC_LinearRamp8uint32_t"]], "tmc_ramp_linear_set_mode (c++ function)": [[0, "_CPPv424tmc_ramp_linear_set_modeP14TMC_LinearRamp19TMC_LinearRamp_Mode"]], "tmc_ramp_linear_set_precision (c++ function)": [[0, "_CPPv429tmc_ramp_linear_set_precisionP14TMC_LinearRamp8uint32_t"]], "tmc_ramp_linear_set_rampposition (c++ function)": [[0, "_CPPv432tmc_ramp_linear_set_rampPositionP14TMC_LinearRamp7int32_t"]], "tmc_ramp_linear_set_rampvelocity (c++ function)": [[0, "_CPPv432tmc_ramp_linear_set_rampVelocityP14TMC_LinearRamp7int32_t"]], "tmc_ramp_linear_set_stopvelocity (c++ function)": [[0, "_CPPv432tmc_ramp_linear_set_stopVelocityP14TMC_LinearRamp8uint32_t"]], "tmc_ramp_linear_set_targetposition (c++ function)": [[0, "_CPPv434tmc_ramp_linear_set_targetPositionP14TMC_LinearRamp7int32_t"]], "tmc_ramp_linear_set_targetvelocity (c++ function)": [[0, "_CPPv434tmc_ramp_linear_set_targetVelocityP14TMC_LinearRamp7int32_t"]], "tmc_ramp_set_enabled (c++ function)": [[0, "_CPPv420tmc_ramp_set_enabledPv12TMC_RampTypeb"]], "tmc_ramp_toggle_enabled (c++ function)": [[0, "_CPPv423tmc_ramp_toggle_enabledPv12TMC_RampType"]], "tmc_sqrti (c++ function)": [[0, "_CPPv49tmc_sqrti7int32_t"]], "tmc_tablegetpolynomial (c++ function)": [[0, "_CPPv422tmc_tableGetPolynomial7uint8_t"]], "tmc_tableisreflected (c++ function)": [[0, "_CPPv420tmc_tableIsReflected7uint8_t"]], "u10_max (c macro)": [[0, "c.u10_MAX"]], "u12_max (c macro)": [[0, "c.u12_MAX"]], "u15_max (c macro)": [[0, "c.u15_MAX"]], "u16 (c++ type)": [[0, "_CPPv43u16"]], "u16_max (c macro)": [[0, "c.u16_MAX"]], "u18_max (c macro)": [[0, "c.u18_MAX"]], "u20_max (c macro)": [[0, "c.u20_MAX"]], "u22_max (c macro)": [[0, "c.u22_MAX"]], "u24_max (c macro)": [[0, "c.u24_MAX"]], "u32 (c++ type)": [[0, "_CPPv43u32"]], "u32_max (c macro)": [[0, "c.u32_MAX"]], "u8 (c++ type)": [[0, "_CPPv42u8"]], "u8_max (c macro)": [[0, "c.u8_MAX"]], "uint16 (c++ type)": [[0, "_CPPv46uint16"]], "uint32 (c++ type)": [[0, "_CPPv46uint32"]], "uint8 (c++ type)": [[0, "_CPPv45uint8"]], "writeconfiguration (c++ function)": [[0, "_CPPv418writeConfigurationP14TMC2130TypeDef"], [0, "_CPPv418writeConfigurationP14TMC2160TypeDef"], [0, "_CPPv418writeConfigurationP14TMC2208TypeDef"], [0, "_CPPv418writeConfigurationP14TMC2209TypeDef"], [0, "_CPPv418writeConfigurationP14TMC2225TypeDef"], [0, "_CPPv418writeConfigurationP14TMC2226TypeDef"], [0, "_CPPv418writeConfigurationP14TMC2240TypeDef"], [0, "_CPPv418writeConfigurationP14TMC2300TypeDef"], [0, "_CPPv418writeConfigurationP14TMC5062TypeDef"], [0, "_CPPv418writeConfigurationP14TMC5072TypeDef"], [0, "_CPPv418writeConfigurationP14TMC5130TypeDef"], [0, "_CPPv418writeConfigurationP14TMC5160TypeDef"], [0, "_CPPv418writeConfigurationP14TMC5240TypeDef"], [0, "_CPPv418writeConfigurationP14TMC5271TypeDef"], [0, "_CPPv418writeConfigurationP14TMC5272TypeDef"], [0, "_CPPv418writeConfigurationP14TMC7300TypeDef"]]}})