ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB77:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** #include <stdlib.h>
   3:Core/Src/main.c **** #include <stdio.h>
   4:Core/Src/main.c **** #include <string.h>
   5:Core/Src/main.c **** #include "../../ECUAL/StepMotor/StepMotor.h"
   6:Core/Src/main.c **** #include "../../ECUAL/UART/STM32_UART.h"
   7:Core/Src/main.c **** 
   8:Core/Src/main.c **** UART_HandleTypeDef huart1;
   9:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_rx;
  10:Core/Src/main.c **** 
  11:Core/Src/main.c **** void SystemClock_Config(void);
  12:Core/Src/main.c **** static void MX_GPIO_Init(void);
  13:Core/Src/main.c **** static void MX_DMA_Init(void);
  14:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  15:Core/Src/main.c **** void commandExec(uint16_t data_size);
  16:Core/Src/main.c **** 
  17:Core/Src/main.c **** // Define the length of the receive buffer
  18:Core/Src/main.c **** #define BUFFER_SIZE 20
  19:Core/Src/main.c **** uint8_t rcv_buffer[BUFFER_SIZE] = {0};
  20:Core/Src/main.c **** uint8_t tx_buffer[45];
  21:Core/Src/main.c **** int control_command[2];
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** uint8_t mode = 0;
  24:Core/Src/main.c **** uint8_t command;
  25:Core/Src/main.c **** // The initial direction of the motor
  26:Core/Src/main.c **** uint8_t dir = 1;
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** int main(void)
  29:Core/Src/main.c **** {
  30:Core/Src/main.c ****   // System initialization
  31:Core/Src/main.c ****   HAL_Init();
  32:Core/Src/main.c ****   SystemClock_Config();
  33:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 2


  34:Core/Src/main.c ****   MX_DMA_Init();
  35:Core/Src/main.c ****   MX_USART1_UART_Init();
  36:Core/Src/main.c ****   
  37:Core/Src/main.c ****   // Initiate the delay module
  38:Core/Src/main.c ****   DWT_Delay_Init();
  39:Core/Src/main.c ****   // Initiate the UART IDLE line detection for receprion
  40:Core/Src/main.c ****   STM32_UART_IDLE_Start(&huart1, &hdma_usart1_rx, rcv_buffer, BUFFER_SIZE);
  41:Core/Src/main.c ****   // Initiate the step motor connection
  42:Core/Src/main.c ****   stepInit();
  43:Core/Src/main.c **** 
  44:Core/Src/main.c ****   while (1)
  45:Core/Src/main.c ****   {
  46:Core/Src/main.c ****     if(mode == speed)
  47:Core/Src/main.c ****     {
  48:Core/Src/main.c ****       command = rcv_buffer[0];
  49:Core/Src/main.c ****       speedCtrl(command);
  50:Core/Src/main.c ****     }   
  51:Core/Src/main.c ****   }
  52:Core/Src/main.c ****   /* USER CODE END 3 */
  53:Core/Src/main.c ****   return 0;
  54:Core/Src/main.c **** }
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** // Function to handle external interrupt callback
  57:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
  58:Core/Src/main.c **** {
  59:Core/Src/main.c ****   if(GPIO_Pin == STOP)
  60:Core/Src/main.c ****     brake();
  61:Core/Src/main.c **** }
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** // Function to handle USART interrupt callback
  64:Core/Src/main.c **** void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c ****   // Check if data come on USART1 channel
  67:Core/Src/main.c ****   if(huart->Instance == USART1)
  68:Core/Src/main.c ****   {
  69:Core/Src/main.c ****     // Initiate the UART IDLE line detection for receprion
  70:Core/Src/main.c ****     STM32_UART_IDLE_Start(&huart1, &hdma_usart1_rx, rcv_buffer, BUFFER_SIZE);
  71:Core/Src/main.c ****     // Hadling the command from PC
  72:Core/Src/main.c ****     commandExec(Size); 
  73:Core/Src/main.c ****   }
  74:Core/Src/main.c **** }
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** // Function to handle the command from PC
  77:Core/Src/main.c **** void commandExec(uint16_t data_size)
  78:Core/Src/main.c **** {
  79:Core/Src/main.c ****   if(data_size == 1)
  80:Core/Src/main.c ****   {
  81:Core/Src/main.c ****     if(rcv_buffer[0] == direc)
  82:Core/Src/main.c ****       changeDir(&dir);
  83:Core/Src/main.c ****     else if(rcv_buffer[0] == speed1 || rcv_buffer[0] == speed2 || rcv_buffer[0] == speed3)
  84:Core/Src/main.c ****       mode = speed;
  85:Core/Src/main.c ****     else
  86:Core/Src/main.c ****       STM32_UART_sendString(&huart1, (uint8_t*)"Invalid command\r\n");
  87:Core/Src/main.c ****   }
  88:Core/Src/main.c ****   else
  89:Core/Src/main.c ****   {
  90:Core/Src/main.c ****     mode = pos;
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 3


  91:Core/Src/main.c ****     positionCtrl(angle2Step(atoi((char*)rcv_buffer)));
  92:Core/Src/main.c ****   }
  93:Core/Src/main.c **** }
  94:Core/Src/main.c **** 
  95:Core/Src/main.c **** /**
  96:Core/Src/main.c ****   * @brief System Clock Configuration
  97:Core/Src/main.c ****   * @retval None
  98:Core/Src/main.c ****   */
  99:Core/Src/main.c **** void SystemClock_Config(void)
 100:Core/Src/main.c **** {
 101:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 102:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 105:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 106:Core/Src/main.c ****   */
 107:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 108:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 109:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 110:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 111:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 112:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 113:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 114:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 115:Core/Src/main.c ****   {
 116:Core/Src/main.c ****     Error_Handler();
 117:Core/Src/main.c ****   }
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 122:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 123:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 124:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 125:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 126:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 129:Core/Src/main.c ****   {
 130:Core/Src/main.c ****     Error_Handler();
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c **** }
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /**
 135:Core/Src/main.c ****   * @brief USART1 Initialization Function
 136:Core/Src/main.c ****   * @param None
 137:Core/Src/main.c ****   * @retval None
 138:Core/Src/main.c ****   */
 139:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 140:Core/Src/main.c **** {
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 147:Core/Src/main.c **** 
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 4


 148:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 149:Core/Src/main.c ****   huart1.Instance = USART1;
 150:Core/Src/main.c ****   huart1.Init.BaudRate = 57600;
 151:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 152:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 153:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 154:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 155:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 156:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 157:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 158:Core/Src/main.c ****   {
 159:Core/Src/main.c ****     Error_Handler();
 160:Core/Src/main.c ****   }
 161:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** }
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /**
 168:Core/Src/main.c ****   * Enable DMA controller clock
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c **** static void MX_DMA_Init(void)
 171:Core/Src/main.c **** {
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /* DMA controller clock enable */
 174:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* DMA interrupt init */
 177:Core/Src/main.c ****   /* DMA1_Channel5_IRQn interrupt configuration */
 178:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 179:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /**
 184:Core/Src/main.c ****   * @brief GPIO Initialization Function
 185:Core/Src/main.c ****   * @param None
 186:Core/Src/main.c ****   * @retval None
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c **** static void MX_GPIO_Init(void)
 189:Core/Src/main.c **** {
  26              		.loc 1 189 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
 190:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 190 3 view .LVU1
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 5


  40              		.loc 1 190 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0494     		str	r4, [sp, #16]
  43 0008 0594     		str	r4, [sp, #20]
  44 000a 0694     		str	r4, [sp, #24]
  45 000c 0794     		str	r4, [sp, #28]
 191:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 192:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 195:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  46              		.loc 1 195 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 195 3 view .LVU4
  49              		.loc 1 195 3 view .LVU5
  50 000e 204B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F02002 		orr	r2, r2, #32
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 195 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F02002 		and	r2, r2, #32
  57 001e 0192     		str	r2, [sp, #4]
  58              		.loc 1 195 3 view .LVU7
  59 0020 019A     		ldr	r2, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 195 3 view .LVU8
 196:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 196 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 196 3 view .LVU10
  65              		.loc 1 196 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F00402 		orr	r2, r2, #4
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 196 3 view .LVU12
  70 002a 9A69     		ldr	r2, [r3, #24]
  71 002c 02F00402 		and	r2, r2, #4
  72 0030 0292     		str	r2, [sp, #8]
  73              		.loc 1 196 3 view .LVU13
  74 0032 029A     		ldr	r2, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 196 3 view .LVU14
 197:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  77              		.loc 1 197 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 197 3 view .LVU16
  80              		.loc 1 197 3 view .LVU17
  81 0034 9A69     		ldr	r2, [r3, #24]
  82 0036 42F00802 		orr	r2, r2, #8
  83 003a 9A61     		str	r2, [r3, #24]
  84              		.loc 1 197 3 view .LVU18
  85 003c 9B69     		ldr	r3, [r3, #24]
  86 003e 03F00803 		and	r3, r3, #8
  87 0042 0393     		str	r3, [sp, #12]
  88              		.loc 1 197 3 view .LVU19
  89 0044 039B     		ldr	r3, [sp, #12]
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 6


  90              	.LBE6:
  91              		.loc 1 197 3 view .LVU20
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 200:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
  92              		.loc 1 200 3 view .LVU21
  93 0046 134D     		ldr	r5, .L3+4
  94 0048 2246     		mov	r2, r4
  95 004a 3821     		movs	r1, #56
  96 004c 2846     		mov	r0, r5
  97 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
  98              	.LVL0:
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /*Configure GPIO pins : PB3 PB4 PB5 */
 203:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  99              		.loc 1 203 3 view .LVU22
 100              		.loc 1 203 23 is_stmt 0 view .LVU23
 101 0052 3823     		movs	r3, #56
 102 0054 0493     		str	r3, [sp, #16]
 204:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 103              		.loc 1 204 3 is_stmt 1 view .LVU24
 104              		.loc 1 204 24 is_stmt 0 view .LVU25
 105 0056 0123     		movs	r3, #1
 106 0058 0593     		str	r3, [sp, #20]
 205:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 107              		.loc 1 205 3 is_stmt 1 view .LVU26
 108              		.loc 1 205 24 is_stmt 0 view .LVU27
 109 005a 0694     		str	r4, [sp, #24]
 206:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 110              		.loc 1 206 3 is_stmt 1 view .LVU28
 111              		.loc 1 206 25 is_stmt 0 view .LVU29
 112 005c 0223     		movs	r3, #2
 113 005e 0793     		str	r3, [sp, #28]
 207:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 114              		.loc 1 207 3 is_stmt 1 view .LVU30
 115 0060 04A9     		add	r1, sp, #16
 116 0062 2846     		mov	r0, r5
 117 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 118              	.LVL1:
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /*Configure GPIO pin : PB6 */
 210:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
 119              		.loc 1 210 3 view .LVU31
 120              		.loc 1 210 23 is_stmt 0 view .LVU32
 121 0068 4023     		movs	r3, #64
 122 006a 0493     		str	r3, [sp, #16]
 211:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 123              		.loc 1 211 3 is_stmt 1 view .LVU33
 124              		.loc 1 211 24 is_stmt 0 view .LVU34
 125 006c 0A4B     		ldr	r3, .L3+8
 126 006e 0593     		str	r3, [sp, #20]
 212:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 212 3 is_stmt 1 view .LVU35
 128              		.loc 1 212 24 is_stmt 0 view .LVU36
 129 0070 0694     		str	r4, [sp, #24]
 213:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 130              		.loc 1 213 3 is_stmt 1 view .LVU37
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 7


 131 0072 04A9     		add	r1, sp, #16
 132 0074 2846     		mov	r0, r5
 133 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL2:
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* EXTI interrupt init*/
 216:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 135              		.loc 1 216 3 view .LVU38
 136 007a 2246     		mov	r2, r4
 137 007c 2146     		mov	r1, r4
 138 007e 1720     		movs	r0, #23
 139 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 140              	.LVL3:
 217:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 141              		.loc 1 217 3 view .LVU39
 142 0084 1720     		movs	r0, #23
 143 0086 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 144              	.LVL4:
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 220:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 221:Core/Src/main.c **** }
 145              		.loc 1 221 1 is_stmt 0 view .LVU40
 146 008a 09B0     		add	sp, sp, #36
 147              	.LCFI2:
 148              		.cfi_def_cfa_offset 12
 149              		@ sp needed
 150 008c 30BD     		pop	{r4, r5, pc}
 151              	.L4:
 152 008e 00BF     		.align	2
 153              	.L3:
 154 0090 00100240 		.word	1073876992
 155 0094 000C0140 		.word	1073810432
 156 0098 00001110 		.word	269549568
 157              		.cfi_endproc
 158              	.LFE77:
 160              		.section	.text.MX_DMA_Init,"ax",%progbits
 161              		.align	1
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 166              	MX_DMA_Init:
 167              	.LFB76:
 171:Core/Src/main.c **** 
 168              		.loc 1 171 1 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 8
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172 0000 00B5     		push	{lr}
 173              	.LCFI3:
 174              		.cfi_def_cfa_offset 4
 175              		.cfi_offset 14, -4
 176 0002 83B0     		sub	sp, sp, #12
 177              	.LCFI4:
 178              		.cfi_def_cfa_offset 16
 174:Core/Src/main.c **** 
 179              		.loc 1 174 3 view .LVU42
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 8


 180              	.LBB7:
 174:Core/Src/main.c **** 
 181              		.loc 1 174 3 view .LVU43
 174:Core/Src/main.c **** 
 182              		.loc 1 174 3 view .LVU44
 183 0004 0A4B     		ldr	r3, .L7
 184 0006 5A69     		ldr	r2, [r3, #20]
 185 0008 42F00102 		orr	r2, r2, #1
 186 000c 5A61     		str	r2, [r3, #20]
 174:Core/Src/main.c **** 
 187              		.loc 1 174 3 view .LVU45
 188 000e 5B69     		ldr	r3, [r3, #20]
 189 0010 03F00103 		and	r3, r3, #1
 190 0014 0193     		str	r3, [sp, #4]
 174:Core/Src/main.c **** 
 191              		.loc 1 174 3 view .LVU46
 192 0016 019B     		ldr	r3, [sp, #4]
 193              	.LBE7:
 174:Core/Src/main.c **** 
 194              		.loc 1 174 3 view .LVU47
 178:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 195              		.loc 1 178 3 view .LVU48
 196 0018 0022     		movs	r2, #0
 197 001a 1146     		mov	r1, r2
 198 001c 0F20     		movs	r0, #15
 199 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 200              	.LVL5:
 179:Core/Src/main.c **** 
 201              		.loc 1 179 3 view .LVU49
 202 0022 0F20     		movs	r0, #15
 203 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 204              	.LVL6:
 181:Core/Src/main.c **** 
 205              		.loc 1 181 1 is_stmt 0 view .LVU50
 206 0028 03B0     		add	sp, sp, #12
 207              	.LCFI5:
 208              		.cfi_def_cfa_offset 4
 209              		@ sp needed
 210 002a 5DF804FB 		ldr	pc, [sp], #4
 211              	.L8:
 212 002e 00BF     		.align	2
 213              	.L7:
 214 0030 00100240 		.word	1073876992
 215              		.cfi_endproc
 216              	.LFE76:
 218              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 219              		.align	1
 220              		.global	HAL_GPIO_EXTI_Callback
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	HAL_GPIO_EXTI_Callback:
 226              	.LVL7:
 227              	.LFB71:
  58:Core/Src/main.c ****   if(GPIO_Pin == STOP)
 228              		.loc 1 58 1 is_stmt 1 view -0
 229              		.cfi_startproc
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 9


 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
  59:Core/Src/main.c ****     brake();
 232              		.loc 1 59 3 view .LVU52
  59:Core/Src/main.c ****     brake();
 233              		.loc 1 59 5 is_stmt 0 view .LVU53
 234 0000 4028     		cmp	r0, #64
 235 0002 00D0     		beq	.L15
 236 0004 7047     		bx	lr
 237              	.L15:
  58:Core/Src/main.c ****   if(GPIO_Pin == STOP)
 238              		.loc 1 58 1 view .LVU54
 239 0006 08B5     		push	{r3, lr}
 240              	.LCFI6:
 241              		.cfi_def_cfa_offset 8
 242              		.cfi_offset 3, -8
 243              		.cfi_offset 14, -4
  60:Core/Src/main.c **** }
 244              		.loc 1 60 5 is_stmt 1 view .LVU55
 245 0008 FFF7FEFF 		bl	brake
 246              	.LVL8:
  61:Core/Src/main.c **** 
 247              		.loc 1 61 1 is_stmt 0 view .LVU56
 248 000c 08BD     		pop	{r3, pc}
 249              		.cfi_endproc
 250              	.LFE71:
 252              		.section	.rodata.commandExec.str1.4,"aMS",%progbits,1
 253              		.align	2
 254              	.LC0:
 255 0000 496E7661 		.ascii	"Invalid command\015\012\000"
 255      6C696420 
 255      636F6D6D 
 255      616E640D 
 255      0A00
 256              		.section	.text.commandExec,"ax",%progbits
 257              		.align	1
 258              		.global	commandExec
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	commandExec:
 264              	.LVL9:
 265              	.LFB73:
  78:Core/Src/main.c ****   if(data_size == 1)
 266              		.loc 1 78 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
  78:Core/Src/main.c ****   if(data_size == 1)
 270              		.loc 1 78 1 is_stmt 0 view .LVU58
 271 0000 08B5     		push	{r3, lr}
 272              	.LCFI7:
 273              		.cfi_def_cfa_offset 8
 274              		.cfi_offset 3, -8
 275              		.cfi_offset 14, -4
  79:Core/Src/main.c ****   {
 276              		.loc 1 79 3 is_stmt 1 view .LVU59
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 10


  79:Core/Src/main.c ****   {
 277              		.loc 1 79 5 is_stmt 0 view .LVU60
 278 0002 0128     		cmp	r0, #1
 279 0004 14D1     		bne	.L17
  81:Core/Src/main.c ****       changeDir(&dir);
 280              		.loc 1 81 5 is_stmt 1 view .LVU61
  81:Core/Src/main.c ****       changeDir(&dir);
 281              		.loc 1 81 18 is_stmt 0 view .LVU62
 282 0006 104B     		ldr	r3, .L23
 283 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  81:Core/Src/main.c ****       changeDir(&dir);
 284              		.loc 1 81 7 view .LVU63
 285 000a 302B     		cmp	r3, #48
 286 000c 07D0     		beq	.L22
  83:Core/Src/main.c ****       mode = speed;
 287              		.loc 1 83 10 is_stmt 1 view .LVU64
  83:Core/Src/main.c ****       mode = speed;
 288              		.loc 1 83 64 is_stmt 0 view .LVU65
 289 000e 313B     		subs	r3, r3, #49
 290 0010 DBB2     		uxtb	r3, r3
  83:Core/Src/main.c ****       mode = speed;
 291              		.loc 1 83 12 view .LVU66
 292 0012 022B     		cmp	r3, #2
 293 0014 07D8     		bhi	.L20
  84:Core/Src/main.c ****     else
 294              		.loc 1 84 7 is_stmt 1 view .LVU67
  84:Core/Src/main.c ****     else
 295              		.loc 1 84 12 is_stmt 0 view .LVU68
 296 0016 0D4B     		ldr	r3, .L23+4
 297 0018 0122     		movs	r2, #1
 298 001a 1A70     		strb	r2, [r3]
 299 001c 13E0     		b	.L16
 300              	.L22:
  82:Core/Src/main.c ****     else if(rcv_buffer[0] == speed1 || rcv_buffer[0] == speed2 || rcv_buffer[0] == speed3)
 301              		.loc 1 82 7 is_stmt 1 view .LVU69
 302 001e 0C48     		ldr	r0, .L23+8
 303              	.LVL10:
  82:Core/Src/main.c ****     else if(rcv_buffer[0] == speed1 || rcv_buffer[0] == speed2 || rcv_buffer[0] == speed3)
 304              		.loc 1 82 7 is_stmt 0 view .LVU70
 305 0020 FFF7FEFF 		bl	changeDir
 306              	.LVL11:
 307 0024 0FE0     		b	.L16
 308              	.LVL12:
 309              	.L20:
  86:Core/Src/main.c ****   }
 310              		.loc 1 86 7 is_stmt 1 view .LVU71
 311 0026 0B49     		ldr	r1, .L23+12
 312 0028 0B48     		ldr	r0, .L23+16
 313              	.LVL13:
  86:Core/Src/main.c ****   }
 314              		.loc 1 86 7 is_stmt 0 view .LVU72
 315 002a FFF7FEFF 		bl	STM32_UART_sendString
 316              	.LVL14:
 317 002e 0AE0     		b	.L16
 318              	.LVL15:
 319              	.L17:
  90:Core/Src/main.c ****     positionCtrl(angle2Step(atoi((char*)rcv_buffer)));
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 11


 320              		.loc 1 90 5 is_stmt 1 view .LVU73
  90:Core/Src/main.c ****     positionCtrl(angle2Step(atoi((char*)rcv_buffer)));
 321              		.loc 1 90 10 is_stmt 0 view .LVU74
 322 0030 064B     		ldr	r3, .L23+4
 323 0032 0222     		movs	r2, #2
 324 0034 1A70     		strb	r2, [r3]
  91:Core/Src/main.c ****   }
 325              		.loc 1 91 5 is_stmt 1 view .LVU75
  91:Core/Src/main.c ****   }
 326              		.loc 1 91 29 is_stmt 0 view .LVU76
 327 0036 0448     		ldr	r0, .L23
 328              	.LVL16:
  91:Core/Src/main.c ****   }
 329              		.loc 1 91 29 view .LVU77
 330 0038 FFF7FEFF 		bl	atoi
 331              	.LVL17:
  91:Core/Src/main.c ****   }
 332              		.loc 1 91 5 view .LVU78
 333 003c 80B2     		uxth	r0, r0
 334 003e FFF7FEFF 		bl	angle2Step
 335              	.LVL18:
 336 0042 FFF7FEFF 		bl	positionCtrl
 337              	.LVL19:
 338              	.L16:
  93:Core/Src/main.c **** 
 339              		.loc 1 93 1 view .LVU79
 340 0046 08BD     		pop	{r3, pc}
 341              	.L24:
 342              		.align	2
 343              	.L23:
 344 0048 00000000 		.word	.LANCHOR0
 345 004c 00000000 		.word	.LANCHOR2
 346 0050 00000000 		.word	.LANCHOR1
 347 0054 00000000 		.word	.LC0
 348 0058 00000000 		.word	.LANCHOR3
 349              		.cfi_endproc
 350              	.LFE73:
 352              		.section	.text.HAL_UARTEx_RxEventCallback,"ax",%progbits
 353              		.align	1
 354              		.global	HAL_UARTEx_RxEventCallback
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	HAL_UARTEx_RxEventCallback:
 360              	.LVL20:
 361              	.LFB72:
  65:Core/Src/main.c ****   // Check if data come on USART1 channel
 362              		.loc 1 65 1 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
  67:Core/Src/main.c ****   {
 366              		.loc 1 67 3 view .LVU81
  67:Core/Src/main.c ****   {
 367              		.loc 1 67 11 is_stmt 0 view .LVU82
 368 0000 0268     		ldr	r2, [r0]
  67:Core/Src/main.c ****   {
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 12


 369              		.loc 1 67 5 view .LVU83
 370 0002 084B     		ldr	r3, .L32
 371 0004 9A42     		cmp	r2, r3
 372 0006 00D0     		beq	.L31
 373 0008 7047     		bx	lr
 374              	.L31:
  65:Core/Src/main.c ****   // Check if data come on USART1 channel
 375              		.loc 1 65 1 view .LVU84
 376 000a 10B5     		push	{r4, lr}
 377              	.LCFI8:
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 4, -8
 380              		.cfi_offset 14, -4
 381 000c 0C46     		mov	r4, r1
  70:Core/Src/main.c ****     // Hadling the command from PC
 382              		.loc 1 70 5 is_stmt 1 view .LVU85
 383 000e 1423     		movs	r3, #20
 384 0010 054A     		ldr	r2, .L32+4
 385 0012 0649     		ldr	r1, .L32+8
 386              	.LVL21:
  70:Core/Src/main.c ****     // Hadling the command from PC
 387              		.loc 1 70 5 is_stmt 0 view .LVU86
 388 0014 0648     		ldr	r0, .L32+12
 389              	.LVL22:
  70:Core/Src/main.c ****     // Hadling the command from PC
 390              		.loc 1 70 5 view .LVU87
 391 0016 FFF7FEFF 		bl	STM32_UART_IDLE_Start
 392              	.LVL23:
  72:Core/Src/main.c ****   }
 393              		.loc 1 72 5 is_stmt 1 view .LVU88
 394 001a 2046     		mov	r0, r4
 395 001c FFF7FEFF 		bl	commandExec
 396              	.LVL24:
  74:Core/Src/main.c **** 
 397              		.loc 1 74 1 is_stmt 0 view .LVU89
 398 0020 10BD     		pop	{r4, pc}
 399              	.L33:
 400 0022 00BF     		.align	2
 401              	.L32:
 402 0024 00380140 		.word	1073821696
 403 0028 00000000 		.word	.LANCHOR0
 404 002c 00000000 		.word	.LANCHOR4
 405 0030 00000000 		.word	.LANCHOR3
 406              		.cfi_endproc
 407              	.LFE72:
 409              		.section	.text.Error_Handler,"ax",%progbits
 410              		.align	1
 411              		.global	Error_Handler
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 416              	Error_Handler:
 417              	.LFB78:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 13


 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 229:Core/Src/main.c ****   * @retval None
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c **** void Error_Handler(void)
 232:Core/Src/main.c **** {
 418              		.loc 1 232 1 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ Volatile: function does not return.
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423              		@ link register save eliminated.
 233:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 234:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 235:Core/Src/main.c ****   __disable_irq();
 424              		.loc 1 235 3 view .LVU91
 425              	.LBB8:
 426              	.LBI8:
 427              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 14


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 15


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 428              		.loc 2 140 27 view .LVU92
 429              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 430              		.loc 2 142 3 view .LVU93
 431              		.syntax unified
 432              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 433 0000 72B6     		cpsid i
 434              	@ 0 "" 2
 435              		.thumb
 436              		.syntax unified
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 16


 437              	.L35:
 438              	.LBE9:
 439              	.LBE8:
 236:Core/Src/main.c ****   while (1)
 440              		.loc 1 236 3 discriminator 1 view .LVU94
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****   }
 441              		.loc 1 238 3 discriminator 1 view .LVU95
 236:Core/Src/main.c ****   while (1)
 442              		.loc 1 236 9 discriminator 1 view .LVU96
 443 0002 FEE7     		b	.L35
 444              		.cfi_endproc
 445              	.LFE78:
 447              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 448              		.align	1
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 453              	MX_USART1_UART_Init:
 454              	.LFB75:
 140:Core/Src/main.c **** 
 455              		.loc 1 140 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459 0000 08B5     		push	{r3, lr}
 460              	.LCFI9:
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 3, -8
 463              		.cfi_offset 14, -4
 149:Core/Src/main.c ****   huart1.Init.BaudRate = 57600;
 464              		.loc 1 149 3 view .LVU98
 149:Core/Src/main.c ****   huart1.Init.BaudRate = 57600;
 465              		.loc 1 149 19 is_stmt 0 view .LVU99
 466 0002 0A48     		ldr	r0, .L40
 467 0004 0A4B     		ldr	r3, .L40+4
 468 0006 0360     		str	r3, [r0]
 150:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 469              		.loc 1 150 3 is_stmt 1 view .LVU100
 150:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 470              		.loc 1 150 24 is_stmt 0 view .LVU101
 471 0008 4FF46143 		mov	r3, #57600
 472 000c 4360     		str	r3, [r0, #4]
 151:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 473              		.loc 1 151 3 is_stmt 1 view .LVU102
 151:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 474              		.loc 1 151 26 is_stmt 0 view .LVU103
 475 000e 0023     		movs	r3, #0
 476 0010 8360     		str	r3, [r0, #8]
 152:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 477              		.loc 1 152 3 is_stmt 1 view .LVU104
 152:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 478              		.loc 1 152 24 is_stmt 0 view .LVU105
 479 0012 C360     		str	r3, [r0, #12]
 153:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 480              		.loc 1 153 3 is_stmt 1 view .LVU106
 153:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 17


 481              		.loc 1 153 22 is_stmt 0 view .LVU107
 482 0014 0361     		str	r3, [r0, #16]
 154:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 483              		.loc 1 154 3 is_stmt 1 view .LVU108
 154:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 484              		.loc 1 154 20 is_stmt 0 view .LVU109
 485 0016 0C22     		movs	r2, #12
 486 0018 4261     		str	r2, [r0, #20]
 155:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 487              		.loc 1 155 3 is_stmt 1 view .LVU110
 155:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 488              		.loc 1 155 25 is_stmt 0 view .LVU111
 489 001a 8361     		str	r3, [r0, #24]
 156:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 490              		.loc 1 156 3 is_stmt 1 view .LVU112
 156:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 491              		.loc 1 156 28 is_stmt 0 view .LVU113
 492 001c C361     		str	r3, [r0, #28]
 157:Core/Src/main.c ****   {
 493              		.loc 1 157 3 is_stmt 1 view .LVU114
 157:Core/Src/main.c ****   {
 494              		.loc 1 157 7 is_stmt 0 view .LVU115
 495 001e FFF7FEFF 		bl	HAL_UART_Init
 496              	.LVL25:
 157:Core/Src/main.c ****   {
 497              		.loc 1 157 6 view .LVU116
 498 0022 00B9     		cbnz	r0, .L39
 165:Core/Src/main.c **** 
 499              		.loc 1 165 1 view .LVU117
 500 0024 08BD     		pop	{r3, pc}
 501              	.L39:
 159:Core/Src/main.c ****   }
 502              		.loc 1 159 5 is_stmt 1 view .LVU118
 503 0026 FFF7FEFF 		bl	Error_Handler
 504              	.LVL26:
 505              	.L41:
 506 002a 00BF     		.align	2
 507              	.L40:
 508 002c 00000000 		.word	.LANCHOR3
 509 0030 00380140 		.word	1073821696
 510              		.cfi_endproc
 511              	.LFE75:
 513              		.section	.text.SystemClock_Config,"ax",%progbits
 514              		.align	1
 515              		.global	SystemClock_Config
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 520              	SystemClock_Config:
 521              	.LFB74:
 100:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 522              		.loc 1 100 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 64
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526 0000 00B5     		push	{lr}
 527              	.LCFI10:
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 18


 528              		.cfi_def_cfa_offset 4
 529              		.cfi_offset 14, -4
 530 0002 91B0     		sub	sp, sp, #68
 531              	.LCFI11:
 532              		.cfi_def_cfa_offset 72
 101:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 533              		.loc 1 101 3 view .LVU120
 101:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 534              		.loc 1 101 22 is_stmt 0 view .LVU121
 535 0004 2822     		movs	r2, #40
 536 0006 0021     		movs	r1, #0
 537 0008 06A8     		add	r0, sp, #24
 538 000a FFF7FEFF 		bl	memset
 539              	.LVL27:
 102:Core/Src/main.c **** 
 540              		.loc 1 102 3 is_stmt 1 view .LVU122
 102:Core/Src/main.c **** 
 541              		.loc 1 102 22 is_stmt 0 view .LVU123
 542 000e 0023     		movs	r3, #0
 543 0010 0193     		str	r3, [sp, #4]
 544 0012 0293     		str	r3, [sp, #8]
 545 0014 0393     		str	r3, [sp, #12]
 546 0016 0493     		str	r3, [sp, #16]
 547 0018 0593     		str	r3, [sp, #20]
 107:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 548              		.loc 1 107 3 is_stmt 1 view .LVU124
 107:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 549              		.loc 1 107 36 is_stmt 0 view .LVU125
 550 001a 0122     		movs	r2, #1
 551 001c 0692     		str	r2, [sp, #24]
 108:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 552              		.loc 1 108 3 is_stmt 1 view .LVU126
 108:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 553              		.loc 1 108 30 is_stmt 0 view .LVU127
 554 001e 4FF48033 		mov	r3, #65536
 555 0022 0793     		str	r3, [sp, #28]
 109:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 556              		.loc 1 109 3 is_stmt 1 view .LVU128
 110:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 557              		.loc 1 110 3 view .LVU129
 110:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 558              		.loc 1 110 30 is_stmt 0 view .LVU130
 559 0024 0A92     		str	r2, [sp, #40]
 111:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 560              		.loc 1 111 3 is_stmt 1 view .LVU131
 111:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 561              		.loc 1 111 34 is_stmt 0 view .LVU132
 562 0026 0222     		movs	r2, #2
 563 0028 0D92     		str	r2, [sp, #52]
 112:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 564              		.loc 1 112 3 is_stmt 1 view .LVU133
 112:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 565              		.loc 1 112 35 is_stmt 0 view .LVU134
 566 002a 0E93     		str	r3, [sp, #56]
 113:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 567              		.loc 1 113 3 is_stmt 1 view .LVU135
 113:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 19


 568              		.loc 1 113 32 is_stmt 0 view .LVU136
 569 002c 4FF4E013 		mov	r3, #1835008
 570 0030 0F93     		str	r3, [sp, #60]
 114:Core/Src/main.c ****   {
 571              		.loc 1 114 3 is_stmt 1 view .LVU137
 114:Core/Src/main.c ****   {
 572              		.loc 1 114 7 is_stmt 0 view .LVU138
 573 0032 06A8     		add	r0, sp, #24
 574 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 575              	.LVL28:
 114:Core/Src/main.c ****   {
 576              		.loc 1 114 6 view .LVU139
 577 0038 80B9     		cbnz	r0, .L46
 121:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 578              		.loc 1 121 3 is_stmt 1 view .LVU140
 121:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 579              		.loc 1 121 31 is_stmt 0 view .LVU141
 580 003a 0F23     		movs	r3, #15
 581 003c 0193     		str	r3, [sp, #4]
 123:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 582              		.loc 1 123 3 is_stmt 1 view .LVU142
 123:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 583              		.loc 1 123 34 is_stmt 0 view .LVU143
 584 003e 0221     		movs	r1, #2
 585 0040 0291     		str	r1, [sp, #8]
 124:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 586              		.loc 1 124 3 is_stmt 1 view .LVU144
 124:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 587              		.loc 1 124 35 is_stmt 0 view .LVU145
 588 0042 0023     		movs	r3, #0
 589 0044 0393     		str	r3, [sp, #12]
 125:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 590              		.loc 1 125 3 is_stmt 1 view .LVU146
 125:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 591              		.loc 1 125 36 is_stmt 0 view .LVU147
 592 0046 4FF48062 		mov	r2, #1024
 593 004a 0492     		str	r2, [sp, #16]
 126:Core/Src/main.c **** 
 594              		.loc 1 126 3 is_stmt 1 view .LVU148
 126:Core/Src/main.c **** 
 595              		.loc 1 126 36 is_stmt 0 view .LVU149
 596 004c 0593     		str	r3, [sp, #20]
 128:Core/Src/main.c ****   {
 597              		.loc 1 128 3 is_stmt 1 view .LVU150
 128:Core/Src/main.c ****   {
 598              		.loc 1 128 7 is_stmt 0 view .LVU151
 599 004e 01A8     		add	r0, sp, #4
 600 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 601              	.LVL29:
 128:Core/Src/main.c ****   {
 602              		.loc 1 128 6 view .LVU152
 603 0054 20B9     		cbnz	r0, .L47
 132:Core/Src/main.c **** 
 604              		.loc 1 132 1 view .LVU153
 605 0056 11B0     		add	sp, sp, #68
 606              	.LCFI12:
 607              		.cfi_remember_state
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 20


 608              		.cfi_def_cfa_offset 4
 609              		@ sp needed
 610 0058 5DF804FB 		ldr	pc, [sp], #4
 611              	.L46:
 612              	.LCFI13:
 613              		.cfi_restore_state
 116:Core/Src/main.c ****   }
 614              		.loc 1 116 5 is_stmt 1 view .LVU154
 615 005c FFF7FEFF 		bl	Error_Handler
 616              	.LVL30:
 617              	.L47:
 130:Core/Src/main.c ****   }
 618              		.loc 1 130 5 view .LVU155
 619 0060 FFF7FEFF 		bl	Error_Handler
 620              	.LVL31:
 621              		.cfi_endproc
 622              	.LFE74:
 624              		.section	.text.main,"ax",%progbits
 625              		.align	1
 626              		.global	main
 627              		.syntax unified
 628              		.thumb
 629              		.thumb_func
 631              	main:
 632              	.LFB70:
  29:Core/Src/main.c ****   // System initialization
 633              		.loc 1 29 1 view -0
 634              		.cfi_startproc
 635              		@ Volatile: function does not return.
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638 0000 08B5     		push	{r3, lr}
 639              	.LCFI14:
 640              		.cfi_def_cfa_offset 8
 641              		.cfi_offset 3, -8
 642              		.cfi_offset 14, -4
  31:Core/Src/main.c ****   SystemClock_Config();
 643              		.loc 1 31 3 view .LVU157
 644 0002 FFF7FEFF 		bl	HAL_Init
 645              	.LVL32:
  32:Core/Src/main.c ****   MX_GPIO_Init();
 646              		.loc 1 32 3 view .LVU158
 647 0006 FFF7FEFF 		bl	SystemClock_Config
 648              	.LVL33:
  33:Core/Src/main.c ****   MX_DMA_Init();
 649              		.loc 1 33 3 view .LVU159
 650 000a FFF7FEFF 		bl	MX_GPIO_Init
 651              	.LVL34:
  34:Core/Src/main.c ****   MX_USART1_UART_Init();
 652              		.loc 1 34 3 view .LVU160
 653 000e FFF7FEFF 		bl	MX_DMA_Init
 654              	.LVL35:
  35:Core/Src/main.c ****   
 655              		.loc 1 35 3 view .LVU161
 656 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 657              	.LVL36:
  38:Core/Src/main.c ****   // Initiate the UART IDLE line detection for receprion
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 21


 658              		.loc 1 38 3 view .LVU162
 659 0016 FFF7FEFF 		bl	DWT_Delay_Init
 660              	.LVL37:
  40:Core/Src/main.c ****   // Initiate the step motor connection
 661              		.loc 1 40 3 view .LVU163
 662 001a 1423     		movs	r3, #20
 663 001c 084A     		ldr	r2, .L52
 664 001e 0949     		ldr	r1, .L52+4
 665 0020 0948     		ldr	r0, .L52+8
 666 0022 FFF7FEFF 		bl	STM32_UART_IDLE_Start
 667              	.LVL38:
  42:Core/Src/main.c **** 
 668              		.loc 1 42 3 view .LVU164
 669 0026 FFF7FEFF 		bl	stepInit
 670              	.LVL39:
 671              	.L49:
  44:Core/Src/main.c ****   {
 672              		.loc 1 44 3 view .LVU165
  46:Core/Src/main.c ****     {
 673              		.loc 1 46 5 view .LVU166
  46:Core/Src/main.c ****     {
 674              		.loc 1 46 13 is_stmt 0 view .LVU167
 675 002a 084B     		ldr	r3, .L52+12
 676 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  46:Core/Src/main.c ****     {
 677              		.loc 1 46 7 view .LVU168
 678 002e 012B     		cmp	r3, #1
 679 0030 FBD1     		bne	.L49
  48:Core/Src/main.c ****       speedCtrl(command);
 680              		.loc 1 48 7 is_stmt 1 view .LVU169
  48:Core/Src/main.c ****       speedCtrl(command);
 681              		.loc 1 48 27 is_stmt 0 view .LVU170
 682 0032 034B     		ldr	r3, .L52
 683 0034 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
  48:Core/Src/main.c ****       speedCtrl(command);
 684              		.loc 1 48 15 view .LVU171
 685 0036 064B     		ldr	r3, .L52+16
 686 0038 1870     		strb	r0, [r3]
  49:Core/Src/main.c ****     }   
 687              		.loc 1 49 7 is_stmt 1 view .LVU172
 688 003a FFF7FEFF 		bl	speedCtrl
 689              	.LVL40:
 690 003e F4E7     		b	.L49
 691              	.L53:
 692              		.align	2
 693              	.L52:
 694 0040 00000000 		.word	.LANCHOR0
 695 0044 00000000 		.word	.LANCHOR4
 696 0048 00000000 		.word	.LANCHOR3
 697 004c 00000000 		.word	.LANCHOR2
 698 0050 00000000 		.word	.LANCHOR5
 699              		.cfi_endproc
 700              	.LFE70:
 702              		.global	dir
 703              		.global	command
 704              		.global	mode
 705              		.global	control_command
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 22


 706              		.global	tx_buffer
 707              		.global	rcv_buffer
 708              		.global	hdma_usart1_rx
 709              		.global	huart1
 710              		.section	.bss.command,"aw",%nobits
 711              		.set	.LANCHOR5,. + 0
 714              	command:
 715 0000 00       		.space	1
 716              		.section	.bss.control_command,"aw",%nobits
 717              		.align	2
 720              	control_command:
 721 0000 00000000 		.space	8
 721      00000000 
 722              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 723              		.align	2
 724              		.set	.LANCHOR4,. + 0
 727              	hdma_usart1_rx:
 728 0000 00000000 		.space	68
 728      00000000 
 728      00000000 
 728      00000000 
 728      00000000 
 729              		.section	.bss.huart1,"aw",%nobits
 730              		.align	2
 731              		.set	.LANCHOR3,. + 0
 734              	huart1:
 735 0000 00000000 		.space	72
 735      00000000 
 735      00000000 
 735      00000000 
 735      00000000 
 736              		.section	.bss.mode,"aw",%nobits
 737              		.set	.LANCHOR2,. + 0
 740              	mode:
 741 0000 00       		.space	1
 742              		.section	.bss.rcv_buffer,"aw",%nobits
 743              		.align	2
 744              		.set	.LANCHOR0,. + 0
 747              	rcv_buffer:
 748 0000 00000000 		.space	20
 748      00000000 
 748      00000000 
 748      00000000 
 748      00000000 
 749              		.section	.bss.tx_buffer,"aw",%nobits
 750              		.align	2
 753              	tx_buffer:
 754 0000 00000000 		.space	45
 754      00000000 
 754      00000000 
 754      00000000 
 754      00000000 
 755              		.section	.data.dir,"aw"
 756              		.set	.LANCHOR1,. + 0
 759              	dir:
 760 0000 01       		.byte	1
 761              		.text
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 23


 762              	.Letext0:
 763              		.file 3 "c:\\users\\84935\\stm32f103c8t6\\tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-non
 764              		.file 4 "c:\\users\\84935\\stm32f103c8t6\\tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-non
 765              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 766              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 767              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 768              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 769              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 770              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 771              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 772              		.file 12 "Core/Src/../../ECUAL/StepMotor/StepMotor.h"
 773              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 774              		.file 14 "Core/Src/../../ECUAL/UART/STM32_UART.h"
 775              		.file 15 "c:\\users\\84935\\stm32f103c8t6\\tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-no
 776              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 777              		.file 17 "util/../util/DWT_Delay.h"
 778              		.file 18 "<built-in>"
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:154    .text.MX_GPIO_Init:00000090 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:161    .text.MX_DMA_Init:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:166    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:214    .text.MX_DMA_Init:00000030 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:219    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:225    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:253    .rodata.commandExec.str1.4:00000000 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:257    .text.commandExec:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:263    .text.commandExec:00000000 commandExec
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:344    .text.commandExec:00000048 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:353    .text.HAL_UARTEx_RxEventCallback:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:359    .text.HAL_UARTEx_RxEventCallback:00000000 HAL_UARTEx_RxEventCallback
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:402    .text.HAL_UARTEx_RxEventCallback:00000024 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:410    .text.Error_Handler:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:416    .text.Error_Handler:00000000 Error_Handler
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:448    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:453    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:508    .text.MX_USART1_UART_Init:0000002c $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:514    .text.SystemClock_Config:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:520    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:625    .text.main:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:631    .text.main:00000000 main
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:694    .text.main:00000040 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:759    .data.dir:00000000 dir
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:714    .bss.command:00000000 command
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:740    .bss.mode:00000000 mode
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:720    .bss.control_command:00000000 control_command
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:753    .bss.tx_buffer:00000000 tx_buffer
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:747    .bss.rcv_buffer:00000000 rcv_buffer
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:727    .bss.hdma_usart1_rx:00000000 hdma_usart1_rx
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:734    .bss.huart1:00000000 huart1
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:715    .bss.command:00000000 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:717    .bss.control_command:00000000 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:723    .bss.hdma_usart1_rx:00000000 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:730    .bss.huart1:00000000 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:741    .bss.mode:00000000 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:743    .bss.rcv_buffer:00000000 $d
C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s:750    .bss.tx_buffer:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
brake
changeDir
STM32_UART_sendString
atoi
angle2Step
positionCtrl
STM32_UART_IDLE_Start
HAL_UART_Init
memset
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccqrcOtq.s 			page 25


HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
DWT_Delay_Init
stepInit
speedCtrl
