---
permalink: /training-modules/uw-fpga.html
layout: default
title: FPGA training
---

# FPGA training module 
<p align="justify">
This training module aims to introduce the students to the concept of FPGAs, programming them using a higher level language (C++) and synthesizing firmware. We use AMD/Xilinx platform.
The duration of this training is 1 semester - 12 weeks (2 lectures per week). The detailed syllabus and series of lectures can be found below.
</p>
- [Course syllabus]({{ site.baseurl }}/training-modules/uw-fpga/syllabus)
- Series of lectures :
  - [Lecture 1]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-01-28-FPGA-Lecture-01.pdf) Introduction to FPGA and its architecture
  - [Lecture 2]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-01-30-FPGA-Lecture-02.pdf) Domain Specific Accelerators 
  - [Lecture 3]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-02-04-FPGA-Lecture-03.pdf) LHC, CMS Level-1 Trigger, & FPGAs in HEP
  - [Lecture 4]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-02-06-FPGA-Lecture-04.pdf) FPGA Architecture & its sub-components
  - [Lecture 5]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-02-11-FPGA-Lecture-05.pdf) FPGA Processing: Scheduling, Pipelining & DataFlow
  - [Lecture 6]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-02-13-FPGA-Lecture-06.pdf) Basic concepts of Hardware design & Introduction to digital gates 
  - [Lecture 7]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-02-18-FPGA-Lecture-07.pdf) Introduction to hardware description languages: Verilog
  - [Lecture 8]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-02-20-FPGA-Lecture-08.pdf) More on Verilog
  - [Lecture 9]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-02-25-FPGA-Lecture-09.pdf) Introduction to HLS & its setup
  - [Lecture 10]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-02-27-FPGA-Lecture-10.pdf) First HLS program: steps to create an IP
  - [Lecture 11]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-03-04-FPGA-Lecture-11.pdf) Review of synthesis output
  - [Lecture 12]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-03-06-FPGA-Lecture-12.pdf) Data-types (arbitrary precision) & introduction to pragmas
  - [Lecture 13]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-03-13-FPGA-Lecture-13.pdf) HLS Pragma: Interface
  - [Lecture 14]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-03-18-FPGA-Lecture-14.pdf) HLS Pragma: Array_partition
  - [Lecture 15]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-03-20-FPGA-Lecture-15.pdf) HLS Pragma: Array_reshape, Pipeline
  - [Lecture 16]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-03-25-FPGA-Lecture-16.pdf) HLS Pragma: Dataflow, Allocation, Latency
  - [Lecture 17]({{ site.baseurl }}/assets/pdf/uw-fpga/2025-03-27-FPGA-Lecture-17.pdf) HLS Pragma: Stable, Inline, Unroll
  - more to be added soon...
