#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun  5 11:45:12 2023
# Process ID: 13596
# Current directory: E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1
# Command line: vivado.exe -log direction_judgement_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source direction_judgement_top.tcl -notrace
# Log file: E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1/direction_judgement_top.vdi
# Journal file: E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1\vivado.jou
# Running On: LAPTOP-LQ37KROC, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 29909 MB
#-----------------------------------------------------------
source direction_judgement_top.tcl -notrace
Command: link_design -top direction_judgement_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_div'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'u_frame_buffer2'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'game/clk_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'game/mem_for_food_gen'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'game/mem_for_vga'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.dcp' for cell 'game/u2/u1/mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/sqrt_ip/sqrt_ip.dcp' for cell 'game/u2/u2/sqrt'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp' for cell 'game/u2/u3/mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/dist_mem_gen_4/dist_mem_gen_4.dcp' for cell 'nolabel_line145/setting_menu_vga'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp' for cell 'nolabel_line145/start_pic'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 896.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7022 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_div/inst/clkin1_ibufg, from the path connected to top-level port: I_clk100 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, game/clk_1/inst/clkin1_ibufg, from the path connected to top-level port: I_clk100 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_div/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'game/clk_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'game/clk_1/inst'
Finished Parsing XDC File [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'game/clk_1/inst'
Parsing XDC File [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'game/clk_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1608.418 ; gain = 577.234
Finished Parsing XDC File [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'game/clk_1/inst'
Parsing XDC File [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_div/inst'
Finished Parsing XDC File [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_div/inst'
Parsing XDC File [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_div/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [e:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_div/inst'
Parsing XDC File [E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/constrs_1/new/constr.xdc]
Parsing XDC File [E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/constrs_1/imports/new/ov7670_test.xdc]
Finished Parsing XDC File [E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/constrs_1/imports/new/ov7670_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1608.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 801 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 512 instances
  RAM64M => RAM64M (RAMD64E(x4)): 288 instances

20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1608.418 ; gain = 1164.195
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.931 . Memory (MB): peak = 1608.418 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e9a4b849

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.979 . Memory (MB): peak = 1629.215 ; gain = 20.797

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter IIC/Config_Done_i_2 into driver instance IIC/FSM_onehot_mSetup_ST[2]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter btn_debounce/sample/count[31]_i_1 into driver instance btn_debounce/sample/count[31]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter vga_display/frame_addr[15]_i_8 into driver instance vga_display/frame_addr[15]_i_12, which resulted in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22679c12a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1957.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 84 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dde2eb8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1957.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2257e8074

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1957.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG I_clk100_IBUF_BUFG_inst to drive 119 load(s) on clock net I_clk100_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 18cde8b6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1957.035 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18cde8b6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1957.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b716993e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1957.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              84  |              88  |                                              1  |
|  Constant propagation         |               3  |              12  |                                              0  |
|  Sweep                        |               0  |              43  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1957.035 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 284bb01f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1957.035 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 60 newly gated: 30 Total Ports: 96
Number of Flops added for Enable Generation: 18

Ending PowerOpt Patch Enables Task | Checksum: 153f132c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 2264.359 ; gain = 0.000
Ending Power Optimization Task | Checksum: 153f132c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.359 ; gain = 307.324

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1dddef1f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2264.359 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1dddef1f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.359 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2264.359 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1dddef1f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2264.359 ; gain = 655.941
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1/direction_judgement_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file direction_judgement_top_drc_opted.rpt -pb direction_judgement_top_drc_opted.pb -rpx direction_judgement_top_drc_opted.rpx
Command: report_drc -file direction_judgement_top_drc_opted.rpt -pb direction_judgement_top_drc_opted.pb -rpx direction_judgement_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1/direction_judgement_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 114d5799d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2264.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8af7b427

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f8b8afa1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f8b8afa1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f8b8afa1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 134f4b923

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cec43ae3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cec43ae3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: d6e3160a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 312 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 4, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 145 nets or LUTs. Breaked 4 LUTs, combined 141 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'game/u2/u3/cur_pos_[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1040 to 529 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 529.
INFO: [Physopt 32-1132] Very high fanout net 'game/u2/u3/cur_pos_[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1040 to 529 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 529.
INFO: [Physopt 32-1132] Very high fanout net 'game/u2/u3/cur_pos_[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1040 to 529 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 529.
INFO: [Physopt 32-1132] Very high fanout net 'game/u2/u3/cur_pos_[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1040 to 529 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 529.
INFO: [Physopt 32-1132] Very high fanout net 'game/u2/u3/cur_pos_[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1040 to 529 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 529.
INFO: [Physopt 32-1132] Very high fanout net 'game/u2/u3/cur_pos_[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1040 to 529 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 529.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2264.359 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            141  |                   145  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |            141  |                   145  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b4da45ca

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1a1f05da4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a1f05da4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18ccdeab0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16d669e30

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18315c8bb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1365545db

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10fd48ff8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2990528b2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2750ec34e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c9cf40ae

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d2ae8e6b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d2ae8e6b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7977d7b6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.980 | TNS=-617.888 |
Phase 1 Physical Synthesis Initialization | Checksum: 1305660d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e609efbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 7977d7b6

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-43.688. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18bc91d57

Time (s): cpu = 00:02:19 ; elapsed = 00:01:49 . Memory (MB): peak = 2264.359 ; gain = 0.000

Time (s): cpu = 00:02:19 ; elapsed = 00:01:49 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18bc91d57

Time (s): cpu = 00:02:19 ; elapsed = 00:01:49 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18bc91d57

Time (s): cpu = 00:02:19 ; elapsed = 00:01:50 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18bc91d57

Time (s): cpu = 00:02:19 ; elapsed = 00:01:50 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 18bc91d57

Time (s): cpu = 00:02:19 ; elapsed = 00:01:50 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2264.359 ; gain = 0.000

Time (s): cpu = 00:02:19 ; elapsed = 00:01:50 . Memory (MB): peak = 2264.359 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27218f8f6

Time (s): cpu = 00:02:20 ; elapsed = 00:01:50 . Memory (MB): peak = 2264.359 ; gain = 0.000
Ending Placer Task | Checksum: 1a1eec0da

Time (s): cpu = 00:02:20 ; elapsed = 00:01:50 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:22 ; elapsed = 00:01:51 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1/direction_judgement_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file direction_judgement_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file direction_judgement_top_utilization_placed.rpt -pb direction_judgement_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file direction_judgement_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2264.359 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 7.00s |  WALL: 4.09s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2264.359 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-44.348 | TNS=-616.617 |
Phase 1 Physical Synthesis Initialization | Checksum: 197deac87

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-44.348 | TNS=-616.617 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 197deac87

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-44.348 | TNS=-616.617 |
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_div/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[0]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[1]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[2]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[3]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[4]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[5]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[6]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_100[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_249_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_98[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_331_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_96[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_94[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_92[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_90[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_88[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_346_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_86[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_285_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_288_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_313_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_84[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_351_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_361_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_366_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_376_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_381_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_82[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_390_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_393_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_403_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_472_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_80[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_445_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_455_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_78[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_474_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_477_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_487_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_492_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_502_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_556_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_76[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_516_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_534_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_598_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_74[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_558_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_566_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_571_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_576_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_586_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_72[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_600_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_608_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_613_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_618_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_623_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_628_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_633_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_682_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_70[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_642_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_645_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_660_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_665_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_670_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_675_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_68[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_687_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_692_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_697_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_707_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_712_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_717_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_66[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_726_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_729_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_739_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_744_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_749_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_754_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_759_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_64[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_768_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_771_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_776_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_781_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_786_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_791_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_796_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_801_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_850_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_62[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_810_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_813_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_818_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_823_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_828_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_833_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_838_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_843_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net vga_display/prev_y[7]_i_890_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-44.235 | TNS=-615.713 |
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_60[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_852_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_855_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_860_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_865_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_870_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_875_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_880_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net vga_display/prev_y[7]_i_934_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-44.143 | TNS=-614.977 |
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_934_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_58[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_894_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_897_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_902_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_907_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_912_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_917_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_922_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_927_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_976_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_56[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_936_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_939_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_944_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_949_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_954_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_959_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_964_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_969_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net vga_display/prev_y[7]_i_1018_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-44.053 | TNS=-614.257 |
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_1018_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_978_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_978_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_981_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_986_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_991_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_996_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_1001_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_1006_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_1011_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_display/prev_y[7]_i_1081_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.963 | TNS=-613.537 |
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_display/total_pixel_reg[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net vga_display/total_pixel_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.925 | TNS=-613.449 |
INFO: [Physopt 32-81] Processed net vga_display/total_pixel_reg[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_display/total_pixel_reg[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.920 | TNS=-613.297 |
INFO: [Physopt 32-81] Processed net vga_display/total_pixel_reg[1]_repN_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_display/total_pixel_reg[1]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.905 | TNS=-614.321 |
INFO: [Physopt 32-81] Processed net vga_display/total_pixel_reg[1]_repN_4. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_display/total_pixel_reg[1]_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-614.161 |
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[1]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u2/u3/collision[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net state_module/state_OBUF[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net state_module/state_OBUF[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-613.065 |
INFO: [Physopt 32-702] Processed net game/u0/eat. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u0/C[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net eat_i_99_n_0. Critical path length was reduced through logic transformation on cell eat_i_99_comp.
INFO: [Physopt 32-735] Processed net eat_i_95_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-613.043 |
INFO: [Physopt 32-81] Processed net state_module/state_OBUF[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net state_module/state_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-611.011 |
INFO: [Physopt 32-702] Processed net eat_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net eat_i_98_n_0. Critical path length was reduced through logic transformation on cell eat_i_98_comp.
INFO: [Physopt 32-735] Processed net eat_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.976 |
INFO: [Physopt 32-663] Processed net eat_i_94_n_0.  Re-placed instance eat_i_94
INFO: [Physopt 32-735] Processed net eat_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.951 |
INFO: [Physopt 32-702] Processed net eat_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net eat_i_94_n_0. Critical path length was reduced through logic transformation on cell eat_i_94_comp_2.
INFO: [Physopt 32-735] Processed net eat_i_171_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.886 |
INFO: [Physopt 32-710] Processed net eat_i_98_n_0. Critical path length was reduced through logic transformation on cell eat_i_98_comp_1.
INFO: [Physopt 32-735] Processed net eat_i_169_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.807 |
INFO: [Physopt 32-702] Processed net eat_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_126_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net eat_i_219_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.804 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net eat_i_94_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.797 |
INFO: [Physopt 32-702] Processed net eat_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_147_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net eat_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.785 |
INFO: [Physopt 32-702] Processed net eat_i_171_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_147_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net eat_i_199_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.739 |
INFO: [Physopt 32-601] Processed net state_module/state_OBUF[1]_repN. Net driver state_module/FSM_onehot_state_reg[2]_replica was replaced.
INFO: [Physopt 32-735] Processed net state_module/state_OBUF[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.235 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net eat_i_219_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-610.204 |
INFO: [Physopt 32-81] Processed net state_module/state_OBUF[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net state_module/state_OBUF[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-608.436 |
INFO: [Physopt 32-702] Processed net eat_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/food_x_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_display/eat_i_214_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-608.430 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_display/eat_i_213_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-608.414 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_display/eat_i_212_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-608.397 |
INFO: [Physopt 32-702] Processed net vga_display/food_x_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/eat_reg_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_display/eat_i_211_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-608.351 |
INFO: [Physopt 32-702] Processed net vga_display/eat_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/game/u0/dis_x1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u1/food_x_reg[7]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u0/eat_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_x_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_div/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[0]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[1]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[2]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[3]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[4]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[5]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[6]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_100[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_98[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_331_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_96[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_94[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_92[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_90[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_88[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_346_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_86[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_84[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_82[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_472_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_80[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_78[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_556_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_76[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_598_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_74[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_72[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_682_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_70[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_68[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_66[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_64[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_850_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_62[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_60[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_934_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_58[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_976_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_56[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_1018_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_978_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[1]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u0/eat. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u0/C[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_147_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/food_x_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/eat_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/game/u0/dis_x1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u1/food_x_reg[7]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u0/eat_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_x_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-608.351 |
Phase 3 Critical Path Optimization | Checksum: 197deac87

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-608.351 |
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_div/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[0]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[0]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[1]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[1]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[2]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[3]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[4]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[4]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[5]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[5]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[6]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[6]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_100[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_249_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_98[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_331_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_96[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_94[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_92[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_90[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_88[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_346_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_86[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_285_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_288_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_313_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_84[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_351_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_361_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_366_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_376_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_381_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_82[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_390_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_393_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_403_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_472_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_80[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_445_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_455_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_78[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_474_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_477_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_487_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_492_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_502_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_556_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_76[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_516_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_534_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_598_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_74[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_558_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_566_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_571_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_576_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_586_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_72[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_600_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_608_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_613_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_618_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_623_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_628_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_633_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_682_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_70[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_642_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_645_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_660_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_665_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_670_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_675_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_68[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_687_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_692_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_697_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_707_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_712_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_717_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_66[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_726_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_729_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_739_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_744_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_749_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_754_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_759_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_64[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_768_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_771_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_776_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_781_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_786_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_791_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_796_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_801_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_850_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_62[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_810_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_813_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_818_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_823_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_828_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_833_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_838_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_843_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_60[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_852_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_855_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_860_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_865_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_870_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_875_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_880_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_934_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_58[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_894_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_897_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_902_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_907_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_912_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_917_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_922_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_927_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_976_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_56[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_936_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_939_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_944_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_949_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_954_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_959_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_964_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_969_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_1018_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_978_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_978_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_981_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_986_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_991_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_996_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_1001_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_1006_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_1011_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[1]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u0/eat. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u0/C[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_147_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/food_x_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/eat_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/game/u0/dis_x1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u1/food_x_reg[7]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u0/eat_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_x_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_div/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[0]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[1]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[2]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[3]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[4]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[5]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[6]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_102[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_100[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_98[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_331_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_96[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_94[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_92[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_90[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_88[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_346_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_86[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_84[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_82[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_472_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_80[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_78[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_556_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_76[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_598_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_74[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_72[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_682_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_70[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_68[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_66[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_64[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_850_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_62[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_60[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_934_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_58[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_976_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[31]_56[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_1018_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y_reg[7]_i_978_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[7]_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_y[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/total_pixel_reg[1]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u0/eat. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u0/C[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_reg_i_147_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eat_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/food_x_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/eat_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/game/u0/dis_x1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u1/food_x_reg[7]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game/u0/eat_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_display/prev_x_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.885 | TNS=-608.351 |
Phase 4 Critical Path Optimization | Checksum: 197deac87

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-43.885 | TNS=-608.351 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.463  |          8.266  |           11  |              0  |                    26  |           0  |           2  |  00:00:11  |
|  Total          |          0.463  |          8.266  |           11  |              0  |                    26  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2264.359 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 28730c7ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1040 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1/direction_judgement_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eb2181ee ConstDB: 0 ShapeSum: b30c29c4 RouteDB: 0
Post Restoration Checksum: NetGraph: 4908e2f4 NumContArr: 671da29b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b026858f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b026858f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2264.359 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b026858f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2264.359 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a4d96317

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2269.516 ; gain = 5.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.586| TNS=-570.275| WHS=-1.424 | THS=-347.893|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0642589 %
  Global Horizontal Routing Utilization  = 0.0412546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14884
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14883
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 159

Phase 2 Router Initialization | Checksum: 1b994edc1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2376.484 ; gain = 112.125

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b994edc1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2376.484 ; gain = 112.125
Phase 3 Initial Routing | Checksum: 18021ba69

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 2420.223 ; gain = 155.863
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+=======================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                   |
+====================+====================+=======================================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | vga_display/show_pixel_blue_reg[3]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | vga_display/show_pixel_blue_reg[2]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | vga_display/show_pixel_green_reg[3]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | vga_display/show_pixel_green_reg[1]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | vga_display/show_pixel_green_reg[2]/D |
+--------------------+--------------------+---------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6613
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.827| TNS=-683.943| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c14f881d

Time (s): cpu = 00:02:38 ; elapsed = 00:01:46 . Memory (MB): peak = 2420.223 ; gain = 155.863

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-47.791| TNS=-693.726| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1582084c3

Time (s): cpu = 00:02:45 ; elapsed = 00:01:53 . Memory (MB): peak = 2420.223 ; gain = 155.863
Phase 4 Rip-up And Reroute | Checksum: 1582084c3

Time (s): cpu = 00:02:45 ; elapsed = 00:01:53 . Memory (MB): peak = 2420.223 ; gain = 155.863

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17ae5c84e

Time (s): cpu = 00:02:47 ; elapsed = 00:01:56 . Memory (MB): peak = 2420.223 ; gain = 155.863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.827| TNS=-683.548| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ccbc3ec1

Time (s): cpu = 00:02:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2420.223 ; gain = 155.863

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ccbc3ec1

Time (s): cpu = 00:02:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2420.223 ; gain = 155.863
Phase 5 Delay and Skew Optimization | Checksum: 1ccbc3ec1

Time (s): cpu = 00:02:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2420.223 ; gain = 155.863

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 185b26fde

Time (s): cpu = 00:02:52 ; elapsed = 00:01:59 . Memory (MB): peak = 2420.223 ; gain = 155.863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.827| TNS=-665.993| WHS=-0.491 | THS=-5.213 |

Phase 6.1 Hold Fix Iter | Checksum: 17f1257e1

Time (s): cpu = 00:02:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2420.223 ; gain = 155.863
Phase 6 Post Hold Fix | Checksum: f588a788

Time (s): cpu = 00:02:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2420.223 ; gain = 155.863

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.5039 %
  Global Horizontal Routing Utilization  = 13.3056 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y37 -> INT_R_X21Y37
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fdf92788

Time (s): cpu = 00:02:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2420.223 ; gain = 155.863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fdf92788

Time (s): cpu = 00:02:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2420.223 ; gain = 155.863

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 63270685

Time (s): cpu = 00:02:56 ; elapsed = 00:02:02 . Memory (MB): peak = 2420.223 ; gain = 155.863

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 43a335a4

Time (s): cpu = 00:02:58 ; elapsed = 00:02:04 . Memory (MB): peak = 2420.223 ; gain = 155.863
INFO: [Route 35-57] Estimated Timing Summary | WNS=-46.827| TNS=-665.993| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 43a335a4

Time (s): cpu = 00:02:58 ; elapsed = 00:02:04 . Memory (MB): peak = 2420.223 ; gain = 155.863
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:58 ; elapsed = 00:02:04 . Memory (MB): peak = 2420.223 ; gain = 155.863

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1059 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:02 ; elapsed = 00:02:06 . Memory (MB): peak = 2420.223 ; gain = 155.863
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2420.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1/direction_judgement_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2420.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file direction_judgement_top_drc_routed.rpt -pb direction_judgement_top_drc_routed.pb -rpx direction_judgement_top_drc_routed.rpx
Command: report_drc -file direction_judgement_top_drc_routed.rpt -pb direction_judgement_top_drc_routed.pb -rpx direction_judgement_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1/direction_judgement_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file direction_judgement_top_methodology_drc_routed.rpt -pb direction_judgement_top_methodology_drc_routed.pb -rpx direction_judgement_top_methodology_drc_routed.rpx
Command: report_methodology -file direction_judgement_top_methodology_drc_routed.rpt -pb direction_judgement_top_methodology_drc_routed.pb -rpx direction_judgement_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/FPGA/nowone/SnakeGame/SnakeGame.runs/impl_1/direction_judgement_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2420.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file direction_judgement_top_power_routed.rpt -pb direction_judgement_top_power_summary_routed.pb -rpx direction_judgement_top_power_routed.rpx
Command: report_power -file direction_judgement_top_power_routed.rpt -pb direction_judgement_top_power_summary_routed.pb -rpx direction_judgement_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1071 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2420.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file direction_judgement_top_route_status.rpt -pb direction_judgement_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file direction_judgement_top_timing_summary_routed.rpt -pb direction_judgement_top_timing_summary_routed.pb -rpx direction_judgement_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file direction_judgement_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file direction_judgement_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file direction_judgement_top_bus_skew_routed.rpt -pb direction_judgement_top_bus_skew_routed.pb -rpx direction_judgement_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force direction_judgement_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3 input hand_cordinate_debounce/prev_x3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3 input hand_cordinate_debounce/prev_x3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__0 input hand_cordinate_debounce/prev_x3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__0 input hand_cordinate_debounce/prev_x3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__1 input hand_cordinate_debounce/prev_x3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__1 input hand_cordinate_debounce/prev_x3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__2 input hand_cordinate_debounce/prev_x3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__2 input hand_cordinate_debounce/prev_x3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__3 input hand_cordinate_debounce/prev_x3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__3 input hand_cordinate_debounce/prev_x3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__4 input hand_cordinate_debounce/prev_x3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/prev_x3__4 input hand_cordinate_debounce/prev_x3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/temp_sum_x0 input hand_cordinate_debounce/temp_sum_x0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hand_cordinate_debounce/temp_sum_y0 input hand_cordinate_debounce/temp_sum_y0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb0 input vga_display/pixel_thresholding_satisfied/Cb0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb0 input vga_display/pixel_thresholding_satisfied/Cb0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb3 input vga_display/pixel_thresholding_satisfied/Cb3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb3__0 input vga_display/pixel_thresholding_satisfied/Cb3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vga_display/pixel_thresholding_satisfied/Cr2 input vga_display/pixel_thresholding_satisfied/Cr2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vga_display/pixel_thresholding_satisfied/Cr3 input vga_display/pixel_thresholding_satisfied/Cr3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP game/u1/for_ram1 output game/u1/for_ram1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hand_cordinate_debounce/prev_x3 output hand_cordinate_debounce/prev_x3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__0 output hand_cordinate_debounce/prev_x3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__1 output hand_cordinate_debounce/prev_x3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__2 output hand_cordinate_debounce/prev_x3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__3 output hand_cordinate_debounce/prev_x3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__4 output hand_cordinate_debounce/prev_x3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hand_cordinate_debounce/temp_sum_x0 output hand_cordinate_debounce/temp_sum_x0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hand_cordinate_debounce/temp_sum_y0 output hand_cordinate_debounce/temp_sum_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb0 output vga_display/pixel_thresholding_satisfied/Cb0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb3 output vga_display/pixel_thresholding_satisfied/Cb3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb3__0 output vga_display/pixel_thresholding_satisfied/Cb3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cr2 output vga_display/pixel_thresholding_satisfied/Cr2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cr3 output vga_display/pixel_thresholding_satisfied/Cr3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP game/u1/for_ram1 multiplier stage game/u1/for_ram1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hand_cordinate_debounce/prev_x3 multiplier stage hand_cordinate_debounce/prev_x3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__0 multiplier stage hand_cordinate_debounce/prev_x3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__1 multiplier stage hand_cordinate_debounce/prev_x3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__2 multiplier stage hand_cordinate_debounce/prev_x3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__3 multiplier stage hand_cordinate_debounce/prev_x3__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hand_cordinate_debounce/prev_x3__4 multiplier stage hand_cordinate_debounce/prev_x3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hand_cordinate_debounce/temp_sum_x0 multiplier stage hand_cordinate_debounce/temp_sum_x0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hand_cordinate_debounce/temp_sum_y0 multiplier stage hand_cordinate_debounce/temp_sum_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb0 multiplier stage vga_display/pixel_thresholding_satisfied/Cb0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb3 multiplier stage vga_display/pixel_thresholding_satisfied/Cb3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cb3__0 multiplier stage vga_display/pixel_thresholding_satisfied/Cb3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cr2 multiplier stage vga_display/pixel_thresholding_satisfied/Cr2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vga_display/pixel_thresholding_satisfied/Cr3 multiplier stage vga_display/pixel_thresholding_satisfied/Cr3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net vga_display/pixel_thresholding_satisfied/O_satisfy0 is a gated clock net sourced by a combinational pin vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_1/O, cell vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (vga_display/frame_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (vga_display/frame_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (vga_display/frame_addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]) which is driven by a register (vga_display/frame_addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]) which is driven by a register (vga_display/frame_addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]) which is driven by a register (vga_display/frame_addr_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]) which is driven by a register (vga_display/frame_addr_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (vga_display/frame_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (vga_display/frame_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (vga_display/frame_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (vga_display/frame_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (vga_display/frame_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (vga_display/frame_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (vga_display/frame_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (vga_display/frame_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (vga_display/frame_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]) which is driven by a register (vga_display/frame_addr_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]) which is driven by a register (vga_display/frame_addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]) which is driven by a register (vga_display/frame_addr_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T has an input control pin game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15] (net: game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]) which is driven by a register (vga_display/frame_addr_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 71 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 3754592 bits.
Writing bitstream ./direction_judgement_top.bit...
Writing bitstream ./direction_judgement_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2833.699 ; gain = 413.477
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 11:51:12 2023...
