static int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 -> V_6 ;\r\nstruct V_7 * V_8 ;\r\nstruct V_9 * V_10 = & V_4 -> V_11 -> V_11 . V_12 ;\r\nT_1 V_13 = V_10 -> V_13 * V_14 ;\r\nT_1 V_15 = V_13 + V_10 -> V_16 - 1 ;\r\nint V_17 ;\r\nV_8 = V_2 -> V_6 = F_2 ( sizeof( * V_8 ) , V_18 ) ;\r\nif ( ! V_8 )\r\nreturn - V_19 ;\r\nF_3 ( V_2 , & V_8 -> V_20 ) ;\r\nV_8 -> V_20 . V_21 = V_22 ;\r\nV_8 -> V_20 . V_23 = V_24 ;\r\nV_8 -> V_20 . V_25 = V_26 ;\r\nV_17 = F_4 (&chan->user, NvSema, NV_DMA_IN_MEMORY,\r\n&(struct nv_dma_v0) {\r\n.target = NV_DMA_V0_TARGET_VRAM,\r\n.access = NV_DMA_V0_ACCESS_RDWR,\r\n.start = start,\r\n.limit = limit,\r\n}, sizeof(struct nv_dma_v0),\r\n&fctx->sema) ;\r\nif ( V_17 )\r\nF_5 ( V_2 ) ;\r\nreturn V_17 ;\r\n}\r\nint\r\nF_6 ( struct V_27 * V_5 )\r\n{\r\nstruct V_3 * V_4 ;\r\nint V_17 = 0 ;\r\nV_4 = V_5 -> V_6 = F_2 ( sizeof( * V_4 ) , V_18 ) ;\r\nif ( ! V_4 )\r\nreturn - V_19 ;\r\nV_4 -> V_20 . V_28 = V_29 ;\r\nV_4 -> V_20 . V_30 = V_31 ;\r\nV_4 -> V_20 . V_32 = F_1 ;\r\nV_4 -> V_20 . V_33 = F_5 ;\r\nV_4 -> V_20 . V_34 = 127 ;\r\nV_4 -> V_20 . V_35 = F_7 ( V_4 -> V_20 . V_34 ) ;\r\nF_8 ( & V_4 -> V_36 ) ;\r\nV_17 = F_9 ( & V_5 -> V_37 , 4096 , 0x1000 , V_38 ,\r\n0 , 0x0000 , NULL , NULL , & V_4 -> V_11 ) ;\r\nif ( ! V_17 ) {\r\nV_17 = F_10 ( V_4 -> V_11 , V_38 , false ) ;\r\nif ( ! V_17 ) {\r\nV_17 = F_11 ( V_4 -> V_11 ) ;\r\nif ( V_17 )\r\nF_12 ( V_4 -> V_11 ) ;\r\n}\r\nif ( V_17 )\r\nF_13 ( NULL , & V_4 -> V_11 ) ;\r\n}\r\nif ( V_17 ) {\r\nV_29 ( V_5 ) ;\r\nreturn V_17 ;\r\n}\r\nF_14 ( V_4 -> V_11 , 0x000 , 0x00000000 ) ;\r\nreturn V_17 ;\r\n}
