{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 23:25:56 2022 " "Info: Processing started: Mon Nov 21 23:25:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA2 -c FPGA2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA2 -c FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2_2.bdf " "Warning: Can't analyze file -- file FPGA2_2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3xdec.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 3xdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3Xdec " "Info: Found entity 1: 3Xdec" {  } { { "3Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/3Xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "15xdec.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 15xdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 15Xdec " "Info: Found entity 1: 15Xdec" {  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2xdec.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2xdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2Xdec " "Info: Found entity 1: 2Xdec" {  } { { "2Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/2Xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrtlahfmfvkdlf.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ghrtlahfmfvkdlf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ghrtlahfmfvkdlf " "Info: Found entity 1: ghrtlahfmfvkdlf" {  } { { "ghrtlahfmfvkdlf.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/ghrtlahfmfvkdlf.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fpga2.bdf 1 1 " "Warning: Using design file fpga2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga2 " "Info: Found entity 1: fpga2" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA2 " "Info: Elaborating entity \"FPGA2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "3Xdec inst23 " "Warning: Block or symbol \"3Xdec\" of instance \"inst23\" overlaps another block or symbol" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 120 1360 1456 216 "inst23" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "4Xdec inst24 " "Warning: Block or symbol \"4Xdec\" of instance \"inst24\" overlaps another block or symbol" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 120 1464 1560 216 "inst24" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "15Xdec 15Xdec:inst22 " "Info: Elaborating entity \"15Xdec\" for hierarchy \"15Xdec:inst22\"" {  } { { "fpga2.bdf" "inst22" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1352 1448 24 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "25xdec.bdf 1 1 " "Warning: Using design file 25xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 25xdec " "Info: Found entity 1: 25xdec" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "25Xdec 25Xdec:inst34 " "Info: Elaborating entity \"25Xdec\" for hierarchy \"25Xdec:inst34\"" {  } { { "fpga2.bdf" "inst34" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1224 1320 24 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "4xdec.bdf 1 1 " "Warning: Using design file 4xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4xdec " "Info: Found entity 1: 4xdec" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/4xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4Xdec 4Xdec:inst24 " "Info: Elaborating entity \"4Xdec\" for hierarchy \"4Xdec:inst24\"" {  } { { "fpga2.bdf" "inst24" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 120 1464 1560 216 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3Xdec 3Xdec:inst23 " "Info: Elaborating entity \"3Xdec\" for hierarchy \"3Xdec:inst23\"" {  } { { "fpga2.bdf" "inst23" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 120 1360 1456 216 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2Xdec 2Xdec:inst26 " "Info: Elaborating entity \"2Xdec\" for hierarchy \"2Xdec:inst26\"" {  } { { "fpga2.bdf" "inst26" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 32 1480 1576 128 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "7xdec.bdf 1 1 " "Warning: Using design file 7xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7xdec " "Info: Found entity 1: 7xdec" {  } { { "7xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/7xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7Xdec 7Xdec:inst25 " "Info: Elaborating entity \"7Xdec\" for hierarchy \"7Xdec:inst25\"" {  } { { "fpga2.bdf" "inst25" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 32 1384 1480 128 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "11xdec.bdf 1 1 " "Warning: Using design file 11xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 11xdec " "Info: Found entity 1: 11xdec" {  } { { "11xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/11xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "11Xdec 11Xdec:inst32 " "Info: Elaborating entity \"11Xdec\" for hierarchy \"11Xdec:inst32\"" {  } { { "fpga2.bdf" "inst32" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 240 1368 1464 336 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8xdec.bdf 1 1 " "Warning: Using design file 8xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8xdec " "Info: Found entity 1: 8xdec" {  } { { "8xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/8xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8Xdec 8Xdec:inst30 " "Info: Elaborating entity \"8Xdec\" for hierarchy \"8Xdec:inst30\"" {  } { { "fpga2.bdf" "inst30" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 472 1408 1504 568 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "5xdec.bdf 1 1 " "Warning: Using design file 5xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5xdec " "Info: Found entity 1: 5xdec" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/5xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5Xdec 5Xdec:inst28 " "Info: Elaborating entity \"5Xdec\" for hierarchy \"5Xdec:inst28\"" {  } { { "fpga2.bdf" "inst28" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 336 1504 1600 432 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "7xdec:inst31\|inst " "Info: Register \"7xdec:inst31\|inst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "7xdec:inst31\|inst2 " "Info: Register \"7xdec:inst31\|inst2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst4 " "Info: Register \"25xdec:inst40\|inst4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "7xdec:inst25\|inst " "Info: Register \"7xdec:inst25\|inst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst5 " "Info: Register \"25xdec:inst40\|inst5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst6 " "Info: Register \"25xdec:inst40\|inst6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst " "Info: Register \"25xdec:inst40\|inst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "7xdec:inst25\|inst2 " "Info: Register \"7xdec:inst25\|inst2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst4 " "Info: Register \"25xdec:inst35\|inst4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst1 " "Info: Register \"25xdec:inst40\|inst1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst2 " "Info: Register \"25xdec:inst40\|inst2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst5 " "Info: Register \"25xdec:inst35\|inst5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst6 " "Info: Register \"25xdec:inst35\|inst6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst " "Info: Register \"25xdec:inst35\|inst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst1 " "Info: Register \"25xdec:inst35\|inst1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst2 " "Info: Register \"25xdec:inst35\|inst2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i " "Warning (15610): No output dependent on input pin \"i\"" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 608 816 984 624 "i" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w " "Warning (15610): No output dependent on input pin \"w\"" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 72 800 968 88 "w" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Info: Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 23:25:57 2022 " "Info: Processing ended: Mon Nov 21 23:25:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 23:25:57 2022 " "Info: Processing started: Mon Nov 21 23:25:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA2 -c FPGA2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA2 -c FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA2 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"FPGA2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 9 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "25xdec:inst37\|inst4  " "Info: Automatically promoted node 25xdec:inst37\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst37\|inst21 " "Info: Destination node 25xdec:inst37\|inst21" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "15Xdec:inst22\|inst1  " "Info: Automatically promoted node 15Xdec:inst22\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "15Xdec:inst22\|inst " "Info: Destination node 15Xdec:inst22\|inst" {  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 144 400 464 224 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 15Xdec:inst22|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "15Xdec:inst22\|inst5 " "Info: Destination node 15Xdec:inst22\|inst5" {  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 304 280 344 352 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 15Xdec:inst22|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 304 400 464 384 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 15Xdec:inst22|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "2Xdec:inst27\|inst  " "Info: Automatically promoted node 2Xdec:inst27\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "2Xdec:inst27\|inst~0 " "Info: Destination node 2Xdec:inst27\|inst~0" {  } { { "2Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/2Xdec.bdf" { { 152 488 552 232 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2Xdec:inst27|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/2Xdec.bdf" { { 152 488 552 232 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2Xdec:inst27|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "25xdec:inst34\|inst  " "Info: Automatically promoted node 25xdec:inst34\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst34\|inst4 " "Info: Destination node 25xdec:inst34\|inst4" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst34\|inst19 " "Info: Destination node 25xdec:inst34\|inst19" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 328 544 608 376 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "25xdec:inst36\|inst  " "Info: Automatically promoted node 25xdec:inst36\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst36\|inst4 " "Info: Destination node 25xdec:inst36\|inst4" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst36|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst36\|inst19 " "Info: Destination node 25xdec:inst36\|inst19" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 328 544 608 376 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst36|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst36|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "25xdec:inst37\|inst  " "Info: Automatically promoted node 25xdec:inst37\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst37\|inst4 " "Info: Destination node 25xdec:inst37\|inst4" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst37\|inst19 " "Info: Destination node 25xdec:inst37\|inst19" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 328 544 608 376 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "25xdec:inst38\|inst  " "Info: Automatically promoted node 25xdec:inst38\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst38\|inst4 " "Info: Destination node 25xdec:inst38\|inst4" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst38|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst38\|inst19 " "Info: Destination node 25xdec:inst38\|inst19" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 328 544 608 376 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst38|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst38|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "25xdec:inst39\|inst  " "Info: Automatically promoted node 25xdec:inst39\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst39\|inst4 " "Info: Destination node 25xdec:inst39\|inst4" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst39|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst39\|inst19 " "Info: Destination node 25xdec:inst39\|inst19" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 328 544 608 376 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst39|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst39|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 7 28 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 34 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.295 ns register register " "Info: Estimated most critical path is register to register delay of 1.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst6 1 REG LAB_X23_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y16; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.624 ns) 1.187 ns 25xdec:inst34\|inst8 2 COMB LAB_X22_Y16 1 " "Info: 2: + IC(0.563 ns) + CELL(0.624 ns) = 1.187 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = '25xdec:inst34\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.295 ns 25xdec:inst34\|inst4 3 REG LAB_X22_Y16 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.295 ns; Loc. = LAB_X22_Y16; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 56.53 % ) " "Info: Total cell delay = 0.732 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 43.47 % ) " "Info: Total interconnect delay = 0.563 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "K 0 " "Info: Pin \"K\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 23:25:58 2022 " "Info: Processing ended: Mon Nov 21 23:25:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 23:25:59 2022 " "Info: Processing started: Mon Nov 21 23:25:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA2 -c FPGA2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA2 -c FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 23:26:00 2022 " "Info: Processing ended: Mon Nov 21 23:26:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 23:26:00 2022 " "Info: Processing started: Mon Nov 21 23:26:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA2 -c FPGA2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA2 -c FPGA2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "q " "Info: Assuming node \"q\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "q" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "r " "Info: Assuming node \"r\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 312 800 968 328 "r" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "r" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "e " "Info: Assuming node \"e\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "e" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "u " "Info: Assuming node \"u\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "u" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "t " "Info: Assuming node \"t\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "t" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst59 " "Info: Detected gated clock \"inst59\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst38\|inst " "Info: Detected ripple clock \"25xdec:inst38\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst38\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst38\|inst4 " "Info: Detected ripple clock \"25xdec:inst38\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst38\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "2Xdec:inst27\|inst " "Info: Detected ripple clock \"2Xdec:inst27\|inst\" as buffer" {  } { { "2Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/2Xdec.bdf" { { 152 488 552 232 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "2Xdec:inst27\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst60 " "Info: Detected gated clock \"inst60\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst39\|inst " "Info: Detected ripple clock \"25xdec:inst39\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst39\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst39\|inst4 " "Info: Detected ripple clock \"25xdec:inst39\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst39\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "8xdec:inst30\|inst " "Info: Detected ripple clock \"8xdec:inst30\|inst\" as buffer" {  } { { "8xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/8xdec.bdf" { { 160 536 600 240 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "8xdec:inst30\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "8xdec:inst30\|inst4 " "Info: Detected ripple clock \"8xdec:inst30\|inst4\" as buffer" {  } { { "8xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/8xdec.bdf" { { 312 832 896 392 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "8xdec:inst30\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst57 " "Info: Detected gated clock \"inst57\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst36\|inst " "Info: Detected ripple clock \"25xdec:inst36\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst36\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst36\|inst4 " "Info: Detected ripple clock \"25xdec:inst36\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst36\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3Xdec:inst23\|inst1 " "Info: Detected ripple clock \"3Xdec:inst23\|inst1\" as buffer" {  } { { "3Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/3Xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3Xdec:inst23\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst24\|inst " "Info: Detected ripple clock \"4xdec:inst24\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst24\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst58 " "Info: Detected gated clock \"inst58\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 1080 1144 336 "inst58" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst37\|inst " "Info: Detected ripple clock \"25xdec:inst37\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst37\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst37\|inst4 " "Info: Detected ripple clock \"25xdec:inst37\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst37\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst55 " "Info: Detected gated clock \"inst55\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst34\|inst " "Info: Detected ripple clock \"25xdec:inst34\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst34\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst34\|inst4 " "Info: Detected ripple clock \"25xdec:inst34\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst34\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "15Xdec:inst22\|inst1 " "Info: Detected ripple clock \"15Xdec:inst22\|inst1\" as buffer" {  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 304 400 464 384 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "15Xdec:inst22\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "q register 25xdec:inst34\|inst6 register 25xdec:inst34\|inst4 211.19 MHz 4.735 ns Internal " "Info: Clock \"q\" has Internal fmax of 211.19 MHz between source register \"25xdec:inst34\|inst6\" and destination register \"25xdec:inst34\|inst4\" (period= 4.735 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.215 ns + Longest register register " "Info: + Longest register to register delay is 1.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst6 1 REG LCFF_X23_Y16_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.366 ns) 1.107 ns 25xdec:inst34\|inst8 2 COMB LCCOMB_X22_Y16_N14 1 " "Info: 2: + IC(0.741 ns) + CELL(0.366 ns) = 1.107 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 1; COMB Node = '25xdec:inst34\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.215 ns 25xdec:inst34\|inst4 3 REG LCFF_X22_Y16_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.215 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 39.01 % ) " "Info: Total cell delay = 0.474 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 60.99 % ) " "Info: Total interconnect delay = 0.741 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { 25xdec:inst34|inst6 {} 25xdec:inst34|inst8 {} 25xdec:inst34|inst4 {} } { 0.000ns 0.741ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.256 ns - Smallest " "Info: - Smallest clock skew is -3.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q destination 6.978 ns + Shortest register " "Info: + Shortest clock path from clock \"q\" to destination register is 6.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 3.915 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.724 ns) + CELL(0.206 ns) = 3.915 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.919 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.919 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 6.978 ns 25xdec:inst34\|inst4 4 REG LCFF_X22_Y16_N15 3 " "Info: 4: + IC(0.393 ns) + CELL(0.666 ns) = 6.978 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 40.51 % ) " "Info: Total cell delay = 2.827 ns ( 40.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.151 ns ( 59.49 % ) " "Info: Total interconnect delay = 4.151 ns ( 59.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.978 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 0.393ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q source 10.234 ns - Longest register " "Info: - Longest clock path from clock \"q\" to source register is 10.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 3.915 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.724 ns) + CELL(0.206 ns) = 3.915 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.919 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.919 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.731 ns) + CELL(0.000 ns) 8.650 ns 25xdec:inst34\|inst~clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(2.731 ns) + CELL(0.000 ns) = 8.650 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst34\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 10.234 ns 25xdec:inst34\|inst6 5 REG LCFF_X23_Y16_N27 3 " "Info: 5: + IC(0.918 ns) + CELL(0.666 ns) = 10.234 ns; Loc. = LCFF_X23_Y16_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 27.62 % ) " "Info: Total cell delay = 2.827 ns ( 27.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.407 ns ( 72.38 % ) " "Info: Total interconnect delay = 7.407 ns ( 72.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.978 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 0.393ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { 25xdec:inst34|inst6 {} 25xdec:inst34|inst8 {} 25xdec:inst34|inst4 {} } { 0.000ns 0.741ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.978 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 0.393ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 25xdec:inst34\|inst6 register 25xdec:inst34\|inst4 211.19 MHz 4.735 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 211.19 MHz between source register \"25xdec:inst34\|inst6\" and destination register \"25xdec:inst34\|inst4\" (period= 4.735 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.215 ns + Longest register register " "Info: + Longest register to register delay is 1.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst6 1 REG LCFF_X23_Y16_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.366 ns) 1.107 ns 25xdec:inst34\|inst8 2 COMB LCCOMB_X22_Y16_N14 1 " "Info: 2: + IC(0.741 ns) + CELL(0.366 ns) = 1.107 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 1; COMB Node = '25xdec:inst34\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.215 ns 25xdec:inst34\|inst4 3 REG LCFF_X22_Y16_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.215 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 39.01 % ) " "Info: Total cell delay = 0.474 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 60.99 % ) " "Info: Total interconnect delay = 0.741 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { 25xdec:inst34|inst6 {} 25xdec:inst34|inst8 {} 25xdec:inst34|inst4 {} } { 0.000ns 0.741ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.256 ns - Smallest " "Info: - Smallest clock skew is -3.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.491 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 6.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.366 ns) 3.428 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.067 ns) + CELL(0.366 ns) = 3.428 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { CLK inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.432 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.432 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 6.491 ns 25xdec:inst34\|inst4 4 REG LCFF_X22_Y16_N15 3 " "Info: 4: + IC(0.393 ns) + CELL(0.666 ns) = 6.491 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 46.17 % ) " "Info: Total cell delay = 2.997 ns ( 46.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.494 ns ( 53.83 % ) " "Info: Total interconnect delay = 3.494 ns ( 53.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.491 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 0.393ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.747 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.366 ns) 3.428 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.067 ns) + CELL(0.366 ns) = 3.428 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { CLK inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.432 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.432 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.731 ns) + CELL(0.000 ns) 8.163 ns 25xdec:inst34\|inst~clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(2.731 ns) + CELL(0.000 ns) = 8.163 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst34\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 9.747 ns 25xdec:inst34\|inst6 5 REG LCFF_X23_Y16_N27 3 " "Info: 5: + IC(0.918 ns) + CELL(0.666 ns) = 9.747 ns; Loc. = LCFF_X23_Y16_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 30.75 % ) " "Info: Total cell delay = 2.997 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.750 ns ( 69.25 % ) " "Info: Total interconnect delay = 6.750 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.747 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.747 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.491 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 0.393ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.747 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.747 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { 25xdec:inst34|inst6 {} 25xdec:inst34|inst8 {} 25xdec:inst34|inst4 {} } { 0.000ns 0.741ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.491 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 0.393ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.747 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.747 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "r register register 25xdec:inst37\|inst6 25xdec:inst37\|inst4 360.1 MHz Internal " "Info: Clock \"r\" Internal fmax is restricted to 360.1 MHz between source register \"25xdec:inst37\|inst6\" and destination register \"25xdec:inst37\|inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.921 ns + Longest register register " "Info: + Longest register to register delay is 0.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst37\|inst6 1 REG LCFF_X32_Y11_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y11_N5; Fanout = 3; REG Node = '25xdec:inst37\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 0.813 ns 25xdec:inst37\|inst8 2 COMB LCCOMB_X32_Y11_N16 1 " "Info: 2: + IC(0.447 ns) + CELL(0.366 ns) = 0.813 ns; Loc. = LCCOMB_X32_Y11_N16; Fanout = 1; COMB Node = '25xdec:inst37\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { 25xdec:inst37|inst6 25xdec:inst37|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.921 ns 25xdec:inst37\|inst4 3 REG LCFF_X32_Y11_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.921 ns; Loc. = LCFF_X32_Y11_N17; Fanout = 2; REG Node = '25xdec:inst37\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst37|inst8 25xdec:inst37|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.47 % ) " "Info: Total cell delay = 0.474 ns ( 51.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 48.53 % ) " "Info: Total interconnect delay = 0.447 ns ( 48.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { 25xdec:inst37|inst6 25xdec:inst37|inst8 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.921 ns" { 25xdec:inst37|inst6 {} 25xdec:inst37|inst8 {} 25xdec:inst37|inst4 {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.792 ns - Smallest " "Info: - Smallest clock skew is -0.792 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r destination 9.301 ns + Shortest register " "Info: + Shortest clock path from clock \"r\" to destination register is 9.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns r 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'r'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 312 800 968 328 "r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.206 ns) 3.562 ns inst58 2 COMB LCCOMB_X23_Y12_N16 3 " "Info: 2: + IC(2.361 ns) + CELL(0.206 ns) = 3.562 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 3; COMB Node = 'inst58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { r inst58 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 1080 1144 336 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.970 ns) 6.603 ns 25xdec:inst37\|inst 3 REG LCFF_X8_Y11_N23 3 " "Info: 3: + IC(2.071 ns) + CELL(0.970 ns) = 6.603 ns; Loc. = LCFF_X8_Y11_N23; Fanout = 3; REG Node = '25xdec:inst37\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { inst58 25xdec:inst37|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.032 ns) + CELL(0.666 ns) 9.301 ns 25xdec:inst37\|inst4 4 REG LCFF_X32_Y11_N17 2 " "Info: 4: + IC(2.032 ns) + CELL(0.666 ns) = 9.301 ns; Loc. = LCFF_X32_Y11_N17; Fanout = 2; REG Node = '25xdec:inst37\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 30.50 % ) " "Info: Total cell delay = 2.837 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.464 ns ( 69.50 % ) " "Info: Total interconnect delay = 6.464 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.301 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.301 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.361ns 2.071ns 2.032ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r source 10.093 ns - Longest register " "Info: - Longest clock path from clock \"r\" to source register is 10.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns r 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'r'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 312 800 968 328 "r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.206 ns) 3.562 ns inst58 2 COMB LCCOMB_X23_Y12_N16 3 " "Info: 2: + IC(2.361 ns) + CELL(0.206 ns) = 3.562 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 3; COMB Node = 'inst58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { r inst58 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 1080 1144 336 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.970 ns) 6.603 ns 25xdec:inst37\|inst 3 REG LCFF_X8_Y11_N23 3 " "Info: 3: + IC(2.071 ns) + CELL(0.970 ns) = 6.603 ns; Loc. = LCFF_X8_Y11_N23; Fanout = 3; REG Node = '25xdec:inst37\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { inst58 25xdec:inst37|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.000 ns) 8.529 ns 25xdec:inst37\|inst~clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(1.926 ns) + CELL(0.000 ns) = 8.529 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = '25xdec:inst37\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 10.093 ns 25xdec:inst37\|inst6 5 REG LCFF_X32_Y11_N5 3 " "Info: 5: + IC(0.898 ns) + CELL(0.666 ns) = 10.093 ns; Loc. = LCFF_X32_Y11_N5; Fanout = 3; REG Node = '25xdec:inst37\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 28.11 % ) " "Info: Total cell delay = 2.837 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.256 ns ( 71.89 % ) " "Info: Total interconnect delay = 7.256 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.093 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.093 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.361ns 2.071ns 1.926ns 0.898ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.301 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.301 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.361ns 2.071ns 2.032ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.093 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.093 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.361ns 2.071ns 1.926ns 0.898ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { 25xdec:inst37|inst6 25xdec:inst37|inst8 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.921 ns" { 25xdec:inst37|inst6 {} 25xdec:inst37|inst8 {} 25xdec:inst37|inst4 {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.301 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.301 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.361ns 2.071ns 2.032ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.093 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.093 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.361ns 2.071ns 1.926ns 0.898ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 25xdec:inst37|inst4 {} } {  } {  } "" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "e register 25xdec:inst36\|inst6 register 25xdec:inst36\|inst4 288.02 MHz 3.472 ns Internal " "Info: Clock \"e\" has Internal fmax of 288.02 MHz between source register \"25xdec:inst36\|inst6\" and destination register \"25xdec:inst36\|inst4\" (period= 3.472 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.921 ns + Longest register register " "Info: + Longest register to register delay is 0.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst36\|inst6 1 REG LCFF_X25_Y12_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 3; REG Node = '25xdec:inst36\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst36|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 0.813 ns 25xdec:inst36\|inst8 2 COMB LCCOMB_X25_Y12_N16 1 " "Info: 2: + IC(0.447 ns) + CELL(0.366 ns) = 0.813 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 1; COMB Node = '25xdec:inst36\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { 25xdec:inst36|inst6 25xdec:inst36|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.921 ns 25xdec:inst36\|inst4 3 REG LCFF_X25_Y12_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.921 ns; Loc. = LCFF_X25_Y12_N17; Fanout = 3; REG Node = '25xdec:inst36\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst36|inst8 25xdec:inst36|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.47 % ) " "Info: Total cell delay = 0.474 ns ( 51.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 48.53 % ) " "Info: Total interconnect delay = 0.447 ns ( 48.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { 25xdec:inst36|inst6 25xdec:inst36|inst8 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.921 ns" { 25xdec:inst36|inst6 {} 25xdec:inst36|inst8 {} 25xdec:inst36|inst4 {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.287 ns - Smallest " "Info: - Smallest clock skew is -2.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "e destination 7.102 ns + Shortest register " "Info: + Shortest clock path from clock \"e\" to destination register is 7.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns e 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'e'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.766 ns) + CELL(0.206 ns) 3.957 ns inst57 2 COMB LCCOMB_X23_Y12_N30 3 " "Info: 2: + IC(2.766 ns) + CELL(0.206 ns) = 3.957 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 3; COMB Node = 'inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { e inst57 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.970 ns) 5.462 ns 25xdec:inst36\|inst 3 REG LCFF_X22_Y12_N15 3 " "Info: 3: + IC(0.535 ns) + CELL(0.970 ns) = 5.462 ns; Loc. = LCFF_X22_Y12_N15; Fanout = 3; REG Node = '25xdec:inst36\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst57 25xdec:inst36|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.666 ns) 7.102 ns 25xdec:inst36\|inst4 4 REG LCFF_X25_Y12_N17 3 " "Info: 4: + IC(0.974 ns) + CELL(0.666 ns) = 7.102 ns; Loc. = LCFF_X25_Y12_N17; Fanout = 3; REG Node = '25xdec:inst36\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 39.81 % ) " "Info: Total cell delay = 2.827 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.275 ns ( 60.19 % ) " "Info: Total interconnect delay = 4.275 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 0.974ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "e source 9.389 ns - Longest register " "Info: - Longest clock path from clock \"e\" to source register is 9.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns e 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'e'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.766 ns) + CELL(0.206 ns) 3.957 ns inst57 2 COMB LCCOMB_X23_Y12_N30 3 " "Info: 2: + IC(2.766 ns) + CELL(0.206 ns) = 3.957 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 3; COMB Node = 'inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { e inst57 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.970 ns) 5.462 ns 25xdec:inst36\|inst 3 REG LCFF_X22_Y12_N15 3 " "Info: 3: + IC(0.535 ns) + CELL(0.970 ns) = 5.462 ns; Loc. = LCFF_X22_Y12_N15; Fanout = 3; REG Node = '25xdec:inst36\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst57 25xdec:inst36|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.000 ns) 7.825 ns 25xdec:inst36\|inst~clkctrl 4 COMB CLKCTRL_G1 2 " "Info: 4: + IC(2.363 ns) + CELL(0.000 ns) = 7.825 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = '25xdec:inst36\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.389 ns 25xdec:inst36\|inst6 5 REG LCFF_X25_Y12_N5 3 " "Info: 5: + IC(0.898 ns) + CELL(0.666 ns) = 9.389 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 3; REG Node = '25xdec:inst36\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 30.11 % ) " "Info: Total cell delay = 2.827 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.562 ns ( 69.89 % ) " "Info: Total interconnect delay = 6.562 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.389 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.389 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 2.363ns 0.898ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 0.974ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.389 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.389 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 2.363ns 0.898ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { 25xdec:inst36|inst6 25xdec:inst36|inst8 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.921 ns" { 25xdec:inst36|inst6 {} 25xdec:inst36|inst8 {} 25xdec:inst36|inst4 {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 0.974ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.389 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.389 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 2.363ns 0.898ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "u register 25xdec:inst39\|inst6 register 25xdec:inst39\|inst4 310.85 MHz 3.217 ns Internal " "Info: Clock \"u\" has Internal fmax of 310.85 MHz between source register \"25xdec:inst39\|inst6\" and destination register \"25xdec:inst39\|inst4\" (period= 3.217 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.917 ns + Longest register register " "Info: + Longest register to register delay is 0.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst39\|inst6 1 REG LCFF_X23_Y13_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 3; REG Node = '25xdec:inst39\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst39|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.366 ns) 0.809 ns 25xdec:inst39\|inst8 2 COMB LCCOMB_X23_Y13_N22 1 " "Info: 2: + IC(0.443 ns) + CELL(0.366 ns) = 0.809 ns; Loc. = LCCOMB_X23_Y13_N22; Fanout = 1; COMB Node = '25xdec:inst39\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { 25xdec:inst39|inst6 25xdec:inst39|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.917 ns 25xdec:inst39\|inst4 3 REG LCFF_X23_Y13_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.917 ns; Loc. = LCFF_X23_Y13_N23; Fanout = 2; REG Node = '25xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst39|inst8 25xdec:inst39|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.69 % ) " "Info: Total cell delay = 0.474 ns ( 51.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.443 ns ( 48.31 % ) " "Info: Total interconnect delay = 0.443 ns ( 48.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { 25xdec:inst39|inst6 25xdec:inst39|inst8 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.917 ns" { 25xdec:inst39|inst6 {} 25xdec:inst39|inst8 {} 25xdec:inst39|inst4 {} } { 0.000ns 0.443ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.036 ns - Smallest " "Info: - Smallest clock skew is -2.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "u destination 7.373 ns + Shortest register " "Info: + Shortest clock path from clock \"u\" to destination register is 7.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns u 1 CLK PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; CLK Node = 'u'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { u } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.206 ns) 3.577 ns inst60 2 COMB LCCOMB_X23_Y12_N26 3 " "Info: 2: + IC(2.376 ns) + CELL(0.206 ns) = 3.577 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 3; COMB Node = 'inst60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { u inst60 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.581 ns 25xdec:inst39\|inst 3 REG LCFF_X24_Y10_N1 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.581 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 3; REG Node = '25xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst60 25xdec:inst39|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.666 ns) 7.373 ns 25xdec:inst39\|inst4 4 REG LCFF_X23_Y13_N23 2 " "Info: 4: + IC(1.126 ns) + CELL(0.666 ns) = 7.373 ns; Loc. = LCFF_X23_Y13_N23; Fanout = 2; REG Node = '25xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 38.48 % ) " "Info: Total cell delay = 2.837 ns ( 38.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.536 ns ( 61.52 % ) " "Info: Total interconnect delay = 4.536 ns ( 61.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 1.126ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "u source 9.409 ns - Longest register " "Info: - Longest clock path from clock \"u\" to source register is 9.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns u 1 CLK PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; CLK Node = 'u'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { u } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.206 ns) 3.577 ns inst60 2 COMB LCCOMB_X23_Y12_N26 3 " "Info: 2: + IC(2.376 ns) + CELL(0.206 ns) = 3.577 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 3; COMB Node = 'inst60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { u inst60 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.581 ns 25xdec:inst39\|inst 3 REG LCFF_X24_Y10_N1 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.581 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 3; REG Node = '25xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst60 25xdec:inst39|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(0.000 ns) 7.839 ns 25xdec:inst39\|inst~clkctrl 4 COMB CLKCTRL_G3 2 " "Info: 4: + IC(2.258 ns) + CELL(0.000 ns) = 7.839 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = '25xdec:inst39\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 9.409 ns 25xdec:inst39\|inst6 5 REG LCFF_X23_Y13_N17 3 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 9.409 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 3; REG Node = '25xdec:inst39\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 30.15 % ) " "Info: Total cell delay = 2.837 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 69.85 % ) " "Info: Total interconnect delay = 6.572 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 2.258ns 0.904ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 1.126ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 2.258ns 0.904ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { 25xdec:inst39|inst6 25xdec:inst39|inst8 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.917 ns" { 25xdec:inst39|inst6 {} 25xdec:inst39|inst8 {} 25xdec:inst39|inst4 {} } { 0.000ns 0.443ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 1.126ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 2.258ns 0.904ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "t register 25xdec:inst38\|inst6 register 25xdec:inst38\|inst4 241.9 MHz 4.134 ns Internal " "Info: Clock \"t\" has Internal fmax of 241.9 MHz between source register \"25xdec:inst38\|inst6\" and destination register \"25xdec:inst38\|inst4\" (period= 4.134 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.134 ns + Longest register register " "Info: + Longest register to register delay is 1.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst38\|inst6 1 REG LCFF_X26_Y14_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y14_N15; Fanout = 3; REG Node = '25xdec:inst38\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst38|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.366 ns) 1.026 ns 25xdec:inst38\|inst8 2 COMB LCCOMB_X25_Y14_N30 1 " "Info: 2: + IC(0.660 ns) + CELL(0.366 ns) = 1.026 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 1; COMB Node = '25xdec:inst38\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { 25xdec:inst38|inst6 25xdec:inst38|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.134 ns 25xdec:inst38\|inst4 3 REG LCFF_X25_Y14_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.134 ns; Loc. = LCFF_X25_Y14_N31; Fanout = 2; REG Node = '25xdec:inst38\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst38|inst8 25xdec:inst38|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 41.80 % ) " "Info: Total cell delay = 0.474 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.660 ns ( 58.20 % ) " "Info: Total interconnect delay = 0.660 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { 25xdec:inst38|inst6 25xdec:inst38|inst8 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.134 ns" { 25xdec:inst38|inst6 {} 25xdec:inst38|inst8 {} 25xdec:inst38|inst4 {} } { 0.000ns 0.660ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.736 ns - Smallest " "Info: - Smallest clock skew is -2.736 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t destination 6.974 ns + Shortest register " "Info: + Shortest clock path from clock \"t\" to destination register is 6.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns t 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 't'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(0.206 ns) 3.571 ns inst59 2 COMB LCCOMB_X23_Y12_N12 3 " "Info: 2: + IC(2.370 ns) + CELL(0.206 ns) = 3.571 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 3; COMB Node = 'inst59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { t inst59 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.970 ns) 5.904 ns 25xdec:inst38\|inst 3 REG LCFF_X25_Y14_N23 3 " "Info: 3: + IC(1.363 ns) + CELL(0.970 ns) = 5.904 ns; Loc. = LCFF_X25_Y14_N23; Fanout = 3; REG Node = '25xdec:inst38\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { inst59 25xdec:inst38|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.666 ns) 6.974 ns 25xdec:inst38\|inst4 4 REG LCFF_X25_Y14_N31 2 " "Info: 4: + IC(0.404 ns) + CELL(0.666 ns) = 6.974 ns; Loc. = LCFF_X25_Y14_N31; Fanout = 2; REG Node = '25xdec:inst38\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 40.68 % ) " "Info: Total cell delay = 2.837 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.137 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.137 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 0.404ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t source 9.710 ns - Longest register " "Info: - Longest clock path from clock \"t\" to source register is 9.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns t 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 't'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(0.206 ns) 3.571 ns inst59 2 COMB LCCOMB_X23_Y12_N12 3 " "Info: 2: + IC(2.370 ns) + CELL(0.206 ns) = 3.571 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 3; COMB Node = 'inst59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { t inst59 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.970 ns) 5.904 ns 25xdec:inst38\|inst 3 REG LCFF_X25_Y14_N23 3 " "Info: 3: + IC(1.363 ns) + CELL(0.970 ns) = 5.904 ns; Loc. = LCFF_X25_Y14_N23; Fanout = 3; REG Node = '25xdec:inst38\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { inst59 25xdec:inst38|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 8.132 ns 25xdec:inst38\|inst~clkctrl 4 COMB CLKCTRL_G6 2 " "Info: 4: + IC(2.228 ns) + CELL(0.000 ns) = 8.132 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = '25xdec:inst38\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 9.710 ns 25xdec:inst38\|inst6 5 REG LCFF_X26_Y14_N15 3 " "Info: 5: + IC(0.912 ns) + CELL(0.666 ns) = 9.710 ns; Loc. = LCFF_X26_Y14_N15; Fanout = 3; REG Node = '25xdec:inst38\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 29.22 % ) " "Info: Total cell delay = 2.837 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.873 ns ( 70.78 % ) " "Info: Total interconnect delay = 6.873 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 2.228ns 0.912ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 0.404ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 2.228ns 0.912ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { 25xdec:inst38|inst6 25xdec:inst38|inst8 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.134 ns" { 25xdec:inst38|inst6 {} 25xdec:inst38|inst8 {} 25xdec:inst38|inst4 {} } { 0.000ns 0.660ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 0.404ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 2.228ns 0.912ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "q 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"q\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst34\|inst4 25xdec:inst34\|inst6 q 2.301 ns " "Info: Found hold time violation between source  pin or register \"25xdec:inst34\|inst4\" and destination pin or register \"25xdec:inst34\|inst6\" for clock \"q\" (Hold time is 2.301 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.256 ns + Largest " "Info: + Largest clock skew is 3.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q destination 10.234 ns + Longest register " "Info: + Longest clock path from clock \"q\" to destination register is 10.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 3.915 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.724 ns) + CELL(0.206 ns) = 3.915 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.919 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.919 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.731 ns) + CELL(0.000 ns) 8.650 ns 25xdec:inst34\|inst~clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(2.731 ns) + CELL(0.000 ns) = 8.650 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst34\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 10.234 ns 25xdec:inst34\|inst6 5 REG LCFF_X23_Y16_N27 3 " "Info: 5: + IC(0.918 ns) + CELL(0.666 ns) = 10.234 ns; Loc. = LCFF_X23_Y16_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 27.62 % ) " "Info: Total cell delay = 2.827 ns ( 27.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.407 ns ( 72.38 % ) " "Info: Total interconnect delay = 7.407 ns ( 72.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q source 6.978 ns - Shortest register " "Info: - Shortest clock path from clock \"q\" to source register is 6.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 3.915 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.724 ns) + CELL(0.206 ns) = 3.915 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.919 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.919 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 6.978 ns 25xdec:inst34\|inst4 4 REG LCFF_X22_Y16_N15 3 " "Info: 4: + IC(0.393 ns) + CELL(0.666 ns) = 6.978 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 40.51 % ) " "Info: Total cell delay = 2.827 ns ( 40.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.151 ns ( 59.49 % ) " "Info: Total interconnect delay = 4.151 ns ( 59.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.978 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 0.393ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.978 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 0.393ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.957 ns - Shortest register register " "Info: - Shortest register to register delay is 0.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst4 1 REG LCFF_X22_Y16_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.202 ns) 0.849 ns 25xdec:inst34\|inst21 2 COMB LCCOMB_X23_Y16_N26 1 " "Info: 2: + IC(0.647 ns) + CELL(0.202 ns) = 0.849 ns; Loc. = LCCOMB_X23_Y16_N26; Fanout = 1; COMB Node = '25xdec:inst34\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.957 ns 25xdec:inst34\|inst6 3 REG LCFF_X23_Y16_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.957 ns; Loc. = LCFF_X23_Y16_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 32.39 % ) " "Info: Total cell delay = 0.310 ns ( 32.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.647 ns ( 67.61 % ) " "Info: Total interconnect delay = 0.647 ns ( 67.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.957 ns" { 25xdec:inst34|inst4 {} 25xdec:inst34|inst21 {} 25xdec:inst34|inst6 {} } { 0.000ns 0.647ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.978 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.978 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 0.393ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.957 ns" { 25xdec:inst34|inst4 {} 25xdec:inst34|inst21 {} 25xdec:inst34|inst6 {} } { 0.000ns 0.647ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst34\|inst4 25xdec:inst34\|inst6 CLK 2.301 ns " "Info: Found hold time violation between source  pin or register \"25xdec:inst34\|inst4\" and destination pin or register \"25xdec:inst34\|inst6\" for clock \"CLK\" (Hold time is 2.301 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.256 ns + Largest " "Info: + Largest clock skew is 3.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.747 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.366 ns) 3.428 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.067 ns) + CELL(0.366 ns) = 3.428 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { CLK inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.432 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.432 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.731 ns) + CELL(0.000 ns) 8.163 ns 25xdec:inst34\|inst~clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(2.731 ns) + CELL(0.000 ns) = 8.163 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst34\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 9.747 ns 25xdec:inst34\|inst6 5 REG LCFF_X23_Y16_N27 3 " "Info: 5: + IC(0.918 ns) + CELL(0.666 ns) = 9.747 ns; Loc. = LCFF_X23_Y16_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 30.75 % ) " "Info: Total cell delay = 2.997 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.750 ns ( 69.25 % ) " "Info: Total interconnect delay = 6.750 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.747 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.747 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.491 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.366 ns) 3.428 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.067 ns) + CELL(0.366 ns) = 3.428 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { CLK inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.432 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.432 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 6.491 ns 25xdec:inst34\|inst4 4 REG LCFF_X22_Y16_N15 3 " "Info: 4: + IC(0.393 ns) + CELL(0.666 ns) = 6.491 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 46.17 % ) " "Info: Total cell delay = 2.997 ns ( 46.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.494 ns ( 53.83 % ) " "Info: Total interconnect delay = 3.494 ns ( 53.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.491 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 0.393ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.747 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.747 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.491 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 0.393ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.957 ns - Shortest register register " "Info: - Shortest register to register delay is 0.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst4 1 REG LCFF_X22_Y16_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.202 ns) 0.849 ns 25xdec:inst34\|inst21 2 COMB LCCOMB_X23_Y16_N26 1 " "Info: 2: + IC(0.647 ns) + CELL(0.202 ns) = 0.849 ns; Loc. = LCCOMB_X23_Y16_N26; Fanout = 1; COMB Node = '25xdec:inst34\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.957 ns 25xdec:inst34\|inst6 3 REG LCFF_X23_Y16_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.957 ns; Loc. = LCFF_X23_Y16_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 32.39 % ) " "Info: Total cell delay = 0.310 ns ( 32.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.647 ns ( 67.61 % ) " "Info: Total interconnect delay = 0.647 ns ( 67.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.957 ns" { 25xdec:inst34|inst4 {} 25xdec:inst34|inst21 {} 25xdec:inst34|inst6 {} } { 0.000ns 0.647ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.747 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.747 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 2.731ns 0.918ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.491 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.067ns 1.034ns 0.393ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.957 ns" { 25xdec:inst34|inst4 {} 25xdec:inst34|inst21 {} 25xdec:inst34|inst6 {} } { 0.000ns 0.647ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "e 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"e\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst36\|inst4 25xdec:inst36\|inst6 e 1.18 ns " "Info: Found hold time violation between source  pin or register \"25xdec:inst36\|inst4\" and destination pin or register \"25xdec:inst36\|inst6\" for clock \"e\" (Hold time is 1.18 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.287 ns + Largest " "Info: + Largest clock skew is 2.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "e destination 9.389 ns + Longest register " "Info: + Longest clock path from clock \"e\" to destination register is 9.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns e 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'e'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.766 ns) + CELL(0.206 ns) 3.957 ns inst57 2 COMB LCCOMB_X23_Y12_N30 3 " "Info: 2: + IC(2.766 ns) + CELL(0.206 ns) = 3.957 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 3; COMB Node = 'inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { e inst57 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.970 ns) 5.462 ns 25xdec:inst36\|inst 3 REG LCFF_X22_Y12_N15 3 " "Info: 3: + IC(0.535 ns) + CELL(0.970 ns) = 5.462 ns; Loc. = LCFF_X22_Y12_N15; Fanout = 3; REG Node = '25xdec:inst36\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst57 25xdec:inst36|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.000 ns) 7.825 ns 25xdec:inst36\|inst~clkctrl 4 COMB CLKCTRL_G1 2 " "Info: 4: + IC(2.363 ns) + CELL(0.000 ns) = 7.825 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = '25xdec:inst36\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.389 ns 25xdec:inst36\|inst6 5 REG LCFF_X25_Y12_N5 3 " "Info: 5: + IC(0.898 ns) + CELL(0.666 ns) = 9.389 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 3; REG Node = '25xdec:inst36\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 30.11 % ) " "Info: Total cell delay = 2.827 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.562 ns ( 69.89 % ) " "Info: Total interconnect delay = 6.562 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.389 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.389 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 2.363ns 0.898ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "e source 7.102 ns - Shortest register " "Info: - Shortest clock path from clock \"e\" to source register is 7.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns e 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'e'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.766 ns) + CELL(0.206 ns) 3.957 ns inst57 2 COMB LCCOMB_X23_Y12_N30 3 " "Info: 2: + IC(2.766 ns) + CELL(0.206 ns) = 3.957 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 3; COMB Node = 'inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { e inst57 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.970 ns) 5.462 ns 25xdec:inst36\|inst 3 REG LCFF_X22_Y12_N15 3 " "Info: 3: + IC(0.535 ns) + CELL(0.970 ns) = 5.462 ns; Loc. = LCFF_X22_Y12_N15; Fanout = 3; REG Node = '25xdec:inst36\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst57 25xdec:inst36|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.666 ns) 7.102 ns 25xdec:inst36\|inst4 4 REG LCFF_X25_Y12_N17 3 " "Info: 4: + IC(0.974 ns) + CELL(0.666 ns) = 7.102 ns; Loc. = LCFF_X25_Y12_N17; Fanout = 3; REG Node = '25xdec:inst36\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 39.81 % ) " "Info: Total cell delay = 2.827 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.275 ns ( 60.19 % ) " "Info: Total interconnect delay = 4.275 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 0.974ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.389 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.389 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 2.363ns 0.898ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 0.974ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.109 ns - Shortest register register " "Info: - Shortest register to register delay is 1.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst36\|inst4 1 REG LCFF_X25_Y12_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N17; Fanout = 3; REG Node = '25xdec:inst36\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst36|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.534 ns) 1.001 ns 25xdec:inst36\|inst21 2 COMB LCCOMB_X25_Y12_N4 1 " "Info: 2: + IC(0.467 ns) + CELL(0.534 ns) = 1.001 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = '25xdec:inst36\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { 25xdec:inst36|inst4 25xdec:inst36|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.109 ns 25xdec:inst36\|inst6 3 REG LCFF_X25_Y12_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.109 ns; Loc. = LCFF_X25_Y12_N5; Fanout = 3; REG Node = '25xdec:inst36\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst36|inst21 25xdec:inst36|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 57.89 % ) " "Info: Total cell delay = 0.642 ns ( 57.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.467 ns ( 42.11 % ) " "Info: Total interconnect delay = 0.467 ns ( 42.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { 25xdec:inst36|inst4 25xdec:inst36|inst21 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.109 ns" { 25xdec:inst36|inst4 {} 25xdec:inst36|inst21 {} 25xdec:inst36|inst6 {} } { 0.000ns 0.467ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.389 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.389 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 2.363ns 0.898ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.766ns 0.535ns 0.974ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { 25xdec:inst36|inst4 25xdec:inst36|inst21 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.109 ns" { 25xdec:inst36|inst4 {} 25xdec:inst36|inst21 {} 25xdec:inst36|inst6 {} } { 0.000ns 0.467ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "u 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"u\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst39\|inst4 25xdec:inst39\|inst6 u 1.298 ns " "Info: Found hold time violation between source  pin or register \"25xdec:inst39\|inst4\" and destination pin or register \"25xdec:inst39\|inst6\" for clock \"u\" (Hold time is 1.298 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.036 ns + Largest " "Info: + Largest clock skew is 2.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "u destination 9.409 ns + Longest register " "Info: + Longest clock path from clock \"u\" to destination register is 9.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns u 1 CLK PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; CLK Node = 'u'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { u } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.206 ns) 3.577 ns inst60 2 COMB LCCOMB_X23_Y12_N26 3 " "Info: 2: + IC(2.376 ns) + CELL(0.206 ns) = 3.577 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 3; COMB Node = 'inst60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { u inst60 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.581 ns 25xdec:inst39\|inst 3 REG LCFF_X24_Y10_N1 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.581 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 3; REG Node = '25xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst60 25xdec:inst39|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(0.000 ns) 7.839 ns 25xdec:inst39\|inst~clkctrl 4 COMB CLKCTRL_G3 2 " "Info: 4: + IC(2.258 ns) + CELL(0.000 ns) = 7.839 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = '25xdec:inst39\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 9.409 ns 25xdec:inst39\|inst6 5 REG LCFF_X23_Y13_N17 3 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 9.409 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 3; REG Node = '25xdec:inst39\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 30.15 % ) " "Info: Total cell delay = 2.837 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 69.85 % ) " "Info: Total interconnect delay = 6.572 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 2.258ns 0.904ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "u source 7.373 ns - Shortest register " "Info: - Shortest clock path from clock \"u\" to source register is 7.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns u 1 CLK PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; CLK Node = 'u'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { u } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.206 ns) 3.577 ns inst60 2 COMB LCCOMB_X23_Y12_N26 3 " "Info: 2: + IC(2.376 ns) + CELL(0.206 ns) = 3.577 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 3; COMB Node = 'inst60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { u inst60 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.581 ns 25xdec:inst39\|inst 3 REG LCFF_X24_Y10_N1 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.581 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 3; REG Node = '25xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst60 25xdec:inst39|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.666 ns) 7.373 ns 25xdec:inst39\|inst4 4 REG LCFF_X23_Y13_N23 2 " "Info: 4: + IC(1.126 ns) + CELL(0.666 ns) = 7.373 ns; Loc. = LCFF_X23_Y13_N23; Fanout = 2; REG Node = '25xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 38.48 % ) " "Info: Total cell delay = 2.837 ns ( 38.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.536 ns ( 61.52 % ) " "Info: Total interconnect delay = 4.536 ns ( 61.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 1.126ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 2.258ns 0.904ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 1.126ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.740 ns - Shortest register register " "Info: - Shortest register to register delay is 0.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst39\|inst4 1 REG LCFF_X23_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N23; Fanout = 2; REG Node = '25xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst39|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.202 ns) 0.632 ns 25xdec:inst39\|inst21 2 COMB LCCOMB_X23_Y13_N16 1 " "Info: 2: + IC(0.430 ns) + CELL(0.202 ns) = 0.632 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 1; COMB Node = '25xdec:inst39\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { 25xdec:inst39|inst4 25xdec:inst39|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.740 ns 25xdec:inst39\|inst6 3 REG LCFF_X23_Y13_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.740 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 3; REG Node = '25xdec:inst39\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst39|inst21 25xdec:inst39|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 41.89 % ) " "Info: Total cell delay = 0.310 ns ( 41.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.430 ns ( 58.11 % ) " "Info: Total interconnect delay = 0.430 ns ( 58.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 25xdec:inst39|inst4 25xdec:inst39|inst21 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.740 ns" { 25xdec:inst39|inst4 {} 25xdec:inst39|inst21 {} 25xdec:inst39|inst6 {} } { 0.000ns 0.430ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 2.258ns 0.904ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.376ns 1.034ns 1.126ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 25xdec:inst39|inst4 25xdec:inst39|inst21 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.740 ns" { 25xdec:inst39|inst4 {} 25xdec:inst39|inst21 {} 25xdec:inst39|inst6 {} } { 0.000ns 0.430ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "t 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"t\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst38\|inst4 25xdec:inst38\|inst6 t 1.309 ns " "Info: Found hold time violation between source  pin or register \"25xdec:inst38\|inst4\" and destination pin or register \"25xdec:inst38\|inst6\" for clock \"t\" (Hold time is 1.309 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.736 ns + Largest " "Info: + Largest clock skew is 2.736 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t destination 9.710 ns + Longest register " "Info: + Longest clock path from clock \"t\" to destination register is 9.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns t 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 't'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(0.206 ns) 3.571 ns inst59 2 COMB LCCOMB_X23_Y12_N12 3 " "Info: 2: + IC(2.370 ns) + CELL(0.206 ns) = 3.571 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 3; COMB Node = 'inst59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { t inst59 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.970 ns) 5.904 ns 25xdec:inst38\|inst 3 REG LCFF_X25_Y14_N23 3 " "Info: 3: + IC(1.363 ns) + CELL(0.970 ns) = 5.904 ns; Loc. = LCFF_X25_Y14_N23; Fanout = 3; REG Node = '25xdec:inst38\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { inst59 25xdec:inst38|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.000 ns) 8.132 ns 25xdec:inst38\|inst~clkctrl 4 COMB CLKCTRL_G6 2 " "Info: 4: + IC(2.228 ns) + CELL(0.000 ns) = 8.132 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = '25xdec:inst38\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 9.710 ns 25xdec:inst38\|inst6 5 REG LCFF_X26_Y14_N15 3 " "Info: 5: + IC(0.912 ns) + CELL(0.666 ns) = 9.710 ns; Loc. = LCFF_X26_Y14_N15; Fanout = 3; REG Node = '25xdec:inst38\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 29.22 % ) " "Info: Total cell delay = 2.837 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.873 ns ( 70.78 % ) " "Info: Total interconnect delay = 6.873 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 2.228ns 0.912ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t source 6.974 ns - Shortest register " "Info: - Shortest clock path from clock \"t\" to source register is 6.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns t 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 't'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(0.206 ns) 3.571 ns inst59 2 COMB LCCOMB_X23_Y12_N12 3 " "Info: 2: + IC(2.370 ns) + CELL(0.206 ns) = 3.571 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 3; COMB Node = 'inst59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { t inst59 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.970 ns) 5.904 ns 25xdec:inst38\|inst 3 REG LCFF_X25_Y14_N23 3 " "Info: 3: + IC(1.363 ns) + CELL(0.970 ns) = 5.904 ns; Loc. = LCFF_X25_Y14_N23; Fanout = 3; REG Node = '25xdec:inst38\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { inst59 25xdec:inst38|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.666 ns) 6.974 ns 25xdec:inst38\|inst4 4 REG LCFF_X25_Y14_N31 2 " "Info: 4: + IC(0.404 ns) + CELL(0.666 ns) = 6.974 ns; Loc. = LCFF_X25_Y14_N31; Fanout = 2; REG Node = '25xdec:inst38\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 40.68 % ) " "Info: Total cell delay = 2.837 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.137 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.137 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 0.404ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 2.228ns 0.912ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 0.404ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.429 ns - Shortest register register " "Info: - Shortest register to register delay is 1.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst38\|inst4 1 REG LCFF_X25_Y14_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y14_N31; Fanout = 2; REG Node = '25xdec:inst38\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst38|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.202 ns) 1.321 ns 25xdec:inst38\|inst21 2 COMB LCCOMB_X26_Y14_N14 1 " "Info: 2: + IC(1.119 ns) + CELL(0.202 ns) = 1.321 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 1; COMB Node = '25xdec:inst38\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { 25xdec:inst38|inst4 25xdec:inst38|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.429 ns 25xdec:inst38\|inst6 3 REG LCFF_X26_Y14_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.429 ns; Loc. = LCFF_X26_Y14_N15; Fanout = 3; REG Node = '25xdec:inst38\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst38|inst21 25xdec:inst38|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 21.69 % ) " "Info: Total cell delay = 0.310 ns ( 21.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 78.31 % ) " "Info: Total interconnect delay = 1.119 ns ( 78.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { 25xdec:inst38|inst4 25xdec:inst38|inst21 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.429 ns" { 25xdec:inst38|inst4 {} 25xdec:inst38|inst21 {} 25xdec:inst38|inst6 {} } { 0.000ns 1.119ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 2.228ns 0.912ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.370ns 1.363ns 0.404ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { 25xdec:inst38|inst4 25xdec:inst38|inst21 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.429 ns" { 25xdec:inst38|inst4 {} 25xdec:inst38|inst21 {} 25xdec:inst38|inst6 {} } { 0.000ns 1.119ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "q K 15Xdec:inst22\|inst7 21.382 ns register " "Info: tco from clock \"q\" to destination pin \"K\" through register \"15Xdec:inst22\|inst7\" is 21.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q source 13.007 ns + Longest register " "Info: + Longest clock path from clock \"q\" to source register is 13.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 3.915 ns inst55 2 COMB LCCOMB_X23_Y12_N4 3 " "Info: 2: + IC(2.724 ns) + CELL(0.206 ns) = 3.915 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.970 ns) 5.919 ns 25xdec:inst34\|inst 3 REG LCFF_X22_Y16_N21 3 " "Info: 3: + IC(1.034 ns) + CELL(0.970 ns) = 5.919 ns; Loc. = LCFF_X22_Y16_N21; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 7.282 ns 25xdec:inst34\|inst4 4 REG LCFF_X22_Y16_N15 3 " "Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 7.282 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 8.863 ns 15Xdec:inst22\|inst1 5 REG LCFF_X21_Y16_N27 3 " "Info: 5: + IC(0.611 ns) + CELL(0.970 ns) = 8.863 ns; Loc. = LCFF_X21_Y16_N27; Fanout = 3; REG Node = '15Xdec:inst22\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { 25xdec:inst34|inst4 15Xdec:inst22|inst1 } "NODE_NAME" } } { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 304 400 464 384 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.591 ns) + CELL(0.000 ns) 11.454 ns 15Xdec:inst22\|inst1~clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(2.591 ns) + CELL(0.000 ns) = 11.454 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = '15Xdec:inst22\|inst1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { 15Xdec:inst22|inst1 15Xdec:inst22|inst1~clkctrl } "NODE_NAME" } } { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 304 400 464 384 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 13.007 ns 15Xdec:inst22\|inst7 7 REG LCFF_X22_Y11_N1 2 " "Info: 7: + IC(0.887 ns) + CELL(0.666 ns) = 13.007 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 2; REG Node = '15Xdec:inst22\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { 15Xdec:inst22|inst1~clkctrl 15Xdec:inst22|inst7 } "NODE_NAME" } } { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 400 784 848 480 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.767 ns ( 36.65 % ) " "Info: Total cell delay = 4.767 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.240 ns ( 63.35 % ) " "Info: Total interconnect delay = 8.240 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.007 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 15Xdec:inst22|inst1 15Xdec:inst22|inst1~clkctrl 15Xdec:inst22|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.007 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} 15Xdec:inst22|inst1 {} 15Xdec:inst22|inst1~clkctrl {} 15Xdec:inst22|inst7 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 0.393ns 0.611ns 2.591ns 0.887ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 400 784 848 480 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.071 ns + Longest register pin " "Info: + Longest register to pin delay is 8.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 15Xdec:inst22\|inst7 1 REG LCFF_X22_Y11_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 2; REG Node = '15Xdec:inst22\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 15Xdec:inst22|inst7 } "NODE_NAME" } } { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 400 784 848 480 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.624 ns) 1.705 ns inst~0 2 COMB LCCOMB_X24_Y11_N22 1 " "Info: 2: + IC(1.081 ns) + CELL(0.624 ns) = 1.705 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'inst~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { 15Xdec:inst22|inst7 inst~0 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 216 1960 2024 360 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 2.279 ns inst 3 COMB LCCOMB_X24_Y11_N24 1 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 2.279 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst~0 inst } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 216 1960 2024 360 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(3.296 ns) 8.071 ns K 4 PIN PIN_102 0 " "Info: 4: + IC(2.496 ns) + CELL(3.296 ns) = 8.071 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'K'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { inst K } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 2064 2240 304 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.126 ns ( 51.12 % ) " "Info: Total cell delay = 4.126 ns ( 51.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.945 ns ( 48.88 % ) " "Info: Total interconnect delay = 3.945 ns ( 48.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.071 ns" { 15Xdec:inst22|inst7 inst~0 inst K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.071 ns" { 15Xdec:inst22|inst7 {} inst~0 {} inst {} K {} } { 0.000ns 1.081ns 0.368ns 2.496ns } { 0.000ns 0.624ns 0.206ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.007 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 15Xdec:inst22|inst1 15Xdec:inst22|inst1~clkctrl 15Xdec:inst22|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.007 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} 15Xdec:inst22|inst1 {} 15Xdec:inst22|inst1~clkctrl {} 15Xdec:inst22|inst7 {} } { 0.000ns 0.000ns 2.724ns 1.034ns 0.393ns 0.611ns 2.591ns 0.887ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.071 ns" { 15Xdec:inst22|inst7 inst~0 inst K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.071 ns" { 15Xdec:inst22|inst7 {} inst~0 {} inst {} K {} } { 0.000ns 1.081ns 0.368ns 2.496ns } { 0.000ns 0.624ns 0.206ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 23:26:01 2022 " "Info: Processing ended: Mon Nov 21 23:26:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Info: Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
