// Seed: 483574385
module module_0 ();
  wire module_0;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output uwire id_5,
    input wand id_6,
    input wor id_7,
    input wand id_8
);
  logic id_10 = id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    input tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    output tri0 id_5,
    output tri id_6,
    output tri0 id_7,
    inout supply0 id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    output tri0 id_12,
    output tri0 id_13
);
  assign id_5  = -1;
  assign id_13 = ~id_1;
  wire [1 : -1] id_15;
  module_0 modCall_1 ();
endmodule
