EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 8
Title "GB FPGA"
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1750 2250 500  150 
U 60D2592A
F0 "Configuration" 50
F1 "configuration.sch" 50
$EndSheet
$Sheet
S 1750 2800 500  150 
U 60D200EC
F0 "Banks" 50
F1 "banks.sch" 50
$EndSheet
$Sheet
S 1750 3350 500  150 
U 60D2FD9B
F0 "USB" 50
F1 "usb.sch" 50
$EndSheet
$Sheet
S 1750 3900 500  150 
U 60D49E96
F0 "Cartridge" 50
F1 "cartridge.sch" 50
$EndSheet
$Sheet
S 1750 4450 500  150 
U 60D22871
F0 "Power (FPGA)" 50
F1 "power-fpga.sch" 50
$EndSheet
$Sheet
S 1750 5000 500  150 
U 60D77322
F0 "Power" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 1750 5550 500  150 
U 60DDCCEF
F0 "Board Connector" 50
F1 "board-connector.sch" 50
$EndSheet
$EndSCHEMATC
