

================================================================
== Vivado HLS Report for 'mem_read'
================================================================
* Date:           Mon Jun 11 15:06:18 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|      0.00|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_wait_for_end  |    0|    0|         1|          1|          1|     0|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      7|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|      14|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      14|    100|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |in_stream_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|   7|           5|           4|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |in_r_TDATA_blk_n               |   9|          2|    1|          2|
    |in_stream_V_data_V_0_state     |  15|          3|    2|          6|
    |in_stream_V_dest_V_0_state     |  15|          3|    2|          6|
    |in_stream_V_last_V_0_data_out  |   9|          2|    1|          2|
    |in_stream_V_last_V_0_state     |  15|          3|    2|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  93|         19|   10|         28|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  3|   0|    3|          0|
    |ap_done_reg                     |  1|   0|    1|          0|
    |in_stream_V_data_V_0_state      |  2|   0|    2|          0|
    |in_stream_V_dest_V_0_state      |  2|   0|    2|          0|
    |in_stream_V_last_V_0_payload_A  |  1|   0|    1|          0|
    |in_stream_V_last_V_0_payload_B  |  1|   0|    1|          0|
    |in_stream_V_last_V_0_sel_rd     |  1|   0|    1|          0|
    |in_stream_V_last_V_0_sel_wr     |  1|   0|    1|          0|
    |in_stream_V_last_V_0_state      |  2|   0|    2|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 14|   0|   14|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_start     |  in |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_done      | out |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_continue  |  in |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_idle      | out |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_ready     | out |    1| ap_ctrl_hs |      mem_read      | return value |
|in_r_TDATA   |  in |   32|    axis    | in_stream_V_data_V |    pointer   |
|in_r_TVALID  |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_r_TREADY  | out |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_r_TDEST   |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_r_TKEEP   |  in |    4|    axis    | in_stream_V_keep_V |    pointer   |
|in_r_TSTRB   |  in |    4|    axis    | in_stream_V_strb_V |    pointer   |
|in_r_TUSER   |  in |    1|    axis    | in_stream_V_user_V |    pointer   |
|in_r_TLAST   |  in |    1|    axis    | in_stream_V_last_V |    pointer   |
|in_r_TID     |  in |    1|    axis    |  in_stream_V_id_V  |    pointer   |
+-------------+-----+-----+------------+--------------------+--------------+

