# HlsGen
This toolset generates Verilog code from a netlist (performs High Level Synthesis)
