<stg><name>polyveck_make_hint</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="2">
<condition id="29">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="3">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:0  %s = alloca i32

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 0, i32* %s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_23, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %tmp = icmp eq i3 %i, -3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_23 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %tmp, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.preheader.preheader:0  %tmp_57 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:1  %tmp_63_cast = zext i11 %tmp_57 to i12

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
:0  %s_load = load i32* %s

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %s_load

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i9 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %tmp_s = icmp eq i9 %j, -256

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %j_1 = add i9 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_s, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="9">
<![CDATA[
:1  %tmp_27_cast = zext i9 %j to i12

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_58 = add i12 %tmp_27_cast, %tmp_63_cast

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="12">
<![CDATA[
:3  %tmp_64_cast = zext i12 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %u_vec_coeffs_addr = getelementptr [1280 x i32]* %u_vec_coeffs, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %v_vec_coeffs_addr = getelementptr [1280 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="11">
<![CDATA[
:7  %u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="11">
<![CDATA[
:9  %v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="11">
<![CDATA[
:7  %u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="32">
<![CDATA[
:8  %t = trunc i32 %u_vec_coeffs_load to i19

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="11">
<![CDATA[
:9  %v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_load"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="19">
<![CDATA[
:10  %t_cast = zext i19 %t to i24

]]></Node>
<StgValue><ssdm name="t_cast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_59 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %u_vec_coeffs_load, i32 19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="22" op_1_bw="13" op_2_bw="9">
<![CDATA[
:12  %tmp_i_i = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_59, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="23" op_0_bw="22">
<![CDATA[
:13  %tmp_i_i_cast = zext i22 %tmp_i_i to i23

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %tmp1 = add i23 -261889, %tmp_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="23">
<![CDATA[
:15  %tmp1_cast = sext i23 %tmp1 to i24

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:16  %t_9 = add i24 %tmp1_cast, %t_cast

]]></Node>
<StgValue><ssdm name="t_9"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:17  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:18  %tmp_285_i_i_cast_cas = select i1 %tmp_60, i24 523776, i24 0

]]></Node>
<StgValue><ssdm name="tmp_285_i_i_cast_cas"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:19  %t_10 = add i24 %tmp_285_i_i_cast_cas, %t_9

]]></Node>
<StgValue><ssdm name="t_10"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="23" op_0_bw="32">
<![CDATA[
:29  %tmp_62 = trunc i32 %v_vec_coeffs_load to i23

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="23" op_0_bw="32">
<![CDATA[
:30  %tmp_63 = trunc i32 %u_vec_coeffs_load to i23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %a_assign_6 = add i32 %u_vec_coeffs_load, %v_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:32  %t_11 = add i23 %tmp_62, %tmp_63

]]></Node>
<StgValue><ssdm name="t_11"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_64 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %a_assign_6, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="24">
<![CDATA[
:20  %t_13_cast = sext i24 %t_10 to i32

]]></Node>
<StgValue><ssdm name="t_13_cast"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %t_1_i_i = add i32 261887, %u_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="t_1_i_i"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %a_assign_4 = sub i32 %t_1_i_i, %t_13_cast

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %u = add i32 -1, %a_assign_4

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_286_i_i_cast = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %a_assign_4, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_286_i_i_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %u, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp2 = xor i1 %tmp_61, true

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="1">
<![CDATA[
:27  %tmp2_cast = zext i1 %tmp2 to i4

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %a_assign_5 = add i4 %tmp2_cast, %tmp_286_i_i_cast

]]></Node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="23">
<![CDATA[
:33  %t_14_cast = zext i23 %t_11 to i24

]]></Node>
<StgValue><ssdm name="t_14_cast"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="9">
<![CDATA[
:35  %a_assign_7_cast = zext i9 %tmp_64 to i24

]]></Node>
<StgValue><ssdm name="a_assign_7_cast"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="22" op_1_bw="9" op_2_bw="13">
<![CDATA[
:36  %tmp_i_i_i = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %tmp_64, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="22">
<![CDATA[
:37  %tmp_i_i_i_cast = zext i22 %tmp_i_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:38  %tmp_42_i_i_i = sub i24 %t_14_cast, %a_assign_7_cast

]]></Node>
<StgValue><ssdm name="tmp_42_i_i_i"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:39  %tmp3 = add i24 -8380417, %tmp_42_i_i_i

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:40  %a_assign_8 = add i24 %tmp3, %tmp_i_i_i_cast

]]></Node>
<StgValue><ssdm name="a_assign_8"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:42  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %a_assign_8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="19" op_0_bw="24">
<![CDATA[
:44  %tmp_66 = trunc i24 %a_assign_8 to i19

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:45  %tmp_31_cast = select i1 %tmp_65, i19 -8191, i19 0

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:47  %t_12 = add i19 %tmp_66, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="t_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="24">
<![CDATA[
:41  %a_assign_9_cast7 = sext i24 %a_assign_8 to i25

]]></Node>
<StgValue><ssdm name="a_assign_9_cast7"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
:43  %tmp_i7_i_cast_cast = select i1 %tmp_65, i25 8380417, i25 0

]]></Node>
<StgValue><ssdm name="tmp_i7_i_cast_cast"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:46  %a_assign_9 = add i25 %tmp_i7_i_cast_cast, %a_assign_9_cast7

]]></Node>
<StgValue><ssdm name="a_assign_9"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="19">
<![CDATA[
:48  %t_16_cast = zext i19 %t_12 to i24

]]></Node>
<StgValue><ssdm name="t_16_cast"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_67 = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %a_assign_9, i32 19, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
:50  %tmp_68 = call i15 @_ssdm_op_BitConcatenate.i15.i6.i9(i6 %tmp_67, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="22" op_0_bw="15">
<![CDATA[
:51  %tmp_i10_i = sext i15 %tmp_68 to i22

]]></Node>
<StgValue><ssdm name="tmp_i10_i"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="22">
<![CDATA[
:52  %tmp_i10_i_cast = zext i22 %tmp_i10_i to i23

]]></Node>
<StgValue><ssdm name="tmp_i10_i_cast"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %tmp4 = add i23 -261889, %tmp_i10_i_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="23">
<![CDATA[
:54  %tmp4_cast = sext i23 %tmp4 to i24

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:55  %t_13 = add i24 %tmp4_cast, %t_16_cast

]]></Node>
<StgValue><ssdm name="t_13"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:56  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_13, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:57  %tmp_285_i15_i_cast_c = select i1 %tmp_69, i24 523776, i24 0

]]></Node>
<StgValue><ssdm name="tmp_285_i15_i_cast_c"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:58  %t_14 = add i24 %tmp_285_i15_i_cast_c, %t_13

]]></Node>
<StgValue><ssdm name="t_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="25" op_0_bw="24">
<![CDATA[
:59  %t_18_cast = sext i24 %t_14 to i25

]]></Node>
<StgValue><ssdm name="t_18_cast"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:60  %t_1_i17_i = add i25 261887, %a_assign_9

]]></Node>
<StgValue><ssdm name="t_1_i17_i"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:61  %a_assign_1 = sub i25 %t_1_i17_i, %t_18_cast

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:62  %u_1 = add i25 -1, %a_assign_1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:63  %tmp_286_i20_i_cast = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %a_assign_1, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_286_i20_i_cast"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:64  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %u_1, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:65  %tmp5 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1">
<![CDATA[
:66  %tmp5_cast = zext i1 %tmp5 to i4

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:67  %a_assign_s = add i4 %tmp5_cast, %tmp_286_i20_i_cast

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:68  %tmp_221_i = icmp ne i4 %a_assign_5, %a_assign_s

]]></Node>
<StgValue><ssdm name="tmp_221_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:0  %s_load_1 = load i32* %s

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %h_vec_coeffs_addr = getelementptr [1280 x i1]* %h_vec_coeffs, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1">
<![CDATA[
:69  %tmp_222_i = zext i1 %tmp_221_i to i32

]]></Node>
<StgValue><ssdm name="tmp_222_i"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:70  store i1 %tmp_221_i, i1* %h_vec_coeffs_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %s_1 = add i32 %tmp_222_i, %s_load_1

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  store i32 %s_1, i32* %s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:73  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
