{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 00:05:25 2022 " "Info: Processing started: Tue Nov 22 00:05:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK15 " "Info: Assuming node \"CLK15\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst\|inst " "Info: Detected ripple clock \"4xdec:inst\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst\|inst4 " "Info: Detected ripple clock \"4xdec:inst\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst13\|inst1 " "Info: Detected ripple clock \"3xdec:inst13\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst13\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst2\|inst " "Info: Detected ripple clock \"25xdec:inst2\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst2\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst2\|inst4 " "Info: Detected ripple clock \"25xdec:inst2\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst2\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst9\|inst " "Info: Detected ripple clock \"5xdec:inst9\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst9\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 5xdec:inst9\|inst1 5xdec:inst9\|inst 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"5xdec:inst9\|inst1\" and destination register \"5xdec:inst9\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.532 ns + Longest register register " "Info: + Longest register to register delay is 1.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst9\|inst1 1 REG LCFF_X30_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = '5xdec:inst9\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst9|inst1 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 120 512 576 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.366 ns) 1.424 ns 5xdec:inst9\|inst3 2 COMB LCCOMB_X31_Y5_N20 1 " "Info: 2: + IC(1.058 ns) + CELL(0.366 ns) = 1.424 ns; Loc. = LCCOMB_X31_Y5_N20; Fanout = 1; COMB Node = '5xdec:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { 5xdec:inst9|inst1 5xdec:inst9|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.532 ns 5xdec:inst9\|inst 3 REG LCFF_X31_Y5_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.532 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 30.94 % ) " "Info: Total cell delay = 0.474 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.058 ns ( 69.06 % ) " "Info: Total interconnect delay = 1.058 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { 5xdec:inst9|inst1 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.532 ns" { 5xdec:inst9|inst1 {} 5xdec:inst9|inst3 {} 5xdec:inst9|inst {} } { 0.000ns 1.058ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.044 ns - Smallest " "Info: - Smallest clock skew is -1.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 16.574 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 16.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.206 ns) 2.657 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 3.943 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.943 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.011 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.011 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.367 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.367 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 10.470 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.970 ns) 13.762 ns 25xdec:inst2\|inst4 7 REG LCFF_X14_Y4_N25 3 " "Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 13.762 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.666 ns) 16.574 ns 5xdec:inst9\|inst 8 REG LCFF_X31_Y5_N21 2 " "Info: 8: + IC(2.146 ns) + CELL(0.666 ns) = 16.574 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.872 ns ( 41.46 % ) " "Info: Total cell delay = 6.872 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.702 ns ( 58.54 % ) " "Info: Total interconnect delay = 9.702 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.574 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.574 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.146ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 17.618 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 17.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.206 ns) 2.657 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 3.943 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.943 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.011 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.011 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.367 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.367 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 10.470 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.970 ns) 13.762 ns 25xdec:inst2\|inst4 7 REG LCFF_X14_Y4_N25 3 " "Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 13.762 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.000 ns) 16.025 ns 25xdec:inst2\|inst4~clkctrl 8 COMB CLKCTRL_G5 2 " "Info: 8: + IC(2.263 ns) + CELL(0.000 ns) = 16.025 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst2\|inst4~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 17.618 ns 5xdec:inst9\|inst1 9 REG LCFF_X30_Y4_N1 2 " "Info: 9: + IC(0.927 ns) + CELL(0.666 ns) = 17.618 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = '5xdec:inst9\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst1 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 120 512 576 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.872 ns ( 39.01 % ) " "Info: Total cell delay = 6.872 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.746 ns ( 60.99 % ) " "Info: Total interconnect delay = 10.746 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.618 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.618 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst1 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.263ns 0.927ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.574 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.574 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.146ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.618 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.618 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst1 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.263ns 0.927ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 120 512 576 200 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { 5xdec:inst9|inst1 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.532 ns" { 5xdec:inst9|inst1 {} 5xdec:inst9|inst3 {} 5xdec:inst9|inst {} } { 0.000ns 1.058ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.574 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.574 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.146ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.618 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.618 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst1 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.263ns 0.927ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 5xdec:inst9|inst {} } {  } {  } "" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK15 register 5xdec:inst9\|inst1 register 5xdec:inst9\|inst 352.11 MHz 2.84 ns Internal " "Info: Clock \"CLK15\" has Internal fmax of 352.11 MHz between source register \"5xdec:inst9\|inst1\" and destination register \"5xdec:inst9\|inst\" (period= 2.84 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.532 ns + Longest register register " "Info: + Longest register to register delay is 1.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst9\|inst1 1 REG LCFF_X30_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = '5xdec:inst9\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst9|inst1 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 120 512 576 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.366 ns) 1.424 ns 5xdec:inst9\|inst3 2 COMB LCCOMB_X31_Y5_N20 1 " "Info: 2: + IC(1.058 ns) + CELL(0.366 ns) = 1.424 ns; Loc. = LCCOMB_X31_Y5_N20; Fanout = 1; COMB Node = '5xdec:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { 5xdec:inst9|inst1 5xdec:inst9|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.532 ns 5xdec:inst9\|inst 3 REG LCFF_X31_Y5_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.532 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 30.94 % ) " "Info: Total cell delay = 0.474 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.058 ns ( 69.06 % ) " "Info: Total interconnect delay = 1.058 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { 5xdec:inst9|inst1 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.532 ns" { 5xdec:inst9|inst1 {} 5xdec:inst9|inst3 {} 5xdec:inst9|inst {} } { 0.000ns 1.058ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.044 ns - Smallest " "Info: - Smallest clock skew is -1.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 destination 17.446 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK15\" to destination register is 17.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLK15 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.366 ns) 3.529 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.815 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.883 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 8.239 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 11.342 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.970 ns) 14.634 ns 25xdec:inst2\|inst4 7 REG LCFF_X14_Y4_N25 3 " "Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 14.634 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.666 ns) 17.446 ns 5xdec:inst9\|inst 8 REG LCFF_X31_Y5_N21 2 " "Info: 8: + IC(2.146 ns) + CELL(0.666 ns) = 17.446 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.867 ns ( 39.36 % ) " "Info: Total cell delay = 6.867 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.579 ns ( 60.64 % ) " "Info: Total interconnect delay = 10.579 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.446 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.446 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.146ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 source 18.490 ns - Longest register " "Info: - Longest clock path from clock \"CLK15\" to source register is 18.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLK15 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.366 ns) 3.529 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.815 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.883 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 8.239 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 11.342 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.970 ns) 14.634 ns 25xdec:inst2\|inst4 7 REG LCFF_X14_Y4_N25 3 " "Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 14.634 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.000 ns) 16.897 ns 25xdec:inst2\|inst4~clkctrl 8 COMB CLKCTRL_G5 2 " "Info: 8: + IC(2.263 ns) + CELL(0.000 ns) = 16.897 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst2\|inst4~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 18.490 ns 5xdec:inst9\|inst1 9 REG LCFF_X30_Y4_N1 2 " "Info: 9: + IC(0.927 ns) + CELL(0.666 ns) = 18.490 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = '5xdec:inst9\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst1 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 120 512 576 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.867 ns ( 37.14 % ) " "Info: Total cell delay = 6.867 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.623 ns ( 62.86 % ) " "Info: Total interconnect delay = 11.623 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.490 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.490 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst1 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.263ns 0.927ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.446 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.446 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.146ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.490 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.490 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst1 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.263ns 0.927ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 120 512 576 200 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { 5xdec:inst9|inst1 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.532 ns" { 5xdec:inst9|inst1 {} 5xdec:inst9|inst3 {} 5xdec:inst9|inst {} } { 0.000ns 1.058ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.446 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.446 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.146ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.490 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.490 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst1 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.263ns 0.927ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst2\|inst4 25xdec:inst2\|inst6 CLK 81 ps " "Info: Found hold time violation between source  pin or register \"25xdec:inst2\|inst4\" and destination pin or register \"25xdec:inst2\|inst6\" for clock \"CLK\" (Hold time is 81 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.194 ns + Largest " "Info: + Largest clock skew is 1.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.652 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 14.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.206 ns) 2.657 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 3.943 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.943 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.011 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.011 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.367 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.367 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 10.470 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.000 ns) 13.053 ns 25xdec:inst2\|inst~clkctrl 7 COMB CLKCTRL_G1 2 " "Info: 7: + IC(2.583 ns) + CELL(0.000 ns) = 13.053 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = '25xdec:inst2\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.666 ns) 14.652 ns 25xdec:inst2\|inst6 8 REG LCFF_X14_Y4_N17 3 " "Info: 8: + IC(0.933 ns) + CELL(0.666 ns) = 14.652 ns; Loc. = LCFF_X14_Y4_N17; Fanout = 3; REG Node = '25xdec:inst2\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.902 ns ( 40.28 % ) " "Info: Total cell delay = 5.902 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.750 ns ( 59.72 % ) " "Info: Total interconnect delay = 8.750 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.652 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.652 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.583ns 0.933ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.458 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 13.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.206 ns) 2.657 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 3.943 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.943 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.011 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.011 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.367 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.367 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 10.470 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.666 ns) 13.458 ns 25xdec:inst2\|inst4 7 REG LCFF_X14_Y4_N25 3 " "Info: 7: + IC(2.322 ns) + CELL(0.666 ns) = 13.458 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.902 ns ( 43.85 % ) " "Info: Total cell delay = 5.902 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.556 ns ( 56.15 % ) " "Info: Total interconnect delay = 7.556 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.458 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.458 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.652 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.652 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.583ns 0.933ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.458 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.458 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.115 ns - Shortest register register " "Info: - Shortest register to register delay is 1.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst2\|inst4 1 REG LCFF_X14_Y4_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.534 ns) 1.007 ns 25xdec:inst2\|inst21 2 COMB LCCOMB_X14_Y4_N16 1 " "Info: 2: + IC(0.473 ns) + CELL(0.534 ns) = 1.007 ns; Loc. = LCCOMB_X14_Y4_N16; Fanout = 1; COMB Node = '25xdec:inst2\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.115 ns 25xdec:inst2\|inst6 3 REG LCFF_X14_Y4_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.115 ns; Loc. = LCFF_X14_Y4_N17; Fanout = 3; REG Node = '25xdec:inst2\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 57.58 % ) " "Info: Total cell delay = 0.642 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.473 ns ( 42.42 % ) " "Info: Total interconnect delay = 0.473 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { 25xdec:inst2|inst4 {} 25xdec:inst2|inst21 {} 25xdec:inst2|inst6 {} } { 0.000ns 0.473ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.652 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.652 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.583ns 0.933ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.458 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.458 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.301ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { 25xdec:inst2|inst4 {} 25xdec:inst2|inst21 {} 25xdec:inst2|inst6 {} } { 0.000ns 0.473ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK15 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK15\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst2\|inst4 25xdec:inst2\|inst6 CLK15 81 ps " "Info: Found hold time violation between source  pin or register \"25xdec:inst2\|inst4\" and destination pin or register \"25xdec:inst2\|inst6\" for clock \"CLK15\" (Hold time is 81 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.194 ns + Largest " "Info: + Largest clock skew is 1.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 destination 15.524 ns + Longest register " "Info: + Longest clock path from clock \"CLK15\" to destination register is 15.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLK15 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.366 ns) 3.529 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.815 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.883 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 8.239 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 11.342 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.000 ns) 13.925 ns 25xdec:inst2\|inst~clkctrl 7 COMB CLKCTRL_G1 2 " "Info: 7: + IC(2.583 ns) + CELL(0.000 ns) = 13.925 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = '25xdec:inst2\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.666 ns) 15.524 ns 25xdec:inst2\|inst6 8 REG LCFF_X14_Y4_N17 3 " "Info: 8: + IC(0.933 ns) + CELL(0.666 ns) = 15.524 ns; Loc. = LCFF_X14_Y4_N17; Fanout = 3; REG Node = '25xdec:inst2\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.897 ns ( 37.99 % ) " "Info: Total cell delay = 5.897 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.627 ns ( 62.01 % ) " "Info: Total interconnect delay = 9.627 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.524 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.524 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.583ns 0.933ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 source 14.330 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK15\" to source register is 14.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLK15 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.366 ns) 3.529 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.815 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.883 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 8.239 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 11.342 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.666 ns) 14.330 ns 25xdec:inst2\|inst4 7 REG LCFF_X14_Y4_N25 3 " "Info: 7: + IC(2.322 ns) + CELL(0.666 ns) = 14.330 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.897 ns ( 41.15 % ) " "Info: Total cell delay = 5.897 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.433 ns ( 58.85 % ) " "Info: Total interconnect delay = 8.433 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.330 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.330 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.524 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.524 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.583ns 0.933ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.330 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.330 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.115 ns - Shortest register register " "Info: - Shortest register to register delay is 1.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst2\|inst4 1 REG LCFF_X14_Y4_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.534 ns) 1.007 ns 25xdec:inst2\|inst21 2 COMB LCCOMB_X14_Y4_N16 1 " "Info: 2: + IC(0.473 ns) + CELL(0.534 ns) = 1.007 ns; Loc. = LCCOMB_X14_Y4_N16; Fanout = 1; COMB Node = '25xdec:inst2\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.115 ns 25xdec:inst2\|inst6 3 REG LCFF_X14_Y4_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.115 ns; Loc. = LCFF_X14_Y4_N17; Fanout = 3; REG Node = '25xdec:inst2\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 57.58 % ) " "Info: Total cell delay = 0.642 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.473 ns ( 42.42 % ) " "Info: Total interconnect delay = 0.473 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { 25xdec:inst2|inst4 {} 25xdec:inst2|inst21 {} 25xdec:inst2|inst6 {} } { 0.000ns 0.473ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.524 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.524 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.583ns 0.933ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.330 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.330 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { 25xdec:inst2|inst4 {} 25xdec:inst2|inst21 {} 25xdec:inst2|inst6 {} } { 0.000ns 0.473ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK15 K 2xdec:inst10\|inst 23.735 ns register " "Info: tco from clock \"CLK15\" to destination pin \"K\" through register \"2xdec:inst10\|inst\" is 23.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 source 18.809 ns + Longest register " "Info: + Longest clock path from clock \"CLK15\" to source register is 18.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLK15 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.366 ns) 3.529 ns inst14 2 COMB LCCOMB_X31_Y11_N8 1 " "Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.815 ns 4xdec:inst\|inst 3 REG LCFF_X31_Y11_N1 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 6.883 ns 4xdec:inst\|inst4 4 REG LCFF_X32_Y14_N9 3 " "Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 8.239 ns 3xdec:inst13\|inst1 5 REG LCFF_X32_Y14_N23 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.970 ns) 11.342 ns 25xdec:inst2\|inst 6 REG LCFF_X12_Y15_N23 3 " "Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.970 ns) 14.634 ns 25xdec:inst2\|inst4 7 REG LCFF_X14_Y4_N25 3 " "Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 14.634 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 17.750 ns 5xdec:inst9\|inst 8 REG LCFF_X31_Y5_N21 2 " "Info: 8: + IC(2.146 ns) + CELL(0.970 ns) = 17.750 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 18.809 ns 2xdec:inst10\|inst 9 REG LCFF_X31_Y5_N17 2 " "Info: 9: + IC(0.393 ns) + CELL(0.666 ns) = 18.809 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 2; REG Node = '2xdec:inst10\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { 5xdec:inst9|inst 2xdec:inst10|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.837 ns ( 41.67 % ) " "Info: Total cell delay = 7.837 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.972 ns ( 58.33 % ) " "Info: Total interconnect delay = 10.972 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.809 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst 2xdec:inst10|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.809 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} 2xdec:inst10|inst {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.146ns 0.393ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.622 ns + Longest register pin " "Info: + Longest register to pin delay is 4.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2xdec:inst10\|inst 1 REG LCFF_X31_Y5_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 2; REG Node = '2xdec:inst10\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2xdec:inst10|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(3.296 ns) 4.622 ns K 2 PIN PIN_102 0 " "Info: 2: + IC(1.326 ns) + CELL(3.296 ns) = 4.622 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'K'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { 2xdec:inst10|inst K } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 184 1184 1360 200 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 71.31 % ) " "Info: Total cell delay = 3.296 ns ( 71.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.326 ns ( 28.69 % ) " "Info: Total interconnect delay = 1.326 ns ( 28.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { 2xdec:inst10|inst K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.622 ns" { 2xdec:inst10|inst {} K {} } { 0.000ns 1.326ns } { 0.000ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.809 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst 2xdec:inst10|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.809 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} 2xdec:inst10|inst {} } { 0.000ns 0.000ns 2.178ns 0.316ns 1.098ns 0.386ns 2.133ns 2.322ns 2.146ns 0.393ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { 2xdec:inst10|inst K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.622 ns" { 2xdec:inst10|inst {} K {} } { 0.000ns 1.326ns } { 0.000ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 00:05:25 2022 " "Info: Processing ended: Tue Nov 22 00:05:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
