`timescale 1ns / 1ps

module testbench;
    reg clk;
    reg rst;
    wire [31:0] pc;
    wire [31:0] dataout;
    wire we;
    wire wm2reg;
    wire [4:0] wn;
    wire [31:0] d;
     
    initial begin
    clk <= 1;
    rst <= 1;
    #2
    rst <=0;
    end
    
    
    always begin
    #1 clk<=~clk;
    end
    
    lab4 lab(clk,rst, pc, dataout, we, wn, d, wm2reg);

endmodule
