

================================================================
== Vivado HLS Report for 'fc1'
================================================================
* Date:           Wed Jun 17 16:34:46 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.988|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  902099|  902099|  902099|  902099|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- memset_output       |     119|     119|         1|          -|          -|    120|    no    |
        |- memset_fc1_buff     |   69119|   69119|         1|          -|          -|  69120|    no    |
        |- Loop 3              |     608|     608|        38|          -|          -|     16|    no    |
        | + Loop 3.1           |      36|      36|         1|          -|          -|     36|    no    |
        |- Loop 4              |  831168|  831168|      1443|          -|          -|    576|    no    |
        | + fc_layer1_label40  |    1440|    1440|        12|          -|          -|    120|    no    |
        |- fc_layer1_label11   |    1080|    1080|         9|          -|          -|    120|    no    |
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	3  / (!tmp_47)
	4  / (tmp_47)
4 --> 
	5  / (!exitcond3)
	6  / (exitcond3)
5 --> 
	5  / (!exitcond9)
	4  / (exitcond9)
6 --> 
	7  / (!exitcond8)
	20  / (exitcond8)
7 --> 
	8  / true
8 --> 
	9  / (!exitcond7)
	6  / (exitcond7)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	8  / true
20 --> 
	21  / (!exitcond)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)"   --->   Operation 29 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecInterface(float* %in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str78, [1 x i8]* @p_str79, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str80, [1 x i8]* @p_str81)"   --->   Operation 30 'specinterface' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output = alloca [120 x float], align 16" [lenet_hls/lenet_hls.cpp:287]   --->   Operation 31 'alloca' 'output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fc1_buff = alloca [69120 x float], align 16" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 32 'alloca' 'fc1_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 33 [1/1] (1.66ns)   --->   "br label %meminst"   --->   Operation 33 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%invdar = phi i7 [ 0, %0 ], [ %indvarinc, %meminst ]" [lenet_hls/lenet_hls.cpp:287]   --->   Operation 34 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.03ns)   --->   "%indvarinc = add i7 %invdar, 1" [lenet_hls/lenet_hls.cpp:287]   --->   Operation 35 'add' 'indvarinc' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = zext i7 %invdar to i64" [lenet_hls/lenet_hls.cpp:287]   --->   Operation 36 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [120 x float]* %output, i64 0, i64 %tmp" [lenet_hls/lenet_hls.cpp:287]   --->   Operation 37 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %output_addr, align 4" [lenet_hls/lenet_hls.cpp:287]   --->   Operation 38 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 39 [1/1] (1.46ns)   --->   "%tmp_s = icmp eq i7 %invdar, -9" [lenet_hls/lenet_hls.cpp:287]   --->   Operation 39 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_output_str)"   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 41 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %meminst14.preheader, label %meminst" [lenet_hls/lenet_hls.cpp:287]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.66ns)   --->   "br label %meminst14" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 43 'br' <Predicate = (tmp_s)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%invdar1 = phi i17 [ %indvarinc1, %meminst14 ], [ 0, %meminst14.preheader ]" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 44 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.18ns)   --->   "%indvarinc1 = add i17 %invdar1, 1" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 45 'add' 'indvarinc1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_46 = zext i17 %invdar1 to i64" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 46 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%fc1_buff_addr = getelementptr [69120 x float]* %fc1_buff, i64 0, i64 %tmp_46" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 47 'getelementptr' 'fc1_buff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fc1_buff_addr, align 4" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 48 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_3 : Operation 49 [1/1] (2.38ns)   --->   "%tmp_47 = icmp eq i17 %invdar1, -61953" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 49 'icmp' 'tmp_47' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memset_fc1_buff_str)"   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 69120, i64 69120, i64 69120)"   --->   Operation 51 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_47, label %.preheader2.preheader, label %meminst14" [lenet_hls/lenet_hls.cpp:291]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.66ns)   --->   "br label %.preheader2" [lenet_hls/lenet_hls.cpp:293]   --->   Operation 53 'br' <Predicate = (tmp_47)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_8, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 54 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%i_cast5 = zext i5 %i to i10" [lenet_hls/lenet_hls.cpp:293]   --->   Operation 55 'zext' 'i_cast5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.44ns)   --->   "%exitcond3 = icmp eq i5 %i, -16" [lenet_hls/lenet_hls.cpp:293]   --->   Operation 56 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 57 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.86ns)   --->   "%i_8 = add i5 %i, 1" [lenet_hls/lenet_hls.cpp:293]   --->   Operation 58 'add' 'i_8' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader12.preheader, label %.preheader13.preheader" [lenet_hls/lenet_hls.cpp:293]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.66ns)   --->   "br label %.preheader13" [lenet_hls/lenet_hls.cpp:294]   --->   Operation 60 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_4 : Operation 61 [1/1] (1.66ns)   --->   "br label %.preheader12" [lenet_hls/lenet_hls.cpp:303]   --->   Operation 61 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_5, %1 ], [ 0, %.preheader13.preheader ]"   --->   Operation 62 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.45ns)   --->   "%exitcond9 = icmp eq i6 %j, -28" [lenet_hls/lenet_hls.cpp:294]   --->   Operation 63 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 64 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.94ns)   --->   "%j_5 = add i6 %j, 1" [lenet_hls/lenet_hls.cpp:294]   --->   Operation 65 'add' 'j_5' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader2.loopexit, label %1" [lenet_hls/lenet_hls.cpp:294]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_49 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %j, i4 0)" [lenet_hls/lenet_hls.cpp:295]   --->   Operation 67 'bitconcatenate' 'tmp_49' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.12ns)   --->   "%tmp_50 = add i10 %i_cast5, %tmp_49" [lenet_hls/lenet_hls.cpp:295]   --->   Operation 68 'add' 'tmp_50' <Predicate = (!exitcond9)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_51 = zext i10 %tmp_50 to i64" [lenet_hls/lenet_hls.cpp:295]   --->   Operation 69 'zext' 'tmp_51' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%fc1_buff_addr_2 = getelementptr inbounds [69120 x float]* %fc1_buff, i64 0, i64 %tmp_51" [lenet_hls/lenet_hls.cpp:295]   --->   Operation 70 'getelementptr' 'fc1_buff_addr_2' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.90ns)   --->   "%tmp_63 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_V)" [lenet_hls/lenet_hls.cpp:295]   --->   Operation 71 'read' 'tmp_63' <Predicate = (!exitcond9)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 72 [1/1] (3.25ns)   --->   "store float %tmp_63, float* %fc1_buff_addr_2, align 4" [lenet_hls/lenet_hls.cpp:295]   --->   Operation 72 'store' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader13" [lenet_hls/lenet_hls.cpp:294]   --->   Operation 73 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 74 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%j1 = phi i10 [ %j_6, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]"   --->   Operation 75 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.70ns)   --->   "%exitcond8 = icmp eq i10 %j1, -448" [lenet_hls/lenet_hls.cpp:303]   --->   Operation 76 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 77 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.12ns)   --->   "%j_6 = add i10 %j1, 1" [lenet_hls/lenet_hls.cpp:303]   --->   Operation 78 'add' 'j_6' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader.preheader, label %.preheader11.preheader" [lenet_hls/lenet_hls.cpp:303]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_48 = zext i10 %j1 to i64" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 80 'zext' 'tmp_48' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%fc1_buff_addr_1 = getelementptr inbounds [69120 x float]* %fc1_buff, i64 0, i64 %tmp_48" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 81 'getelementptr' 'fc1_buff_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (3.25ns)   --->   "%fc1_buff_load = load float* %fc1_buff_addr_1, align 4" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 82 'load' 'fc1_buff_load' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 83 [1/1] (1.66ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:312]   --->   Operation 83 'br' <Predicate = (exitcond8)> <Delay = 1.66>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_57 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %j1, i7 0)" [lenet_hls/lenet_hls.cpp:303]   --->   Operation 84 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp_57 to i18" [lenet_hls/lenet_hls.cpp:303]   --->   Operation 85 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_61 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %j1, i3 0)" [lenet_hls/lenet_hls.cpp:303]   --->   Operation 86 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i13 %tmp_61 to i18" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 87 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.18ns)   --->   "%tmp_62 = sub i18 %p_shl_cast, %p_shl1_cast" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 88 'sub' 'tmp_62' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (3.25ns)   --->   "%fc1_buff_load = load float* %fc1_buff_addr_1, align 4" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 89 'load' 'fc1_buff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_7 : Operation 90 [1/1] (1.66ns)   --->   "br label %.preheader11" [lenet_hls/lenet_hls.cpp:304]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 6> <Delay = 5.47>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%i2 = phi i7 [ %i_10, %2 ], [ 0, %.preheader11.preheader ]"   --->   Operation 91 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.46ns)   --->   "%exitcond7 = icmp eq i7 %i2, -8" [lenet_hls/lenet_hls.cpp:304]   --->   Operation 92 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 93 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.03ns)   --->   "%i_10 = add i7 %i2, 1" [lenet_hls/lenet_hls.cpp:304]   --->   Operation 94 'add' 'i_10' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader12.loopexit, label %2" [lenet_hls/lenet_hls.cpp:304]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i7 %i2 to i18" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 96 'zext' 'tmp_54_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (2.21ns)   --->   "%tmp_65 = add i18 %tmp_62, %tmp_54_cast" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 97 'add' 'tmp_65' <Predicate = (!exitcond7)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_65_cast = sext i18 %tmp_65 to i64" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 98 'sext' 'tmp_65_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%fc1_layer_weights_ad = getelementptr [69120 x float]* @fc1_layer_weights, i64 0, i64 %tmp_65_cast" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 99 'getelementptr' 'fc1_layer_weights_ad' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (3.25ns)   --->   "%fc1_layer_weights_lo = load float* %fc1_layer_weights_ad, align 4" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 100 'load' 'fc1_layer_weights_lo' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader12"   --->   Operation 101 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 102 [1/2] (3.25ns)   --->   "%fc1_layer_weights_lo = load float* %fc1_layer_weights_ad, align 4" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 102 'load' 'fc1_layer_weights_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>

State 10 <SV = 8> <Delay = 5.64>
ST_10 : Operation 103 [4/4] (5.64ns)   --->   "%tmp_55 = fmul float %fc1_layer_weights_lo, %fc1_buff_load" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 103 'fmul' 'tmp_55' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.64>
ST_11 : Operation 104 [3/4] (5.64ns)   --->   "%tmp_55 = fmul float %fc1_layer_weights_lo, %fc1_buff_load" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 104 'fmul' 'tmp_55' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.64>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_54 = zext i7 %i2 to i64" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 105 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [2/4] (5.64ns)   --->   "%tmp_55 = fmul float %fc1_layer_weights_lo, %fc1_buff_load" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 106 'fmul' 'tmp_55' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr inbounds [120 x float]* %output, i64 0, i64 %tmp_54" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 107 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [2/2] (3.25ns)   --->   "%output_load_4 = load float* %output_addr_7, align 4" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 108 'load' 'output_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 13 <SV = 11> <Delay = 5.64>
ST_13 : Operation 109 [1/4] (5.64ns)   --->   "%tmp_55 = fmul float %fc1_layer_weights_lo, %fc1_buff_load" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 109 'fmul' 'tmp_55' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/2] (3.25ns)   --->   "%output_load_4 = load float* %output_addr_7, align 4" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 110 'load' 'output_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 14 <SV = 12> <Delay = 7.17>
ST_14 : Operation 111 [5/5] (7.17ns)   --->   "%tmp_56 = fadd float %output_load_4, %tmp_55" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 111 'fadd' 'tmp_56' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.17>
ST_15 : Operation 112 [4/5] (7.17ns)   --->   "%tmp_56 = fadd float %output_load_4, %tmp_55" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 112 'fadd' 'tmp_56' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.17>
ST_16 : Operation 113 [3/5] (7.17ns)   --->   "%tmp_56 = fadd float %output_load_4, %tmp_55" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 113 'fadd' 'tmp_56' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.17>
ST_17 : Operation 114 [2/5] (7.17ns)   --->   "%tmp_56 = fadd float %output_load_4, %tmp_55" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 114 'fadd' 'tmp_56' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.17>
ST_18 : Operation 115 [1/5] (7.17ns)   --->   "%tmp_56 = fadd float %output_load_4, %tmp_55" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 115 'fadd' 'tmp_56' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.25>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str25) nounwind" [lenet_hls/lenet_hls.cpp:304]   --->   Operation 116 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (3.25ns)   --->   "store float %tmp_56, float* %output_addr_7, align 4" [lenet_hls/lenet_hls.cpp:306]   --->   Operation 117 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader11" [lenet_hls/lenet_hls.cpp:304]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.25>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%i3 = phi i7 [ %i_9, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 119 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (1.46ns)   --->   "%exitcond = icmp eq i7 %i3, -8" [lenet_hls/lenet_hls.cpp:312]   --->   Operation 120 'icmp' 'exitcond' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 121 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (2.03ns)   --->   "%i_9 = add i7 %i3, 1" [lenet_hls/lenet_hls.cpp:312]   --->   Operation 122 'add' 'i_9' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [lenet_hls/lenet_hls.cpp:312]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_52 = zext i7 %i3 to i64" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 124 'zext' 'tmp_52' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr inbounds [120 x float]* %output, i64 0, i64 %tmp_52" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 125 'getelementptr' 'output_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 126 [2/2] (3.25ns)   --->   "%output_load = load float* %output_addr_6, align 4" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 126 'load' 'output_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%fc1_layer_bias_addr = getelementptr inbounds [120 x float]* @fc1_layer_bias, i64 0, i64 %tmp_52" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 127 'getelementptr' 'fc1_layer_bias_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 128 [2/2] (3.25ns)   --->   "%fc1_layer_bias_load = load float* %fc1_layer_bias_addr, align 4" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 128 'load' 'fc1_layer_bias_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/lenet_hls.cpp:317]   --->   Operation 129 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 3.25>
ST_21 : Operation 130 [1/2] (3.25ns)   --->   "%output_load = load float* %output_addr_6, align 4" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 130 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_21 : Operation 131 [1/2] (3.25ns)   --->   "%fc1_layer_bias_load = load float* %fc1_layer_bias_addr, align 4" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 131 'load' 'fc1_layer_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>

State 22 <SV = 7> <Delay = 7.17>
ST_22 : Operation 132 [5/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc1_layer_bias_load" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 132 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 7.17>
ST_23 : Operation 133 [4/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc1_layer_bias_load" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 133 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 7.17>
ST_24 : Operation 134 [3/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc1_layer_bias_load" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 134 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 7.17>
ST_25 : Operation 135 [2/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc1_layer_bias_load" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 135 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 7.17>
ST_26 : Operation 136 [1/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc1_layer_bias_load" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 136 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 7.98>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%a_assign_to_int = bitcast float %a_assign to i32" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 137 'bitcast' 'a_assign_to_int' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_to_int, i32 23, i32 30)" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 138 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i32 %a_assign_to_int to i23" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 139 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_53, -1" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 140 'icmp' 'notlhs' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 141 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_66, 0" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 141 'icmp' 'notrhs' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_58 = or i1 %notrhs, %notlhs" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 142 'or' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 143 [1/1] (6.61ns)   --->   "%tmp_59 = fcmp ogt float %a_assign, 0.000000e+00" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 143 'fcmp' 'tmp_59' <Predicate = true> <Delay = 6.61> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_60 = and i1 %tmp_58, %tmp_59" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 144 'and' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_64 = select i1 %tmp_60, float %a_assign, float 0.000000e+00" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313]   --->   Operation 145 'select' 'tmp_64' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 13> <Delay = 3.90>
ST_28 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str26) nounwind" [lenet_hls/lenet_hls.cpp:312]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 147 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_V, float %tmp_64)" [lenet_hls/lenet_hls.cpp:313]   --->   Operation 147 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:312]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', lenet_hls/lenet_hls.cpp:287) with incoming values : ('indvarinc', lenet_hls/lenet_hls.cpp:287) [11]  (1.66 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar', lenet_hls/lenet_hls.cpp:287) with incoming values : ('indvarinc', lenet_hls/lenet_hls.cpp:287) [11]  (0 ns)
	'getelementptr' operation ('output_addr', lenet_hls/lenet_hls.cpp:287) [14]  (0 ns)
	'store' operation (lenet_hls/lenet_hls.cpp:287) of constant 0 on array 'output', lenet_hls/lenet_hls.cpp:287 [15]  (3.26 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar1', lenet_hls/lenet_hls.cpp:291) with incoming values : ('indvarinc1', lenet_hls/lenet_hls.cpp:291) [23]  (0 ns)
	'getelementptr' operation ('fc1_buff_addr', lenet_hls/lenet_hls.cpp:291) [26]  (0 ns)
	'store' operation (lenet_hls/lenet_hls.cpp:291) of constant 0 on array 'fc1_buff', lenet_hls/lenet_hls.cpp:291 [27]  (3.26 ns)

 <State 4>: 1.86ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:293) [35]  (0 ns)
	'add' operation ('i', lenet_hls/lenet_hls.cpp:293) [39]  (1.86 ns)

 <State 5>: 7.17ns
The critical path consists of the following:
	fifo read on port 'in_V' (lenet_hls/lenet_hls.cpp:295) [54]  (3.91 ns)
	'store' operation (lenet_hls/lenet_hls.cpp:295) of variable 'tmp', lenet_hls/lenet_hls.cpp:295 on array 'fc1_buff', lenet_hls/lenet_hls.cpp:291 [55]  (3.26 ns)

 <State 6>: 3.26ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lenet_hls/lenet_hls.cpp:303) [62]  (0 ns)
	'getelementptr' operation ('fc1_buff_addr_1', lenet_hls/lenet_hls.cpp:306) [74]  (0 ns)
	'load' operation ('fc1_buff_load', lenet_hls/lenet_hls.cpp:306) on array 'fc1_buff', lenet_hls/lenet_hls.cpp:291 [75]  (3.26 ns)

 <State 7>: 3.26ns
The critical path consists of the following:
	'load' operation ('fc1_buff_load', lenet_hls/lenet_hls.cpp:306) on array 'fc1_buff', lenet_hls/lenet_hls.cpp:291 [75]  (3.26 ns)

 <State 8>: 5.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:304) [78]  (0 ns)
	'add' operation ('tmp_65', lenet_hls/lenet_hls.cpp:306) [87]  (2.22 ns)
	'getelementptr' operation ('fc1_layer_weights_ad', lenet_hls/lenet_hls.cpp:306) [89]  (0 ns)
	'load' operation ('fc1_layer_weights_lo', lenet_hls/lenet_hls.cpp:306) on array 'fc1_layer_weights' [90]  (3.26 ns)

 <State 9>: 3.26ns
The critical path consists of the following:
	'load' operation ('fc1_layer_weights_lo', lenet_hls/lenet_hls.cpp:306) on array 'fc1_layer_weights' [90]  (3.26 ns)

 <State 10>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_55', lenet_hls/lenet_hls.cpp:306) [91]  (5.64 ns)

 <State 11>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_55', lenet_hls/lenet_hls.cpp:306) [91]  (5.64 ns)

 <State 12>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_55', lenet_hls/lenet_hls.cpp:306) [91]  (5.64 ns)

 <State 13>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_55', lenet_hls/lenet_hls.cpp:306) [91]  (5.64 ns)

 <State 14>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_56', lenet_hls/lenet_hls.cpp:306) [94]  (7.18 ns)

 <State 15>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_56', lenet_hls/lenet_hls.cpp:306) [94]  (7.18 ns)

 <State 16>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_56', lenet_hls/lenet_hls.cpp:306) [94]  (7.18 ns)

 <State 17>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_56', lenet_hls/lenet_hls.cpp:306) [94]  (7.18 ns)

 <State 18>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_56', lenet_hls/lenet_hls.cpp:306) [94]  (7.18 ns)

 <State 19>: 3.26ns
The critical path consists of the following:
	'store' operation (lenet_hls/lenet_hls.cpp:306) of variable 'tmp_56', lenet_hls/lenet_hls.cpp:306 on array 'output', lenet_hls/lenet_hls.cpp:287 [95]  (3.26 ns)

 <State 20>: 3.26ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:312) [102]  (0 ns)
	'getelementptr' operation ('output_addr_6', lenet_hls/lenet_hls.cpp:313) [110]  (0 ns)
	'load' operation ('output_load', lenet_hls/lenet_hls.cpp:313) on array 'output', lenet_hls/lenet_hls.cpp:287 [111]  (3.26 ns)

 <State 21>: 3.26ns
The critical path consists of the following:
	'load' operation ('output_load', lenet_hls/lenet_hls.cpp:313) on array 'output', lenet_hls/lenet_hls.cpp:287 [111]  (3.26 ns)

 <State 22>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:313) [114]  (7.18 ns)

 <State 23>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:313) [114]  (7.18 ns)

 <State 24>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:313) [114]  (7.18 ns)

 <State 25>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:313) [114]  (7.18 ns)

 <State 26>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:313) [114]  (7.18 ns)

 <State 27>: 7.99ns
The critical path consists of the following:
	'fcmp' operation ('tmp_59', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313) [121]  (6.62 ns)
	'and' operation ('tmp_60', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313) [122]  (0 ns)
	'select' operation ('a', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:313) [123]  (1.37 ns)

 <State 28>: 3.91ns
The critical path consists of the following:
	fifo write on port 'out_V' (lenet_hls/lenet_hls.cpp:313) [124]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
