

================================================================
== Vivado HLS Report for 'aes_process_1'
================================================================
* Date:           Sun Dec 12 23:30:56 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10423|  10969|  10423|  10969|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_aes_mix_columns84142_1_fu_213  |aes_mix_columns84142_1  |  497|  497|  497|  497|   none  |
        |grp_aes_shift_rows_fu_224          |aes_shift_rows          |   31|   70|   31|   70|   none  |
        |grp_aes_substitute_bytes_fu_231    |aes_substitute_bytes    |  185|  185|  185|  185|   none  |
        |grp_aes_sequence_to_matr_fu_241    |aes_sequence_to_matr    |  169|  169|  169|  169|   none  |
        |grp_aes_get_round_key5_fu_251      |aes_get_round_key5      |   41|   41|   41|   41|   none  |
        |grp_aes_add_round_key_fu_262       |aes_add_round_key       |   41|   41|   41|   41|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+-------+-----------+-----------+-----------+------+----------+
        |             |    Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+-------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |  9906|  10413| 762 ~ 801 |          -|          -|    13|    no    |
        |- Loop 2     |    40|     40|         10|          -|          -|     4|    no    |
        | + Loop 2.1  |     8|      8|          2|          -|          -|     4|    no    |
        +-------------+------+-------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    126|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    1422|   2565|    -|
|Memory           |        0|      -|      64|      8|    0|
|Multiplexer      |        -|      -|       -|    606|    -|
|Register         |        -|      -|      76|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1562|   3305|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+-----+------+-----+
    |grp_aes_add_round_key_fu_262       |aes_add_round_key       |        0|      0|   23|   133|    0|
    |grp_aes_get_round_key5_fu_251      |aes_get_round_key5      |        0|      0|   39|   135|    0|
    |grp_aes_mix_columns84142_1_fu_213  |aes_mix_columns84142_1  |        0|      0|  667|  1181|    0|
    |grp_aes_sequence_to_matr_fu_241    |aes_sequence_to_matr    |        0|      0|  115|   201|    0|
    |grp_aes_shift_rows_fu_224          |aes_shift_rows          |        0|      0|  464|   684|    0|
    |grp_aes_substitute_bytes_fu_231    |aes_substitute_bytes    |        0|      0|  114|   231|    0|
    +-----------------------------------+------------------------+---------+-------+-----+------+-----+
    |Total                              |                        |        0|      0| 1422|  2565|    0|
    +-----------------------------------+------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |round_key_V_U     |aes_process_1_roufYi  |        0|  32|   4|    0|    16|   16|     1|          256|
    |state_matrix_V_U  |aes_process_1_staeOg  |        0|  32|   4|    0|    16|   16|     1|          256|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  64|   8|    0|    32|   32|     2|          512|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_fu_285_p2                |     +    |      0|  0|  13|           4|           1|
    |add_ln180_fu_337_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln700_fu_352_p2               |     +    |      0|  0|  15|           5|           1|
    |column_fu_297_p2                  |     +    |      0|  0|  12|           3|           1|
    |i_V_fu_303_p2                     |     +    |      0|  0|  15|           5|           3|
    |i_fu_274_p2                       |     +    |      0|  0|  13|           4|           1|
    |row_fu_319_p2                     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln17_fu_268_p2               |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln235_fu_291_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln237_fu_313_p2              |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state13_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 126|          42|          27|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                     | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  101|         21|    1|         21|
    |column_0_i_reg_180                            |    9|          2|    3|          6|
    |expanded_key_V_ce0                            |    9|          2|    1|          2|
    |grp_aes_get_round_key5_fu_251_round           |   21|          4|    5|         20|
    |i_0_reg_157                                   |    9|          2|    4|          8|
    |m_axi_mix_column_constant_matrices_V_ARVALID  |    9|          2|    1|          2|
    |m_axi_mix_column_constant_matrices_V_RREADY   |    9|          2|    1|          2|
    |m_axi_s_boxes_V_ARVALID                       |    9|          2|    1|          2|
    |m_axi_s_boxes_V_RREADY                        |    9|          2|    1|          2|
    |m_axi_text_V_ARADDR                           |   15|          3|   32|         96|
    |m_axi_text_V_ARBURST                          |   15|          3|    2|          6|
    |m_axi_text_V_ARCACHE                          |   15|          3|    4|         12|
    |m_axi_text_V_ARID                             |   15|          3|    1|          3|
    |m_axi_text_V_ARLEN                            |   15|          3|   32|         96|
    |m_axi_text_V_ARLOCK                           |   15|          3|    2|          6|
    |m_axi_text_V_ARPROT                           |   15|          3|    3|          9|
    |m_axi_text_V_ARQOS                            |   15|          3|    4|         12|
    |m_axi_text_V_ARREGION                         |   15|          3|    4|         12|
    |m_axi_text_V_ARSIZE                           |   15|          3|    3|          9|
    |m_axi_text_V_ARUSER                           |   15|          3|    1|          3|
    |m_axi_text_V_ARVALID                          |   15|          3|    1|          3|
    |m_axi_text_V_RREADY                           |   15|          3|    1|          3|
    |p_04_0_i_reg_168                              |    9|          2|    5|         10|
    |p_04_1_i_reg_191                              |    9|          2|    5|         10|
    |phi_ln16_reg_146                              |    9|          2|    4|          8|
    |round_key_V_address0                          |   15|          3|    4|         12|
    |round_key_V_ce0                               |   15|          3|    1|          3|
    |round_key_V_we0                               |    9|          2|    1|          2|
    |row_0_i_reg_202                               |    9|          2|    3|          6|
    |state_matrix_V_address0                       |   38|          7|    4|         28|
    |state_matrix_V_ce0                            |   38|          7|    1|          7|
    |state_matrix_V_ce1                            |    9|          2|    1|          2|
    |state_matrix_V_d0                             |   33|          6|   16|         96|
    |state_matrix_V_we0                            |   33|          6|    1|          6|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                         |  606|        122|  154|        525|
    +----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln17_reg_391                                |   4|   0|    4|          0|
    |ap_CS_fsm                                       |  20|   0|   20|          0|
    |column_0_i_reg_180                              |   3|   0|    3|          0|
    |column_reg_399                                  |   3|   0|    3|          0|
    |grp_aes_add_round_key_fu_262_ap_start_reg       |   1|   0|    1|          0|
    |grp_aes_get_round_key5_fu_251_ap_start_reg      |   1|   0|    1|          0|
    |grp_aes_mix_columns84142_1_fu_213_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_sequence_to_matr_fu_241_ap_start_reg    |   1|   0|    1|          0|
    |grp_aes_shift_rows_fu_224_ap_start_reg          |   1|   0|    1|          0|
    |grp_aes_substitute_bytes_fu_231_ap_start_reg    |   1|   0|    1|          0|
    |i_0_reg_157                                     |   4|   0|    4|          0|
    |i_V_reg_404                                     |   5|   0|    5|          0|
    |i_reg_381                                       |   4|   0|    4|          0|
    |p_04_0_i_reg_168                                |   5|   0|    5|          0|
    |p_04_1_i_reg_191                                |   5|   0|    5|          0|
    |phi_ln16_reg_146                                |   4|   0|    4|          0|
    |row_0_i_reg_202                                 |   3|   0|    3|          0|
    |row_reg_417                                     |   3|   0|    3|          0|
    |zext_ln22_reg_386                               |   4|   0|    5|          1|
    |zext_ln237_reg_409                              |   3|   0|    6|          3|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  76|   0|   80|          4|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                         |  in |    1| ap_ctrl_hs |             aes_process.1             | return value |
|ap_rst                                         |  in |    1| ap_ctrl_hs |             aes_process.1             | return value |
|ap_start                                       |  in |    1| ap_ctrl_hs |             aes_process.1             | return value |
|ap_done                                        | out |    1| ap_ctrl_hs |             aes_process.1             | return value |
|ap_idle                                        | out |    1| ap_ctrl_hs |             aes_process.1             | return value |
|ap_ready                                       | out |    1| ap_ctrl_hs |             aes_process.1             | return value |
|m_axi_text_V_AWVALID                           | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWREADY                           |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWADDR                            | out |   32|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWID                              | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWLEN                             | out |   32|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWSIZE                            | out |    3|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWBURST                           | out |    2|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWLOCK                            | out |    2|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWCACHE                           | out |    4|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWPROT                            | out |    3|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWQOS                             | out |    4|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWREGION                          | out |    4|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_AWUSER                            | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_WVALID                            | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_WREADY                            |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_WDATA                             | out |   16|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_WSTRB                             | out |    2|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_WLAST                             | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_WID                               | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_WUSER                             | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARVALID                           | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARREADY                           |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARADDR                            | out |   32|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARID                              | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARLEN                             | out |   32|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARSIZE                            | out |    3|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARBURST                           | out |    2|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARLOCK                            | out |    2|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARCACHE                           | out |    4|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARPROT                            | out |    3|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARQOS                             | out |    4|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARREGION                          | out |    4|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_ARUSER                            | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_RVALID                            |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_RREADY                            | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_RDATA                             |  in |   16|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_RLAST                             |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_RID                               |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_RUSER                             |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_RRESP                             |  in |    2|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_BVALID                            |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_BREADY                            | out |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_BRESP                             |  in |    2|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_BID                               |  in |    1|    m_axi   |                 text_V                |    pointer   |
|m_axi_text_V_BUSER                             |  in |    1|    m_axi   |                 text_V                |    pointer   |
|text_V_offset                                  |  in |   31|   ap_none  |             text_V_offset             |    scalar    |
|expanded_key_V_address0                        | out |    8|  ap_memory |             expanded_key_V            |     array    |
|expanded_key_V_ce0                             | out |    1|  ap_memory |             expanded_key_V            |     array    |
|expanded_key_V_q0                              |  in |   16|  ap_memory |             expanded_key_V            |     array    |
|m_axi_s_boxes_V_AWVALID                        | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWREADY                        |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWADDR                         | out |   32|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWID                           | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWLEN                          | out |   32|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWSIZE                         | out |    3|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWBURST                        | out |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWLOCK                         | out |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWCACHE                        | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWPROT                         | out |    3|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWQOS                          | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWREGION                       | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWUSER                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WVALID                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WREADY                         |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WDATA                          | out |    8|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WSTRB                          | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WLAST                          | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WID                            | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WUSER                          | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARVALID                        | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARREADY                        |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARADDR                         | out |   32|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARID                           | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARLEN                          | out |   32|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARSIZE                         | out |    3|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARBURST                        | out |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARLOCK                         | out |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARCACHE                        | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARPROT                         | out |    3|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARQOS                          | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARREGION                       | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARUSER                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RVALID                         |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RREADY                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RDATA                          |  in |    8|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RLAST                          |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RID                            |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RUSER                          |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RRESP                          |  in |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BVALID                         |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BREADY                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BRESP                          |  in |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BID                            |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BUSER                          |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|s_boxes_V_offset                               |  in |   32|   ap_none  |            s_boxes_V_offset           |    scalar    |
|m_axi_mix_column_constant_matrices_V_AWVALID   | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWREADY   |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWADDR    | out |   32|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWID      | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWLEN     | out |   32|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWSIZE    | out |    3|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWBURST   | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWLOCK    | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWCACHE   | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWPROT    | out |    3|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWQOS     | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWREGION  | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWUSER    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WVALID    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WREADY    |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WDATA     | out |   16|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WSTRB     | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WLAST     | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WID       | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WUSER     | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARVALID   | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARREADY   |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARADDR    | out |   32|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARID      | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARLEN     | out |   32|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARSIZE    | out |    3|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARBURST   | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARLOCK    | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARCACHE   | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARPROT    | out |    3|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARQOS     | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARREGION  | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARUSER    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RVALID    |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RREADY    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RDATA     |  in |   16|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RLAST     |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RID       |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RUSER     |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RRESP     |  in |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BVALID    |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BREADY    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BRESP     |  in |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BID       |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BUSER     |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|mix_column_constant_matrices_V_offset          |  in |   31|   ap_none  | mix_column_constant_matrices_V_offset |    scalar    |
|multiplication_V_offset                        |  in |   31|   ap_none  |        multiplication_V_offset        |    scalar    |
|sequence_out_V_address0                        | out |    4|  ap_memory |             sequence_out_V            |     array    |
|sequence_out_V_ce0                             | out |    1|  ap_memory |             sequence_out_V            |     array    |
|sequence_out_V_we0                             | out |    1|  ap_memory |             sequence_out_V            |     array    |
|sequence_out_V_d0                              | out |   16|  ap_memory |             sequence_out_V            |     array    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+

