[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  16165       tick       2086958        933172        889270       2086958 
      2  16165       tick       4265495       2076527       2058302       4265495 
      3  16165       tick       4240517       2065144       2047825       4240517 
      4  16165       tick       4263323       2075013       2057031       4263323 
      5  16165       tick       4261005       2074066       2057119       4261005 
      6  16165       tick       4262197       2075360       2032392       4262197 
      7  16165       tick       4273741       2080534       2036133       4273741 
      8  16165       tick       4263204       2075768       2048572       4263204 
      9  16165       tick       4255475       2072108       2048818       4255475 
     10  16165       tick       4251131       2070908       2054745       4251131 
     11  16165       tick       4256077       2072834       2051868       4256077 
     12  16165       tick       4262094       2075309       2055622       4262094 
     13  16165       tick       4258425       2074255       2058654       4258425 
     14  16165       tick       4263451       2075052       2059163       4263451 
     15  16165       tick       4259718       2073590       2051655       4259718 
     16  16165       tick       4257175       2072631       2056019       4257175 
     17  16165       tick       4261005       2074714       2053450       4261005 
     18  16165       tick       4264099       2075185       2054065       4264099 
     19  16165       tick       4253765       2071127       2054975       4253765 
     20  16165       tick       4258035       2073109       2056427       4258035 
     21  16165       tick       4258086       2074138       2052927       4258086 
     22  16165       exit       3136905       1527677       1514161       3136905 
