# Digital_clock

**Objective of the Project:**
Designing a Modular Digital clock system using the Verilog language.

**Hardware Used:**
FPGA Basys 3 Board

**Software Used:**
Xilinx Vivado 

**How to Run?**
1) Clone the repository: git clone https://github.com/DudalaSantosh/Digital-Clock-.git
2) Open Vivado with the current version.
3) Upload all the .v files and the .xdc constraint files into the project.
4) Run synthesis and generate the bitstream for the Project.
5) Upload the Bitstream into the FPGA board.

**Team:**
**Authors:** Santosh Dudala & Cherish Nutalapati
**Guide:** Dr.Srinivas Boppu

