	component jtag_debug_sys is
		port (
			dbg_arg_bus_export  : out std_logic_vector(31 downto 0);                    -- export
			dbg_clk_clk         : in  std_logic                     := 'X';             -- clk
			dbg_cmd_bus_export  : out std_logic_vector(7 downto 0);                     -- export
			dbg_data_bus_export : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			dbg_reset_reset_n   : in  std_logic                     := 'X'              -- reset_n
		);
	end component jtag_debug_sys;

