// Seed: 2782107482
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input supply0 id_2,
    output wor id_3,
    output tri0 id_4,
    input tri id_5
    , id_17,
    input supply1 id_6,
    output logic id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    output tri id_12
    , id_18,
    output supply0 id_13,
    output tri0 id_14,
    output uwire id_15
);
  wire id_19, id_20, id_21, id_22;
  always_latch id_14 = 1;
  assign id_17 = 1;
  initial @(negedge id_17) id_7 <= 1 == 1'd0;
  wire id_23;
  module_0(
      id_21
  );
endmodule
