Timing Analyzer report for toolflow
Sun Nov 30 10:15:33 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'iCLK'
 23. Slow 1200mV 0C Model Hold: 'iCLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'iCLK'
 31. Fast 1200mV 0C Model Hold: 'iCLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.9%      ;
;     Processor 3            ;  10.5%      ;
;     Processor 4            ;   9.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Sun Nov 30 10:15:18 2025 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 43.29 MHz ; 43.29 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -3.100 ; -26.315            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.320 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.625 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.100 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 22.657     ;
; -2.987 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.450     ; 22.535     ;
; -2.917 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 22.474     ;
; -2.866 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 22.871     ;
; -2.753 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.002     ; 22.749     ;
; -2.683 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 22.688     ;
; -2.514 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 22.519     ;
; -2.512 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 22.517     ;
; -2.499 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 22.056     ;
; -2.415 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 21.968     ;
; -2.401 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.002     ; 22.397     ;
; -2.399 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.002     ; 22.395     ;
; -2.386 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.450     ; 21.934     ;
; -2.331 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 22.336     ;
; -2.329 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.007      ; 22.334     ;
; -2.316 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 21.873     ;
; -2.304 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 21.855     ;
; -2.191 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.456     ; 21.733     ;
; -2.181 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.003      ; 22.182     ;
; -2.156 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 22.163     ;
; -2.140 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 21.697     ;
; -2.121 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 21.672     ;
; -2.043 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.000      ; 22.041     ;
; -2.027 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.450     ; 21.575     ;
; -1.973 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 21.980     ;
; -1.957 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 21.514     ;
; -1.829 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.003      ; 21.830     ;
; -1.827 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.003      ; 21.828     ;
; -1.814 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 21.367     ;
; -1.683 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.550     ; 21.131     ;
; -1.619 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 21.166     ;
; -1.499 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.003     ; 21.494     ;
; -1.471 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.005      ; 21.474     ;
; -1.455 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 21.008     ;
; -1.449 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 21.345     ;
; -1.432 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 21.335     ;
; -1.415 ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 21.318     ;
; -1.386 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 21.372     ;
; -1.316 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.003     ; 21.311     ;
; -1.305 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 20.855     ;
; -1.217 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 21.129     ;
; -1.214 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.453     ; 20.759     ;
; -1.198 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 21.549     ;
; -1.192 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 20.733     ;
; -1.181 ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 21.532     ;
; -1.122 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 20.672     ;
; -1.101 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.462     ; 20.637     ;
; -1.097 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 20.993     ;
; -1.095 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 20.991     ;
; -1.089 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 20.992     ;
; -1.082 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.550     ; 20.530     ;
; -1.077 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.550     ; 20.525     ;
; -1.051 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                    ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.545     ; 20.504     ;
; -1.031 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.453     ; 20.576     ;
; -0.983 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.362      ; 21.343     ;
; -0.964 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 20.867     ;
; -0.961 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:2:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.550     ; 20.409     ;
; -0.887 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.556     ; 20.329     ;
; -0.855 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 21.206     ;
; -0.846 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 21.197     ;
; -0.844 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 21.195     ;
; -0.843 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 20.739     ;
; -0.831 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 20.734     ;
; -0.829 ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 21.180     ;
; -0.827 ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 21.178     ;
; -0.826 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:26:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.452     ; 20.372     ;
; -0.817 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                    ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 20.718     ;
; -0.814 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.007     ; 20.805     ;
; -0.814 ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 20.717     ;
; -0.757 ; ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                     ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 20.669     ;
; -0.739 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 20.637     ;
; -0.730 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 21.081     ;
; -0.727 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:2:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 20.623     ;
; -0.723 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.550     ; 20.171     ;
; -0.713 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:26:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.461     ; 20.250     ;
; -0.643 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:26:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.452     ; 20.189     ;
; -0.636 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 20.533     ;
; -0.631 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.362      ; 20.991     ;
; -0.629 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.362      ; 20.989     ;
; -0.620 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.452     ; 20.166     ;
; -0.619 ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 20.516     ;
; -0.616 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 20.528     ;
; -0.597 ; ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                     ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 20.509     ;
; -0.529 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 20.070     ;
; -0.523 ; ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                     ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.362      ; 20.883     ;
; -0.503 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 20.854     ;
; -0.502 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.004     ; 20.496     ;
; -0.501 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 20.852     ;
; -0.491 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 20.387     ;
; -0.489 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 20.385     ;
; -0.488 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 20.391     ;
; -0.488 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 20.841     ;
; -0.476 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.550     ; 19.924     ;
; -0.472 ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 20.375     ;
; -0.471 ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 20.824     ;
; -0.468 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:26:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.452     ; 20.014     ;
; -0.465 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                    ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 20.366     ;
; -0.463 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                    ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 20.364     ;
; -0.455 ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 20.358     ;
; -0.450 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                    ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.545     ; 19.903     ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.001      ;
; 0.322 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.003      ;
; 0.323 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:24:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.004      ;
; 0.326 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:28:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.462      ; 1.010      ;
; 0.354 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:21:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.035      ;
; 0.358 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:19:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.039      ;
; 0.373 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:22:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.054      ;
; 0.402 ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[9]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[9]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[15]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[15]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[18]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[18]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:11:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:24:dffgI|s_Q ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:24:dffgI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; ID_EX:reg_ID_EX|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q          ; EX_MEM:reg_EX_MEM|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[0]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:30:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:30:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:11:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:15:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:4:dffgI|s_Q    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[4]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:26:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:26:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:21:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:4:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:4:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:7:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:7:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:6:dffgI|s_Q  ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:2:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:12:dffgI|s_Q   ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[1]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:10:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:10:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:18:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:18:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:3:dffgI|s_Q    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.433 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:21:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.699      ;
; 0.443 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[29]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:29:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[17]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:17:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[14]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:14:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[22]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[13]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:13:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.711      ;
; 0.447 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[22]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.713      ;
; 0.449 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[16]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:16:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:23:dffgI|s_Q        ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:23:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:7:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:7:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:6:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:22:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[13]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:13:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[23]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:23:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.719      ;
; 0.456 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.723      ;
; 0.457 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.723      ;
; 0.458 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[19]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:19:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.727      ;
; 0.462 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:27:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.728      ;
; 0.464 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[10]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:10:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.731      ;
; 0.465 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.731      ;
; 0.468 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[11]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.735      ;
; 0.469 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:4:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.735      ;
; 0.469 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:3:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.735      ;
; 0.486 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.753      ;
; 0.488 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.755      ;
; 0.489 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:MemWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.756      ;
; 0.489 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.756      ;
; 0.553 ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:9:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:9:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:12:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:6:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.821      ;
; 0.566 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[28]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:28:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.832      ;
; 0.567 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:11:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.834      ;
; 0.569 ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.836      ;
; 0.570 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[26]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:26:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.837      ;
; 0.570 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:2:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.836      ;
; 0.571 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:8:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:8:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.838      ;
; 0.571 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:9:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:9:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.838      ;
; 0.572 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[25]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:25:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.839      ;
; 0.572 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:12:dffgI|s_Q        ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.839      ;
; 0.572 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:6:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.839      ;
; 0.573 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:18:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:18:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.839      ;
; 0.573 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:17:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:17:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.839      ;
; 0.574 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:25:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:31:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.840      ;
; 0.577 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[28]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:28:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:24:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.844      ;
; 0.580 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:13:dffgI|s_Q        ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:13:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.847      ;
; 0.582 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.848      ;
; 0.583 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:24:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.850      ;
; 0.583 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.849      ;
; 0.585 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[15]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.852      ;
; 0.585 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:4:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.851      ;
; 0.585 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:3:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.851      ;
; 0.588 ; ID_EX:reg_ID_EX|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q           ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.855      ;
; 0.590 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:0:dffgI|s_Q    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[0]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.856      ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 46.9 MHz ; 46.9 MHz        ; iCLK       ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -1.324 ; -6.331            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.330 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.644 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.324 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 20.929     ;
; -1.192 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.402     ; 20.789     ;
; -1.153 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.392     ; 20.760     ;
; -1.116 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.017      ; 21.132     ;
; -0.984 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 20.992     ;
; -0.945 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.019      ; 20.963     ;
; -0.794 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.017      ; 20.810     ;
; -0.793 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.017      ; 20.809     ;
; -0.785 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 20.390     ;
; -0.691 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 20.292     ;
; -0.662 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 20.670     ;
; -0.661 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 20.669     ;
; -0.653 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.402     ; 20.250     ;
; -0.623 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.019      ; 20.641     ;
; -0.622 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.019      ; 20.640     ;
; -0.614 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.392     ; 20.221     ;
; -0.614 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 20.214     ;
; -0.483 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.013      ; 20.495     ;
; -0.482 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 20.074     ;
; -0.453 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 20.058     ;
; -0.452 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.019      ; 20.470     ;
; -0.443 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 20.045     ;
; -0.321 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.402     ; 19.918     ;
; -0.320 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.011      ; 20.330     ;
; -0.282 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.392     ; 19.889     ;
; -0.281 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.021      ; 20.301     ;
; -0.161 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.013      ; 20.173     ;
; -0.160 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.013      ; 20.172     ;
; -0.152 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 19.753     ;
; -0.072 ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 19.569     ;
; 0.019  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 19.577     ;
; 0.127  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.009      ; 19.881     ;
; 0.136  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 19.772     ;
; 0.180  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 19.421     ;
; 0.181  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.015      ; 19.833     ;
; 0.259  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.001      ; 19.741     ;
; 0.259  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 19.655     ;
; 0.273  ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 19.641     ;
; 0.298  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.011      ; 19.712     ;
; 0.318  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 19.281     ;
; 0.356  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 19.566     ;
; 0.387  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.407     ; 19.205     ;
; 0.450  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 19.141     ;
; 0.458  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 19.450     ;
; 0.459  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 19.449     ;
; 0.467  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 19.030     ;
; 0.467  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.858     ;
; 0.481  ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.844     ;
; 0.489  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 19.112     ;
; 0.519  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.415     ; 19.065     ;
; 0.558  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 19.036     ;
; 0.564  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 19.769     ;
; 0.565  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 19.349     ;
; 0.580  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 18.917     ;
; 0.613  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                    ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.498     ; 18.888     ;
; 0.620  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:2:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 18.877     ;
; 0.638  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.507     ; 18.854     ;
; 0.648  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 19.266     ;
; 0.739  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:26:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.406     ; 18.854     ;
; 0.760  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.005      ; 19.244     ;
; 0.773  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.552     ;
; 0.788  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 19.120     ;
; 0.789  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.536     ;
; 0.790  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.535     ;
; 0.798  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 19.116     ;
; 0.799  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 18.698     ;
; 0.800  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 19.110     ;
; 0.803  ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.522     ;
; 0.804  ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.521     ;
; 0.812  ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 19.102     ;
; 0.821  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                    ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 19.091     ;
; 0.828  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:2:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 19.080     ;
; 0.856  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.469     ;
; 0.871  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:26:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 18.714     ;
; 0.883  ; ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                     ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 19.039     ;
; 0.886  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 19.447     ;
; 0.887  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 19.446     ;
; 0.895  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 19.027     ;
; 0.910  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:26:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.404     ; 18.685     ;
; 0.951  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.404     ; 18.644     ;
; 0.969  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 18.940     ;
; 0.977  ; ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                     ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 18.945     ;
; 0.983  ; MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 18.926     ;
; 1.020  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.411     ; 18.568     ;
; 1.057  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:27:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.008      ; 18.950     ;
; 1.066  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.851     ;
; 1.071  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:26:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.406     ; 18.522     ;
; 1.091  ; ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                     ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 19.242     ;
; 1.095  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.230     ;
; 1.096  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 19.229     ;
; 1.104  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 18.810     ;
; 1.106  ; ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:24:dffgI|s_Q                     ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 18.816     ;
; 1.110  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 18.798     ;
; 1.111  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 18.797     ;
; 1.119  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 18.378     ;
; 1.130  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 18.784     ;
; 1.131  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg  ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:28:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.003      ; 18.871     ;
; 1.131  ; MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.328      ; 19.196     ;
; 1.134  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:4:dffgI|s_Q               ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 18.788     ;
; 1.143  ; EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                    ; EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 18.769     ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 0.942      ;
; 0.330 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 0.942      ;
; 0.331 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:24:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 0.943      ;
; 0.335 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:28:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 0.952      ;
; 0.353 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[9]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[9]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[15]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[15]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[18]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[18]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.359 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:21:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 0.971      ;
; 0.365 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:19:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 0.978      ;
; 0.379 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:22:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 0.991      ;
; 0.392 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:21:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.634      ;
; 0.395 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:11:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; ID_EX:reg_ID_EX|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q          ; EX_MEM:reg_EX_MEM|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[0]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:30:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:30:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:11:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:24:dffgI|s_Q ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:24:dffgI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:7:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:7:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:4:dffgI|s_Q    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[4]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:26:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:26:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:18:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:18:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:21:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:4:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:4:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:15:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:6:dffgI|s_Q  ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:3:dffgI|s_Q    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[1]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:10:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:10:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:2:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:12:dffgI|s_Q   ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.402 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[22]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.645      ;
; 0.405 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[22]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[13]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:13:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.649      ;
; 0.407 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:23:dffgI|s_Q        ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:23:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:7:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:7:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.650      ;
; 0.407 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:6:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[29]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:29:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.650      ;
; 0.408 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:22:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.650      ;
; 0.409 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[14]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:14:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[17]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:17:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.653      ;
; 0.413 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.656      ;
; 0.413 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.656      ;
; 0.414 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.657      ;
; 0.417 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[23]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:23:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[16]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:16:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[19]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:19:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.419 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[13]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:13:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[10]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:10:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.663      ;
; 0.423 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:3:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.667      ;
; 0.424 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:4:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.667      ;
; 0.426 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:27:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.668      ;
; 0.428 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.671      ;
; 0.431 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[11]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.675      ;
; 0.443 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.686      ;
; 0.444 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.687      ;
; 0.445 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:MemWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.688      ;
; 0.446 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.689      ;
; 0.507 ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:9:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:9:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.750      ;
; 0.509 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:12:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:6:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.752      ;
; 0.513 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[28]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:28:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.755      ;
; 0.515 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:11:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.758      ;
; 0.515 ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.758      ;
; 0.517 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:2:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.760      ;
; 0.518 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:9:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:9:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.761      ;
; 0.519 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:25:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.762      ;
; 0.519 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:12:dffgI|s_Q        ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.762      ;
; 0.519 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:8:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:8:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.762      ;
; 0.519 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:6:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.762      ;
; 0.520 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:18:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:18:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.762      ;
; 0.520 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:17:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:17:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.762      ;
; 0.521 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:31:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.763      ;
; 0.523 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[26]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:26:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.766      ;
; 0.523 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:24:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.766      ;
; 0.527 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:13:dffgI|s_Q        ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:13:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[25]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:25:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.771      ;
; 0.528 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[28]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:28:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:3:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:4:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.772      ;
; 0.535 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:24:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.778      ;
; 0.535 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[18]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:19:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.778      ;
; 0.536 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[15]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.779      ;
; 0.544 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.786      ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 5.741 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.120 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.368 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.741 ; RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I|r_Q[25]              ; ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q           ; iCLK         ; iCLK        ; 10.000       ; -0.437     ; 3.809      ;
; 5.765 ; RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I|r_Q[25]              ; ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q           ; iCLK         ; iCLK        ; 10.000       ; -0.437     ; 3.785      ;
; 5.772 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:29:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.322      ;
; 5.773 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.321      ;
; 5.792 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:11:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.105      ; 4.300      ;
; 5.793 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I|r_Q[11]  ; iCLK         ; iCLK        ; 10.000       ; 0.105      ; 4.299      ;
; 5.794 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:17:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.109      ; 4.302      ;
; 5.795 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.109      ; 4.301      ;
; 5.802 ; RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I|r_Q[17]               ; ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:17:dffgI|s_Q           ; iCLK         ; iCLK        ; 10.000       ; -0.388     ; 3.797      ;
; 5.804 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.296      ;
; 5.805 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.295      ;
; 5.807 ; RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I|r_Q[6]                ; ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:6:dffgI|s_Q            ; iCLK         ; iCLK        ; 10.000       ; -0.217     ; 3.963      ;
; 5.808 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:8:normal_reg:dffg_32I|r_Q[30]  ; iCLK         ; iCLK        ; 10.000       ; 0.104      ; 4.283      ;
; 5.809 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I|r_Q[30]  ; iCLK         ; iCLK        ; 10.000       ; 0.104      ; 4.282      ;
; 5.809 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.111      ; 4.289      ;
; 5.810 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.111      ; 4.288      ;
; 5.814 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:7:normal_reg:dffg_32I|r_Q[30]  ; iCLK         ; iCLK        ; 10.000       ; 0.125      ; 4.298      ;
; 5.814 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:4:normal_reg:dffg_32I|r_Q[30]  ; iCLK         ; iCLK        ; 10.000       ; 0.125      ; 4.298      ;
; 5.822 ; RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I|r_Q[25]              ; ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q           ; iCLK         ; iCLK        ; 10.000       ; -0.438     ; 3.727      ;
; 5.825 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I|r_Q[30]  ; iCLK         ; iCLK        ; 10.000       ; 0.123      ; 4.285      ;
; 5.826 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I|r_Q[30]  ; iCLK         ; iCLK        ; 10.000       ; 0.123      ; 4.284      ;
; 5.831 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.106      ; 4.262      ;
; 5.831 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.106      ; 4.262      ;
; 5.841 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.261      ;
; 5.841 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.261      ;
; 5.846 ; RV32_regFile:Register_File|dffg_N:\gen_regs:17:normal_reg:dffg_32I|r_Q[25]              ; ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q           ; iCLK         ; iCLK        ; 10.000       ; -0.438     ; 3.703      ;
; 5.850 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:23:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.140      ; 4.277      ;
; 5.851 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:19:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.140      ; 4.276      ;
; 5.852 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.248      ;
; 5.854 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.246      ;
; 5.860 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:19:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.140      ; 4.267      ;
; 5.861 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:23:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.140      ; 4.266      ;
; 5.862 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:4:normal_reg:dffg_32I|r_Q[24]  ; iCLK         ; iCLK        ; 10.000       ; 0.125      ; 4.250      ;
; 5.864 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:7:normal_reg:dffg_32I|r_Q[24]  ; iCLK         ; iCLK        ; 10.000       ; 0.125      ; 4.248      ;
; 5.879 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:11:normal_reg:dffg_32I|r_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.215      ;
; 5.880 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:8:normal_reg:dffg_32I|r_Q[21]  ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.214      ;
; 5.882 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:10:normal_reg:dffg_32I|r_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.105      ; 4.210      ;
; 5.882 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I|r_Q[21]  ; iCLK         ; iCLK        ; 10.000       ; 0.105      ; 4.210      ;
; 5.883 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:4:normal_reg:dffg_32I|r_Q[16]  ; iCLK         ; iCLK        ; 10.000       ; 0.135      ; 4.239      ;
; 5.886 ; RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I|r_Q[17]               ; ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:17:dffgI|s_Q           ; iCLK         ; iCLK        ; 10.000       ; -0.404     ; 3.697      ;
; 5.886 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.216      ;
; 5.886 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.216      ;
; 5.889 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I|r_Q[16]  ; iCLK         ; iCLK        ; 10.000       ; 0.135      ; 4.233      ;
; 5.895 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:8:normal_reg:dffg_32I|r_Q[11]  ; iCLK         ; iCLK        ; 10.000       ; 0.108      ; 4.200      ;
; 5.895 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:10:normal_reg:dffg_32I|r_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.108      ; 4.200      ;
; 5.897 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:3:normal_reg:dffg_32I|r_Q[11]  ; iCLK         ; iCLK        ; 10.000       ; 0.110      ; 4.200      ;
; 5.898 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:1:normal_reg:dffg_32I|r_Q[12]  ; iCLK         ; iCLK        ; 10.000       ; 0.137      ; 4.226      ;
; 5.898 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:4:normal_reg:dffg_32I|r_Q[26]  ; iCLK         ; iCLK        ; 10.000       ; 0.142      ; 4.231      ;
; 5.898 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:7:normal_reg:dffg_32I|r_Q[26]  ; iCLK         ; iCLK        ; 10.000       ; 0.142      ; 4.231      ;
; 5.900 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I|r_Q[26]  ; iCLK         ; iCLK        ; 10.000       ; 0.141      ; 4.228      ;
; 5.901 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I|r_Q[26]  ; iCLK         ; iCLK        ; 10.000       ; 0.141      ; 4.227      ;
; 5.901 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I|r_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.193      ;
; 5.904 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:29:normal_reg:dffg_32I|r_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.190      ;
; 5.905 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:13:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.195      ;
; 5.906 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I|r_Q[12]  ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.194      ;
; 5.909 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:11:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.101      ; 4.179      ;
; 5.910 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I|r_Q[1]   ; iCLK         ; iCLK        ; 10.000       ; 0.101      ; 4.178      ;
; 5.929 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:23:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.128      ; 4.186      ;
; 5.930 ; RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I|r_Q[25]              ; ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q           ; iCLK         ; iCLK        ; 10.000       ; -0.444     ; 3.613      ;
; 5.932 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:19:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.128      ; 4.183      ;
; 5.932 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I|r_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.170      ;
; 5.933 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I|r_Q[8]  ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.169      ;
; 5.934 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I|r_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.109      ; 4.162      ;
; 5.934 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:17:normal_reg:dffg_32I|r_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.109      ; 4.162      ;
; 5.937 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.112      ; 4.162      ;
; 5.937 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.112      ; 4.162      ;
; 5.943 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:29:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.151      ;
; 5.943 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.151      ;
; 5.945 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I|r_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.111      ; 4.153      ;
; 5.945 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I|r_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.111      ; 4.153      ;
; 5.947 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I|r_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.147      ;
; 5.948 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:29:normal_reg:dffg_32I|r_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.107      ; 4.146      ;
; 5.949 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I|r_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.151      ;
; 5.951 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:27:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.126      ; 4.162      ;
; 5.951 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:15:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.149      ;
; 5.951 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I|r_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.149      ;
; 5.953 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:31:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.126      ; 4.160      ;
; 5.956 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I|r_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; 0.111      ; 4.142      ;
; 5.958 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I|r_Q[7]  ; iCLK         ; iCLK        ; 10.000       ; 0.111      ; 4.140      ;
; 5.960 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:17:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.109      ; 4.136      ;
; 5.964 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:11:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.110      ; 4.133      ;
; 5.964 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.109      ; 4.132      ;
; 5.965 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I|r_Q[1]   ; iCLK         ; iCLK        ; 10.000       ; 0.110      ; 4.132      ;
; 5.971 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:10:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.131      ;
; 5.971 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:8:normal_reg:dffg_32I|r_Q[1]   ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.131      ;
; 5.971 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I|r_Q[24]  ; iCLK         ; iCLK        ; 10.000       ; 0.123      ; 4.139      ;
; 5.974 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:13:normal_reg:dffg_32I|r_Q[26] ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.128      ;
; 5.974 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I|r_Q[24]  ; iCLK         ; iCLK        ; 10.000       ; 0.123      ; 4.136      ;
; 5.980 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I|r_Q[18]  ; iCLK         ; iCLK        ; 10.000       ; 0.127      ; 4.134      ;
; 5.981 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I|r_Q[18]  ; iCLK         ; iCLK        ; 10.000       ; 0.127      ; 4.133      ;
; 5.984 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:23:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.137      ; 4.140      ;
; 5.987 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:19:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.137      ; 4.137      ;
; 5.987 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:31:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.139      ; 4.139      ;
; 5.987 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:27:normal_reg:dffg_32I|r_Q[12] ; iCLK         ; iCLK        ; 10.000       ; 0.139      ; 4.139      ;
; 5.987 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I|r_Q[28]  ; iCLK         ; iCLK        ; 10.000       ; 0.113      ; 4.113      ;
; 5.990 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:26:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.112      ;
; 5.991 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; RV32_regFile:Register_File|dffg_N:\gen_regs:30:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.115      ; 4.111      ;
; 5.992 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.121      ; 4.116      ;
; 5.992 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I|r_Q[1]  ; iCLK         ; iCLK        ; 10.000       ; 0.121      ; 4.116      ;
; 5.994 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_we_reg  ; RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I|r_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.109      ; 4.102      ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.120 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.465      ;
; 0.121 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:24:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.466      ;
; 0.121 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.466      ;
; 0.122 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:28:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.471      ;
; 0.135 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:21:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.480      ;
; 0.138 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:19:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.483      ;
; 0.147 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:22:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.492      ;
; 0.181 ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[9]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[9]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[15]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[15]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[18]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[18]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; ID_EX:reg_ID_EX|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q          ; EX_MEM:reg_EX_MEM|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:4:dffgI|s_Q    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[4]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                     ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[2]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:11:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:30:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:30:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:24:dffgI|s_Q ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:24:dffgI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[0]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:11:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:7:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:7:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:15:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:15:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:3:dffgI|s_Q    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:26:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:26:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:10:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:10:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:18:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:18:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:21:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:6:dffgI|s_Q  ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:2:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[1]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q         ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:4:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:4:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:12:dffgI|s_Q   ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.195 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:21:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[29]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:29:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[14]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:14:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[17]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:17:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.323      ;
; 0.201 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[23]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:23:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[16]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:16:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.326      ;
; 0.204 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[13]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:13:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:23:dffgI|s_Q        ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:23:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:6:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[22]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[13]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:13:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:22:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:7:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:7:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[12]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[22]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[27]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:27:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.333      ;
; 0.208 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[6]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.334      ;
; 0.209 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.334      ;
; 0.210 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[11]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.336      ;
; 0.211 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[21]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:21:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.336      ;
; 0.211 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[19]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:19:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.336      ;
; 0.212 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[10]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:10:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.338      ;
; 0.215 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:3:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.341      ;
; 0.216 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[3]                                     ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:4:dffgI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.342      ;
; 0.225 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.351      ;
; 0.227 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.353      ;
; 0.228 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:MemWrite_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.354      ;
; 0.229 ; EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.355      ;
; 0.249 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:12:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:9:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:9:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:12:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:6:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.375      ;
; 0.253 ; EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:27:dffgI|s_Q       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a7~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.602      ;
; 0.255 ; ID_EX:reg_ID_EX|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q           ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:16:dffgI|s_Q   ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[16]                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:22:dffgI|s_Q ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:22:dffgI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.380      ;
; 0.258 ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:0:dffgI|s_Q    ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[0]                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.381      ;
; 0.259 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[26]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:26:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[25]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:25:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:17:dffgI|s_Q   ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:17:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[28]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:28:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[28]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:28:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:0:dffgI|s_Q  ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:0:dffgI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:11:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:11:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:8:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:8:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:9:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:9:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:2:dffgI|s_Q         ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:2:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:6:dffgI|s_Q       ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:6:dffgI|s_Q                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:18:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:18:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:14:dffgI|s_Q ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:14:dffgI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:12:dffgI|s_Q        ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:12:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:1:dffgI|s_Q          ; MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:1:dffgI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[24]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:25:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:3:dffgI|s_Q  ; ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:3:dffgI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:17:dffgI|s_Q      ; EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:17:dffgI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; PC:PC_reg|dffg_N_reset:pc_reg|o_Q[30]                                    ; IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:31:dffgI|s_Q                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.390      ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.100  ; 0.120 ; N/A      ; N/A     ; 9.368               ;
;  iCLK            ; -3.100  ; 0.120 ; N/A      ; N/A     ; 9.368               ;
; Design-wide TNS  ; -26.315 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -26.315 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1888945  ; 2114     ; 41602    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1888945  ; 2114     ; 41602    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 0      ; 0      ;
; Unconstrained Input Ports       ; 44     ; 44     ;
; Unconstrained Input Port Paths  ; 395075 ; 395075 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 6477   ; 6477   ;
+---------------------------------+--------+--------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov 30 10:15:13 2025
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.100             -26.315 iCLK 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.320               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.625               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.100
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -3.100 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg
    Info (332115): To Node      : EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.422      3.422  R        clock network delay
    Info (332115):      3.685      0.263     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg
    Info (332115):      6.534      2.849 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a5|portadataout[2]
    Info (332115):      7.602      1.068 RR    IC  DMem|ram~66|datad
    Info (332115):      7.757      0.155 RR  CELL  DMem|ram~66|combout
    Info (332115):      8.452      0.695 RR    IC  MemtoReg_Mux|\G_NBit_MUX:0:MUXI|or_gate1|o_F~2|datad
    Info (332115):      8.607      0.155 RR  CELL  MemtoReg_Mux|\G_NBit_MUX:0:MUXI|or_gate1|o_F~2|combout
    Info (332115):      8.835      0.228 RR    IC  MemtoReg_Mux|\G_NBit_MUX:0:MUXI|or_gate1|o_F~3|datad
    Info (332115):      8.990      0.155 RR  CELL  MemtoReg_Mux|\G_NBit_MUX:0:MUXI|or_gate1|o_F~3|combout
    Info (332115):      9.702      0.712 RR    IC  AuiPC_Mux|Mux31~0|datad
    Info (332115):      9.857      0.155 RR  CELL  AuiPC_Mux|Mux31~0|combout
    Info (332115):     10.061      0.204 RR    IC  AuiPC_Mux|Mux31~1|datad
    Info (332115):     10.216      0.155 RR  CELL  AuiPC_Mux|Mux31~1|combout
    Info (332115):     10.630      0.414 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:0:full_adderI|and_gate1|o_F|datac
    Info (332115):     10.917      0.287 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:0:full_adderI|and_gate1|o_F|combout
    Info (332115):     11.144      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:1:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     11.431      0.287 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:1:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     11.660      0.229 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:2:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     11.815      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:2:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     12.042      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:3:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     12.197      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:3:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     12.424      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:4:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     12.579      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:4:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     12.807      0.228 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:5:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     12.962      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:5:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     13.189      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:6:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     13.344      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:6:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     13.571      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:7:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     13.726      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:7:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     13.955      0.229 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:8:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     14.110      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:8:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     14.336      0.226 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:9:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     14.491      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:9:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     14.718      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:10:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     15.005      0.287 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:10:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     15.229      0.224 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:11:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     15.516      0.287 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:11:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     15.741      0.225 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:12:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     16.028      0.287 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:12:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     16.257      0.229 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:13:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     16.412      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:13:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     16.819      0.407 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:14:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     16.974      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:14:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     17.201      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:15:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     17.356      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:15:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     17.583      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:16:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     17.738      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:16:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     17.964      0.226 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:17:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     18.119      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:17:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     18.345      0.226 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:18:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     18.500      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:18:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     18.714      0.214 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:19:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     18.869      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:19:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     19.276      0.407 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:20:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     19.431      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:20:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     19.658      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:21:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     19.813      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:21:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     20.040      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:22:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     20.195      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:22:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     20.422      0.227 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:23:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     20.577      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:23:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     20.806      0.229 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:24:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     20.961      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:24:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     21.191      0.230 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:25:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     21.346      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:25:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     21.555      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:26:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     21.710      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:26:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     21.939      0.229 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:27:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     22.094      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:27:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     22.318      0.224 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:28:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     22.605      0.287 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:28:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     22.856      0.251 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:29:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     23.011      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:29:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     23.247      0.236 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:30:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     23.402      0.155 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:30:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     23.628      0.226 RR    IC  ALU|big_mux|Mux0~0|datac
    Info (332115):     23.898      0.270 RF  CELL  ALU|big_mux|Mux0~0|combout
    Info (332115):     24.130      0.232 FF    IC  ALU|big_mux|Mux0~1|datac
    Info (332115):     24.411      0.281 FF  CELL  ALU|big_mux|Mux0~1|combout
    Info (332115):     24.638      0.227 FF    IC  ALU|big_mux|Mux0~2|datad
    Info (332115):     24.788      0.150 FR  CELL  ALU|big_mux|Mux0~2|combout
    Info (332115):     25.477      0.689 RR    IC  AndLink_Mux|\G_NBit_MUX:31:MUXI|or_gate1|o_F~0|datad
    Info (332115):     25.632      0.155 RR  CELL  AndLink_Mux|\G_NBit_MUX:31:MUXI|or_gate1|o_F~0|combout
    Info (332115):     25.837      0.205 RR    IC  AndLink_Mux|\G_NBit_MUX:31:MUXI|or_gate1|o_F~1|datad
    Info (332115):     25.992      0.155 RR  CELL  AndLink_Mux|\G_NBit_MUX:31:MUXI|or_gate1|o_F~1|combout
    Info (332115):     25.992      0.000 RR    IC  reg_EX_MEM|mux_reg|\G_NBit_reg:31:dffgI|s_Q|d
    Info (332115):     26.079      0.087 RR  CELL  EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.949      2.949  R        clock network delay
    Info (332115):     22.981      0.032           clock pessimism removed
    Info (332115):     22.961     -0.020           clock uncertainty
    Info (332115):     22.979      0.018     uTsu  EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    26.079
    Info (332115): Data Required Time :    22.979
    Info (332115): Slack              :    -3.100 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.320
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.320 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.946      2.946  R        clock network delay
    Info (332115):      3.178      0.232     uTco  EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q
    Info (332115):      3.178      0.000 RR  CELL  reg_EX_MEM|data2_reg|\G_NBit_reg:16:dffgI|s_Q|q
    Info (332115):      3.875      0.697 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a16|portadatain[0]
    Info (332115):      3.947      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.437      3.437  R        clock network delay
    Info (332115):      3.405     -0.032           clock pessimism removed
    Info (332115):      3.405      0.000           clock uncertainty
    Info (332115):      3.627      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.947
    Info (332115): Data Required Time :     3.627
    Info (332115): Slack              :     0.320 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.324              -6.331 iCLK 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.330               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.644               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.324
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -1.324 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg
    Info (332115): To Node      : EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.100      3.100  R        clock network delay
    Info (332115):      3.336      0.236     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg
    Info (332115):      5.921      2.585 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a5|portadataout[2]
    Info (332115):      6.915      0.994 RR    IC  DMem|ram~66|datad
    Info (332115):      7.059      0.144 RR  CELL  DMem|ram~66|combout
    Info (332115):      7.719      0.660 RR    IC  MemtoReg_Mux|\G_NBit_MUX:0:MUXI|or_gate1|o_F~2|datad
    Info (332115):      7.863      0.144 RR  CELL  MemtoReg_Mux|\G_NBit_MUX:0:MUXI|or_gate1|o_F~2|combout
    Info (332115):      8.073      0.210 RR    IC  MemtoReg_Mux|\G_NBit_MUX:0:MUXI|or_gate1|o_F~3|datad
    Info (332115):      8.217      0.144 RR  CELL  MemtoReg_Mux|\G_NBit_MUX:0:MUXI|or_gate1|o_F~3|combout
    Info (332115):      8.888      0.671 RR    IC  AuiPC_Mux|Mux31~0|datad
    Info (332115):      9.032      0.144 RR  CELL  AuiPC_Mux|Mux31~0|combout
    Info (332115):      9.220      0.188 RR    IC  AuiPC_Mux|Mux31~1|datad
    Info (332115):      9.364      0.144 RR  CELL  AuiPC_Mux|Mux31~1|combout
    Info (332115):      9.753      0.389 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:0:full_adderI|and_gate1|o_F|datac
    Info (332115):     10.018      0.265 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:0:full_adderI|and_gate1|o_F|combout
    Info (332115):     10.227      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:1:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     10.492      0.265 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:1:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     10.703      0.211 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:2:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     10.847      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:2:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     11.056      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:3:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     11.200      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:3:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     11.409      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:4:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     11.553      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:4:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     11.763      0.210 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:5:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     11.907      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:5:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     12.116      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:6:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     12.260      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:6:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     12.469      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:7:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     12.613      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:7:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     12.824      0.211 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:8:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     12.968      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:8:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     13.176      0.208 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:9:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     13.320      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:9:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     13.529      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:10:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     13.794      0.265 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:10:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     14.000      0.206 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:11:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     14.265      0.265 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:11:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     14.472      0.207 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:12:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     14.737      0.265 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:12:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     14.948      0.211 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:13:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     15.092      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:13:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     15.477      0.385 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:14:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     15.621      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:14:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     15.830      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:15:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     15.974      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:15:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     16.183      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:16:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     16.327      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:16:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     16.535      0.208 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:17:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     16.679      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:17:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     16.887      0.208 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:18:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     17.031      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:18:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     17.228      0.197 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:19:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     17.372      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:19:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     17.756      0.384 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:20:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     17.900      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:20:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     18.109      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:21:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     18.253      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:21:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     18.463      0.210 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:22:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     18.607      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:22:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     18.816      0.209 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:23:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     18.960      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:23:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     19.171      0.211 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:24:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     19.315      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:24:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     19.527      0.212 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:25:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     19.671      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:25:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     19.863      0.192 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:26:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     20.007      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:26:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     20.218      0.211 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:27:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     20.362      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:27:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     20.568      0.206 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:28:full_adderI|or_gate1|o_F~0|datac
    Info (332115):     20.833      0.265 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:28:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     21.062      0.229 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:29:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     21.206      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:29:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     21.423      0.217 RR    IC  ALU|adder|ADDER|\G_NBit_Carry_Adder:30:full_adderI|or_gate1|o_F~0|datad
    Info (332115):     21.567      0.144 RR  CELL  ALU|adder|ADDER|\G_NBit_Carry_Adder:30:full_adderI|or_gate1|o_F~0|combout
    Info (332115):     21.775      0.208 RR    IC  ALU|big_mux|Mux0~0|datac
    Info (332115):     22.020      0.245 RF  CELL  ALU|big_mux|Mux0~0|combout
    Info (332115):     22.232      0.212 FF    IC  ALU|big_mux|Mux0~1|datac
    Info (332115):     22.484      0.252 FF  CELL  ALU|big_mux|Mux0~1|combout
    Info (332115):     22.690      0.206 FF    IC  ALU|big_mux|Mux0~2|datad
    Info (332115):     22.824      0.134 FR  CELL  ALU|big_mux|Mux0~2|combout
    Info (332115):     23.472      0.648 RR    IC  AndLink_Mux|\G_NBit_MUX:31:MUXI|or_gate1|o_F~0|datad
    Info (332115):     23.616      0.144 RR  CELL  AndLink_Mux|\G_NBit_MUX:31:MUXI|or_gate1|o_F~0|combout
    Info (332115):     23.805      0.189 RR    IC  AndLink_Mux|\G_NBit_MUX:31:MUXI|or_gate1|o_F~1|datad
    Info (332115):     23.949      0.144 RR  CELL  AndLink_Mux|\G_NBit_MUX:31:MUXI|or_gate1|o_F~1|combout
    Info (332115):     23.949      0.000 RR    IC  reg_EX_MEM|mux_reg|\G_NBit_reg:31:dffgI|s_Q|d
    Info (332115):     24.029      0.080 RR  CELL  EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.678      2.678  R        clock network delay
    Info (332115):     22.706      0.028           clock pessimism removed
    Info (332115):     22.686     -0.020           clock uncertainty
    Info (332115):     22.705      0.019     uTsu  EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.029
    Info (332115): Data Required Time :    22.705
    Info (332115): Slack              :    -1.324 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.330
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.330 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.674      2.674  R        clock network delay
    Info (332115):      2.887      0.213     uTco  EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q
    Info (332115):      2.887      0.000 FF  CELL  reg_EX_MEM|data2_reg|\G_NBit_reg:16:dffgI|s_Q|q
    Info (332115):      3.537      0.650 FF    IC  DMem|ram_rtl_0|auto_generated|ram_block1a16|portadatain[0]
    Info (332115):      3.616      0.079 FF  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.113      3.113  R        clock network delay
    Info (332115):      3.085     -0.028           clock pessimism removed
    Info (332115):      3.085      0.000           clock uncertainty
    Info (332115):      3.286      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.616
    Info (332115): Data Required Time :     3.286
    Info (332115): Slack              :     0.330 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 5.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.741               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.368               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.741
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.741 
    Info (332115): ===================================================================
    Info (332115): From Node    : RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I|r_Q[25]
    Info (332115): To Node      : ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.003      2.003  F        clock network delay
    Info (332115):     12.108      0.105     uTco  RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I|r_Q[25]
    Info (332115):     12.108      0.000 FF  CELL  Register_File|\gen_regs:16:normal_reg:dffg_32I|r_Q[25]|q
    Info (332115):     12.264      0.156 FF    IC  reg_ID_EX|data2_in[25]~181|datad
    Info (332115):     12.327      0.063 FF  CELL  reg_ID_EX|data2_in[25]~181|combout
    Info (332115):     12.670      0.343 FF    IC  reg_ID_EX|data2_in[25]~182|dataa
    Info (332115):     12.863      0.193 FF  CELL  reg_ID_EX|data2_in[25]~182|combout
    Info (332115):     13.188      0.325 FF    IC  reg_ID_EX|data2_in[25]~183|datab
    Info (332115):     13.380      0.192 FF  CELL  reg_ID_EX|data2_in[25]~183|combout
    Info (332115):     13.965      0.585 FF    IC  reg_ID_EX|data2_in[25]~186|datad
    Info (332115):     14.028      0.063 FF  CELL  reg_ID_EX|data2_in[25]~186|combout
    Info (332115):     14.673      0.645 FF    IC  reg_ID_EX|data2_in[25]~191|datad
    Info (332115):     14.736      0.063 FF  CELL  reg_ID_EX|data2_in[25]~191|combout
    Info (332115):     15.092      0.356 FF    IC  reg_ID_EX|data2_in[25]~194|datad
    Info (332115):     15.155      0.063 FF  CELL  reg_ID_EX|data2_in[25]~194|combout
    Info (332115):     15.699      0.544 FF    IC  reg_ID_EX|data2_in[25]~195|datad
    Info (332115):     15.762      0.063 FF  CELL  reg_ID_EX|data2_in[25]~195|combout
    Info (332115):     15.762      0.000 FF    IC  reg_ID_EX|data2_reg|\G_NBit_reg:25:dffgI|s_Q|d
    Info (332115):     15.812      0.050 FF  CELL  ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.547      1.547  R        clock network delay
    Info (332115):     21.566      0.019           clock pessimism removed
    Info (332115):     21.546     -0.020           clock uncertainty
    Info (332115):     21.553      0.007     uTsu  ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.812
    Info (332115): Data Required Time :    21.553
    Info (332115): Slack              :     5.741 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.120 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.560      1.560  R        clock network delay
    Info (332115):      1.665      0.105     uTco  EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI|s_Q
    Info (332115):      1.665      0.000 RR  CELL  reg_EX_MEM|data2_reg|\G_NBit_reg:16:dffgI|s_Q|q
    Info (332115):      1.989      0.324 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a16|portadatain[0]
    Info (332115):      2.025      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.821      1.821  R        clock network delay
    Info (332115):      1.801     -0.020           clock pessimism removed
    Info (332115):      1.801      0.000           clock uncertainty
    Info (332115):      1.905      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.025
    Info (332115): Data Required Time :     1.905
    Info (332115): Slack              :     0.120 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1298 megabytes
    Info: Processing ended: Sun Nov 30 10:15:33 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:21


