// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module JetTagger_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_3_val,
        data_4_val,
        data_6_val,
        data_9_val,
        data_11_val,
        data_15_val,
        data_18_val,
        data_19_val,
        data_22_val,
        data_25_val,
        data_28_val,
        data_31_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [8:0] data_0_val;
input  [8:0] data_3_val;
input  [8:0] data_4_val;
input  [8:0] data_6_val;
input  [8:0] data_9_val;
input  [8:0] data_11_val;
input  [8:0] data_15_val;
input  [8:0] data_18_val;
input  [8:0] data_19_val;
input  [8:0] data_22_val;
input  [8:0] data_25_val;
input  [8:0] data_28_val;
input  [8:0] data_31_val;
output  [13:0] ap_return;
input   ap_ce;

reg[13:0] ap_return;

reg   [8:0] data_18_val_read_reg_2197;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] data_18_val_read_reg_2197_pp0_iter1_reg;
reg   [8:0] tmp_reg_2203;
reg   [9:0] trunc_ln42_s_reg_2208;
reg   [8:0] tmp_382_reg_2213;
reg   [9:0] trunc_ln42_1_reg_2218;
reg   [8:0] trunc_ln42_2_reg_2223;
reg   [8:0] tmp_383_reg_2228;
reg   [8:0] tmp_384_reg_2233;
reg   [7:0] tmp_386_reg_2238;
reg   [7:0] tmp_386_reg_2238_pp0_iter1_reg;
reg   [8:0] tmp_387_reg_2248;
reg   [7:0] tmp_388_reg_2253;
reg   [7:0] tmp_389_reg_2258;
reg   [10:0] lshr_ln42_22_cast_reg_2263;
wire   [11:0] add_ln58_80_fu_2045_p2;
reg   [11:0] add_ln58_80_reg_2268;
wire   [11:0] add_ln58_83_fu_2071_p2;
reg   [11:0] add_ln58_83_reg_2273;
wire   [10:0] add_ln58_89_fu_2097_p2;
reg   [10:0] add_ln58_89_reg_2278;
reg   [10:0] add_ln58_89_reg_2278_pp0_iter2_reg;
reg   [10:0] add_ln58_89_reg_2278_pp0_iter3_reg;
reg   [9:0] tmp_385_reg_2283;
wire   [12:0] add_ln58_84_fu_2150_p2;
reg   [12:0] add_ln58_84_reg_2288;
reg   [12:0] add_ln58_84_reg_2288_pp0_iter3_reg;
reg   [12:0] add_ln58_84_reg_2288_pp0_iter4_reg;
wire   [10:0] add_ln58_85_fu_2156_p2;
reg   [10:0] add_ln58_85_reg_2293;
wire   [11:0] add_ln58_86_fu_2167_p2;
reg   [11:0] add_ln58_86_reg_2298;
wire   [12:0] add_ln58_90_fu_2179_p2;
reg   [12:0] add_ln58_90_reg_2303;
wire   [8:0] mul_ln73_5_fu_175_p0;
wire   [8:0] mul_ln73_5_fu_175_p1;
wire    ap_block_pp0_stage0;
wire   [8:0] mul_ln73_4_fu_178_p0;
wire  signed [7:0] mul_ln73_4_fu_178_p1;
wire   [8:0] mul_ln42_1_fu_179_p0;
wire   [7:0] mul_ln42_1_fu_179_p1;
wire   [8:0] mul_ln73_8_fu_180_p0;
wire   [8:0] mul_ln73_8_fu_180_p1;
wire   [8:0] mul_ln42_2_fu_185_p0;
wire   [7:0] mul_ln42_2_fu_185_p1;
wire   [8:0] mul_ln73_3_fu_188_p0;
wire  signed [8:0] mul_ln73_3_fu_188_p1;
wire   [8:0] mul_ln73_1_fu_191_p0;
wire  signed [8:0] mul_ln73_1_fu_191_p1;
wire   [8:0] mul_ln73_6_fu_195_p0;
wire   [8:0] mul_ln73_6_fu_195_p1;
wire   [8:0] grp_fu_198_p0;
wire   [10:0] grp_fu_198_p1;
wire   [8:0] mul_ln42_fu_201_p0;
wire   [7:0] mul_ln42_fu_201_p1;
wire   [8:0] mul_ln73_2_fu_202_p0;
wire   [8:0] mul_ln73_2_fu_202_p1;
wire   [8:0] mul_ln73_fu_203_p0;
wire   [8:0] mul_ln73_fu_203_p1;
wire   [16:0] mul_ln73_fu_203_p2;
wire   [17:0] mul_ln73_1_fu_191_p2;
wire   [16:0] mul_ln73_2_fu_202_p2;
wire   [17:0] mul_ln73_3_fu_188_p2;
wire   [16:0] mul_ln73_4_fu_178_p2;
wire   [16:0] mul_ln73_5_fu_175_p2;
wire   [16:0] mul_ln73_6_fu_195_p2;
wire   [15:0] mul_ln42_fu_201_p2;
wire   [16:0] mul_ln73_8_fu_180_p2;
wire   [15:0] mul_ln42_1_fu_179_p2;
wire   [15:0] mul_ln42_2_fu_185_p2;
wire   [18:0] grp_fu_198_p2;
wire  signed [10:0] sext_ln70_fu_1998_p1;
wire   [10:0] zext_ln70_10_fu_2001_p1;
wire   [10:0] add_ln58_fu_2035_p2;
wire  signed [11:0] sext_ln58_32_fu_2041_p1;
wire   [11:0] zext_ln70_9_fu_1995_p1;
wire  signed [10:0] sext_ln70_1_fu_2004_p1;
wire  signed [10:0] sext_ln70_2_fu_2007_p1;
wire   [10:0] add_ln58_81_fu_2051_p2;
wire   [9:0] lshr_ln42_11_cast_fu_2010_p1;
wire   [9:0] lshr_ln42_15_cast_fu_2013_p1;
wire   [9:0] add_ln58_82_fu_2061_p2;
wire   [11:0] zext_ln58_fu_2067_p1;
wire  signed [11:0] sext_ln58_34_fu_2057_p1;
wire   [9:0] zext_ln42_4_fu_2026_p1;
wire   [9:0] zext_ln42_5_fu_2029_p1;
wire   [9:0] add_ln58_87_fu_2077_p2;
wire   [8:0] zext_ln58_144_fu_2032_p1;
wire   [8:0] add_ln58_88_fu_2087_p2;
wire  signed [10:0] sext_ln58_fu_2093_p1;
wire   [10:0] zext_ln58_130_fu_2083_p1;
wire   [16:0] shl_ln_fu_2103_p3;
wire   [9:0] shl_ln73_s_fu_2114_p3;
wire   [17:0] zext_ln73_fu_2110_p1;
wire   [17:0] zext_ln73_1_fu_2121_p1;
wire   [17:0] add_ln73_fu_2125_p2;
wire  signed [12:0] sext_ln58_35_fu_2147_p1;
wire  signed [12:0] sext_ln58_33_fu_2144_p1;
wire   [10:0] lshr_ln42_19_cast_fu_2141_p1;
wire   [11:0] zext_ln58_128_fu_2164_p1;
wire   [11:0] zext_ln42_3_fu_2161_p1;
wire  signed [12:0] sext_ln58_37_fu_2176_p1;
wire   [12:0] zext_ln58_129_fu_2173_p1;
wire  signed [13:0] sext_ln58_38_fu_2188_p1;
wire  signed [13:0] sext_ln58_36_fu_2185_p1;
reg    grp_fu_198_ce;
wire   [13:0] add_ln58_91_fu_2191_p2;
reg    ap_ce_reg;
reg   [8:0] data_0_val_int_reg;
reg   [8:0] data_3_val_int_reg;
reg   [8:0] data_4_val_int_reg;
reg   [8:0] data_6_val_int_reg;
reg   [8:0] data_9_val_int_reg;
reg   [8:0] data_11_val_int_reg;
reg   [8:0] data_15_val_int_reg;
reg   [8:0] data_18_val_int_reg;
reg   [8:0] data_19_val_int_reg;
reg   [8:0] data_22_val_int_reg;
reg   [8:0] data_25_val_int_reg;
reg   [8:0] data_28_val_int_reg;
reg   [8:0] data_31_val_int_reg;
reg   [13:0] ap_return_int_reg;
wire   [18:0] grp_fu_198_p00;
wire   [15:0] mul_ln42_1_fu_179_p00;
wire   [15:0] mul_ln42_2_fu_185_p00;
wire   [15:0] mul_ln42_fu_201_p00;
wire   [17:0] mul_ln73_1_fu_191_p00;
wire   [16:0] mul_ln73_2_fu_202_p00;
wire   [17:0] mul_ln73_3_fu_188_p00;
wire   [16:0] mul_ln73_4_fu_178_p00;
wire   [16:0] mul_ln73_5_fu_175_p00;
wire   [16:0] mul_ln73_6_fu_195_p00;
wire   [16:0] mul_ln73_8_fu_180_p00;
wire   [16:0] mul_ln73_fu_203_p00;

JetTagger_mul_9ns_9ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
mul_9ns_9ns_17_1_1_U5972(
    .din0(mul_ln73_5_fu_175_p0),
    .din1(mul_ln73_5_fu_175_p1),
    .dout(mul_ln73_5_fu_175_p2)
);

JetTagger_mul_9ns_8s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
mul_9ns_8s_17_1_1_U5973(
    .din0(mul_ln73_4_fu_178_p0),
    .din1(mul_ln73_4_fu_178_p1),
    .dout(mul_ln73_4_fu_178_p2)
);

JetTagger_mul_9ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_9ns_8ns_16_1_1_U5974(
    .din0(mul_ln42_1_fu_179_p0),
    .din1(mul_ln42_1_fu_179_p1),
    .dout(mul_ln42_1_fu_179_p2)
);

JetTagger_mul_9ns_9ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
mul_9ns_9ns_17_1_1_U5975(
    .din0(mul_ln73_8_fu_180_p0),
    .din1(mul_ln73_8_fu_180_p1),
    .dout(mul_ln73_8_fu_180_p2)
);

JetTagger_mul_9ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_9ns_8ns_16_1_1_U5976(
    .din0(mul_ln42_2_fu_185_p0),
    .din1(mul_ln42_2_fu_185_p1),
    .dout(mul_ln42_2_fu_185_p2)
);

JetTagger_mul_9ns_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9ns_9s_18_1_1_U5977(
    .din0(mul_ln73_3_fu_188_p0),
    .din1(mul_ln73_3_fu_188_p1),
    .dout(mul_ln73_3_fu_188_p2)
);

JetTagger_mul_9ns_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9ns_9s_18_1_1_U5978(
    .din0(mul_ln73_1_fu_191_p0),
    .din1(mul_ln73_1_fu_191_p1),
    .dout(mul_ln73_1_fu_191_p2)
);

JetTagger_mul_9ns_9ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
mul_9ns_9ns_17_1_1_U5979(
    .din0(mul_ln73_6_fu_195_p0),
    .din1(mul_ln73_6_fu_195_p1),
    .dout(mul_ln73_6_fu_195_p2)
);

JetTagger_mul_9ns_11ns_19_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_2_0_U5980(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_198_p0),
    .din1(grp_fu_198_p1),
    .ce(grp_fu_198_ce),
    .dout(grp_fu_198_p2)
);

JetTagger_mul_9ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_9ns_8ns_16_1_1_U5981(
    .din0(mul_ln42_fu_201_p0),
    .din1(mul_ln42_fu_201_p1),
    .dout(mul_ln42_fu_201_p2)
);

JetTagger_mul_9ns_9ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
mul_9ns_9ns_17_1_1_U5982(
    .din0(mul_ln73_2_fu_202_p0),
    .din1(mul_ln73_2_fu_202_p1),
    .dout(mul_ln73_2_fu_202_p2)
);

JetTagger_mul_9ns_9ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
mul_9ns_9ns_17_1_1_U5983(
    .din0(mul_ln73_fu_203_p0),
    .din1(mul_ln73_fu_203_p1),
    .dout(mul_ln73_fu_203_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln58_80_reg_2268 <= add_ln58_80_fu_2045_p2;
        add_ln58_83_reg_2273 <= add_ln58_83_fu_2071_p2;
        add_ln58_84_reg_2288 <= add_ln58_84_fu_2150_p2;
        add_ln58_84_reg_2288_pp0_iter3_reg <= add_ln58_84_reg_2288;
        add_ln58_84_reg_2288_pp0_iter4_reg <= add_ln58_84_reg_2288_pp0_iter3_reg;
        add_ln58_85_reg_2293 <= add_ln58_85_fu_2156_p2;
        add_ln58_86_reg_2298 <= add_ln58_86_fu_2167_p2;
        add_ln58_89_reg_2278 <= add_ln58_89_fu_2097_p2;
        add_ln58_89_reg_2278_pp0_iter2_reg <= add_ln58_89_reg_2278;
        add_ln58_89_reg_2278_pp0_iter3_reg <= add_ln58_89_reg_2278_pp0_iter2_reg;
        add_ln58_90_reg_2303 <= add_ln58_90_fu_2179_p2;
        data_18_val_read_reg_2197 <= data_18_val_int_reg;
        data_18_val_read_reg_2197_pp0_iter1_reg <= data_18_val_read_reg_2197;
        lshr_ln42_22_cast_reg_2263 <= {{grp_fu_198_p2[18:8]}};
        tmp_382_reg_2213 <= {{mul_ln73_2_fu_202_p2[16:8]}};
        tmp_383_reg_2228 <= {{mul_ln73_5_fu_175_p2[16:8]}};
        tmp_384_reg_2233 <= {{mul_ln73_6_fu_195_p2[16:8]}};
        tmp_385_reg_2283 <= {{add_ln73_fu_2125_p2[17:8]}};
        tmp_386_reg_2238 <= {{mul_ln42_fu_201_p2[15:8]}};
        tmp_386_reg_2238_pp0_iter1_reg <= tmp_386_reg_2238;
        tmp_387_reg_2248 <= {{mul_ln73_8_fu_180_p2[16:8]}};
        tmp_388_reg_2253 <= {{mul_ln42_1_fu_179_p2[15:8]}};
        tmp_389_reg_2258 <= {{mul_ln42_2_fu_185_p2[15:8]}};
        tmp_reg_2203 <= {{mul_ln73_fu_203_p2[16:8]}};
        trunc_ln42_1_reg_2218 <= {{mul_ln73_3_fu_188_p2[17:8]}};
        trunc_ln42_2_reg_2223 <= {{mul_ln73_4_fu_178_p2[16:8]}};
        trunc_ln42_s_reg_2208 <= {{mul_ln73_1_fu_191_p2[17:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= add_ln58_91_fu_2191_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_val_int_reg <= data_0_val;
        data_11_val_int_reg <= data_11_val;
        data_15_val_int_reg <= data_15_val;
        data_18_val_int_reg <= data_18_val;
        data_19_val_int_reg <= data_19_val;
        data_22_val_int_reg <= data_22_val;
        data_25_val_int_reg <= data_25_val;
        data_28_val_int_reg <= data_28_val;
        data_31_val_int_reg <= data_31_val;
        data_3_val_int_reg <= data_3_val;
        data_4_val_int_reg <= data_4_val;
        data_6_val_int_reg <= data_6_val;
        data_9_val_int_reg <= data_9_val;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = add_ln58_91_fu_2191_p2;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_198_ce = 1'b1;
    end else begin
        grp_fu_198_ce = 1'b0;
    end
end

assign add_ln58_80_fu_2045_p2 = ($signed(sext_ln58_32_fu_2041_p1) + $signed(zext_ln70_9_fu_1995_p1));

assign add_ln58_81_fu_2051_p2 = ($signed(sext_ln70_1_fu_2004_p1) + $signed(sext_ln70_2_fu_2007_p1));

assign add_ln58_82_fu_2061_p2 = (lshr_ln42_11_cast_fu_2010_p1 + lshr_ln42_15_cast_fu_2013_p1);

assign add_ln58_83_fu_2071_p2 = ($signed(zext_ln58_fu_2067_p1) + $signed(sext_ln58_34_fu_2057_p1));

assign add_ln58_84_fu_2150_p2 = ($signed(sext_ln58_35_fu_2147_p1) + $signed(sext_ln58_33_fu_2144_p1));

assign add_ln58_85_fu_2156_p2 = (lshr_ln42_19_cast_fu_2141_p1 + lshr_ln42_22_cast_reg_2263);

assign add_ln58_86_fu_2167_p2 = (zext_ln58_128_fu_2164_p1 + zext_ln42_3_fu_2161_p1);

assign add_ln58_87_fu_2077_p2 = (zext_ln42_4_fu_2026_p1 + zext_ln42_5_fu_2029_p1);

assign add_ln58_88_fu_2087_p2 = ($signed(zext_ln58_144_fu_2032_p1) + $signed(9'd484));

assign add_ln58_89_fu_2097_p2 = ($signed(sext_ln58_fu_2093_p1) + $signed(zext_ln58_130_fu_2083_p1));

assign add_ln58_90_fu_2179_p2 = ($signed(sext_ln58_37_fu_2176_p1) + $signed(zext_ln58_129_fu_2173_p1));

assign add_ln58_91_fu_2191_p2 = ($signed(sext_ln58_38_fu_2188_p1) + $signed(sext_ln58_36_fu_2185_p1));

assign add_ln58_fu_2035_p2 = ($signed(sext_ln70_fu_1998_p1) + $signed(zext_ln70_10_fu_2001_p1));

assign add_ln73_fu_2125_p2 = (zext_ln73_fu_2110_p1 + zext_ln73_1_fu_2121_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign grp_fu_198_p0 = grp_fu_198_p00;

assign grp_fu_198_p00 = data_22_val_int_reg;

assign grp_fu_198_p1 = 19'd673;

assign lshr_ln42_11_cast_fu_2010_p1 = tmp_383_reg_2228;

assign lshr_ln42_15_cast_fu_2013_p1 = tmp_384_reg_2233;

assign lshr_ln42_19_cast_fu_2141_p1 = tmp_386_reg_2238_pp0_iter1_reg;

assign mul_ln42_1_fu_179_p0 = mul_ln42_1_fu_179_p00;

assign mul_ln42_1_fu_179_p00 = data_28_val_int_reg;

assign mul_ln42_1_fu_179_p1 = 16'd109;

assign mul_ln42_2_fu_185_p0 = mul_ln42_2_fu_185_p00;

assign mul_ln42_2_fu_185_p00 = data_31_val_int_reg;

assign mul_ln42_2_fu_185_p1 = 16'd106;

assign mul_ln42_fu_201_p0 = mul_ln42_fu_201_p00;

assign mul_ln42_fu_201_p00 = data_19_val_int_reg;

assign mul_ln42_fu_201_p1 = 16'd100;

assign mul_ln73_1_fu_191_p0 = mul_ln73_1_fu_191_p00;

assign mul_ln73_1_fu_191_p00 = data_3_val_int_reg;

assign mul_ln73_1_fu_191_p1 = 18'd261987;

assign mul_ln73_2_fu_202_p0 = mul_ln73_2_fu_202_p00;

assign mul_ln73_2_fu_202_p00 = data_4_val_int_reg;

assign mul_ln73_2_fu_202_p1 = 17'd238;

assign mul_ln73_3_fu_188_p0 = mul_ln73_3_fu_188_p00;

assign mul_ln73_3_fu_188_p00 = data_6_val_int_reg;

assign mul_ln73_3_fu_188_p1 = 18'd261980;

assign mul_ln73_4_fu_178_p0 = mul_ln73_4_fu_178_p00;

assign mul_ln73_4_fu_178_p00 = data_9_val_int_reg;

assign mul_ln73_4_fu_178_p1 = 17'd130995;

assign mul_ln73_5_fu_175_p0 = mul_ln73_5_fu_175_p00;

assign mul_ln73_5_fu_175_p00 = data_11_val_int_reg;

assign mul_ln73_5_fu_175_p1 = 17'd131;

assign mul_ln73_6_fu_195_p0 = mul_ln73_6_fu_195_p00;

assign mul_ln73_6_fu_195_p00 = data_15_val_int_reg;

assign mul_ln73_6_fu_195_p1 = 17'd133;

assign mul_ln73_8_fu_180_p0 = mul_ln73_8_fu_180_p00;

assign mul_ln73_8_fu_180_p00 = data_25_val_int_reg;

assign mul_ln73_8_fu_180_p1 = 17'd175;

assign mul_ln73_fu_203_p0 = mul_ln73_fu_203_p00;

assign mul_ln73_fu_203_p00 = data_0_val_int_reg;

assign mul_ln73_fu_203_p1 = 17'd172;

assign sext_ln58_32_fu_2041_p1 = $signed(add_ln58_fu_2035_p2);

assign sext_ln58_33_fu_2144_p1 = $signed(add_ln58_80_reg_2268);

assign sext_ln58_34_fu_2057_p1 = $signed(add_ln58_81_fu_2051_p2);

assign sext_ln58_35_fu_2147_p1 = $signed(add_ln58_83_reg_2273);

assign sext_ln58_36_fu_2185_p1 = $signed(add_ln58_84_reg_2288_pp0_iter4_reg);

assign sext_ln58_37_fu_2176_p1 = $signed(add_ln58_89_reg_2278_pp0_iter3_reg);

assign sext_ln58_38_fu_2188_p1 = $signed(add_ln58_90_reg_2303);

assign sext_ln58_fu_2093_p1 = $signed(add_ln58_88_fu_2087_p2);

assign sext_ln70_1_fu_2004_p1 = $signed(trunc_ln42_1_reg_2218);

assign sext_ln70_2_fu_2007_p1 = $signed(trunc_ln42_2_reg_2223);

assign sext_ln70_fu_1998_p1 = $signed(trunc_ln42_s_reg_2208);

assign shl_ln73_s_fu_2114_p3 = {{data_18_val_read_reg_2197_pp0_iter1_reg}, {1'd0}};

assign shl_ln_fu_2103_p3 = {{data_18_val_read_reg_2197_pp0_iter1_reg}, {8'd0}};

assign zext_ln42_3_fu_2161_p1 = tmp_385_reg_2283;

assign zext_ln42_4_fu_2026_p1 = tmp_387_reg_2248;

assign zext_ln42_5_fu_2029_p1 = tmp_388_reg_2253;

assign zext_ln58_128_fu_2164_p1 = add_ln58_85_reg_2293;

assign zext_ln58_129_fu_2173_p1 = add_ln58_86_reg_2298;

assign zext_ln58_130_fu_2083_p1 = add_ln58_87_fu_2077_p2;

assign zext_ln58_144_fu_2032_p1 = tmp_389_reg_2258;

assign zext_ln58_fu_2067_p1 = add_ln58_82_fu_2061_p2;

assign zext_ln70_10_fu_2001_p1 = tmp_382_reg_2213;

assign zext_ln70_9_fu_1995_p1 = tmp_reg_2203;

assign zext_ln73_1_fu_2121_p1 = shl_ln73_s_fu_2114_p3;

assign zext_ln73_fu_2110_p1 = shl_ln_fu_2103_p3;

endmodule //JetTagger_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s
