// See LICENSE for license details.

package firrtl

import firrtl.ir
import firrtl.options.Dependency
import org.scalatest.flatspec.AnyFlatSpec

class SymbolTableSpec extends AnyFlatSpec {
  behavior of "SymbolTable"

  private val src =
    """circuit m:
      |  module child:
      |    input x : UInt<2>
      |    skip
      |  module m:
      |    input clk : Clock
      |    input x : UInt<1>
      |    output y : UInt<3>
      |    wire z : SInt<1>
      |    node a = cat(asUInt(z), x)
      |    inst i of child
      |    reg r: SInt<4>, clk
      |    mem m:
      |      data-type => UInt<8>
      |      depth => 31
      |      reader => r
      |      read-latency => 1
      |      write-latency => 1
      |      read-under-write => undefined
      |""".stripMargin

  it should "find all declarations in module m before InferTypes" in {
    val c = firrtl.Parser.parse(src)
    val m = c.modules.find(_.name == "m").get

    val syms = SymbolTable.scanModule(m, new LocalSymbolTable).getSymbols
    assert(syms.size == 8)
    assert(syms("clk") == LocalSymbolTable.Symbol(ir.ClockType, firrtl.PortKind))
    assert(syms("x") == LocalSymbolTable.Symbol(ir.UIntType(ir.IntWidth(1)), firrtl.PortKind))
    assert(syms("y") == LocalSymbolTable.Symbol(ir.UIntType(ir.IntWidth(3)), firrtl.PortKind))
    assert(syms("z") == LocalSymbolTable.Symbol(ir.SIntType(ir.IntWidth(1)), firrtl.WireKind))
    // The expression type which determines the node type is only known after InferTypes.
    assert(syms("a") == LocalSymbolTable.Symbol(ir.UnknownType, firrtl.NodeKind))
    // The type of the instance is unknown because we scanned the module before InferTypes and the table
    // uses only local information.
    assert(syms("i") == LocalSymbolTable.Symbol(ir.UnknownType, firrtl.InstanceKind))
    assert(syms("r") == LocalSymbolTable.Symbol(ir.SIntType(ir.IntWidth(4)), firrtl.RegKind))
    val mType = firrtl.passes.MemPortUtils.memType(
      // only dataType, depth and reader, writer, readwriter properties affect the data type
      ir.DefMemory(ir.NoInfo, "???", ir.UIntType(ir.IntWidth(8)), 32, 10, 10, Seq("r"), Seq(), Seq(), ir.ReadUnderWrite.New)
    )
    assert(syms("m") == LocalSymbolTable.Symbol(mType, firrtl.MemKind))
  }

  it should "find all declarations in module m after InferTypes" in {
    val c = firrtl.Parser.parse(src)
    val inferTypesCompiler = new firrtl.stage.TransformManager(Seq(Dependency(firrtl.passes.InferTypes)))
    val inferredC = inferTypesCompiler.execute(firrtl.CircuitState(c, Seq())).circuit
    val m = inferredC.modules.find(_.name == "m").get

    val syms = SymbolTable.scanModule(m, new LocalSymbolTable).getSymbols
    assert(syms.keys.toSet == Set("clk", "x", "y", "z", "a", "i", "r", "m"))
    // The node type is now known
    assert(syms("a") == LocalSymbolTable.Symbol(ir.UIntType(ir.IntWidth(2)), firrtl.NodeKind))
    // The type of the instance is now known because it has been filled in by InferTypes.
    val iType = ir.BundleType(Seq(ir.Field("x", ir.Flip, ir.UIntType(ir.IntWidth(2)))))
    assert(syms("i") == LocalSymbolTable.Symbol(iType, firrtl.InstanceKind))
  }
}
