Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 12:41:23 2024
| Host         : DESKTOP-M2F9IJJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    118         
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-16  Warning           Large setup violation          21          
TIMING-18  Warning           Missing input or output delay  48          
TIMING-23  Warning           Combinational loop found       2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (272)
5. checking no_input_delay (11)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (2)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clock/clk_reg_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: db_left_button/c_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: db_reset_button/c_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: db_right_button/c_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: stopwatch/clk_reg_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: temp/clk_reg_200kHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (272)
--------------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2)
---------------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.326     -125.189                     21                  594        0.115        0.000                      0                  594        3.000        0.000                       0                   335  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
sys_clk_pin      {0.000 5.000}      10.000          100.000         
  clk_fb         {0.000 25.000}     50.000          20.000          
  clk_pix_unbuf  {0.000 19.841}     39.683          25.200          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin            4.145        0.000                      0                  502        0.115        0.000                      0                  502        3.000        0.000                       0                   288  
  clk_fb                                                                                                                                                          48.751        0.000                       0                     2  
  clk_pix_unbuf       19.158        0.000                      0                   92        0.208        0.000                      0                   92       19.341        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin    clk_pix_unbuf       -8.326     -125.189                     21                   21        0.321        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         clk_fb                        
(none)         clk_pix_unbuf                 
(none)         sys_clk_pin                   
(none)                        clk_pix_unbuf  
(none)                        sys_clk_pin    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blackjack/dealer_score_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.184ns (22.056%)  route 4.184ns (77.944%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718     5.321    blackjack/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  blackjack/dealer_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  blackjack/dealer_score_reg[2]/Q
                         net (fo=15, routed)          1.309     7.085    blackjack/dealer_score[2]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.153     7.238 r  blackjack/user_score[4]_i_8/O
                         net (fo=1, routed)           1.051     8.290    blackjack/user_score[4]_i_8_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.327     8.617 r  blackjack/user_score[4]_i_3/O
                         net (fo=2, routed)           0.650     9.267    blackjack/user_score[4]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.124     9.391 r  blackjack/dealer_score[3]_i_1/O
                         net (fo=7, routed)           0.409     9.800    blackjack/dealer_score[3]_i_1_n_0
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.124     9.924 r  blackjack/dealer_score[1]_i_1/O
                         net (fo=2, routed)           0.765    10.689    blackjack/dealer_score[1]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.599    15.022    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
                         clock pessimism              0.277    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    14.834    blackjack/dealer_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blackjack/dealer_score_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.184ns (23.004%)  route 3.963ns (76.996%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718     5.321    blackjack/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  blackjack/dealer_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  blackjack/dealer_score_reg[2]/Q
                         net (fo=15, routed)          1.309     7.085    blackjack/dealer_score[2]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.153     7.238 r  blackjack/user_score[4]_i_8/O
                         net (fo=1, routed)           1.051     8.290    blackjack/user_score[4]_i_8_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.327     8.617 r  blackjack/user_score[4]_i_3/O
                         net (fo=2, routed)           0.650     9.267    blackjack/user_score[4]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.124     9.391 r  blackjack/dealer_score[3]_i_1/O
                         net (fo=7, routed)           0.409     9.800    blackjack/dealer_score[3]_i_1_n_0
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.124     9.924 r  blackjack/dealer_score[1]_i_1/O
                         net (fo=2, routed)           0.544    10.468    blackjack/dealer_score[1]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  blackjack/dealer_score_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.600    15.023    blackjack/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  blackjack/dealer_score_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y64          FDRE (Setup_fdre_C_R)       -0.524    14.738    blackjack/dealer_score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blackjack/user_score_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.089ns (21.948%)  route 3.873ns (78.052%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718     5.321    blackjack/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  blackjack/dealer_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  blackjack/dealer_score_reg[2]/Q
                         net (fo=15, routed)          1.309     7.085    blackjack/dealer_score[2]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.153     7.238 r  blackjack/user_score[4]_i_8/O
                         net (fo=1, routed)           1.051     8.290    blackjack/user_score[4]_i_8_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.327     8.617 r  blackjack/user_score[4]_i_3/O
                         net (fo=2, routed)           0.650     9.267    blackjack/user_score[4]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.153     9.420 r  blackjack/user_score[4]_i_1/O
                         net (fo=7, routed)           0.862    10.282    blackjack/user_score[4]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  blackjack/user_score_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.593    15.016    blackjack/clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  blackjack/user_score_reg[4]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.408    14.831    blackjack/user_score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blackjack/user_score_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.089ns (21.948%)  route 3.873ns (78.052%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718     5.321    blackjack/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  blackjack/dealer_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  blackjack/dealer_score_reg[2]/Q
                         net (fo=15, routed)          1.309     7.085    blackjack/dealer_score[2]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.153     7.238 r  blackjack/user_score[4]_i_8/O
                         net (fo=1, routed)           1.051     8.290    blackjack/user_score[4]_i_8_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.327     8.617 r  blackjack/user_score[4]_i_3/O
                         net (fo=2, routed)           0.650     9.267    blackjack/user_score[4]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.153     9.420 r  blackjack/user_score[4]_i_1/O
                         net (fo=7, routed)           0.862    10.282    blackjack/user_score[4]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  blackjack/user_score_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.593    15.016    blackjack/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  blackjack/user_score_reg[1]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y68          FDRE (Setup_fdre_C_CE)      -0.372    14.867    blackjack/user_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 clock/cnt_1Hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/cnt_1Hz_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.952ns (19.646%)  route 3.894ns (80.354%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.705     5.308    clock/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  clock/cnt_1Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  clock/cnt_1Hz_reg[23]/Q
                         net (fo=2, routed)           0.823     6.586    clock/cnt_1Hz_reg[23]
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.710 f  clock/cnt_1Hz[0]_i_9/O
                         net (fo=1, routed)           0.577     7.287    clock/cnt_1Hz[0]_i_9_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  clock/cnt_1Hz[0]_i_6/O
                         net (fo=1, routed)           0.401     7.812    clock/cnt_1Hz[0]_i_6_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.936 r  clock/cnt_1Hz[0]_i_3/O
                         net (fo=2, routed)           0.831     8.767    db_reset_button/cnt_1Hz_reg[25]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.891 r  db_reset_button/cnt_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.262    10.153    clock/cnt_1Hz_reg[25]_0
    SLICE_X0Y75          FDRE                                         r  clock/cnt_1Hz_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.588    15.011    clock/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  clock/cnt_1Hz_reg[24]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.429    14.805    clock/cnt_1Hz_reg[24]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 clock/cnt_1Hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/cnt_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.952ns (19.646%)  route 3.894ns (80.354%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.705     5.308    clock/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  clock/cnt_1Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  clock/cnt_1Hz_reg[23]/Q
                         net (fo=2, routed)           0.823     6.586    clock/cnt_1Hz_reg[23]
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.710 f  clock/cnt_1Hz[0]_i_9/O
                         net (fo=1, routed)           0.577     7.287    clock/cnt_1Hz[0]_i_9_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  clock/cnt_1Hz[0]_i_6/O
                         net (fo=1, routed)           0.401     7.812    clock/cnt_1Hz[0]_i_6_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.936 r  clock/cnt_1Hz[0]_i_3/O
                         net (fo=2, routed)           0.831     8.767    db_reset_button/cnt_1Hz_reg[25]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.891 r  db_reset_button/cnt_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.262    10.153    clock/cnt_1Hz_reg[25]_0
    SLICE_X0Y75          FDRE                                         r  clock/cnt_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.588    15.011    clock/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  clock/cnt_1Hz_reg[25]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.429    14.805    clock/cnt_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blackjack/user_score_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.089ns (22.665%)  route 3.716ns (77.335%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718     5.321    blackjack/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  blackjack/dealer_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  blackjack/dealer_score_reg[2]/Q
                         net (fo=15, routed)          1.309     7.085    blackjack/dealer_score[2]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.153     7.238 r  blackjack/user_score[4]_i_8/O
                         net (fo=1, routed)           1.051     8.290    blackjack/user_score[4]_i_8_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.327     8.617 r  blackjack/user_score[4]_i_3/O
                         net (fo=2, routed)           0.650     9.267    blackjack/user_score[4]_i_3_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.153     9.420 r  blackjack/user_score[4]_i_1/O
                         net (fo=7, routed)           0.706    10.125    blackjack/user_score[4]_i_1_n_0
    SLICE_X3Y68          FDRE                                         r  blackjack/user_score_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.595    15.018    blackjack/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  blackjack/user_score_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y68          FDRE (Setup_fdre_C_CE)      -0.408    14.849    blackjack/user_score_reg[3]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blackjack/dealer_score_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.184ns (23.103%)  route 3.941ns (76.897%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718     5.321    blackjack/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  blackjack/dealer_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  blackjack/dealer_score_reg[2]/Q
                         net (fo=15, routed)          1.309     7.085    blackjack/dealer_score[2]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.153     7.238 r  blackjack/user_score[4]_i_8/O
                         net (fo=1, routed)           1.051     8.290    blackjack/user_score[4]_i_8_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.327     8.617 r  blackjack/user_score[4]_i_3/O
                         net (fo=2, routed)           0.650     9.267    blackjack/user_score[4]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.124     9.391 r  blackjack/dealer_score[3]_i_1/O
                         net (fo=7, routed)           0.342     9.733    blackjack/dealer_score[3]_i_1_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  blackjack/dealer_score[4]_i_1/O
                         net (fo=2, routed)           0.588    10.446    blackjack/dealer_score[4]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  blackjack/dealer_score_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.599    15.022    blackjack/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  blackjack/dealer_score_reg[4]_replica/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)       -0.058    15.203    blackjack/dealer_score_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 blackjack/user_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.220ns (23.645%)  route 3.940ns (76.355%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.713     5.316    blackjack/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  blackjack/user_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  blackjack/user_score_reg[2]/Q
                         net (fo=22, routed)          2.226     7.998    blackjack/Q[2]
    SLICE_X1Y62          LUT4 (Prop_lut4_I1_O)        0.124     8.122 r  blackjack/digit[0]_i_16/O
                         net (fo=1, routed)           0.760     8.882    alarm/digit_reg[0]_i_2_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.124     9.006 r  alarm/digit[0]_i_7/O
                         net (fo=1, routed)           0.000     9.006    alarm/digit[0]_i_7_n_0
    SLICE_X1Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     9.223 r  alarm/digit_reg[0]_i_2/O
                         net (fo=1, routed)           0.954    10.176    alarm/digit_reg[0]_i_2_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.299    10.475 r  alarm/digit[0]_i_1/O
                         net (fo=1, routed)           0.000    10.475    display/D[0]
    SLICE_X2Y56          FDRE                                         r  display/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.605    15.028    display/clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  display/digit_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y56          FDRE (Setup_fdre_C_D)        0.077    15.328    display/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 clock/cnt_1Hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/cnt_1Hz_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.952ns (20.341%)  route 3.728ns (79.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.705     5.308    clock/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  clock/cnt_1Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  clock/cnt_1Hz_reg[23]/Q
                         net (fo=2, routed)           0.823     6.586    clock/cnt_1Hz_reg[23]
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.710 f  clock/cnt_1Hz[0]_i_9/O
                         net (fo=1, routed)           0.577     7.287    clock/cnt_1Hz[0]_i_9_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  clock/cnt_1Hz[0]_i_6/O
                         net (fo=1, routed)           0.401     7.812    clock/cnt_1Hz[0]_i_6_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.936 r  clock/cnt_1Hz[0]_i_3/O
                         net (fo=2, routed)           0.831     8.767    db_reset_button/cnt_1Hz_reg[25]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.891 r  db_reset_button/cnt_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.097     9.988    clock/cnt_1Hz_reg[25]_0
    SLICE_X0Y74          FDRE                                         r  clock/cnt_1Hz_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.588    15.011    clock/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  clock/cnt_1Hz_reg[20]/C
                         clock pessimism              0.297    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y74          FDRE (Setup_fdre_C_R)       -0.429    14.843    clock/cnt_1Hz_reg[20]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.745%)  route 0.249ns (57.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.671     1.591    display/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  display/clkdiv_reg[18]/Q
                         net (fo=14, routed)          0.249     1.981    alarm/s[1]
    SLICE_X2Y56          LUT6 (Prop_lut6_I4_O)        0.045     2.026 r  alarm/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     2.026    display/D[0]
    SLICE_X2Y56          FDRE                                         r  display/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.877     2.042    display/clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  display/digit_reg[0]/C
                         clock pessimism             -0.250     1.791    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.120     1.911    display/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 db_right_button/a_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right_button/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.665%)  route 0.212ns (62.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.671     1.591    db_right_button/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  db_right_button/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.128     1.719 r  db_right_button/a_reg/Q
                         net (fo=1, routed)           0.212     1.931    db_right_button/a_reg_n_0
    SLICE_X5Y50          FDRE                                         r  db_right_button/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.875     2.040    db_right_button/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  db_right_button/b_reg/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.016     1.805    db_right_button/b_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sound/t_gL/r_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/t_gL/r_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.671     1.591    sound/t_gL/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  sound/t_gL/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  sound/t_gL/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.882    sound/t_gL/r_counter_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.038 r  sound/t_gL/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.038    sound/t_gL/r_counter0_carry__3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.091 r  sound/t_gL/r_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.091    sound/t_gL/r_counter0_carry__4_n_7
    SLICE_X2Y50          FDRE                                         r  sound/t_gL/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.878     2.043    sound/t_gL/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  sound/t_gL/r_counter_reg[21]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.926    sound/t_gL/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sound/t_cH/r_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/t_cH/r_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.671     1.591    sound/t_cH/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  sound/t_cH/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sound/t_cH/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.849    sound/t_cH/r_counter_reg_n_0_[16]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  sound/t_cH/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.010    sound/t_cH/r_counter0_carry__2_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  sound/t_cH/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.064    sound/t_cH/r_counter0_carry__3_n_7
    SLICE_X1Y50          FDRE                                         r  sound/t_cH/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.878     2.043    sound/t_cH/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  sound/t_cH/r_counter_reg[17]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    sound/t_cH/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sound/t_gH/r_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/t_gH/r_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.671     1.591    sound/t_gH/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sound/t_gH/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sound/t_gH/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.852    sound/t_gH/r_counter[4]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.012 r  sound/t_gH/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.013    sound/t_gH/r_counter0_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.067 r  sound/t_gH/r_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.067    sound/t_gH/r_counter0_carry__0_n_7
    SLICE_X3Y50          FDRE                                         r  sound/t_gH/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.878     2.043    sound/t_gH/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  sound/t_gH/r_counter_reg[5]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    sound/t_gH/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db_up_button/a_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up_button/c_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.601     1.520    db_up_button/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  db_up_button/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  db_up_button/a_reg/Q
                         net (fo=1, routed)           0.170     1.831    db_up_button/a_reg_n_0
    SLICE_X2Y61          SRL16E                                       r  db_up_button/c_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.875     2.040    db_up_button/clk_IBUF_BUFG
    SLICE_X2Y61          SRL16E                                       r  db_up_button/c_reg_srl2/CLK
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y61          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.654    db_up_button/c_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sound/t_cH/r_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/t_cH/r_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.671     1.591    sound/t_cH/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  sound/t_cH/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sound/t_cH/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.849    sound/t_cH/r_counter_reg_n_0_[16]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  sound/t_cH/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.010    sound/t_cH/r_counter0_carry__2_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.075 r  sound/t_cH/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.075    sound/t_cH/r_counter0_carry__3_n_5
    SLICE_X1Y50          FDRE                                         r  sound/t_cH/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.878     2.043    sound/t_cH/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  sound/t_cH/r_counter_reg[19]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    sound/t_cH/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sound/t_gL/r_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/t_gL/r_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.671     1.591    sound/t_gL/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  sound/t_gL/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  sound/t_gL/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.882    sound/t_gL/r_counter_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.038 r  sound/t_gL/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.038    sound/t_gL/r_counter0_carry__3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.104 r  sound/t_gL/r_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.104    sound/t_gL/r_counter0_carry__4_n_5
    SLICE_X2Y50          FDRE                                         r  sound/t_gL/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.878     2.043    sound/t_gL/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  sound/t_gL/r_counter_reg[23]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.926    sound/t_gL/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blackjack/hit_after_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blackjack/hit_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.601     1.520    blackjack/clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  blackjack/hit_after_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  blackjack/hit_after_reg/Q
                         net (fo=1, routed)           0.097     1.758    blackjack/hit_after
    SLICE_X0Y62          LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  blackjack/hit_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.803    blackjack/hit_pulse0
    SLICE_X0Y62          FDRE                                         r  blackjack/hit_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.873     2.038    blackjack/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  blackjack/hit_pulse_reg/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.091     1.624    blackjack/hit_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sound/t_gH/r_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/t_gH/r_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.671     1.591    sound/t_gH/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  sound/t_gH/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sound/t_gH/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.852    sound/t_gH/r_counter[4]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.012 r  sound/t_gH/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.013    sound/t_gH/r_counter0_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.078 r  sound/t_gH/r_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.078    sound/t_gH/r_counter0_carry__0_n_5
    SLICE_X3Y50          FDRE                                         r  sound/t_gH/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.878     2.043    sound/t_gH/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  sound/t_gH/r_counter_reg[7]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    sound/t_gH/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y55      state_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y55      state_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y55      state_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y63      alert_alarm/led_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y63      alert_alarm/led_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y63      alert_alarm/led_reg[0]_lopt_replica_10/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y63      alert_alarm/led_reg[0]_lopt_replica_11/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y63      alert_alarm/led_reg[0]_lopt_replica_12/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y61      db_up_button/c_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y61      db_up_button/c_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y61      db_up_button/c_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y61      db_up_button/c_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y55      state_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkk/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_unbuf
  To Clock:  clk_pix_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       19.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.158ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        19.813ns  (logic 3.543ns (17.882%)  route 16.270ns (82.118%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 48.478 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.655    24.422    dispp/vga_r[3]_i_4_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I3_O)        0.124    24.546 r  dispp/vga_r[3]_i_3_comp/O
                         net (fo=1, routed)           0.575    25.120    dispp/sy_reg[5]_0_repN
    SLICE_X9Y66          LUT5 (Prop_lut5_I4_O)        0.124    25.244 r  dispp/vga_r[3]_i_6_comp/O
                         net (fo=1, routed)           0.886    26.131    blackjack/vga_r[3]_i_6_n_0_repN_alias
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124    26.255 r  blackjack/vga_b[3]_i_1_comp_1/O
                         net (fo=1, routed)           2.812    29.067    draww/SR[2]
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.593    48.478    draww/CLK
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/C
                         clock pessimism              0.492    48.970    
                         clock uncertainty           -0.221    48.749    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524    48.225    draww/vga_b_reg[3]
  -------------------------------------------------------------------
                         required time                         48.225    
                         arrival time                         -29.067    
  -------------------------------------------------------------------
                         slack                                 19.158    

Slack (MET) :             19.282ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        19.785ns  (logic 3.543ns (17.907%)  route 16.242ns (82.093%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 48.479 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 f  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 f  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 f  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 f  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 f  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 f  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 f  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 f  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.824    24.590    dispp/vga_r[3]_i_4_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I4_O)        0.124    24.714 r  dispp/vga_r[3]_i_3_comp_3/O
                         net (fo=2, routed)           0.452    25.166    dispp/sy_reg[5]_0_repN_3
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.124    25.290 r  dispp/vga_r[3]_i_6_comp_3/O
                         net (fo=1, routed)           0.815    26.106    blackjack/vga_r[3]_i_6_n_0_alias
    SLICE_X7Y65          LUT6 (Prop_lut6_I4_O)        0.124    26.230 r  blackjack/vga_b[2]_i_1_comp_1/O
                         net (fo=1, routed)           2.809    29.039    draww/SR[1]
    SLICE_X4Y65          FDRE                                         r  draww/vga_b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594    48.479    draww/CLK
    SLICE_X4Y65          FDRE                                         r  draww/vga_b_reg[2]/C
                         clock pessimism              0.492    48.971    
                         clock uncertainty           -0.221    48.750    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.429    48.321    draww/vga_b_reg[2]
  -------------------------------------------------------------------
                         required time                         48.321    
                         arrival time                         -29.039    
  -------------------------------------------------------------------
                         slack                                 19.282    

Slack (MET) :             20.300ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 3.419ns (18.218%)  route 15.348ns (81.782%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 48.479 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    24.470    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    24.594 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    25.226    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    25.350 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    28.020    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594    48.479    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/C
                         clock pessimism              0.492    48.971    
                         clock uncertainty           -0.221    48.750    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429    48.321    draww/vga_b_reg[0]
  -------------------------------------------------------------------
                         required time                         48.321    
                         arrival time                         -28.020    
  -------------------------------------------------------------------
                         slack                                 20.300    

Slack (MET) :             20.300ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 3.419ns (18.218%)  route 15.348ns (81.782%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 48.479 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    24.470    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    24.594 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    25.226    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    25.350 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    28.020    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594    48.479    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/C
                         clock pessimism              0.492    48.971    
                         clock uncertainty           -0.221    48.750    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429    48.321    draww/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                         48.321    
                         arrival time                         -28.020    
  -------------------------------------------------------------------
                         slack                                 20.300    

Slack (MET) :             20.300ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 3.419ns (18.218%)  route 15.348ns (81.782%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 48.479 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    24.470    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    24.594 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    25.226    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    25.350 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    28.020    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594    48.479    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/C
                         clock pessimism              0.492    48.971    
                         clock uncertainty           -0.221    48.750    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429    48.321    draww/vga_r_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         48.321    
                         arrival time                         -28.020    
  -------------------------------------------------------------------
                         slack                                 20.300    

Slack (MET) :             20.300ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 3.419ns (18.218%)  route 15.348ns (81.782%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 48.479 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    24.470    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    24.594 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    25.226    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    25.350 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    28.020    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594    48.479    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/C
                         clock pessimism              0.492    48.971    
                         clock uncertainty           -0.221    48.750    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429    48.321    draww/vga_r_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         48.321    
                         arrival time                         -28.020    
  -------------------------------------------------------------------
                         slack                                 20.300    

Slack (MET) :             20.300ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 3.419ns (18.218%)  route 15.348ns (81.782%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 48.479 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    24.470    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    24.594 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    25.226    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    25.350 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    28.020    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594    48.479    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/C
                         clock pessimism              0.492    48.971    
                         clock uncertainty           -0.221    48.750    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429    48.321    draww/vga_r_reg[1]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         48.321    
                         arrival time                         -28.020    
  -------------------------------------------------------------------
                         slack                                 20.300    

Slack (MET) :             20.300ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 3.419ns (18.218%)  route 15.348ns (81.782%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 48.479 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    24.470    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    24.594 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    25.226    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    25.350 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    28.020    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594    48.479    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_4/C
                         clock pessimism              0.492    48.971    
                         clock uncertainty           -0.221    48.750    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429    48.321    draww/vga_r_reg[1]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         48.321    
                         arrival time                         -28.020    
  -------------------------------------------------------------------
                         slack                                 20.300    

Slack (MET) :             22.469ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        16.596ns  (logic 3.295ns (19.854%)  route 13.301ns (80.146%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 48.477 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           1.057    24.823    dispp/vga_r[3]_i_4_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124    24.947 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.902    25.850    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.592    48.477    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/C
                         clock pessimism              0.492    48.969    
                         clock uncertainty           -0.221    48.748    
    SLICE_X5Y67          FDRE (Setup_fdre_C_R)       -0.429    48.319    draww/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         48.319    
                         arrival time                         -25.850    
  -------------------------------------------------------------------
                         slack                                 22.469    

Slack (MET) :             22.469ns  (required time - arrival time)
  Source:                 dispp/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        16.596ns  (logic 3.295ns (19.854%)  route 13.301ns (80.146%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 48.477 - 39.683 ) 
    Source Clock Delay      (SCD):    9.254ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.639     9.254    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.478     9.732 f  dispp/sx_reg[3]/Q
                         net (fo=35, routed)          1.652    11.384    dispp/sx[3]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.296    11.680 r  dispp/vga_r[3]_i_584/O
                         net (fo=4, routed)           1.062    12.742    dispp/vga_r[3]_i_584_n_0
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.150    12.892 r  dispp/vga_r[3]_i_275/O
                         net (fo=57, routed)          2.146    15.038    dispp/vga_r[3]_i_275_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.376    15.414 r  dispp/vga_r[3]_i_99/O
                         net (fo=16, routed)          1.840    17.254    dispp/vga_r[3]_i_99_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.332    17.586 r  dispp/vga_r[3]_i_514/O
                         net (fo=1, routed)           0.000    17.586    dispp/vga_r[3]_i_514_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.836 r  dispp/vga_r_reg[3]_i_229/O[2]
                         net (fo=11, routed)          1.213    19.049    dispp/vga_r_reg[3]_i_229_n_5
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.301    19.350 r  dispp/vga_r[3]_i_522/O
                         net (fo=1, routed)           0.602    19.952    dispp/vga_r[3]_i_522_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.124    20.076 r  dispp/vga_r[3]_i_236/O
                         net (fo=1, routed)           0.526    20.602    dispp/vga_r[3]_i_236_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.726 r  dispp/vga_r[3]_i_83/O
                         net (fo=1, routed)           0.979    21.705    dispp/vga_r[3]_i_83_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.829 r  dispp/vga_r[3]_i_31/O
                         net (fo=1, routed)           0.000    21.829    dispp/vga_r[3]_i_31_n_0
    SLICE_X10Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    22.038 r  dispp/vga_r_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    22.038    dispp/vga_r_reg[3]_i_15_n_0
    SLICE_X10Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    22.126 r  dispp/vga_r_reg[3]_i_7/O
                         net (fo=1, routed)           1.322    23.447    dispp/vga_r_reg[3]_i_7_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.319    23.766 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           1.057    24.823    dispp/vga_r[3]_i_4_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124    24.947 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.902    25.850    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.014    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683    44.788    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.871 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.794    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.885 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.592    48.477    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.492    48.969    
                         clock uncertainty           -0.221    48.748    
    SLICE_X5Y67          FDRE (Setup_fdre_C_R)       -0.429    48.319    draww/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         48.319    
                         arrival time                         -25.850    
  -------------------------------------------------------------------
                         slack                                 22.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dispp/sy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.574%)  route 0.155ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.597     2.864    dispp/clk_pix
    SLICE_X7Y64          FDRE                                         r  dispp/sy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     3.005 r  dispp/sy_reg[5]/Q
                         net (fo=12, routed)          0.155     3.160    dispp/sy[5]
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.045     3.205 r  dispp/sy[7]_i_1/O
                         net (fo=1, routed)           0.000     3.205    dispp/sy[7]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  dispp/sy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.867     3.712    dispp/clk_pix
    SLICE_X6Y64          FDRE                                         r  dispp/sy_reg[7]/C
                         clock pessimism             -0.834     2.877    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.120     2.997    dispp/sy_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dispp/sy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.597     2.864    dispp/clk_pix
    SLICE_X7Y64          FDRE                                         r  dispp/sy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     3.005 r  dispp/sy_reg[5]/Q
                         net (fo=12, routed)          0.159     3.164    dispp/sy[5]
    SLICE_X6Y64          LUT5 (Prop_lut5_I3_O)        0.045     3.209 r  dispp/sy[8]_i_1/O
                         net (fo=1, routed)           0.000     3.209    dispp/sy[8]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  dispp/sy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.867     3.712    dispp/clk_pix
    SLICE_X6Y64          FDRE                                         r  dispp/sy_reg[8]/C
                         clock pessimism             -0.834     2.877    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121     2.998    dispp/sy_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dispp/sx_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.569     2.836    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     3.000 r  dispp/sx_reg[1]_rep__0/Q
                         net (fo=96, routed)          0.106     3.107    dispp/sx_reg[1]_rep__0_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I2_O)        0.045     3.152 r  dispp/sx[5]_i_1/O
                         net (fo=1, routed)           0.000     3.152    dispp/sx[5]_i_1_n_0
    SLICE_X9Y63          FDRE                                         r  dispp/sx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.839     3.684    dispp/clk_pix
    SLICE_X9Y63          FDRE                                         r  dispp/sx_reg[5]/C
                         clock pessimism             -0.834     2.849    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.091     2.940    dispp/sx_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dispp/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.124%)  route 0.140ns (42.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.596     2.863    dispp/clk_pix
    SLICE_X7Y66          FDRE                                         r  dispp/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     3.004 r  dispp/sy_reg[0]/Q
                         net (fo=63, routed)          0.140     3.144    dispp/sy[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.045     3.189 r  dispp/sy[3]_i_1/O
                         net (fo=1, routed)           0.000     3.189    dispp/sy[3]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  dispp/sy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.865     3.710    dispp/clk_pix
    SLICE_X7Y66          FDRE                                         r  dispp/sy_reg[3]/C
                         clock pessimism             -0.846     2.863    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.092     2.955    dispp/sy_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dispp/sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.189ns (46.866%)  route 0.214ns (53.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.569     2.836    dispp/clk_pix
    SLICE_X9Y63          FDRE                                         r  dispp/sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     2.977 r  dispp/sx_reg[5]/Q
                         net (fo=28, routed)          0.214     3.192    dispp/sx[5]
    SLICE_X10Y64         LUT5 (Prop_lut5_I2_O)        0.048     3.240 r  dispp/sx[8]_i_1/O
                         net (fo=1, routed)           0.000     3.240    dispp/sx[8]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  dispp/sx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.839     3.684    dispp/clk_pix
    SLICE_X10Y64         FDRE                                         r  dispp/sx_reg[8]/C
                         clock pessimism             -0.811     2.872    
    SLICE_X10Y64         FDRE (Hold_fdre_C_D)         0.131     3.003    dispp/sx_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dispp/sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.467%)  route 0.214ns (53.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.569     2.836    dispp/clk_pix
    SLICE_X9Y63          FDRE                                         r  dispp/sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     2.977 r  dispp/sx_reg[5]/Q
                         net (fo=28, routed)          0.214     3.192    dispp/sx[5]
    SLICE_X10Y64         LUT4 (Prop_lut4_I2_O)        0.045     3.237 r  dispp/sx[7]_i_1/O
                         net (fo=1, routed)           0.000     3.237    dispp/sx[7]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  dispp/sx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.839     3.684    dispp/clk_pix
    SLICE_X10Y64         FDRE                                         r  dispp/sx_reg[7]/C
                         clock pessimism             -0.811     2.872    
    SLICE_X10Y64         FDRE (Hold_fdre_C_D)         0.120     2.992    dispp/sx_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clkk/locked_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            clkk/clk_locked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.596     2.863    clkk/clk_pix
    SLICE_X3Y67          FDRE                                         r  clkk/locked_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     3.004 r  clkk/locked_sync_0_reg/Q
                         net (fo=1, routed)           0.176     3.181    clkk/locked_sync_0
    SLICE_X3Y67          FDRE                                         r  clkk/clk_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.867     3.712    clkk/clk_pix
    SLICE_X3Y67          FDRE                                         r  clkk/clk_locked_reg/C
                         clock pessimism             -0.848     2.863    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.070     2.933    clkk/clk_locked_reg
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.569     2.836    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     3.000 r  dispp/sx_reg[1]/Q
                         net (fo=7, routed)           0.160     3.160    dispp/sx[1]
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.045     3.205 r  dispp/sx[1]_i_1/O
                         net (fo=1, routed)           0.000     3.205    dispp/sx[1]_i_1_n_0
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.839     3.684    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[1]/C
                         clock pessimism             -0.847     2.836    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.121     2.957    dispp/sx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dispp/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.569     2.836    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     3.000 r  dispp/sx_reg[1]/Q
                         net (fo=7, routed)           0.161     3.161    dispp/sx[1]
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.045     3.206 r  dispp/sx[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     3.206    dispp/sx[1]_rep_i_1_n_0
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.839     3.684    dispp/clk_pix
    SLICE_X8Y63          FDRE                                         r  dispp/sx_reg[1]_rep/C
                         clock pessimism             -0.847     2.836    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.121     2.957    dispp/sx_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dispp/sy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.516%)  route 0.182ns (49.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.597     2.864    dispp/clk_pix
    SLICE_X5Y65          FDRE                                         r  dispp/sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     3.005 f  dispp/sy_reg[9]/Q
                         net (fo=12, routed)          0.182     3.188    dispp/sy[9]
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.045     3.233 r  dispp/sy[0]_i_1/O
                         net (fo=1, routed)           0.000     3.233    dispp/sy[0]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  dispp/sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.865     3.710    dispp/clk_pix
    SLICE_X7Y66          FDRE                                         r  dispp/sy_reg[0]/C
                         clock pessimism             -0.832     2.877    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.091     2.968    dispp/sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_unbuf
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clkk/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y1    clkk/bufg_clk/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y67      clkk/clk_locked_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y67      clkk/locked_sync_0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X10Y63     dispp/sx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X8Y66      dispp/sx_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X8Y62      dispp/sx_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X8Y65      dispp/sx_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X8Y63      dispp/sx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X8Y63      dispp/sx_reg[1]_rep/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X0Y0  clkk/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y67      clkk/clk_locked_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y67      clkk/clk_locked_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y67      clkk/locked_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y67      clkk/locked_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y63     dispp/sx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y63     dispp/sx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y66      dispp/sx_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y66      dispp/sx_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y62      dispp/sx_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y62      dispp/sx_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y67      clkk/clk_locked_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y67      clkk/clk_locked_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y67      clkk/locked_sync_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y67      clkk/locked_sync_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y63     dispp/sx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y63     dispp/sx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y66      dispp/sx_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y66      dispp/sx_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y62      dispp/sx_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y62      dispp/sx_reg[0]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_pix_unbuf

Setup :           21  Failing Endpoints,  Worst Slack       -8.326ns,  Total Violation     -125.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.326ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        11.047ns  (logic 1.743ns (15.778%)  route 9.304ns (84.222%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 1238.955 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.886  1243.431    blackjack/vga_r[3]_i_13_n_0_alias
    SLICE_X7Y65          LUT6 (Prop_lut6_I4_O)        0.124  1243.555 r  blackjack/vga_b[3]_i_1_comp_1/O
                         net (fo=1, routed)           2.812  1246.368    draww/SR[2]
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.593  1238.954    draww/CLK
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/C
                         clock pessimism              0.180  1239.135    
                         clock uncertainty           -0.569  1238.566    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524  1238.042    draww/vga_b_reg[3]
  -------------------------------------------------------------------
                         required time                       1238.042    
                         arrival time                       -1246.368    
  -------------------------------------------------------------------
                         slack                                 -8.326    

Slack (VIOLATED) :        -8.243ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        11.060ns  (logic 1.743ns (15.759%)  route 9.317ns (84.241%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 1238.956 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.902  1243.448    blackjack/vga_r[3]_i_13_n_0_alias
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124  1243.572 r  blackjack/vga_b[2]_i_1_comp_1/O
                         net (fo=1, routed)           2.809  1246.381    draww/SR[1]
    SLICE_X4Y65          FDRE                                         r  draww/vga_b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594  1238.955    draww/CLK
    SLICE_X4Y65          FDRE                                         r  draww/vga_b_reg[2]/C
                         clock pessimism              0.180  1239.135    
                         clock uncertainty           -0.569  1238.567    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.429  1238.138    draww/vga_b_reg[2]
  -------------------------------------------------------------------
                         required time                       1238.138    
                         arrival time                       -1246.381    
  -------------------------------------------------------------------
                         slack                                 -8.243    

Slack (VIOLATED) :        -8.122ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        10.939ns  (logic 1.743ns (15.934%)  route 9.196ns (84.066%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 1238.956 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.920  1243.466    dispp/vga_r[3]_i_13_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124  1243.590 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670  1246.260    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594  1238.955    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/C
                         clock pessimism              0.180  1239.135    
                         clock uncertainty           -0.569  1238.567    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429  1238.138    draww/vga_b_reg[0]
  -------------------------------------------------------------------
                         required time                       1238.138    
                         arrival time                       -1246.260    
  -------------------------------------------------------------------
                         slack                                 -8.122    

Slack (VIOLATED) :        -8.122ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        10.939ns  (logic 1.743ns (15.934%)  route 9.196ns (84.066%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 1238.956 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.920  1243.466    dispp/vga_r[3]_i_13_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124  1243.590 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670  1246.260    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594  1238.955    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/C
                         clock pessimism              0.180  1239.135    
                         clock uncertainty           -0.569  1238.567    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429  1238.138    draww/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                       1238.138    
                         arrival time                       -1246.260    
  -------------------------------------------------------------------
                         slack                                 -8.122    

Slack (VIOLATED) :        -8.122ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        10.939ns  (logic 1.743ns (15.934%)  route 9.196ns (84.066%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 1238.956 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.920  1243.466    dispp/vga_r[3]_i_13_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124  1243.590 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670  1246.260    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594  1238.955    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/C
                         clock pessimism              0.180  1239.135    
                         clock uncertainty           -0.569  1238.567    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429  1238.138    draww/vga_r_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1238.138    
                         arrival time                       -1246.260    
  -------------------------------------------------------------------
                         slack                                 -8.122    

Slack (VIOLATED) :        -8.122ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        10.939ns  (logic 1.743ns (15.934%)  route 9.196ns (84.066%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 1238.956 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.920  1243.466    dispp/vga_r[3]_i_13_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124  1243.590 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670  1246.260    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594  1238.955    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/C
                         clock pessimism              0.180  1239.135    
                         clock uncertainty           -0.569  1238.567    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429  1238.138    draww/vga_r_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1238.138    
                         arrival time                       -1246.260    
  -------------------------------------------------------------------
                         slack                                 -8.122    

Slack (VIOLATED) :        -8.122ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        10.939ns  (logic 1.743ns (15.934%)  route 9.196ns (84.066%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 1238.956 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.920  1243.466    dispp/vga_r[3]_i_13_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124  1243.590 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670  1246.260    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594  1238.955    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/C
                         clock pessimism              0.180  1239.135    
                         clock uncertainty           -0.569  1238.567    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429  1238.138    draww/vga_r_reg[1]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                       1238.138    
                         arrival time                       -1246.260    
  -------------------------------------------------------------------
                         slack                                 -8.122    

Slack (VIOLATED) :        -8.122ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        10.939ns  (logic 1.743ns (15.934%)  route 9.196ns (84.066%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 1238.956 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.920  1243.466    dispp/vga_r[3]_i_13_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124  1243.590 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670  1246.260    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594  1238.955    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_4/C
                         clock pessimism              0.180  1239.135    
                         clock uncertainty           -0.569  1238.567    
    SLICE_X7Y65          FDRE (Setup_fdre_C_R)       -0.429  1238.138    draww/vga_r_reg[1]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                       1238.138    
                         arrival time                       -1246.260    
  -------------------------------------------------------------------
                         slack                                 -8.122    

Slack (VIOLATED) :        -6.479ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        9.294ns  (logic 1.743ns (18.753%)  route 7.551ns (81.247%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 1238.953 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           1.044  1243.589    dispp/vga_r[3]_i_13_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I4_O)        0.124  1243.713 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.902  1244.615    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.592  1238.953    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/C
                         clock pessimism              0.180  1239.134    
                         clock uncertainty           -0.569  1238.565    
    SLICE_X5Y67          FDRE (Setup_fdre_C_R)       -0.429  1238.136    draww/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                       1238.136    
                         arrival time                       -1244.615    
  -------------------------------------------------------------------
                         slack                                 -6.479    

Slack (VIOLATED) :        -6.479ns  (required time - arrival time)
  Source:                 blackjack/dealer_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.159ns  (clk_pix_unbuf rise@1230.159ns - sys_clk_pin rise@1230.000ns)
  Data Path Delay:        9.294ns  (logic 1.743ns (18.753%)  route 7.551ns (81.247%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 1238.953 - 1230.159 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 1235.321 - 1230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1230.000  1230.000 r  
    E3                                                0.000  1230.000 r  clk (IN)
                         net (fo=0)                   0.000  1230.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1231.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025  1233.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1233.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.718  1235.321    blackjack/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  blackjack/dealer_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456  1235.777 r  blackjack/dealer_score_reg[1]/Q
                         net (fo=18, routed)          1.214  1236.990    blackjack/dealer_score[1]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.124  1237.114 f  blackjack/vga_r[3]_i_775/O
                         net (fo=8, routed)           1.073  1238.187    blackjack/bitmap/dealer_ones[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124  1238.311 r  blackjack/vga_r[3]_i_772/O
                         net (fo=1, routed)           0.000  1238.311    blackjack/vga_r[3]_i_772_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I1_O)      0.245  1238.556 r  blackjack/vga_r_reg[3]_i_448/O
                         net (fo=2, routed)           0.927  1239.484    dispp/vga_r[3]_i_72_1
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.298  1239.781 r  dispp/vga_r[3]_i_203/O
                         net (fo=1, routed)           0.838  1240.620    dispp/vga_r[3]_i_203_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.124  1240.744 r  dispp/vga_r[3]_i_72/O
                         net (fo=1, routed)           0.789  1241.533    dispp/vga_r[3]_i_72_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.124  1241.657 r  dispp/vga_r[3]_i_28/O
                         net (fo=1, routed)           0.764  1242.421    dispp/vga_r[3]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124  1242.545 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           1.044  1243.589    dispp/vga_r[3]_i_13_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I4_O)        0.124  1243.713 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.902  1244.615    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                   1230.159  1230.159 r  
    E3                                                0.000  1230.159 r  clk (IN)
                         net (fo=0)                   0.000  1230.159    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1231.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1233.490    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1233.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683  1235.264    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1235.347 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1237.270    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1237.361 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.592  1238.953    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.180  1239.134    
                         clock uncertainty           -0.569  1238.565    
    SLICE_X5Y67          FDRE (Setup_fdre_C_R)       -0.429  1238.136    draww/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1238.136    
                         arrival time                       -1244.615    
  -------------------------------------------------------------------
                         slack                                 -6.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 blackjack/win_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.246ns (8.647%)  route 2.599ns (91.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.599     1.518    blackjack/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  blackjack/win_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  blackjack/win_reg_reg/Q
                         net (fo=13, routed)          1.314     2.980    blackjack/win
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.098     3.078 r  blackjack/vga_b[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.285     4.363    draww/SR[2]
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.865     3.710    draww/CLK
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/C
                         clock pessimism             -0.245     3.464    
                         clock uncertainty            0.569     4.033    
    SLICE_X6Y66          FDRE (Hold_fdre_C_R)         0.009     4.042    draww/vga_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.042    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 blackjack/lose_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.186ns (6.370%)  route 2.734ns (93.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.599     1.518    blackjack/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  blackjack/lose_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  blackjack/lose_reg_reg/Q
                         net (fo=12, routed)          1.318     2.977    blackjack/lose
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.045     3.022 r  blackjack/vga_r[3]_i_2/O
                         net (fo=2, routed)           1.416     4.438    draww/vga_r_reg[3]_1
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]/C
                         clock pessimism             -0.245     3.463    
                         clock uncertainty            0.569     4.032    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.066     4.098    draww/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.098    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 blackjack/draw_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[1]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.209ns (7.129%)  route 2.723ns (92.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.599     1.518    blackjack/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  blackjack/draw_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  blackjack/draw_reg_reg/Q
                         net (fo=11, routed)          1.396     3.078    blackjack/draw
    SLICE_X6Y65          LUT3 (Prop_lut3_I0_O)        0.045     3.123 r  blackjack/vga_r[1]_i_1/O
                         net (fo=5, routed)           1.327     4.450    draww/vga_r_reg[1]_0
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.866     3.711    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/C
                         clock pessimism             -0.245     3.465    
                         clock uncertainty            0.569     4.034    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.075     4.109    draww/vga_r_reg[1]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -4.109    
                         arrival time                           4.450    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 blackjack/lose_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.186ns (6.370%)  route 2.734ns (93.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.599     1.518    blackjack/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  blackjack/lose_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  blackjack/lose_reg_reg/Q
                         net (fo=12, routed)          1.318     2.977    blackjack/lose
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.045     3.022 r  blackjack/vga_r[3]_i_2/O
                         net (fo=2, routed)           1.416     4.438    draww/vga_r_reg[3]_1
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     3.463    
                         clock uncertainty            0.569     4.032    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.063     4.095    draww/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.095    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 blackjack/user_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.366ns (12.710%)  route 2.514ns (87.290%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.596     1.515    blackjack/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  blackjack/user_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  blackjack/user_score_reg[0]/Q
                         net (fo=17, routed)          0.557     2.213    blackjack/Q[0]
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.045     2.258 r  blackjack/vga_r[3]_i_195/O
                         net (fo=1, routed)           0.289     2.547    blackjack/vga_r[3]_i_195_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.045     2.592 r  blackjack/vga_r[3]_i_68/O
                         net (fo=1, routed)           0.386     2.978    dispp/vga_r[3]_i_13_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.045     3.023 r  dispp/vga_r[3]_i_27/O
                         net (fo=1, routed)           0.428     3.450    dispp/vga_r[3]_i_27_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.045     3.495 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.515     4.010    dispp/vga_r[3]_i_13_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I4_O)        0.045     4.055 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.340     4.395    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/C
                         clock pessimism             -0.245     3.463    
                         clock uncertainty            0.569     4.032    
    SLICE_X5Y67          FDRE (Hold_fdre_C_R)        -0.018     4.014    draww/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.014    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 blackjack/user_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.366ns (12.710%)  route 2.514ns (87.290%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.596     1.515    blackjack/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  blackjack/user_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  blackjack/user_score_reg[0]/Q
                         net (fo=17, routed)          0.557     2.213    blackjack/Q[0]
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.045     2.258 r  blackjack/vga_r[3]_i_195/O
                         net (fo=1, routed)           0.289     2.547    blackjack/vga_r[3]_i_195_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.045     2.592 r  blackjack/vga_r[3]_i_68/O
                         net (fo=1, routed)           0.386     2.978    dispp/vga_r[3]_i_13_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.045     3.023 r  dispp/vga_r[3]_i_27/O
                         net (fo=1, routed)           0.428     3.450    dispp/vga_r[3]_i_27_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.045     3.495 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.515     4.010    dispp/vga_r[3]_i_13_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I4_O)        0.045     4.055 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.340     4.395    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     3.463    
                         clock uncertainty            0.569     4.032    
    SLICE_X5Y67          FDRE (Hold_fdre_C_R)        -0.018     4.014    draww/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.014    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 blackjack/user_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.366ns (12.710%)  route 2.514ns (87.290%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.596     1.515    blackjack/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  blackjack/user_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  blackjack/user_score_reg[0]/Q
                         net (fo=17, routed)          0.557     2.213    blackjack/Q[0]
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.045     2.258 r  blackjack/vga_r[3]_i_195/O
                         net (fo=1, routed)           0.289     2.547    blackjack/vga_r[3]_i_195_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.045     2.592 r  blackjack/vga_r[3]_i_68/O
                         net (fo=1, routed)           0.386     2.978    dispp/vga_r[3]_i_13_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.045     3.023 r  dispp/vga_r[3]_i_27/O
                         net (fo=1, routed)           0.428     3.450    dispp/vga_r[3]_i_27_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.045     3.495 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.515     4.010    dispp/vga_r[3]_i_13_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I4_O)        0.045     4.055 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.340     4.395    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]/C
                         clock pessimism             -0.245     3.463    
                         clock uncertainty            0.569     4.032    
    SLICE_X5Y67          FDRE (Hold_fdre_C_R)        -0.018     4.014    draww/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.014    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 blackjack/user_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_r_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.366ns (12.710%)  route 2.514ns (87.290%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.596     1.515    blackjack/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  blackjack/user_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  blackjack/user_score_reg[0]/Q
                         net (fo=17, routed)          0.557     2.213    blackjack/Q[0]
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.045     2.258 r  blackjack/vga_r[3]_i_195/O
                         net (fo=1, routed)           0.289     2.547    blackjack/vga_r[3]_i_195_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.045     2.592 r  blackjack/vga_r[3]_i_68/O
                         net (fo=1, routed)           0.386     2.978    dispp/vga_r[3]_i_13_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.045     3.023 r  dispp/vga_r[3]_i_27/O
                         net (fo=1, routed)           0.428     3.450    dispp/vga_r[3]_i_27_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I2_O)        0.045     3.495 r  dispp/vga_r[3]_i_13/O
                         net (fo=4, routed)           0.515     4.010    dispp/vga_r[3]_i_13_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I4_O)        0.045     4.055 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.340     4.395    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     3.463    
                         clock uncertainty            0.569     4.032    
    SLICE_X5Y67          FDRE (Hold_fdre_C_R)        -0.018     4.014    draww/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.014    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 blackjack/win_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.250ns (8.635%)  route 2.645ns (91.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.599     1.518    blackjack/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  blackjack/win_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  blackjack/win_reg_reg/Q
                         net (fo=13, routed)          1.222     2.889    blackjack/win
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.102     2.991 r  blackjack/vga_g[3]_i_1/O
                         net (fo=2, routed)           1.423     4.414    draww/vga_g_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/C
                         clock pessimism             -0.245     3.463    
                         clock uncertainty            0.569     4.032    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)        -0.001     4.031    draww/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.031    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 blackjack/win_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.250ns (8.635%)  route 2.645ns (91.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.569ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.599     1.518    blackjack/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  blackjack/win_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  blackjack/win_reg_reg/Q
                         net (fo=13, routed)          1.222     2.889    blackjack/win
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.102     2.991 r  blackjack/vga_g[3]_i_1/O
                         net (fo=2, routed)           1.423     4.414    draww/vga_g_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     3.463    
                         clock uncertainty            0.569     4.032    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)        -0.003     4.029    draww/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  0.385    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.015ns  (logic 4.557ns (41.371%)  route 6.458ns (58.629%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  temp/FSM_sequential_state_reg_reg[2]/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  temp/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          1.688     2.166    temp/state_reg__0[2]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.321     2.487 f  temp/SDA_IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.770     7.257    SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.758    11.015 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.015    SDA
    C15                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/FSM_sequential_state_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 1.623ns (24.230%)  route 5.075ns (75.770%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  temp/FSM_sequential_state_reg_reg[2]/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  temp/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          0.908     1.386    temp/state_reg__0[2]
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.323     1.709 r  temp/tMSB[5]_i_2/O
                         net (fo=3, routed)           0.452     2.161    temp/tMSB[5]_i_2_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.326     2.487 r  temp/FSM_sequential_state_reg[4]_i_39/O
                         net (fo=1, routed)           0.667     3.154    temp/FSM_sequential_state_reg[4]_i_39_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  temp/FSM_sequential_state_reg[4]_i_25/O
                         net (fo=1, routed)           0.847     4.126    temp/FSM_sequential_state_reg[4]_i_25_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  temp/FSM_sequential_state_reg[4]_i_10/O
                         net (fo=1, routed)           0.807     5.057    temp/FSM_sequential_state_reg[4]_i_10_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  temp/FSM_sequential_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.665     5.846    temp/FSM_sequential_state_reg[4]_i_4_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.970 r  temp/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.729     6.698    temp/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  temp/FSM_sequential_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/FSM_sequential_state_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 1.623ns (24.773%)  route 4.929ns (75.227%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  temp/FSM_sequential_state_reg_reg[2]/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  temp/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          0.908     1.386    temp/state_reg__0[2]
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.323     1.709 r  temp/tMSB[5]_i_2/O
                         net (fo=3, routed)           0.452     2.161    temp/tMSB[5]_i_2_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.326     2.487 r  temp/FSM_sequential_state_reg[4]_i_39/O
                         net (fo=1, routed)           0.667     3.154    temp/FSM_sequential_state_reg[4]_i_39_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  temp/FSM_sequential_state_reg[4]_i_25/O
                         net (fo=1, routed)           0.847     4.126    temp/FSM_sequential_state_reg[4]_i_25_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  temp/FSM_sequential_state_reg[4]_i_10/O
                         net (fo=1, routed)           0.807     5.057    temp/FSM_sequential_state_reg[4]_i_10_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  temp/FSM_sequential_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.665     5.846    temp/FSM_sequential_state_reg[4]_i_4_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.970 r  temp/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.582     6.552    temp/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  temp/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/FSM_sequential_state_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 1.623ns (24.773%)  route 4.929ns (75.227%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  temp/FSM_sequential_state_reg_reg[2]/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  temp/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          0.908     1.386    temp/state_reg__0[2]
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.323     1.709 r  temp/tMSB[5]_i_2/O
                         net (fo=3, routed)           0.452     2.161    temp/tMSB[5]_i_2_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.326     2.487 r  temp/FSM_sequential_state_reg[4]_i_39/O
                         net (fo=1, routed)           0.667     3.154    temp/FSM_sequential_state_reg[4]_i_39_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  temp/FSM_sequential_state_reg[4]_i_25/O
                         net (fo=1, routed)           0.847     4.126    temp/FSM_sequential_state_reg[4]_i_25_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  temp/FSM_sequential_state_reg[4]_i_10/O
                         net (fo=1, routed)           0.807     5.057    temp/FSM_sequential_state_reg[4]_i_10_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  temp/FSM_sequential_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.665     5.846    temp/FSM_sequential_state_reg[4]_i_4_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.970 r  temp/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.582     6.552    temp/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  temp/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/FSM_sequential_state_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 1.623ns (24.773%)  route 4.929ns (75.227%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  temp/FSM_sequential_state_reg_reg[2]/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  temp/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          0.908     1.386    temp/state_reg__0[2]
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.323     1.709 r  temp/tMSB[5]_i_2/O
                         net (fo=3, routed)           0.452     2.161    temp/tMSB[5]_i_2_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.326     2.487 r  temp/FSM_sequential_state_reg[4]_i_39/O
                         net (fo=1, routed)           0.667     3.154    temp/FSM_sequential_state_reg[4]_i_39_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  temp/FSM_sequential_state_reg[4]_i_25/O
                         net (fo=1, routed)           0.847     4.126    temp/FSM_sequential_state_reg[4]_i_25_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  temp/FSM_sequential_state_reg[4]_i_10/O
                         net (fo=1, routed)           0.807     5.057    temp/FSM_sequential_state_reg[4]_i_10_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  temp/FSM_sequential_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.665     5.846    temp/FSM_sequential_state_reg[4]_i_4_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.970 r  temp/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.582     6.552    temp/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  temp/FSM_sequential_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/FSM_sequential_state_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 1.623ns (24.773%)  route 4.929ns (75.227%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  temp/FSM_sequential_state_reg_reg[2]/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  temp/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          0.908     1.386    temp/state_reg__0[2]
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.323     1.709 r  temp/tMSB[5]_i_2/O
                         net (fo=3, routed)           0.452     2.161    temp/tMSB[5]_i_2_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.326     2.487 r  temp/FSM_sequential_state_reg[4]_i_39/O
                         net (fo=1, routed)           0.667     3.154    temp/FSM_sequential_state_reg[4]_i_39_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  temp/FSM_sequential_state_reg[4]_i_25/O
                         net (fo=1, routed)           0.847     4.126    temp/FSM_sequential_state_reg[4]_i_25_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.250 r  temp/FSM_sequential_state_reg[4]_i_10/O
                         net (fo=1, routed)           0.807     5.057    temp/FSM_sequential_state_reg[4]_i_10_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  temp/FSM_sequential_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.665     5.846    temp/FSM_sequential_state_reg[4]_i_4_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.970 r  temp/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.582     6.552    temp/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  temp/FSM_sequential_state_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            temp/tMSB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 1.732ns (26.548%)  route 4.792ns (73.452%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=10, routed)          4.079     5.563    temp/SDA_IBUF
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.687 r  temp/tLSB[5]_i_2/O
                         net (fo=3, routed)           0.713     6.400    temp/tLSB[5]_i_2_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.524 r  temp/tMSB[1]_i_1/O
                         net (fo=1, routed)           0.000     6.524    temp/tMSB[1]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  temp/tMSB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            temp/tLSB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.478ns  (logic 1.732ns (26.740%)  route 4.745ns (73.260%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=10, routed)          4.079     5.563    temp/SDA_IBUF
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.687 r  temp/tLSB[5]_i_2/O
                         net (fo=3, routed)           0.667     6.354    temp/tLSB[5]_i_2_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.478 r  temp/tLSB[5]_i_1/O
                         net (fo=1, routed)           0.000     6.478    temp/tLSB[5]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  temp/tLSB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            temp/tLSB_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 1.608ns (25.592%)  route 4.676ns (74.408%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=10, routed)          4.676     6.160    temp/SDA_IBUF
    SLICE_X15Y45         LUT6 (Prop_lut6_I2_O)        0.124     6.284 r  temp/tLSB[7]_i_1/O
                         net (fo=1, routed)           0.000     6.284    temp/tLSB[7]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  temp/tLSB_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            temp/tMSB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 1.935ns (30.811%)  route 4.345ns (69.189%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=10, routed)          4.079     5.563    temp/SDA_IBUF
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.119     5.682 r  temp/tMSB[2]_i_2/O
                         net (fo=1, routed)           0.267     5.948    temp/tMSB[2]_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.332     6.280 r  temp/tMSB[2]_i_1/O
                         net (fo=1, routed)           0.000     6.280    temp/tMSB[2]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  temp/tMSB_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp/tMSB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/temp_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.042%)  route 0.125ns (46.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE                         0.000     0.000 r  temp/tMSB_reg[2]/C
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp/tMSB_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    temp/tMSB[2]
    SLICE_X14Y46         FDRE                                         r  temp/temp_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/tMSB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/temp_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.560%)  route 0.132ns (48.440%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE                         0.000     0.000 r  temp/tMSB_reg[1]/C
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp/tMSB_reg[1]/Q
                         net (fo=2, routed)           0.132     0.273    temp/tMSB[1]
    SLICE_X14Y46         FDRE                                         r  temp/temp_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/st_dpsec_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch/st_dpsec_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.848%)  route 0.115ns (38.152%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE                         0.000     0.000 r  stopwatch/st_dpsec_reg[2]/C
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch/st_dpsec_reg[2]/Q
                         net (fo=11, routed)          0.115     0.256    stopwatch/st_dpsec[2]
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  stopwatch/st_dpsec[6]_i_2/O
                         net (fo=1, routed)           0.000     0.301    stopwatch/st_dpsec[6]_i_2_n_0
    SLICE_X4Y53          FDCE                                         r  stopwatch/st_dpsec_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/tLSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/temp_frac_data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.892%)  route 0.166ns (54.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE                         0.000     0.000 r  temp/tLSB_reg[4]/C
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp/tLSB_reg[4]/Q
                         net (fo=2, routed)           0.166     0.307    temp/p_0_in[1]
    SLICE_X12Y46         FDRE                                         r  temp/temp_frac_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/tMSB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/temp_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.486%)  route 0.169ns (54.514%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE                         0.000     0.000 r  temp/tMSB_reg[3]/C
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp/tMSB_reg[3]/Q
                         net (fo=2, routed)           0.169     0.310    temp/tMSB[3]
    SLICE_X13Y46         FDRE                                         r  temp/temp_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm/alarm_hour_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alarm/alarm_set_hour_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.148ns (47.002%)  route 0.167ns (52.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE                         0.000     0.000 r  alarm/alarm_hour_reg[4]/C
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  alarm/alarm_hour_reg[4]/Q
                         net (fo=10, routed)          0.167     0.315    alarm/alarm_hour__0[4]
    SLICE_X6Y55          FDRE                                         r  alarm/alarm_set_hour_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/clk_reg_10kHz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE                         0.000     0.000 r  temp/counter_reg[0]/C
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp/counter_reg[0]/Q
                         net (fo=6, routed)           0.131     0.272    temp/counter[0]
    SLICE_X0Y147         LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  temp/clk_reg_10kHz_i_1/O
                         net (fo=1, routed)           0.000     0.317    temp/clk_reg_10kHz_i_1_n_0
    SLICE_X0Y147         FDRE                                         r  temp/clk_reg_10kHz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/temp_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE                         0.000     0.000 r  temp/tMSB_reg[5]/C
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp/tMSB_reg[5]/Q
                         net (fo=2, routed)           0.176     0.317    temp/tMSB[5]
    SLICE_X13Y46         FDRE                                         r  temp/temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp/temp_data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.352%)  route 0.184ns (56.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE                         0.000     0.000 r  temp/tMSB_reg[6]/C
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp/tMSB_reg[6]/Q
                         net (fo=2, routed)           0.184     0.325    temp/tMSB[6]
    SLICE_X14Y46         FDRE                                         r  temp/temp_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/st_dpsec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch/st_dpsec_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.588%)  route 0.143ns (43.412%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE                         0.000     0.000 r  stopwatch/st_dpsec_reg[0]/C
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch/st_dpsec_reg[0]/Q
                         net (fo=7, routed)           0.143     0.284    stopwatch/st_dpsec[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  stopwatch/st_dpsec[4]_i_1/O
                         net (fo=1, routed)           0.000     0.329    stopwatch/st_dpsec[4]_i_1_n_0
    SLICE_X5Y53          FDCE                                         r  stopwatch/st_dpsec_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkk/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkk/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)    25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    26.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    28.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    28.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809    30.412    clkk/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    30.500 f  clkk/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    30.514    clkk/clk_fb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clkk/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkk/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkk/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.599    clkk/clk_fb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clkk/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pix_unbuf
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 draww/vga_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.526ns  (logic 4.140ns (39.337%)  route 6.385ns (60.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.713     9.328    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.419     9.747 r  draww/vga_g_reg[3]/Q
                         net (fo=1, routed)           6.385    16.132    VGA_G_OBUF[2]
    A6                   OBUF (Prop_obuf_I_O)         3.721    19.853 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.853    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[1]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.473ns  (logic 4.139ns (39.518%)  route 6.334ns (60.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.715     9.330    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.419     9.749 r  draww/vga_r_reg[1]_lopt_replica_3/Q
                         net (fo=1, routed)           6.334    16.083    lopt_8
    A5                   OBUF (Prop_obuf_I_O)         3.720    19.802 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.802    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 4.003ns (38.248%)  route 6.463ns (61.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.715     9.330    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  draww/vga_b_reg[0]/Q
                         net (fo=1, routed)           6.463    16.248    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    19.795 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.795    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.442ns  (logic 3.991ns (38.220%)  route 6.451ns (61.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.713     9.328    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     9.784 r  draww/vga_r_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.451    16.235    lopt_13
    C5                   OBUF (Prop_obuf_I_O)         3.535    19.770 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.770    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.285ns  (logic 4.145ns (40.303%)  route 6.140ns (59.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.715     9.330    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.419     9.749 r  draww/vga_r_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           6.140    15.889    lopt_6
    C7                   OBUF (Prop_obuf_I_O)         3.726    19.615 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.615    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 3.979ns (38.912%)  route 6.247ns (61.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.715     9.330    draww/CLK
    SLICE_X4Y65          FDRE                                         r  draww/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  draww/vga_b_reg[2]/Q
                         net (fo=1, routed)           6.247    16.033    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    19.556 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.556    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.206ns  (logic 4.070ns (39.875%)  route 6.136ns (60.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.714     9.329    draww/CLK
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     9.847 r  draww/vga_b_reg[3]/Q
                         net (fo=1, routed)           6.136    15.983    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    19.534 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.534    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.176ns  (logic 4.004ns (39.350%)  route 6.172ns (60.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.715     9.330    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  draww/vga_r_reg[1]/Q
                         net (fo=1, routed)           6.172    15.957    VGA_B_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    19.506 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.506    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 3.994ns (39.504%)  route 6.117ns (60.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.715     9.330    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     9.786 r  draww/vga_r_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           6.117    15.902    lopt_7
    C6                   OBUF (Prop_obuf_I_O)         3.538    19.440 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.440    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_g_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 4.002ns (39.699%)  route 6.079ns (60.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.809     5.412    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.500 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.518    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.614 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.713     9.328    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     9.784 r  draww/vga_g_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.079    15.863    lopt_11
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.409 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.409    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 draww/vga_vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.430ns (58.014%)  route 1.035ns (41.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.567     2.834    draww/CLK
    SLICE_X8Y67          FDRE                                         r  draww/vga_vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     2.998 r  draww/vga_vs_reg/Q
                         net (fo=1, routed)           1.035     4.033    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     5.299 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     5.299    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.000ns  (logic 1.406ns (46.874%)  route 1.594ns (53.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.569     2.836    draww/CLK
    SLICE_X9Y65          FDRE                                         r  draww/vga_hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     2.977 r  draww/vga_hs_reg/Q
                         net (fo=1, routed)           1.594     4.571    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     5.836 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     5.836    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.793ns  (logic 1.433ns (37.785%)  route 2.360ns (62.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.595     2.862    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.128     2.990 r  draww/vga_r_reg[3]/Q
                         net (fo=1, routed)           2.360     5.350    VGA_R_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.305     6.655 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.655    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[1]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.795ns  (logic 1.435ns (37.824%)  route 2.360ns (62.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.597     2.864    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.128     2.992 r  draww/vga_r_reg[1]_lopt_replica_4/Q
                         net (fo=1, routed)           2.360     5.352    lopt_9
    A3                   OBUF (Prop_obuf_I_O)         1.307     6.659 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.659    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_g_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.810ns  (logic 1.388ns (36.428%)  route 2.422ns (63.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.595     2.862    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     3.003 r  draww/vga_g_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.422     5.426    lopt_11
    B6                   OBUF (Prop_obuf_I_O)         1.247     6.673 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.673    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.846ns  (logic 1.380ns (35.885%)  route 2.466ns (64.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.597     2.864    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     3.005 r  draww/vga_r_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           2.466     5.471    lopt_7
    C6                   OBUF (Prop_obuf_I_O)         1.239     6.710 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.710    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.923ns  (logic 1.365ns (34.808%)  route 2.557ns (65.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.597     2.864    draww/CLK
    SLICE_X4Y65          FDRE                                         r  draww/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141     3.005 r  draww/vga_b_reg[2]/Q
                         net (fo=1, routed)           2.557     5.563    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     6.787 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.787    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.936ns  (logic 1.390ns (35.317%)  route 2.546ns (64.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.597     2.864    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     3.005 r  draww/vga_r_reg[1]/Q
                         net (fo=1, routed)           2.546     5.551    VGA_B_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     6.800 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.800    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.944ns  (logic 1.416ns (35.905%)  route 2.528ns (64.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.596     2.863    draww/CLK
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     3.027 r  draww/vga_b_reg[3]/Q
                         net (fo=1, routed)           2.528     5.555    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     6.808 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.808    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draww/vga_r_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.965ns  (logic 1.433ns (36.139%)  route 2.532ns (63.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.624     1.544    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.242    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.268 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.597     2.864    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.128     2.992 r  draww/vga_r_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.532     5.524    lopt_6
    C7                   OBUF (Prop_obuf_I_O)         1.305     6.829 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.829    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.115ns  (logic 4.330ns (38.952%)  route 6.785ns (61.048%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.900     5.503    display/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  display/clkdiv_reg[17]/Q
                         net (fo=23, routed)          1.494     7.452    display/s[0]
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.153     7.605 r  display/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.292    12.897    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    16.618 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.618    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.010ns  (logic 4.270ns (38.784%)  route 6.740ns (61.216%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  state_reg_reg[1]/Q
                         net (fo=64, routed)          1.436     7.219    sound/t_gL/Q[1]
    SLICE_X4Y59          LUT3 (Prop_lut3_I2_O)        0.124     7.343 r  sound/t_gL/speaker_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.412     7.755    sound/t_gL/speaker_OBUF_inst_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  sound/t_gL/speaker_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.892    12.771    speaker_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.566    16.337 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    16.337    speaker
    A11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.360ns (45.952%)  route 5.128ns (54.048%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.900     5.503    display/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  display/clkdiv_reg[17]/Q
                         net (fo=23, routed)          1.637     7.596    display/s[0]
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.150     7.746 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.491    11.237    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    14.991 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.991    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.395ns  (logic 4.352ns (46.318%)  route 5.043ns (53.682%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.900     5.503    display/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  display/clkdiv_reg[17]/Q
                         net (fo=23, routed)          1.691     7.650    display/s[0]
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.152     7.802 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.353    11.154    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    14.898 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.898    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.394ns  (logic 4.360ns (46.415%)  route 5.034ns (53.585%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.724     5.327    display/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  display/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  display/digit_reg[1]/Q
                         net (fo=7, routed)           1.484     7.267    display/digit_reg_n_0_[1]
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.152     7.419 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.550    10.968    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.721 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.721    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 4.116ns (48.340%)  route 4.398ns (51.660%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.900     5.503    display/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  display/clkdiv_reg[17]/Q
                         net (fo=23, routed)          1.637     7.596    display/s[0]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.720 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.761    10.481    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    14.017 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.017    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.130ns (49.659%)  route 4.187ns (50.341%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.900     5.503    display/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  display/clkdiv_reg[17]/Q
                         net (fo=23, routed)          1.691     7.650    display/s[0]
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.124     7.774 r  display/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.496    10.269    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    13.819 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.819    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 4.117ns (49.271%)  route 4.239ns (50.729%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.724     5.327    display/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  display/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  display/digit_reg[1]/Q
                         net (fo=7, routed)           1.692     7.475    display/digit_reg_n_0_[1]
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.124     7.599 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.547    10.146    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.683 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.683    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 4.073ns (49.719%)  route 4.119ns (50.281%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.724     5.327    display/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  display/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  display/digit_reg[1]/Q
                         net (fo=7, routed)           1.484     7.267    display/digit_reg_n_0_[1]
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.124     7.391 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.635    10.026    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.519 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.519    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.132ns (52.658%)  route 3.715ns (47.342%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.900     5.503    display/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  display/clkdiv_reg[17]/Q
                         net (fo=23, routed)          1.494     7.452    display/s[0]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.576 r  display/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.221     9.797    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    13.349 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.349    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  alarm/alarm_hour[5]_i_2/O
                         net (fo=24, routed)          0.122     2.100    alarm/alarm_hour[5]_i_2_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  alarm/alarm_hour[5]_i_2/O
                         net (fo=24, routed)          0.122     2.100    alarm/alarm_hour[5]_i_2_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  alarm/alarm_hour[5]_i_2/O
                         net (fo=24, routed)          0.122     2.100    alarm/alarm_hour[5]_i_2_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  alarm/alarm_hour[5]_i_2/O
                         net (fo=24, routed)          0.122     2.100    alarm/alarm_hour[5]_i_2_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  alarm/alarm_hour[5]_i_2/O
                         net (fo=24, routed)          0.122     2.100    alarm/alarm_hour[5]_i_2_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  alarm/alarm_hour[5]_i_2/O
                         net (fo=24, routed)          0.122     2.100    alarm/alarm_hour[5]_i_2_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch/state_pause_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.186ns (30.239%)  route 0.429ns (69.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  state_reg_reg[1]/Q
                         net (fo=64, routed)          0.429     2.092    stopwatch/Q[1]
    SLICE_X4Y52          LUT4 (Prop_lut4_I0_O)        0.045     2.137 r  stopwatch/state_pause_i_1/O
                         net (fo=1, routed)           0.000     2.137    stopwatch/state_pause_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  stopwatch/state_pause_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.187ns (30.177%)  route 0.433ns (69.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.046     1.979 r  alarm/alarm_hour[5]_i_1/O
                         net (fo=6, routed)           0.163     2.142    alarm/alarm_hour[5]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.187ns (30.177%)  route 0.433ns (69.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.046     1.979 r  alarm/alarm_hour[5]_i_1/O
                         net (fo=6, routed)           0.163     2.142    alarm/alarm_hour[5]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm/alarm_hour_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.187ns (30.177%)  route 0.433ns (69.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  state_reg_reg[0]/Q
                         net (fo=93, routed)          0.269     1.933    alarm/Q[0]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.046     1.979 r  alarm/alarm_hour[5]_i_1/O
                         net (fo=6, routed)           0.163     2.142    alarm/alarm_hour[5]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  alarm/alarm_hour_reg[2]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pix_unbuf

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.943ns  (logic 5.796ns (29.063%)  route 14.147ns (70.937%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.655    15.298    dispp/vga_r[3]_i_4_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I3_O)        0.124    15.422 r  dispp/vga_r[3]_i_3_comp/O
                         net (fo=1, routed)           0.575    15.996    dispp/sy_reg[5]_0_repN
    SLICE_X9Y66          LUT5 (Prop_lut5_I4_O)        0.124    16.120 r  dispp/vga_r[3]_i_6_comp/O
                         net (fo=1, routed)           0.886    17.007    blackjack/vga_r[3]_i_6_n_0_repN_alias
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124    17.131 r  blackjack/vga_b[3]_i_1_comp_1/O
                         net (fo=1, routed)           2.812    19.943    draww/SR[2]
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.593     8.796    draww/CLK
    SLICE_X6Y66          FDRE                                         r  draww/vga_b_reg[3]/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.915ns  (logic 5.796ns (29.104%)  route 14.119ns (70.896%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 f  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 f  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 f  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 f  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 f  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 f  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.824    15.466    dispp/vga_r[3]_i_4_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  dispp/vga_r[3]_i_3_comp_3/O
                         net (fo=2, routed)           0.452    16.042    dispp/sy_reg[5]_0_repN_3
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.124    16.166 r  dispp/vga_r[3]_i_6_comp_3/O
                         net (fo=1, routed)           0.815    16.982    blackjack/vga_r[3]_i_6_n_0_alias
    SLICE_X7Y65          LUT6 (Prop_lut6_I4_O)        0.124    17.106 r  blackjack/vga_b[2]_i_1_comp_1/O
                         net (fo=1, routed)           2.809    19.915    draww/SR[1]
    SLICE_X4Y65          FDRE                                         r  draww/vga_b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594     8.797    draww/CLK
    SLICE_X4Y65          FDRE                                         r  draww/vga_b_reg[2]/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.896ns  (logic 5.672ns (30.016%)  route 13.224ns (69.984%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    15.346    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    15.470 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    16.102    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    16.226 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    18.896    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594     8.797    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.896ns  (logic 5.672ns (30.016%)  route 13.224ns (69.984%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    15.346    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    15.470 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    16.102    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    16.226 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    18.896    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594     8.797    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_r_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.896ns  (logic 5.672ns (30.016%)  route 13.224ns (69.984%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    15.346    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    15.470 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    16.102    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    16.226 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    18.896    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594     8.797    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_r_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.896ns  (logic 5.672ns (30.016%)  route 13.224ns (69.984%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    15.346    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    15.470 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    16.102    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    16.226 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    18.896    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594     8.797    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_r_reg[1]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.896ns  (logic 5.672ns (30.016%)  route 13.224ns (69.984%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    15.346    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    15.470 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    16.102    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    16.226 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    18.896    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594     8.797    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_r_reg[1]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.896ns  (logic 5.672ns (30.016%)  route 13.224ns (69.984%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.704    15.346    dispp/vga_r[3]_i_4_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I2_O)        0.124    15.470 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.632    16.102    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124    16.226 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           2.670    18.896    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.594     8.797    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_4/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.726ns  (logic 5.548ns (33.171%)  route 11.178ns (66.829%))
  Logic Levels:           20  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           1.057    15.699    dispp/vga_r[3]_i_4_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124    15.823 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.902    16.726    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.592     8.795    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.726ns  (logic 5.548ns (33.171%)  route 11.178ns (66.829%))
  Logic Levels:           20  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[0]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  temp/temp_frac_data_reg_reg[0]/Q
                         net (fo=10, routed)          1.769     2.287    temp/c_temp_frac_data[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     2.411 r  temp/vga_r[3]_i_898/O
                         net (fo=1, routed)           0.000     2.411    temp/vga_r[3]_i_898_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.944 r  temp/vga_r_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     2.944    temp/vga_r_reg[3]_i_601_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.163 r  temp/vga_r_reg[3]_i_599/O[0]
                         net (fo=27, routed)          1.185     4.348    temp/temp_frac_data_reg_reg[2]_1[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.295     4.643 r  temp/vga_r[3]_i_1064/O
                         net (fo=1, routed)           0.000     4.643    temp/vga_r[3]_i_1064_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.283 r  temp/vga_r_reg[3]_i_1000/O[3]
                         net (fo=3, routed)           0.897     6.180    temp/vga_r_reg[3]_i_1000_n_4
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.306     6.486 r  temp/vga_r[3]_i_1001/O
                         net (fo=1, routed)           0.000     6.486    temp/vga_r[3]_i_1001_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.862 r  temp/vga_r_reg[3]_i_886/CO[3]
                         net (fo=1, routed)           0.000     6.862    temp/vga_r_reg[3]_i_886_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  temp/vga_r_reg[3]_i_600/O[0]
                         net (fo=3, routed)           1.175     8.257    temp/vga_r_reg[3]_i_600_n_7
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.295     8.552 r  temp/vga_r[3]_i_994/O
                         net (fo=1, routed)           0.000     8.552    temp/vga_r[3]_i_994_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.953 r  temp/vga_r_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000     8.953    temp/vga_r_reg[3]_i_879_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.110 r  temp/vga_r_reg[3]_i_598/CO[1]
                         net (fo=13, routed)          1.169    10.279    temp/CO[0]
    SLICE_X15Y56         LUT4 (Prop_lut4_I2_O)        0.329    10.608 r  temp/vga_r[3]_i_606/O
                         net (fo=2, routed)           0.643    11.251    temp/vga_r[3]_i_606_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  temp/vga_r[3]_i_298/O
                         net (fo=1, routed)           0.000    11.375    temp/vga_r[3]_i_298_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.592 r  temp/vga_r_reg[3]_i_117/O
                         net (fo=1, routed)           0.433    12.026    dispp/vga_r[3]_i_17_1
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.299    12.325 r  dispp/vga_r[3]_i_41/O
                         net (fo=1, routed)           1.033    13.357    dispp/vga_r[3]_i_41_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  dispp/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.482    13.963    dispp/vga_r[3]_i_17_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.087 r  dispp/vga_r[3]_i_9/O
                         net (fo=1, routed)           0.431    14.518    dispp/vga_r[3]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  dispp/vga_r[3]_i_4/O
                         net (fo=4, routed)           1.057    15.699    dispp/vga_r[3]_i_4_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124    15.823 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.902    16.726    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.683     5.105    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.188 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.111    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.202 r  clkk/bufg_clk/O
                         net (fo=43, routed)          1.592     8.795    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkk/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            clkk/locked_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.000ns (0.000%)  route 0.912ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clkk/MMCME2_BASE_inst/LOCKED
                         net (fo=1, routed)           0.912     0.912    clkk/locked
    SLICE_X3Y67          FDRE                                         r  clkk/locked_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.867     3.712    clkk/clk_pix
    SLICE_X3Y67          FDRE                                         r  clkk/locked_sync_0_reg/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.597ns (24.223%)  route 1.868ns (75.777%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.514     2.079    dispp/vga_r[3]_i_5_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     2.124 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.340     2.465    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.597ns (24.223%)  route 1.868ns (75.777%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.514     2.079    dispp/vga_r[3]_i_5_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     2.124 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.340     2.465    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.597ns (24.223%)  route 1.868ns (75.777%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.514     2.079    dispp/vga_r[3]_i_5_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     2.124 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.340     2.465    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_r_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.597ns (24.223%)  route 1.868ns (75.777%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.514     2.079    dispp/vga_r[3]_i_5_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     2.124 r  dispp/vga_r[3]_i_1_comp_1/O
                         net (fo=4, routed)           0.340     2.465    draww/vga_r_reg[3]_0
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.864     3.709    draww/CLK
    SLICE_X5Y67          FDRE                                         r  draww/vga_r_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.642ns (18.309%)  route 2.865ns (81.691%))
  Logic Levels:           9  (FDCE=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.316     1.881    dispp/vga_r[3]_i_5_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.926 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.203     2.129    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.045     2.174 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           1.332     3.507    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.866     3.711    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_b_reg[0]/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.642ns (18.309%)  route 2.865ns (81.691%))
  Logic Levels:           9  (FDCE=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.316     1.881    dispp/vga_r[3]_i_5_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.926 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.203     2.129    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.045     2.174 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           1.332     3.507    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.866     3.711    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_r_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.642ns (18.309%)  route 2.865ns (81.691%))
  Logic Levels:           9  (FDCE=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.316     1.881    dispp/vga_r[3]_i_5_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.926 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.203     2.129    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.045     2.174 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           1.332     3.507    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.866     3.711    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_r_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.642ns (18.309%)  route 2.865ns (81.691%))
  Logic Levels:           9  (FDCE=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.316     1.881    dispp/vga_r[3]_i_5_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.926 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.203     2.129    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.045     2.174 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           1.332     3.507    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.866     3.711    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_2/C

Slack:                    inf
  Source:                 clock/hour_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            draww/vga_r_reg[1]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.642ns (18.309%)  route 2.865ns (81.691%))
  Logic Levels:           9  (FDCE=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE                         0.000     0.000 r  clock/hour_reg[4]/C
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/hour_reg[4]/Q
                         net (fo=17, routed)          0.290     0.431    clock/Q[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.044     0.475 r  clock/vga_r[3]_i_405/O
                         net (fo=4, routed)           0.237     0.712    dispp/hour_10s[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.107     0.819 r  dispp/vga_r[3]_i_167/O
                         net (fo=2, routed)           0.062     0.880    dispp/vga_r[3]_i_167_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  dispp/vga_r[3]_i_57/O
                         net (fo=1, routed)           0.000     0.925    dispp/vga_r[3]_i_57_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.987 r  dispp/vga_r_reg[3]_i_23/O
                         net (fo=1, routed)           0.175     1.163    dispp/vga_r_reg[3]_i_23_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.108     1.271 r  dispp/vga_r[3]_i_11/O
                         net (fo=1, routed)           0.249     1.520    dispp/vga_r[3]_i_11_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.565 r  dispp/vga_r[3]_i_5/O
                         net (fo=4, routed)           0.316     1.881    dispp/vga_r[3]_i_5_n_0
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.926 r  dispp/vga_r[3]_i_3_comp_4/O
                         net (fo=1, routed)           0.203     2.129    dispp/sy_reg[5]_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.045     2.174 r  dispp/vga_b[0]_i_1_comp_1/O
                         net (fo=6, routed)           1.332     3.507    draww/SR[0]
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.898     2.063    clkk/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.116 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.816    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.845 r  clkk/bufg_clk/O
                         net (fo=43, routed)          0.866     3.711    draww/CLK
    SLICE_X7Y65          FDRE                                         r  draww/vga_r_reg[1]_lopt_replica_3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.057ns  (logic 5.300ns (40.593%)  route 7.757ns (59.407%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[1]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  temp/temp_frac_data_reg_reg[1]/Q
                         net (fo=12, routed)          1.222     1.740    temp/c_temp_frac_data[1]
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     1.864 r  temp/digit[0]_i_75/O
                         net (fo=1, routed)           0.000     1.864    temp/digit[0]_i_75_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.397 r  temp/digit_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.001     2.398    temp/digit_reg[0]_i_50_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.713 r  temp/digit_reg[0]_i_33/O[3]
                         net (fo=20, routed)          1.574     4.287    temp/display/frac0[11]
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.336     4.623 r  temp/digit[0]_i_87/O
                         net (fo=1, routed)           0.000     4.623    temp/digit[0]_i_87_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     5.018 r  temp/digit_reg[0]_i_67/O[3]
                         net (fo=3, routed)           0.987     6.005    temp/digit_reg[0]_i_67_n_4
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.307     6.312 r  temp/digit[0]_i_68/O
                         net (fo=1, routed)           0.000     6.312    temp/digit[0]_i_68_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  temp/digit_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.713    temp/digit_reg[0]_i_42_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.047 r  temp/digit_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978     8.025    temp/digit_reg[0]_i_32_n_6
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.303     8.328 r  temp/digit[0]_i_61/O
                         net (fo=1, routed)           0.000     8.328    temp/digit[0]_i_61_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.729 r  temp/digit_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.729    temp/digit_reg[0]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.886 r  temp/digit_reg[0]_i_30/CO[1]
                         net (fo=4, routed)           1.220    10.106    temp/digit_reg[0]_i_30_n_2
    SLICE_X7Y52          LUT6 (Prop_lut6_I0_O)        0.329    10.435 r  temp/digit[2]_i_35/O
                         net (fo=1, routed)           0.000    10.435    temp/digit[2]_i_35_n_0
    SLICE_X7Y52          MUXF7 (Prop_muxf7_I0_O)      0.212    10.647 r  temp/digit_reg[2]_i_15/O
                         net (fo=1, routed)           0.814    11.461    alarm/digit[2]_i_2_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I2_O)        0.299    11.760 r  alarm/digit[2]_i_5/O
                         net (fo=1, routed)           0.960    12.721    alarm/digit[2]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    12.845 r  alarm/digit[2]_i_2/O
                         net (fo=1, routed)           0.000    12.845    alarm/digit[2]_i_2_n_0
    SLICE_X4Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    13.057 r  alarm/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.057    display/D[2]
    SLICE_X4Y56          FDRE                                         r  display/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.603     5.026    display/clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  display/digit_reg[2]/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.742ns  (logic 5.212ns (40.905%)  route 7.530ns (59.095%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[1]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  temp/temp_frac_data_reg_reg[1]/Q
                         net (fo=12, routed)          1.222     1.740    temp/c_temp_frac_data[1]
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     1.864 r  temp/digit[0]_i_75/O
                         net (fo=1, routed)           0.000     1.864    temp/digit[0]_i_75_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.397 r  temp/digit_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.001     2.398    temp/digit_reg[0]_i_50_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.713 r  temp/digit_reg[0]_i_33/O[3]
                         net (fo=20, routed)          1.574     4.287    temp/display/frac0[11]
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.336     4.623 r  temp/digit[0]_i_87/O
                         net (fo=1, routed)           0.000     4.623    temp/digit[0]_i_87_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     5.018 r  temp/digit_reg[0]_i_67/O[3]
                         net (fo=3, routed)           0.987     6.005    temp/digit_reg[0]_i_67_n_4
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.307     6.312 r  temp/digit[0]_i_68/O
                         net (fo=1, routed)           0.000     6.312    temp/digit[0]_i_68_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  temp/digit_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.713    temp/digit_reg[0]_i_42_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.047 r  temp/digit_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978     8.025    temp/digit_reg[0]_i_32_n_6
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.303     8.328 r  temp/digit[0]_i_61/O
                         net (fo=1, routed)           0.000     8.328    temp/digit[0]_i_61_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.729 r  temp/digit_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.729    temp/digit_reg[0]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.886 r  temp/digit_reg[0]_i_30/CO[1]
                         net (fo=4, routed)           1.442    10.329    temp/digit_reg[0]_i_30_n_2
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.329    10.658 r  temp/digit[3]_i_30/O
                         net (fo=1, routed)           0.000    10.658    temp/digit[3]_i_30_n_0
    SLICE_X9Y52          MUXF7 (Prop_muxf7_I0_O)      0.212    10.870 r  temp/digit_reg[3]_i_22/O
                         net (fo=1, routed)           0.293    11.162    alarm/digit[3]_i_4
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.299    11.461 r  alarm/digit[3]_i_11/O
                         net (fo=1, routed)           0.151    11.613    stopwatch/digit_reg[3]
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  stopwatch/digit[3]_i_4/O
                         net (fo=1, routed)           0.881    12.618    display/digit_reg[3]_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.124    12.742 r  display/digit[3]_i_1/O
                         net (fo=1, routed)           0.000    12.742    display/digit[3]
    SLICE_X4Y54          FDRE                                         r  display/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.603     5.026    display/clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  display/digit_reg[3]/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.734ns  (logic 5.465ns (42.915%)  route 7.269ns (57.085%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[1]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  temp/temp_frac_data_reg_reg[1]/Q
                         net (fo=12, routed)          1.222     1.740    temp/c_temp_frac_data[1]
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     1.864 r  temp/digit[0]_i_75/O
                         net (fo=1, routed)           0.000     1.864    temp/digit[0]_i_75_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.397 r  temp/digit_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.001     2.398    temp/digit_reg[0]_i_50_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.713 r  temp/digit_reg[0]_i_33/O[3]
                         net (fo=20, routed)          1.574     4.287    temp/display/frac0[11]
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.336     4.623 r  temp/digit[0]_i_87/O
                         net (fo=1, routed)           0.000     4.623    temp/digit[0]_i_87_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     5.018 r  temp/digit_reg[0]_i_67/O[3]
                         net (fo=3, routed)           0.987     6.005    temp/digit_reg[0]_i_67_n_4
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.307     6.312 r  temp/digit[0]_i_68/O
                         net (fo=1, routed)           0.000     6.312    temp/digit[0]_i_68_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  temp/digit_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.713    temp/digit_reg[0]_i_42_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.047 r  temp/digit_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978     8.025    temp/digit_reg[0]_i_32_n_6
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.303     8.328 r  temp/digit[0]_i_61/O
                         net (fo=1, routed)           0.000     8.328    temp/digit[0]_i_61_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.729 r  temp/digit_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.729    temp/digit_reg[0]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.886 r  temp/digit_reg[0]_i_30/CO[1]
                         net (fo=4, routed)           1.236    10.123    temp/digit_reg[0]_i_30_n_2
    SLICE_X8Y52          LUT5 (Prop_lut5_I0_O)        0.329    10.452 r  temp/digit[1]_i_39/O
                         net (fo=1, routed)           0.000    10.452    temp/digit[1]_i_39_n_0
    SLICE_X8Y52          MUXF7 (Prop_muxf7_I0_O)      0.209    10.661 r  temp/digit_reg[1]_i_26/O
                         net (fo=1, routed)           0.478    11.139    alarm/digit_reg[1]_i_4_2
    SLICE_X8Y53          LUT6 (Prop_lut6_I2_O)        0.297    11.436 r  alarm/digit[1]_i_11/O
                         net (fo=1, routed)           0.000    11.436    alarm/digit[1]_i_11_n_0
    SLICE_X8Y53          MUXF7 (Prop_muxf7_I0_O)      0.209    11.645 r  alarm/digit_reg[1]_i_4/O
                         net (fo=1, routed)           0.792    12.437    blackjack/digit_reg[1]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.297    12.734 r  blackjack/digit[1]_i_1/O
                         net (fo=1, routed)           0.000    12.734    display/D[1]
    SLICE_X4Y55          FDRE                                         r  display/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.603     5.026    display/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  display/digit_reg[1]/C

Slack:                    inf
  Source:                 temp/temp_frac_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.002ns  (logic 4.825ns (40.201%)  route 7.177ns (59.799%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT1=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE                         0.000     0.000 r  temp/temp_frac_data_reg_reg[1]/C
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  temp/temp_frac_data_reg_reg[1]/Q
                         net (fo=12, routed)          1.222     1.740    temp/c_temp_frac_data[1]
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     1.864 r  temp/digit[0]_i_75/O
                         net (fo=1, routed)           0.000     1.864    temp/digit[0]_i_75_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.397 r  temp/digit_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.001     2.398    temp/digit_reg[0]_i_50_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.713 r  temp/digit_reg[0]_i_33/O[3]
                         net (fo=20, routed)          1.574     4.287    temp/display/frac0[11]
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.336     4.623 r  temp/digit[0]_i_87/O
                         net (fo=1, routed)           0.000     4.623    temp/digit[0]_i_87_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     5.018 r  temp/digit_reg[0]_i_67/O[3]
                         net (fo=3, routed)           0.987     6.005    temp/digit_reg[0]_i_67_n_4
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.307     6.312 r  temp/digit[0]_i_68/O
                         net (fo=1, routed)           0.000     6.312    temp/digit[0]_i_68_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  temp/digit_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.713    temp/digit_reg[0]_i_42_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.047 r  temp/digit_reg[0]_i_32/O[1]
                         net (fo=3, routed)           0.978     8.025    temp/digit_reg[0]_i_32_n_6
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.303     8.328 r  temp/digit[0]_i_61/O
                         net (fo=1, routed)           0.000     8.328    temp/digit[0]_i_61_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.729 r  temp/digit_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.729    temp/digit_reg[0]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.886 r  temp/digit_reg[0]_i_30/CO[1]
                         net (fo=4, routed)           0.987     9.873    temp/digit_reg[0]_i_30_n_2
    SLICE_X7Y51          LUT6 (Prop_lut6_I2_O)        0.329    10.202 r  temp/digit[0]_i_24/O
                         net (fo=1, routed)           0.417    10.619    alarm/digit[0]_i_4_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    10.743 r  alarm/digit[0]_i_12/O
                         net (fo=1, routed)           0.286    11.029    alarm/digit[0]_i_12_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  alarm/digit[0]_i_4/O
                         net (fo=1, routed)           0.725    11.878    alarm/digit[0]_i_4_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  alarm/digit[0]_i_1/O
                         net (fo=1, routed)           0.000    12.002    display/D[0]
    SLICE_X2Y56          FDRE                                         r  display/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.605     5.028    display/clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  display/digit_reg[0]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.831ns  (logic 1.620ns (23.709%)  route 5.212ns (76.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  alarm_sw_IBUF_inst/O
                         net (fo=3, routed)           5.212     6.678    alarm_sw_IBUF
    SLICE_X4Y55          LUT5 (Prop_lut5_I3_O)        0.153     6.831 r  state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.831    state_reg[2]
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[2]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.802ns  (logic 1.591ns (23.384%)  route 5.212ns (76.616%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  alarm_sw_IBUF_inst/O
                         net (fo=3, routed)           5.212     6.678    alarm_sw_IBUF
    SLICE_X4Y55          LUT5 (Prop_lut5_I2_O)        0.124     6.802 r  state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.802    state_reg[1]
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[1]/C

Slack:                    inf
  Source:                 clock/min_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alert_alarm/led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.010ns (15.631%)  route 5.451ns (84.369%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDCE                         0.000     0.000 r  clock/min_reg[0]/C
    SLICE_X8Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  clock/min_reg[0]/Q
                         net (fo=25, routed)          1.601     2.119    alarm/led_reg[0][0]
    SLICE_X6Y55          LUT4 (Prop_lut4_I2_O)        0.124     2.243 f  alarm/led[0]_i_13/O
                         net (fo=1, routed)           1.280     3.523    alarm/led[0]_i_13_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     3.647 r  alarm/led[0]_i_7/O
                         net (fo=1, routed)           0.879     4.526    clock/led_reg[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     4.650 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.898     5.548    db_down_button/led05_out
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.120     5.668 r  db_down_button/led[0]_i_2/O
                         net (fo=16, routed)          0.794     6.461    alert_alarm/led_reg[0]_0
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.598     5.021    alert_alarm/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]/C

Slack:                    inf
  Source:                 clock/min_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.010ns (15.631%)  route 5.451ns (84.369%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDCE                         0.000     0.000 r  clock/min_reg[0]/C
    SLICE_X8Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  clock/min_reg[0]/Q
                         net (fo=25, routed)          1.601     2.119    alarm/led_reg[0][0]
    SLICE_X6Y55          LUT4 (Prop_lut4_I2_O)        0.124     2.243 f  alarm/led[0]_i_13/O
                         net (fo=1, routed)           1.280     3.523    alarm/led[0]_i_13_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     3.647 r  alarm/led[0]_i_7/O
                         net (fo=1, routed)           0.879     4.526    clock/led_reg[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     4.650 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.898     5.548    db_down_button/led05_out
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.120     5.668 r  db_down_button/led[0]_i_2/O
                         net (fo=16, routed)          0.794     6.461    alert_alarm/led_reg[0]_0
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.598     5.021    alert_alarm/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 clock/min_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica_10/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.010ns (15.631%)  route 5.451ns (84.369%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDCE                         0.000     0.000 r  clock/min_reg[0]/C
    SLICE_X8Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  clock/min_reg[0]/Q
                         net (fo=25, routed)          1.601     2.119    alarm/led_reg[0][0]
    SLICE_X6Y55          LUT4 (Prop_lut4_I2_O)        0.124     2.243 f  alarm/led[0]_i_13/O
                         net (fo=1, routed)           1.280     3.523    alarm/led[0]_i_13_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     3.647 r  alarm/led[0]_i_7/O
                         net (fo=1, routed)           0.879     4.526    clock/led_reg[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     4.650 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.898     5.548    db_down_button/led05_out
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.120     5.668 r  db_down_button/led[0]_i_2/O
                         net (fo=16, routed)          0.794     6.461    alert_alarm/led_reg[0]_0
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.598     5.021    alert_alarm/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_10/C

Slack:                    inf
  Source:                 clock/min_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica_11/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.010ns (15.631%)  route 5.451ns (84.369%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDCE                         0.000     0.000 r  clock/min_reg[0]/C
    SLICE_X8Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  clock/min_reg[0]/Q
                         net (fo=25, routed)          1.601     2.119    alarm/led_reg[0][0]
    SLICE_X6Y55          LUT4 (Prop_lut4_I2_O)        0.124     2.243 f  alarm/led[0]_i_13/O
                         net (fo=1, routed)           1.280     3.523    alarm/led[0]_i_13_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     3.647 r  alarm/led[0]_i_7/O
                         net (fo=1, routed)           0.879     4.526    clock/led_reg[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     4.650 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.898     5.548    db_down_button/led05_out
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.120     5.668 r  db_down_button/led[0]_i_2/O
                         net (fo=16, routed)          0.794     6.461    alert_alarm/led_reg[0]_0
    SLICE_X4Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.598     5.021    alert_alarm/clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_11/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blackjack/dealer_card_1/nolabel_line8/nolabel_line13/w6__0/O
                            (internal pin)
  Destination:            blackjack/dealer_card_1/nolabel_line8/dff_rb/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.045ns (22.286%)  route 0.157ns (77.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          LUT1                         0.000     0.000 r  blackjack/dealer_card_1/nolabel_line8/nolabel_line13/w6__0/O
                         net (fo=2, routed)           0.157     0.157    blackjack/dealer_card_1/nolabel_line8/nolabel_line13/w1__0
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.045     0.202 r  blackjack/dealer_card_1/nolabel_line8/nolabel_line13/a_i_1/O
                         net (fo=1, routed)           0.000     0.202    blackjack/dealer_card_1/nolabel_line8/dff_rb/rb_past
    SLICE_X0Y67          FDRE                                         r  blackjack/dealer_card_1/nolabel_line8/dff_rb/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.869     2.034    blackjack/dealer_card_1/nolabel_line8/dff_rb/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  blackjack/dealer_card_1/nolabel_line8/dff_rb/a_reg/C

Slack:                    inf
  Source:                 clock/min_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alert_alarm/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.246ns (42.412%)  route 0.334ns (57.588%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDCE                         0.000     0.000 r  clock/min_reg[1]/C
    SLICE_X8Y56          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  clock/min_reg[1]/Q
                         net (fo=20, routed)          0.334     0.482    clock/min_reg[5]_0[1]
    SLICE_X10Y55         LUT4 (Prop_lut4_I3_O)        0.098     0.580 r  clock/temp_i_1/O
                         net (fo=1, routed)           0.000     0.580    alert_alarm/temp_reg_0
    SLICE_X10Y55         FDRE                                         r  alert_alarm/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.846     2.011    alert_alarm/clk_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  alert_alarm/temp_reg/C

Slack:                    inf
  Source:                 stopwatch/st_dpsec_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.359ns (50.676%)  route 0.349ns (49.324%))
  Logic Levels:           4  (FDCE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE                         0.000     0.000 r  stopwatch/st_dpsec_reg[4]/C
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch/st_dpsec_reg[4]/Q
                         net (fo=11, routed)          0.234     0.375    stopwatch/st_dpsec[4]
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.420 r  stopwatch/digit[3]_i_13/O
                         net (fo=1, routed)           0.000     0.420    display/digit_reg[3]_6
    SLICE_X5Y55          MUXF7 (Prop_muxf7_I1_O)      0.065     0.485 r  display/digit_reg[3]_i_5/O
                         net (fo=1, routed)           0.115     0.600    display/digit_reg[3]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I5_O)        0.108     0.708 r  display/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.708    display/digit[3]
    SLICE_X4Y54          FDRE                                         r  display/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.874     2.039    display/clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  display/digit_reg[3]/C

Slack:                    inf
  Source:                 blackjack_sw
                            (input port)
  Destination:            state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.315ns (43.204%)  route 0.414ns (56.796%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  blackjack_sw (IN)
                         net (fo=0)                   0.000     0.000    blackjack_sw
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  blackjack_sw_IBUF_inst/O
                         net (fo=3, routed)           0.414     0.683    blackjack_sw_IBUF
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.045     0.728 r  state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.728    state_reg[0]
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  state_reg_reg[0]/C

Slack:                    inf
  Source:                 alarm/alarm_set_hour_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.254ns (33.843%)  route 0.497ns (66.157%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE                         0.000     0.000 r  alarm/alarm_set_hour_reg[4]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  alarm/alarm_set_hour_reg[4]/Q
                         net (fo=8, routed)           0.172     0.336    clock/led[0]_i_6_0[4]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.045     0.381 f  clock/led[0]_i_8/O
                         net (fo=1, routed)           0.052     0.432    clock/led[0]_i_8_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.045     0.477 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.273     0.751    alert_alarm/led05_out
    SLICE_X5Y58          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.873     2.038    alert_alarm/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_2/C

Slack:                    inf
  Source:                 alarm/alarm_set_hour_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.254ns (33.843%)  route 0.497ns (66.157%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE                         0.000     0.000 r  alarm/alarm_set_hour_reg[4]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  alarm/alarm_set_hour_reg[4]/Q
                         net (fo=8, routed)           0.172     0.336    clock/led[0]_i_6_0[4]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.045     0.381 f  clock/led[0]_i_8/O
                         net (fo=1, routed)           0.052     0.432    clock/led[0]_i_8_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.045     0.477 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.273     0.751    alert_alarm/led05_out
    SLICE_X5Y58          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.873     2.038    alert_alarm/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_5/C

Slack:                    inf
  Source:                 alarm/alarm_set_hour_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica_15/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.254ns (33.735%)  route 0.499ns (66.265%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE                         0.000     0.000 r  alarm/alarm_set_hour_reg[4]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  alarm/alarm_set_hour_reg[4]/Q
                         net (fo=8, routed)           0.172     0.336    clock/led[0]_i_6_0[4]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.045     0.381 f  clock/led[0]_i_8/O
                         net (fo=1, routed)           0.052     0.432    clock/led[0]_i_8_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.045     0.477 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.275     0.753    alert_alarm/led05_out
    SLICE_X4Y62          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.870     2.035    alert_alarm/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_15/C

Slack:                    inf
  Source:                 alarm/alarm_set_hour_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.254ns (33.708%)  route 0.500ns (66.292%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE                         0.000     0.000 r  alarm/alarm_set_hour_reg[4]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  alarm/alarm_set_hour_reg[4]/Q
                         net (fo=8, routed)           0.172     0.336    clock/led[0]_i_6_0[4]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.045     0.381 f  clock/led[0]_i_8/O
                         net (fo=1, routed)           0.052     0.432    clock/led[0]_i_8_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.045     0.477 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.276     0.754    alert_alarm/led05_out
    SLICE_X5Y58          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.873     2.038    alert_alarm/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_7/C

Slack:                    inf
  Source:                 alarm/alarm_set_hour_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.327%)  route 0.508ns (66.673%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE                         0.000     0.000 r  alarm/alarm_set_hour_reg[4]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  alarm/alarm_set_hour_reg[4]/Q
                         net (fo=8, routed)           0.172     0.336    clock/led[0]_i_6_0[4]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.045     0.381 f  clock/led[0]_i_8/O
                         net (fo=1, routed)           0.052     0.432    clock/led[0]_i_8_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.045     0.477 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.285     0.762    alert_alarm/led05_out
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.869     2.034    alert_alarm/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 alarm/alarm_set_hour_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alert_alarm/led_reg[0]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.327%)  route 0.508ns (66.673%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE                         0.000     0.000 r  alarm/alarm_set_hour_reg[4]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  alarm/alarm_set_hour_reg[4]/Q
                         net (fo=8, routed)           0.172     0.336    clock/led[0]_i_6_0[4]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.045     0.381 f  clock/led[0]_i_8/O
                         net (fo=1, routed)           0.052     0.432    clock/led[0]_i_8_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.045     0.477 r  clock/led[0]_i_3/O
                         net (fo=17, routed)          0.285     0.762    alert_alarm/led05_out
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.869     2.034    alert_alarm/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  alert_alarm/led_reg[0]_lopt_replica_10/C





