design 

module and_gate(input a,b,output y);
assign y = (a&b);
endmodule

testbench

module and_gate_tb;
reg a,b;
wire y;
and_gate dut(.a(a),.b(b),.y(y));
initial begin
$dumpfile("waves.vcd");
$dumpvars();
$monitor("a=%b,b=%b,y=%b",a,b,y);
end
initial begin
#10 a=1,b=1;
#10 a=0,b=0;
end
endmodule
