module new_clock(
	input clk,
	output slow_clock
);
reg[27:0] i = 0;
always @(posedge clk)
	begin
		if (i == 125000)
		begin
			i <= 0;
			slow_clk = ~slow_clk;
		end
		else i <= i+1;
	end
endmodule 