 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lambda_top
Version: U-2022.12-SP5
Date   : Thu Nov 16 01:14:03 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/r_sum_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/r_sum_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  afft_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  afft_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  afft_2x2_simple_last_cmd_flow_seq_32_2_00000002_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  afft_2x2_simple_last_cmd_flow_seq_32_2_00000002_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  afft_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  afft_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  afft_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_sp_2d_array_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  lambda_top         ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                                                                                              Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                              0.00       0.00
  clock network delay (ideal)                                                                                                        0.00       0.00
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/r_sum_reg_0_/CP (DFCNQD1BWP30P140)      0.00 #     0.00 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/r_sum_reg_0_/Q (DFCNQD1BWP30P140)       0.05       0.05 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U109/ZN (ND2D1BWP30P140)                0.02       0.07 f
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U111/ZN (OAI21D1BWP30P140)              0.02       0.09 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U115/ZN (AOI21D1BWP30P140)              0.02       0.11 f
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U118/ZN (OAI21D1BWP30P140)              0.02       0.13 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U122/ZN (AOI21D1BWP30P140)              0.02       0.15 f
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U39/ZN (OAI21D1BWP30P140)               0.02       0.17 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U126/ZN (AOI21D1BWP30P140)              0.02       0.19 f
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U15/ZN (OAI21D1BWP30P140)               0.02       0.22 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U133/ZN (AOI21D1BWP30P140)              0.02       0.24 f
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U10/ZN (OAI21D1BWP30P140)               0.02       0.26 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U181/ZN (AOI21D1BWP30P140)              0.02       0.28 f
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U4/ZN (OAI21D1BWP30P140)                0.02       0.30 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U204/ZN (AOI21D1BWP30P140)              0.02       0.32 f
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U14/ZN (OAI21D1BWP30P140)               0.02       0.34 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U214/CO (FA1D1BWP30P140)                0.04       0.38 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U218/CO (FA1OPTCD2BWP30P140)            0.02       0.40 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U221/CO (FA1D1BWP30P140)                0.03       0.43 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U40/CO (FA1D1BWP30P140)                 0.03       0.47 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U225/CO (HA1D1BWP30P140)                0.03       0.49 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U229/CO (HA1D1BWP30P140)                0.03       0.52 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U231/CO (HA1D1BWP30P140)                0.03       0.54 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U233/CO (HA1D1BWP30P140)                0.03       0.57 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U235/CO (HA1D1BWP30P140)                0.03       0.59 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U237/CO (HA1D1BWP30P140)                0.03       0.62 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U239/CO (HA1D1BWP30P140)                0.03       0.64 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U241/CO (HA1D1BWP30P140)                0.02       0.67 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U3/Z (AN2D1BWP30P140)                   0.03       0.70 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U7/CO (HA1D1BWP30P140)                  0.03       0.72 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U246/CO (HA1D1BWP30P140)                0.03       0.75 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U248/CO (HA1D1BWP30P140)                0.02       0.77 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U5/ZN (ND2OPTIBD1BWP30P140)             0.01       0.78 f
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U11/ZN (XNR2UD1BWP30P140)               0.01       0.80 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/U250/Z (AO22D0BWP30P140)                0.03       0.83 r
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/r_sum_reg_31_/D (DFCNQD1BWP30P140)      0.00       0.83 r
  data arrival time                                                                                                                             0.83

  clock clk (rise edge)                                                                                                              1.00       1.00
  clock network delay (ideal)                                                                                                        0.00       1.00
  clock uncertainty                                                                                                                 -0.15       0.85
  LAMBDA_GENVAR_DPE_INST_COL_ITER_1__LAMBDA_GENVAR_DPE_INST_ROW_ITER_1__LAMBDA_PE_OTHER_ROWS/r_sum_reg_31_/CP (DFCNQD1BWP30P140)     0.00       0.85 r
  library setup time                                                                                                                -0.02       0.83
  data required time                                                                                                                            0.83
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.83
  data arrival time                                                                                                                            -0.83
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                   0.00


1
