
multiplexing using 7seg (0 to 20).elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000208  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  00000208  0000029c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  0080006a  0080006a  000002a6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002a6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000002d8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  00000314  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000a65  00000000  00000000  000003f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000707  00000000  00000000  00000e59  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000777  00000000  00000000  00001560  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000170  00000000  00000000  00001cd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004ea  00000000  00000000  00001e48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000596  00000000  00000000  00002332  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a0  00000000  00000000  000028c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__vector_10>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 e0       	ldi	r30, 0x08	; 8
  68:	f2 e0       	ldi	r31, 0x02	; 2
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	aa 36       	cpi	r26, 0x6A	; 106
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	aa e6       	ldi	r26, 0x6A	; 106
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ad 36       	cpi	r26, 0x6D	; 109
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 6f 00 	call	0xde	; 0xde <main>
  8a:	0c 94 02 01 	jmp	0x204	; 0x204 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_set_port_direction>:
		default: break;
	}
}
void DIO_set_port_direction(unsigned char portname,unsigned char direction)
{
	switch(portname)
  92:	82 34       	cpi	r24, 0x42	; 66
  94:	59 f0       	breq	.+22     	; 0xac <DIO_set_port_direction+0x1a>
  96:	18 f4       	brcc	.+6      	; 0x9e <DIO_set_port_direction+0xc>
  98:	81 34       	cpi	r24, 0x41	; 65
  9a:	31 f0       	breq	.+12     	; 0xa8 <DIO_set_port_direction+0x16>
  9c:	08 95       	ret
  9e:	83 34       	cpi	r24, 0x43	; 67
  a0:	39 f0       	breq	.+14     	; 0xb0 <DIO_set_port_direction+0x1e>
  a2:	84 34       	cpi	r24, 0x44	; 68
  a4:	39 f0       	breq	.+14     	; 0xb4 <DIO_set_port_direction+0x22>
  a6:	08 95       	ret
	{
		case 'A' :
		DDRA=direction; //set the direction of port A
  a8:	6a bb       	out	0x1a, r22	; 26
		break ;
  aa:	08 95       	ret
		case 'B':
		DDRB=direction; //set the direction of port B
  ac:	67 bb       	out	0x17, r22	; 23
		break ;
  ae:	08 95       	ret
		case 'C' :
		DDRC=direction; //set the direction of port C
  b0:	64 bb       	out	0x14, r22	; 20
		break ;
  b2:	08 95       	ret
		case 'D':
		DDRD=direction; //set the direction of port D
  b4:	61 bb       	out	0x11, r22	; 17
  b6:	08 95       	ret

000000b8 <DIO_write_port>:
	}
	
}
void DIO_write_port(unsigned char portname,unsigned char portvalue)
{
	switch(portname)
  b8:	82 34       	cpi	r24, 0x42	; 66
  ba:	59 f0       	breq	.+22     	; 0xd2 <DIO_write_port+0x1a>
  bc:	18 f4       	brcc	.+6      	; 0xc4 <DIO_write_port+0xc>
  be:	81 34       	cpi	r24, 0x41	; 65
  c0:	31 f0       	breq	.+12     	; 0xce <DIO_write_port+0x16>
  c2:	08 95       	ret
  c4:	83 34       	cpi	r24, 0x43	; 67
  c6:	39 f0       	breq	.+14     	; 0xd6 <DIO_write_port+0x1e>
  c8:	84 34       	cpi	r24, 0x44	; 68
  ca:	39 f0       	breq	.+14     	; 0xda <DIO_write_port+0x22>
  cc:	08 95       	ret
	{
		case 'A' :
		PORTA=portvalue; //Write the given value to the port A
  ce:	6b bb       	out	0x1b, r22	; 27
		break ;
  d0:	08 95       	ret
		case 'B':
		PORTB=portvalue; //Write the given value to the port B
  d2:	68 bb       	out	0x18, r22	; 24
		break ;
  d4:	08 95       	ret
		case 'C' :
		PORTC=portvalue; //Write the given value to the port C
  d6:	65 bb       	out	0x15, r22	; 21
		break ;
  d8:	08 95       	ret
		case 'D':
		PORTD=portvalue; //Write the given value to the port D
  da:	62 bb       	out	0x12, r22	; 18
  dc:	08 95       	ret

000000de <main>:
volatile unsigned char counter2=0;
volatile unsigned char counter3=0;

int main(void)
{
	seven_seg_vinit('D');
  de:	84 e4       	ldi	r24, 0x44	; 68
  e0:	0e 94 c9 00 	call	0x192	; 0x192 <seven_seg_vinit>
	timer_CTC_init_interrupt();
  e4:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <timer_CTC_init_interrupt>
	SET_BIT(DDRA,0);
  e8:	d0 9a       	sbi	0x1a, 0	; 26
	SET_BIT(DDRA,1);
  ea:	d1 9a       	sbi	0x1a, 1	; 26
    while(1)
    {
		
	   CLR_BIT(PORTA,0);
	   SET_BIT(PORTA,1);
       seven_seg_write('D',counter2%10);
  ec:	cd ec       	ldi	r28, 0xCD	; 205
	SET_BIT(DDRA,0);
	SET_BIT(DDRA,1);
    while(1)
    {
		
	   CLR_BIT(PORTA,0);
  ee:	d8 98       	cbi	0x1b, 0	; 27
	   SET_BIT(PORTA,1);
  f0:	d9 9a       	sbi	0x1b, 1	; 27
       seven_seg_write('D',counter2%10);
  f2:	60 91 6b 00 	lds	r22, 0x006B	; 0x80006b <counter2>
  f6:	6c 9f       	mul	r22, r28
  f8:	81 2d       	mov	r24, r1
  fa:	11 24       	eor	r1, r1
  fc:	86 95       	lsr	r24
  fe:	86 95       	lsr	r24
 100:	86 95       	lsr	r24
 102:	88 0f       	add	r24, r24
 104:	98 2f       	mov	r25, r24
 106:	99 0f       	add	r25, r25
 108:	99 0f       	add	r25, r25
 10a:	89 0f       	add	r24, r25
 10c:	68 1b       	sub	r22, r24
 10e:	84 e4       	ldi	r24, 0x44	; 68
 110:	0e 94 cd 00 	call	0x19a	; 0x19a <seven_seg_write>
	  
       while(counter3==0);
 114:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__data_end>
 118:	88 23       	and	r24, r24
 11a:	e1 f3       	breq	.-8      	; 0x114 <main+0x36>
	   counter3=0;
 11c:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <__data_end>
	   CLR_BIT(PORTA,1);
 120:	d9 98       	cbi	0x1b, 1	; 27
	   SET_BIT(PORTA,0);
 122:	d8 9a       	sbi	0x1b, 0	; 27
	   seven_seg_write('D',counter2/10);
 124:	60 91 6b 00 	lds	r22, 0x006B	; 0x80006b <counter2>
 128:	6c 9f       	mul	r22, r28
 12a:	61 2d       	mov	r22, r1
 12c:	11 24       	eor	r1, r1
 12e:	66 95       	lsr	r22
 130:	66 95       	lsr	r22
 132:	66 95       	lsr	r22
 134:	84 e4       	ldi	r24, 0x44	; 68
 136:	0e 94 cd 00 	call	0x19a	; 0x19a <seven_seg_write>
	   while(counter3==0);
 13a:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__data_end>
 13e:	88 23       	and	r24, r24
 140:	e1 f3       	breq	.-8      	; 0x13a <main+0x5c>
	   counter3=0;
 142:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <__data_end>
	  
			 if(counter1>=100)
 146:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <counter1>
 14a:	84 36       	cpi	r24, 0x64	; 100
 14c:	80 f2       	brcs	.-96     	; 0xee <main+0x10>
			 {
				 counter1=0;
 14e:	10 92 6c 00 	sts	0x006C, r1	; 0x80006c <counter1>
				 counter2++;
 152:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <counter2>
 156:	8f 5f       	subi	r24, 0xFF	; 255
 158:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <counter2>
				 if(counter2==21)
 15c:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <counter2>
 160:	85 31       	cpi	r24, 0x15	; 21
 162:	29 f6       	brne	.-118    	; 0xee <main+0x10>
				 {
					 counter2=0;
 164:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <counter2>
 168:	c2 cf       	rjmp	.-124    	; 0xee <main+0x10>

0000016a <__vector_10>:
			 }
		
    }
}
ISR(TIMER0_COMP_vect)
{
 16a:	1f 92       	push	r1
 16c:	0f 92       	push	r0
 16e:	0f b6       	in	r0, 0x3f	; 63
 170:	0f 92       	push	r0
 172:	11 24       	eor	r1, r1
 174:	8f 93       	push	r24
	counter1++;
 176:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <counter1>
 17a:	8f 5f       	subi	r24, 0xFF	; 255
 17c:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <counter1>
	counter3=1;
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__data_end>
	
 186:	8f 91       	pop	r24
 188:	0f 90       	pop	r0
 18a:	0f be       	out	0x3f, r0	; 63
 18c:	0f 90       	pop	r0
 18e:	1f 90       	pop	r1
 190:	18 95       	reti

00000192 <seven_seg_vinit>:
 

#include "DIO.h"
void seven_seg_vinit(unsigned char port_name)
{
	DIO_set_port_direction(port_name,0xFF);
 192:	6f ef       	ldi	r22, 0xFF	; 255
 194:	0e 94 49 00 	call	0x92	; 0x92 <DIO_set_port_direction>
 198:	08 95       	ret

0000019a <seven_seg_write>:
}

void seven_seg_write(unsigned char portname,unsigned char number)
{
 19a:	cf 93       	push	r28
 19c:	df 93       	push	r29
 19e:	cd b7       	in	r28, 0x3d	; 61
 1a0:	de b7       	in	r29, 0x3e	; 62
 1a2:	2a 97       	sbiw	r28, 0x0a	; 10
 1a4:	0f b6       	in	r0, 0x3f	; 63
 1a6:	f8 94       	cli
 1a8:	de bf       	out	0x3e, r29	; 62
 1aa:	0f be       	out	0x3f, r0	; 63
 1ac:	cd bf       	out	0x3d, r28	; 61
unsigned char arr[]={ 0x3f,0x06,0x5b,0x4f,0x66,0x6d,0x7d,0x47,0x7f,0x6f};
 1ae:	9a e0       	ldi	r25, 0x0A	; 10
 1b0:	e0 e6       	ldi	r30, 0x60	; 96
 1b2:	f0 e0       	ldi	r31, 0x00	; 0
 1b4:	de 01       	movw	r26, r28
 1b6:	11 96       	adiw	r26, 0x01	; 1
 1b8:	01 90       	ld	r0, Z+
 1ba:	0d 92       	st	X+, r0
 1bc:	9a 95       	dec	r25
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <seven_seg_write+0x1e>

DIO_write_port(portname,arr[number]);
 1c0:	e1 e0       	ldi	r30, 0x01	; 1
 1c2:	f0 e0       	ldi	r31, 0x00	; 0
 1c4:	ec 0f       	add	r30, r28
 1c6:	fd 1f       	adc	r31, r29
 1c8:	e6 0f       	add	r30, r22
 1ca:	f1 1d       	adc	r31, r1
 1cc:	60 81       	ld	r22, Z
 1ce:	0e 94 5c 00 	call	0xb8	; 0xb8 <DIO_write_port>
 1d2:	2a 96       	adiw	r28, 0x0a	; 10
 1d4:	0f b6       	in	r0, 0x3f	; 63
 1d6:	f8 94       	cli
 1d8:	de bf       	out	0x3e, r29	; 62
 1da:	0f be       	out	0x3f, r0	; 63
 1dc:	cd bf       	out	0x3d, r28	; 61
 1de:	df 91       	pop	r29
 1e0:	cf 91       	pop	r28
 1e2:	08 95       	ret

000001e4 <timer_CTC_init_interrupt>:
#include <avr/io.h>
#include <avr/interrupt.h>
void timer_CTC_init_interrupt(void)
{
	/* select CTC mode*/
	SET_BIT(TCCR0,WGM01);
 1e4:	83 b7       	in	r24, 0x33	; 51
 1e6:	88 60       	ori	r24, 0x08	; 8
 1e8:	83 bf       	out	0x33, r24	; 51
	/* load a value in OCR0 */
	OCR0=80;
 1ea:	80 e5       	ldi	r24, 0x50	; 80
 1ec:	8c bf       	out	0x3c, r24	; 60
	/* select timer clock */	
	SET_BIT(TCCR0,CS00);
 1ee:	83 b7       	in	r24, 0x33	; 51
 1f0:	81 60       	ori	r24, 0x01	; 1
 1f2:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,CS02);
 1f4:	83 b7       	in	r24, 0x33	; 51
 1f6:	84 60       	ori	r24, 0x04	; 4
 1f8:	83 bf       	out	0x33, r24	; 51
	/* enable interrupt*/
	sei();
 1fa:	78 94       	sei
	SET_BIT(TIMSK,OCIE0);
 1fc:	89 b7       	in	r24, 0x39	; 57
 1fe:	82 60       	ori	r24, 0x02	; 2
 200:	89 bf       	out	0x39, r24	; 57
 202:	08 95       	ret

00000204 <_exit>:
 204:	f8 94       	cli

00000206 <__stop_program>:
 206:	ff cf       	rjmp	.-2      	; 0x206 <__stop_program>
