$date
	Sat Oct 25 16:46:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module master_slave_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var wire 1 ! q $end
$var wire 1 % latch1_out $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 % q $end
$upscope $end
$scope module d2 $end
$var wire 1 & clk $end
$var wire 1 % d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
1$
1#
0"
0!
$end
#3
0#
0$
#5
0&
1"
#6
1%
1#
#10
1!
1&
0"
#15
0&
1"
#20
1&
0"
#24
0#
#25
0%
0&
1"
#27
1%
1#
#30
1&
0"
#33
0#
#35
0%
0&
1"
#36
1%
1#
#40
1&
0"
#42
0#
#45
0&
1#
1"
#48
0%
0#
#50
0!
1&
0"
#51
1#
#54
0#
#55
0&
1"
#57
1%
1#
#60
1!
1&
0"
#63
0#
#65
0%
0&
1"
#66
1%
1#
#69
0%
0#
#70
0!
1&
0"
#75
0&
1"
#78
1%
1#
#80
1!
1&
0"
#81
0#
#84
1#
#85
0&
1"
#90
1&
0"
#93
