INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Documents/verilog/ALU/ALU.srcs/sources_1/new/fourBitRippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitRippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Documents/verilog/ALU/ALU.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Documents/verilog/ALU/ALU.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Documents/verilog/ALU/ALU.srcs/sources_1/new/inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Documents/verilog/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
