// Seed: 3590547177
module module_0 (
    id_1
);
  output tri id_1;
  logic id_2;
  assign module_1.id_3 = 0;
  wire ["" : 1] id_3;
  assign module_2.id_6 = 0;
  logic id_4;
  assign id_1 = -1;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1
);
  supply1 id_3;
  ;
  assign id_3 = 1;
  wire id_4;
  ;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output logic id_7
);
  always_ff id_7 <= 1 || id_6;
  wire id_9, id_10;
  module_0 modCall_1 (id_10);
endmodule
