{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621650816148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621650816152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 14:33:35 2021 " "Processing started: Sat May 22 14:33:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621650816152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621650816152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAExample -c VGAExample " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAExample -c VGAExample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621650816152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1621650816502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//files.auckland.ac.nz/myhome/documents/github/cs305-group23/dhvaniattempt/text_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //files.auckland.ac.nz/myhome/documents/github/cs305-group23/dhvaniattempt/text_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display-behaviour " "Found design unit 1: text_display-behaviour" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816883 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display " "Found entity 1: text_display" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650816883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//files.auckland.ac.nz/myhome/documents/github/cs305-group23/stuff/phase 1 code/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //files.auckland.ac.nz/myhome/documents/github/cs305-group23/stuff/phase 1 code/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816904 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650816904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//files.auckland.ac.nz/myhome/documents/github/cs305-group23/stuff/phase 1 code/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //files.auckland.ac.nz/myhome/documents/github/cs305-group23/stuff/phase 1 code/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../../Phase 1 code/char_rom.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816918 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../../Phase 1 code/char_rom.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650816918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaexample.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgaexample.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGAExample " "Found entity 1: VGAExample" {  } { { "VGAExample.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/VGAExample.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650816941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816955 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650816955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650816955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAExample " "Elaborating entity \"VGAExample\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621650817052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst5 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst5\"" {  } { { "VGAExample.bdf" "inst5" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/VGAExample.bdf" { { 176 528 752 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "VGAExample.bdf" "inst" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/VGAExample.bdf" { { 24 72 336 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621650817138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817139 ""}  } { { "altpll0.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621650817139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650817214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650817214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display text_display:inst1 " "Elaborating entity \"text_display\" for hierarchy \"text_display:inst1\"" {  } { { "VGAExample.bdf" "inst1" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/VGAExample.bdf" { { 224 136 328 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817245 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_col text_display.vhd(40) " "VHDL Process Statement warning at text_display.vhd(40): inferring latch(es) for signal or variable \"font_col\", which holds its previous value in one or more paths through the process" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621650817249 "|VGAExample|text_display:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_row text_display.vhd(40) " "VHDL Process Statement warning at text_display.vhd(40): inferring latch(es) for signal or variable \"font_row\", which holds its previous value in one or more paths through the process" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621650817249 "|VGAExample|text_display:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_address text_display.vhd(40) " "VHDL Process Statement warning at text_display.vhd(40): inferring latch(es) for signal or variable \"character_address\", which holds its previous value in one or more paths through the process" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621650817249 "|VGAExample|text_display:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "charOn text_display.vhd(40) " "VHDL Process Statement warning at text_display.vhd(40): inferring latch(es) for signal or variable \"charOn\", which holds its previous value in one or more paths through the process" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621650817249 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charOn text_display.vhd(40) " "Inferred latch for \"charOn\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817250 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[0\] text_display.vhd(40) " "Inferred latch for \"character_address\[0\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817250 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[1\] text_display.vhd(40) " "Inferred latch for \"character_address\[1\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817251 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[2\] text_display.vhd(40) " "Inferred latch for \"character_address\[2\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817251 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[3\] text_display.vhd(40) " "Inferred latch for \"character_address\[3\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817251 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[4\] text_display.vhd(40) " "Inferred latch for \"character_address\[4\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817251 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[5\] text_display.vhd(40) " "Inferred latch for \"character_address\[5\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817251 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[0\] text_display.vhd(40) " "Inferred latch for \"font_row\[0\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817252 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[1\] text_display.vhd(40) " "Inferred latch for \"font_row\[1\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817252 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[2\] text_display.vhd(40) " "Inferred latch for \"font_row\[2\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817252 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[0\] text_display.vhd(40) " "Inferred latch for \"font_col\[0\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817252 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[1\] text_display.vhd(40) " "Inferred latch for \"font_col\[1\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817252 "|VGAExample|text_display:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[2\] text_display.vhd(40) " "Inferred latch for \"font_col\[2\]\" at text_display.vhd(40)" {  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621650817252 "|VGAExample|text_display:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom text_display:inst1\|char_rom:char_data " "Elaborating entity \"char_rom\" for hierarchy \"text_display:inst1\|char_rom:char_data\"" {  } { { "../../../DhvaniAttempt/text_display.vhd" "char_data" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component\"" {  } { { "../../Phase 1 code/char_rom.vhd" "altsyncram_component" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component\"" {  } { { "../../Phase 1 code/char_rom.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817406 ""}  } { { "../../Phase 1 code/char_rom.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621650817406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621650817486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621650817486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621650817488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|charOn " "Latch text_display:inst1\|charOn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818344 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|font_col\[1\] " "Latch text_display:inst1\|font_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818344 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|font_col\[0\] " "Latch text_display:inst1\|font_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818346 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|font_col\[2\] " "Latch text_display:inst1\|font_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818346 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|font_row\[0\] " "Latch text_display:inst1\|font_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818346 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|font_row\[1\] " "Latch text_display:inst1\|font_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818346 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|font_row\[2\] " "Latch text_display:inst1\|font_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818346 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|character_address\[0\] " "Latch text_display:inst1\|character_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818347 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|character_address\[1\] " "Latch text_display:inst1\|character_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818347 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|character_address\[2\] " "Latch text_display:inst1\|character_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818347 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|character_address\[3\] " "Latch text_display:inst1\|character_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818347 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst1\|character_address\[4\] " "Latch text_display:inst1\|character_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst5\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst5\|pixel_column\[9\]" {  } { { "../../Phase 1 code/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621650818347 ""}  } { { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621650818347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621650818509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1621650818694 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"text_display:inst1\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Phase 1 code/char_rom.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/Phase 1 code/char_rom.vhd" 51 0 0 } } { "../../../DhvaniAttempt/text_display.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 33 0 0 } } { "VGAExample.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/CS305-Group23/Stuff/PoojaAttempt/TextExample/VGAExample.bdf" { { 224 136 328 336 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621650818698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621650819342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621650819342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621650819600 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621650819600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621650819600 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621650819600 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1621650819600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621650819600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621650819708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 14:33:39 2021 " "Processing ended: Sat May 22 14:33:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621650819708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621650819708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621650819708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621650819708 ""}
