<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_u.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:</div>

<h3><a id="index_u" name="index_u"></a>- u -</h3><ul>
<li>UART_ADDRESS_DETECT_4B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___wake_up___address___length.html#ga6599292020c484faeea894307d9dc6d5">stm32l0xx_hal_uart_ex.h</a></li>
<li>UART_ADDRESS_DETECT_7B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___wake_up___address___length.html#ga4dbd5995e0e4998cb1a312c183d7cbb0">stm32l0xx_hal_uart_ex.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud_rate___enable.html#gaca66b20599569c6b7576f0600050bb61">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud_rate___enable.html#gad4eee70c6d23721dd95c6a2465e10ca4">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga09fdbb71292c899d6dc89a41e5752564">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud___rate___mode.html#gaa325fa0ee642902e4746a53f9b58720d">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud___rate___mode.html#ga0bdbaec8f1186a4bbbdef5e09896a3e2">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud___rate___mode.html#ga8ac0407640f138067bdcf2ad6cdc04cc">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud___rate___mode.html#ga87bcd5d6ca1b354785788366c9c47606">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DATAINV_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___data___inv.html#gab9aca2bdf257bd77e42213fdfdb884d3">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DATAINV_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___data___inv.html#ga090ecbcdc57b47144aefee8faf1eaf23">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DATAINVERT_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga3066937ab29631f78820865605e83628">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DMA_DISABLEONRXERROR&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___disable__on___rx___error.html#gae838b9dfc0c2c082d5382973b369012b">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DMA_ENABLEONRXERROR&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___disable__on___rx___error.html#ga14469fd73075e481184234019a7b6734">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DMADISABLEONERROR_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#gafd2fb1991911b82d75556eafe228ef90">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MSBFIRST_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___m_s_b___first.html#gae606b5f132b17af40d58c7d41fad35a5">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MSBFIRST_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___m_s_b___first.html#gafb917e79562ccd13909c13056b34302f">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MSBFIRST_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga911654f44cd040f41871ec5af5ec1343">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MUTEMODE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___mute___mode.html#ga11b6414641d82b941920c291e19aa042">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MUTEMODE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___mute___mode.html#gaa9ca3763538abf310102ac34e81cdcbc">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_NO_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#gab696b28f33174d038e0bfd300c1b2a77">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_OVERRUN_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___overrun___disable.html#ga19961cd52b746dac7a6860faad2ab40d">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_OVERRUN_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___overrun___disable.html#gac467cc43fa4c3af4acb0fd161061c219">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_RXINV_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___rx___inv.html#gae9598a2e4fec4b9166ad5eab24027870">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_RXINV_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___rx___inv.html#gae12343bc2373080ae518ce7b536205cb">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_RXINVERT_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#gad5a4923f3e771d276c6a5332e3945e2a">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_RXOVERRUNDISABLE_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga053355b64de3105a19f3e5560f3557e4">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_STOPMODE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___mode___enable.html#gab6c2929b1d4c2fe0319e412101b5dcc2">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_STOPMODE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___mode___enable.html#gacc03fae31dda679f071909eeed2e5e22">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_SWAP_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___rx___tx___swap.html#gad1217ff59732b36d4ee9b50e7ed81ec4">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_SWAP_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___rx___tx___swap.html#ga83138521e54eef41c75e9c37c2246eba">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_SWAP_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga56b48c24063e0f04b09f592c3ce7d2ac">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_TXINV_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___tx___inv.html#gaf2ef53664b0d4b93758575b9ee1b949b">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_TXINV_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___tx___inv.html#ga1e0ddbed5fc5ddce5314f63e96e29c3d">stm32l0xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_TXINVERT_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga17c49d1895d43bfd6e0cf993103731ae">stm32l0xx_hal_uart.h</a></li>
<li>UART_AdvFeatureConfig()&#160;:&#160;<a class="el" href="group___u_a_r_t___private___functions.html#gacd304011919c5ccd02544208c7aa451b">stm32l0xx_hal_uart.h</a></li>
<li>UART_AUTOBAUD_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#ga8cdce81a934ab7d0c2eecb4d85300d4e">stm32l0xx_hal_uart.h</a></li>
<li>UART_CheckIdleState()&#160;:&#160;<a class="el" href="group___u_a_r_t___private___functions.html#gad945067db34d4e1c3bd27a14fa8d7d25">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_CMF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga5815698abf54d69b752bd2c43c2d6ad3">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_CTSF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gabe0f3bc774ad0b9319732da3be8374cf">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_FEF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2040edf7a1daa2e9f352364e285ef5c3">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_IDLEF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga75ee9be0ac2236931ef3d9514e7dedf4">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_LBDF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga030414d9a93ad994156210644634b73c">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_NEF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gad5b9aafb495296d917a5d85e63383396">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_OREF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga3bc97b70293f9a7bf8cc21a74094afad">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_PEF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga9c2aef8048dd09ea5e72d69c63026f02">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_RTOF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2735a415d2c7930fdf2818943fd7ddd2">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_TCF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gadfbfe4df408d1d09ff2adc1ddad3de09">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLEAR_WUF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga5081c579f9956a7712248430f3fe129b">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLOCKSOURCE_HSI&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLOCKSOURCE_LSE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLOCKSOURCE_PCLK1&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLOCKSOURCE_PCLK2&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLOCKSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e">stm32l0xx_hal_uart.h</a></li>
<li>UART_CLOCKSOURCE_UNDEFINED&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab">stm32l0xx_hal_uart.h</a></li>
<li>UART_ClockSourceTypeDef&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___types.html#gad957348fe227e5cb75b70be026c5ae81">stm32l0xx_hal_uart.h</a></li>
<li>UART_CR1_DEAT_ADDRESS_LSB_POS&#160;:&#160;<a class="el" href="group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga90d12dcdf8fd18f3be92d9699abe02cd">stm32l0xx_hal_uart.h</a></li>
<li>UART_CR1_DEDT_ADDRESS_LSB_POS&#160;:&#160;<a class="el" href="group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#gaed41cd9ed039e3a075d0f4c433bea021">stm32l0xx_hal_uart.h</a></li>
<li>UART_CR2_ADDRESS_LSB_POS&#160;:&#160;<a class="el" href="group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga28e21d5a49aa9e9812b870697c554d97">stm32l0xx_hal_uart.h</a></li>
<li>UART_DE_POLARITY_HIGH&#160;:&#160;<a class="el" href="group___u_a_r_t___driver_enable___polarity.html#ga0cff167e046507f91497853b772282c5">stm32l0xx_hal_uart.h</a></li>
<li>UART_DE_POLARITY_LOW&#160;:&#160;<a class="el" href="group___u_a_r_t___driver_enable___polarity.html#ga92a5839b1b14f95ee4b8f4842a24f37b">stm32l0xx_hal_uart.h</a></li>
<li>UART_DIV_LPUART&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#ga6394af5fd57e94157d54bd79e1f7265d">stm32l0xx_hal_uart.h</a></li>
<li>UART_DIV_SAMPLING16&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#gac2423ff86559eb91198bcc438caec865">stm32l0xx_hal_uart.h</a></li>
<li>UART_DIV_SAMPLING8&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#ga3b4ab2ec164132268de4719de4625a82">stm32l0xx_hal_uart.h</a></li>
<li>UART_DMA_RX_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___rx.html#gac65987cb4d8fd5da0f7dc695312f6afa">stm32l0xx_hal_uart.h</a></li>
<li>UART_DMA_RX_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___rx.html#gab871994de6d36a02b8ec34af197dff1d">stm32l0xx_hal_uart.h</a></li>
<li>UART_DMA_TX_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___tx.html#gaa318cc9c1aa55acc5bb93f378ac7d8e4">stm32l0xx_hal_uart.h</a></li>
<li>UART_DMA_TX_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___tx.html#gab1c3e8113617fb9c8fc63b3f3d7c8c65">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_ABRE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga87853efaab808377c8acb9e8b671a2e8">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_ABRF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga9e309874f2c8f71e4049ae6cb702a2eb">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_BUSY&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga2d1387d412382a345097acb403748ba3">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_CMF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga01f2c67d8999a9ee8d91ac3cb5e7fbfe">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_CTS&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga5435edd22ff23de7187654362c48e0b1">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_CTSIF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga0835e6f6bad597b368f03529ed3b96a4">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_FE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gafba4891ce21cf5223ca5fede0eac388d">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_IDLE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga5d7a320c505672f7508e3bd99f532a69">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_LBDF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga77b81c3c843b49af940862fe4d6ab933">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_NE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga665981434d02ff5296361782c1a7d4b5">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_ORE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga335a5b0f61512223bbc406b38c95b2d6">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_PE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gad5b96f73f6d3a0b58f07e2e9d7bf14d9">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_REACK&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga18f2d6a153838d8fd53911352a4d87ad">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_RTOF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga69afec3b174a6b5969e71ea25d973958">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_RWU&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga5d5f6f91093bfb222baa277a86f6b75b">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_RXNE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga9d1b2860d84a87abb05c3b2fed3c108c">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_SBKF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gaea7a67e1f6a8af78e2adfaed59d1a4be">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_TC&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga82e68a0ee4a8b987a47c66fc6f744894">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_TEACK&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gaf4a4ade6fd987ea7f22786269317f94a">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_TXE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gad39c017d415a7774c82eb07413a9dbe4">stm32l0xx_hal_uart.h</a></li>
<li>UART_FLAG_WUF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gada80ee73404da204801766e42cbf7163">stm32l0xx_hal_uart.h</a></li>
<li>UART_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___private___macros.html#ga2d8ffd4cb12754846ace609dff92e8df">stm32l0xx_hal_uart_ex.h</a></li>
<li>UART_HALF_DUPLEX_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___half___duplex___selection.html#ga282d253c045fd9a3785c6c3e3293346c">stm32l0xx_hal_uart.h</a></li>
<li>UART_HALF_DUPLEX_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___half___duplex___selection.html#ga61e92cc4435c05d850f9fd5456f391e6">stm32l0xx_hal_uart.h</a></li>
<li>UART_HandleTypeDef&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___types.html#ga5de4a49eb132735325e706f406c69d6e">stm32l0xx_hal_uart.h</a></li>
<li>UART_HWCONTROL_CTS&#160;:&#160;<a class="el" href="group___u_a_r_t___hardware___flow___control.html#ga352f517245986e3b86bc75f8472c51ea">stm32l0xx_hal_uart.h</a></li>
<li>UART_HWCONTROL_NONE&#160;:&#160;<a class="el" href="group___u_a_r_t___hardware___flow___control.html#gae0569001c06b7760cd38c481f84116cf">stm32l0xx_hal_uart.h</a></li>
<li>UART_HWCONTROL_RTS&#160;:&#160;<a class="el" href="group___u_a_r_t___hardware___flow___control.html#ga6d5dad09c6abf30f252084ba0f8c0b7d">stm32l0xx_hal_uart.h</a></li>
<li>UART_HWCONTROL_RTS_CTS&#160;:&#160;<a class="el" href="group___u_a_r_t___hardware___flow___control.html#ga7c91698e8f08ba7ed3f2a0ba9aa27d73">stm32l0xx_hal_uart.h</a></li>
<li>UART_INSTANCE_LOWPOWER&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#gac0df0132f5d0ad91a86f2ee9489ba699">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_CM&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga4c22e866bce68975a180828012489106">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_CTS&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga986d271478550f9afa918262ca642333">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_ERR&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga8eb26d8edd9bf78ae8d3ad87dd51b618">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_FE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga98cbd9e918bcc56f329a803febaab468">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_IDLE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga9781808d4f9999061fc2da36572191d9">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_LBD&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gabca5e77508dc2dd9aa26fcb683d9b988">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_MASK&#160;:&#160;<a class="el" href="group___u_a_r_t___interruption___mask.html#ga869439269c26e8dee93d49b1c7e67448">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_NE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga35c77abdf7744b407d5ba751e546e965">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_ORE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga333810cb588a739ad49042b9f564a6b2">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_PE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga55f922ddcf513509710ade5d7c40a1db">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_RTO&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gaa04d4eba7501b3a0a54d90fe40e626a0">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_RXNE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gac1bedf7a65eb8c3f3c4b52bdb24b139d">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_TC&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gab9a4dc4e8cea354fd60f4117513b2004">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_TXE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga552636e2af516d578856f5ee2ba71ed7">stm32l0xx_hal_uart.h</a></li>
<li>UART_IT_WUF&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gab8899f6307781779f65a7c18aabb3204">stm32l0xx_hal_uart.h</a></li>
<li>UART_LIN_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___l_i_n.html#ga7bc4a2de3d6b29235188020628c4b30c">stm32l0xx_hal_uart.h</a></li>
<li>UART_LIN_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___l_i_n.html#gaf3f2741d3af2737c51c3040e79fdc664">stm32l0xx_hal_uart.h</a></li>
<li>UART_LINBREAKDETECTLENGTH_10B&#160;:&#160;<a class="el" href="group___u_a_r_t___l_i_n___break___detection.html#ga027616b7a36b36e0e51ffee947533624">stm32l0xx_hal_uart.h</a></li>
<li>UART_LINBREAKDETECTLENGTH_11B&#160;:&#160;<a class="el" href="group___u_a_r_t___l_i_n___break___detection.html#ga2f66fcd37de7a3ca9e1101305f2e23e6">stm32l0xx_hal_uart.h</a></li>
<li>UART_MASK_COMPUTATION&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___private___macros.html#gad9330184a8bd9399a36bcc93215a50d1">stm32l0xx_hal_uart_ex.h</a></li>
<li>UART_MODE_RX&#160;:&#160;<a class="el" href="group___u_a_r_t___mode.html#ga6cdc4e35cd90d15a964994499475e7d7">stm32l0xx_hal_uart.h</a></li>
<li>UART_MODE_TX&#160;:&#160;<a class="el" href="group___u_a_r_t___mode.html#gad54f095a1073bcd81787d13fc268bd62">stm32l0xx_hal_uart.h</a></li>
<li>UART_MODE_TX_RX&#160;:&#160;<a class="el" href="group___u_a_r_t___mode.html#gab47c162935901e89322e2ce6700b6744">stm32l0xx_hal_uart.h</a></li>
<li>UART_MUTE_MODE_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#gadd5f511803928fd042f7fc6ef99f9cfb">stm32l0xx_hal_uart.h</a></li>
<li>UART_ONE_BIT_SAMPLE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___one_bit___sampling.html#gadfcb0e9db2719321048b249b2c5cc15f">stm32l0xx_hal_uart.h</a></li>
<li>UART_ONE_BIT_SAMPLE_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gac3fb87f174fb4383fbc5f85e6cf2ff9f">stm32_hal_legacy.h</a></li>
<li>UART_ONE_BIT_SAMPLE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___one_bit___sampling.html#gadcc0aed6e7a466da3c45363f69dcbfb6">stm32l0xx_hal_uart.h</a></li>
<li>UART_ONE_BIT_SAMPLE_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga8ec1cb725dbf11a16e71c489fbe525bc">stm32_hal_legacy.h</a></li>
<li>UART_ONEBIT_SAMPLING_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gab24a7dd52e7b30408662b4d8abc23201">stm32_hal_legacy.h</a></li>
<li>UART_ONEBIT_SAMPLING_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaee55ba79523b89ea4e6c18d7d45e310f">stm32_hal_legacy.h</a></li>
<li>UART_OVERSAMPLING_16&#160;:&#160;<a class="el" href="group___u_a_r_t___over___sampling.html#gaa6a320ec65d248d76f21de818db1a2f0">stm32l0xx_hal_uart.h</a></li>
<li>UART_OVERSAMPLING_8&#160;:&#160;<a class="el" href="group___u_a_r_t___over___sampling.html#gaeb13896e8bdc1bb041e01a86a868ee0b">stm32l0xx_hal_uart.h</a></li>
<li>UART_PARITY_EVEN&#160;:&#160;<a class="el" href="group___u_a_r_t___parity.html#ga063b14ac42ef9e8f4246c17a586b14eb">stm32l0xx_hal_uart.h</a></li>
<li>UART_PARITY_NONE&#160;:&#160;<a class="el" href="group___u_a_r_t___parity.html#ga270dea6e1a92dd83fe58802450bdd60c">stm32l0xx_hal_uart.h</a></li>
<li>UART_PARITY_ODD&#160;:&#160;<a class="el" href="group___u_a_r_t___parity.html#ga229615e64964f68f7a856ea6ffea359e">stm32l0xx_hal_uart.h</a></li>
<li>UART_RECEIVER_TIMEOUT_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___receiver___timeout.html#ga575c43813df656b21dc39aff6a968046">stm32l0xx_hal_uart.h</a></li>
<li>UART_RECEIVER_TIMEOUT_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___receiver___timeout.html#ga6e25985f0dacc3e79ae552746952ac18">stm32l0xx_hal_uart.h</a></li>
<li>UART_RXDATA_FLUSH_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#gaf2ee2d4b1bdcbc7772ddc0da89566936">stm32l0xx_hal_uart.h</a></li>
<li>UART_SENDBREAK_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#ga52ced88a9f4ce90f3725901cf91f38b3">stm32l0xx_hal_uart.h</a></li>
<li>UART_SetConfig()&#160;:&#160;<a class="el" href="group___u_a_r_t___private___functions.html#ga5a87d1b1c4284cae14f5a1402efaa11b">stm32l0xx_hal_uart.h</a></li>
<li>UART_Start_Receive_DMA()&#160;:&#160;<a class="el" href="group___u_a_r_t___private___functions.html#ga3821d988f1d6feb39dc86ab5010d0a9c">stm32l0xx_hal_uart.h</a></li>
<li>UART_Start_Receive_IT()&#160;:&#160;<a class="el" href="group___u_a_r_t___private___functions.html#ga6629cec6016bd4dc0ea1bbce9e20898f">stm32l0xx_hal_uart.h</a></li>
<li>UART_STATE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___state.html#gaf32492459be708981ebc5615194cdae9">stm32l0xx_hal_uart.h</a></li>
<li>UART_STATE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___state.html#gab6b470dccef2a518a45554b171acff5b">stm32l0xx_hal_uart.h</a></li>
<li>UART_STOPBITS_0_5&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___bits.html#ga4c280770879367f7af395b7b41f60d93">stm32l0xx_hal_uart.h</a></li>
<li>UART_STOPBITS_1&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___bits.html#ga7cf97e555292d574de8abc596ba0e2ce">stm32l0xx_hal_uart.h</a></li>
<li>UART_STOPBITS_1_5&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___bits.html#ga99fcce2358d8ef0b60cf562e4d9fddd8">stm32l0xx_hal_uart.h</a></li>
<li>UART_STOPBITS_2&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___bits.html#ga91616523380f7450aac6cb7e17f0c0f2">stm32l0xx_hal_uart.h</a></li>
<li>UART_TXDATA_FLUSH_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#gafecbd800f456ed666a42ac0842cd2c4b">stm32l0xx_hal_uart.h</a></li>
<li>UART_WaitOnFlagUntilTimeout()&#160;:&#160;<a class="el" href="group___u_a_r_t___private___functions.html#gad377d340a4703ef434289d54794c281f">stm32l0xx_hal_uart.h</a></li>
<li>UART_WAKEUP_ON_ADDRESS&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up__from___stop___selection.html#ga926f94a665ed3d200e76aeb01f2ae275">stm32l0xx_hal_uart.h</a></li>
<li>UART_WAKEUP_ON_READDATA_NONEMPTY&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up__from___stop___selection.html#ga77464f7eaba9f0a34876b1df36b8292e">stm32l0xx_hal_uart.h</a></li>
<li>UART_WAKEUP_ON_STARTBIT&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up__from___stop___selection.html#gade5095181db7434078e904af198c1699">stm32l0xx_hal_uart.h</a></li>
<li>UART_WAKEUPMETHOD_ADDRESSMARK&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up___methods.html#ga4c6935f26f8f2a9fe70fd6306a9882cb">stm32l0xx_hal_uart.h</a></li>
<li>UART_WAKEUPMETHOD_IDLELINE&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up___methods.html#ga2411ed44c5d82db84c5819e1e2b5b8b3">stm32l0xx_hal_uart.h</a></li>
<li>UART_WAKEUPMETHODE_ADDRESSMARK&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga0535d8a60a1563f7216a0f4b62a39c43">stm32_hal_legacy.h</a></li>
<li>UART_WAKEUPMETHODE_IDLELINE&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gab6e73a11dc29f715c2f3e48df9d9f30f">stm32_hal_legacy.h</a></li>
<li>UART_WORDLENGTH_7B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___word___length.html#gadaec9a23646032a333a5327d66aae4fe">stm32l0xx_hal_uart_ex.h</a></li>
<li>UART_WORDLENGTH_8B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___word___length.html#gaf394e9abaf17932ee89591f990fe6407">stm32l0xx_hal_uart_ex.h</a></li>
<li>UART_WORDLENGTH_9B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___word___length.html#gaf867be43de35fd3c32fe0b4dd4058f7e">stm32l0xx_hal_uart_ex.h</a></li>
<li>UFB_MODE_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#gaa531b9c8535235ee73455c2b88663c03">stm32_hal_legacy.h</a></li>
<li>UID_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">stm32l073xx.h</a></li>
<li>UNUSED&#160;:&#160;<a class="el" href="stm32l0xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">stm32l0xx_hal_def.h</a></li>
<li>USART1&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">stm32l073xx.h</a></li>
<li>USART1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">stm32l073xx.h</a></li>
<li>USART1_IRQHandler()&#160;:&#160;<a class="el" href="stm32l0xx__it_8h.html#a7139cd4baabbbcbab0c1fe6d7d4ae1cc">stm32l0xx_it.h</a>, <a class="el" href="stm32l0xx__it_8c.html#a7139cd4baabbbcbab0c1fe6d7d4ae1cc">stm32l0xx_it.c</a></li>
<li>USART1_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">stm32l073xx.h</a></li>
<li>USART2&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">stm32l073xx.h</a></li>
<li>USART2_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">stm32l073xx.h</a></li>
<li>USART2_IRQHandler()&#160;:&#160;<a class="el" href="stm32l0xx__it_8h.html#a0ca6fd0e6f77921dd1123539857ba0a8">stm32l0xx_it.h</a>, <a class="el" href="stm32l0xx__it_8c.html#a0ca6fd0e6f77921dd1123539857ba0a8">stm32l0xx_it.c</a></li>
<li>USART2_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">stm32l073xx.h</a></li>
<li>USART4&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga994759b8667e101cc1346d67833d980c">stm32l073xx.h</a></li>
<li>USART4_5_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b">stm32l073xx.h</a></li>
<li>USART4_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gafa384bb1e7d610a806f7c1f1dbc72ac5">stm32l073xx.h</a></li>
<li>USART5&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gad50fb4c49d43b2144ee2f8cbdfb9a640">stm32l073xx.h</a></li>
<li>USART5_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gab34de0b56d40b6895b53bb60ced2574f">stm32l073xx.h</a></li>
<li>USART_BRR_DIV_FRACTION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">stm32l073xx.h</a></li>
<li>USART_BRR_DIV_FRACTION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">stm32l073xx.h</a></li>
<li>USART_BRR_DIV_FRACTION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e">stm32l073xx.h</a></li>
<li>USART_BRR_DIV_MANTISSA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">stm32l073xx.h</a></li>
<li>USART_BRR_DIV_MANTISSA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">stm32l073xx.h</a></li>
<li>USART_BRR_DIV_MANTISSA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf38af4d54f6346fc7998ecd0618c22f3">stm32l073xx.h</a></li>
<li>USART_CLOCK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga45c49fb3e5ff70db2dea36e909ffa07a">stm32_hal_legacy.h</a></li>
<li>USART_CLOCK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga259282d33c89b8a3ce2db2192124ce61">stm32_hal_legacy.h</a></li>
<li>USART_CR1_CMIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">stm32l073xx.h</a></li>
<li>USART_CR1_CMIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">stm32l073xx.h</a></li>
<li>USART_CR1_CMIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b">stm32l073xx.h</a></li>
<li>USART_CR1_DEAT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">stm32l073xx.h</a></li>
<li>USART_CR1_DEAT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">stm32l073xx.h</a></li>
<li>USART_CR1_DEAT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">stm32l073xx.h</a></li>
<li>USART_CR1_DEAT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">stm32l073xx.h</a></li>
<li>USART_CR1_DEAT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">stm32l073xx.h</a></li>
<li>USART_CR1_DEAT_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">stm32l073xx.h</a></li>
<li>USART_CR1_DEAT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">stm32l073xx.h</a></li>
<li>USART_CR1_DEAT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">stm32l073xx.h</a></li>
<li>USART_CR1_DEDT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">stm32l073xx.h</a></li>
<li>USART_CR1_DEDT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">stm32l073xx.h</a></li>
<li>USART_CR1_DEDT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">stm32l073xx.h</a></li>
<li>USART_CR1_DEDT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">stm32l073xx.h</a></li>
<li>USART_CR1_DEDT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">stm32l073xx.h</a></li>
<li>USART_CR1_DEDT_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">stm32l073xx.h</a></li>
<li>USART_CR1_DEDT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">stm32l073xx.h</a></li>
<li>USART_CR1_DEDT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">stm32l073xx.h</a></li>
<li>USART_CR1_EOBIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">stm32l073xx.h</a></li>
<li>USART_CR1_EOBIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">stm32l073xx.h</a></li>
<li>USART_CR1_EOBIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703">stm32l073xx.h</a></li>
<li>USART_CR1_IDLEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">stm32l073xx.h</a></li>
<li>USART_CR1_IDLEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">stm32l073xx.h</a></li>
<li>USART_CR1_IDLEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">stm32l073xx.h</a></li>
<li>USART_CR1_M&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">stm32l073xx.h</a></li>
<li>USART_CR1_M0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">stm32l073xx.h</a></li>
<li>USART_CR1_M0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">stm32l073xx.h</a></li>
<li>USART_CR1_M0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3">stm32l073xx.h</a></li>
<li>USART_CR1_M1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949">stm32l073xx.h</a></li>
<li>USART_CR1_M1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">stm32l073xx.h</a></li>
<li>USART_CR1_M1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e">stm32l073xx.h</a></li>
<li>USART_CR1_M_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">stm32l073xx.h</a></li>
<li>USART_CR1_M_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">stm32l073xx.h</a></li>
<li>USART_CR1_MME&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">stm32l073xx.h</a></li>
<li>USART_CR1_MME_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">stm32l073xx.h</a></li>
<li>USART_CR1_MME_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f">stm32l073xx.h</a></li>
<li>USART_CR1_OVER8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">stm32l073xx.h</a></li>
<li>USART_CR1_OVER8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">stm32l073xx.h</a></li>
<li>USART_CR1_OVER8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">stm32l073xx.h</a></li>
<li>USART_CR1_PCE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">stm32l073xx.h</a></li>
<li>USART_CR1_PCE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">stm32l073xx.h</a></li>
<li>USART_CR1_PCE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">stm32l073xx.h</a></li>
<li>USART_CR1_PEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">stm32l073xx.h</a></li>
<li>USART_CR1_PEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">stm32l073xx.h</a></li>
<li>USART_CR1_PEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">stm32l073xx.h</a></li>
<li>USART_CR1_PS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">stm32l073xx.h</a></li>
<li>USART_CR1_PS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">stm32l073xx.h</a></li>
<li>USART_CR1_PS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">stm32l073xx.h</a></li>
<li>USART_CR1_RE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">stm32l073xx.h</a></li>
<li>USART_CR1_RE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">stm32l073xx.h</a></li>
<li>USART_CR1_RE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">stm32l073xx.h</a></li>
<li>USART_CR1_RTOIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">stm32l073xx.h</a></li>
<li>USART_CR1_RTOIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">stm32l073xx.h</a></li>
<li>USART_CR1_RTOIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8">stm32l073xx.h</a></li>
<li>USART_CR1_RXNEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">stm32l073xx.h</a></li>
<li>USART_CR1_RXNEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">stm32l073xx.h</a></li>
<li>USART_CR1_RXNEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">stm32l073xx.h</a></li>
<li>USART_CR1_TCIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">stm32l073xx.h</a></li>
<li>USART_CR1_TCIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">stm32l073xx.h</a></li>
<li>USART_CR1_TCIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">stm32l073xx.h</a></li>
<li>USART_CR1_TE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">stm32l073xx.h</a></li>
<li>USART_CR1_TE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">stm32l073xx.h</a></li>
<li>USART_CR1_TE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">stm32l073xx.h</a></li>
<li>USART_CR1_TXEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">stm32l073xx.h</a></li>
<li>USART_CR1_TXEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">stm32l073xx.h</a></li>
<li>USART_CR1_TXEIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">stm32l073xx.h</a></li>
<li>USART_CR1_UE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">stm32l073xx.h</a></li>
<li>USART_CR1_UE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">stm32l073xx.h</a></li>
<li>USART_CR1_UE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">stm32l073xx.h</a></li>
<li>USART_CR1_UESM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">stm32l073xx.h</a></li>
<li>USART_CR1_UESM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">stm32l073xx.h</a></li>
<li>USART_CR1_UESM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0">stm32l073xx.h</a></li>
<li>USART_CR1_WAKE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">stm32l073xx.h</a></li>
<li>USART_CR1_WAKE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">stm32l073xx.h</a></li>
<li>USART_CR1_WAKE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">stm32l073xx.h</a></li>
<li>USART_CR2_ABREN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">stm32l073xx.h</a></li>
<li>USART_CR2_ABREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">stm32l073xx.h</a></li>
<li>USART_CR2_ABREN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b">stm32l073xx.h</a></li>
<li>USART_CR2_ABRMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">stm32l073xx.h</a></li>
<li>USART_CR2_ABRMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">stm32l073xx.h</a></li>
<li>USART_CR2_ABRMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">stm32l073xx.h</a></li>
<li>USART_CR2_ABRMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">stm32l073xx.h</a></li>
<li>USART_CR2_ABRMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">stm32l073xx.h</a></li>
<li>USART_CR2_ADD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">stm32l073xx.h</a></li>
<li>USART_CR2_ADD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">stm32l073xx.h</a></li>
<li>USART_CR2_ADD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">stm32l073xx.h</a></li>
<li>USART_CR2_ADDM7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">stm32l073xx.h</a></li>
<li>USART_CR2_ADDM7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">stm32l073xx.h</a></li>
<li>USART_CR2_ADDM7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c">stm32l073xx.h</a></li>
<li>USART_CR2_CLKEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">stm32l073xx.h</a></li>
<li>USART_CR2_CLKEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">stm32l073xx.h</a></li>
<li>USART_CR2_CLKEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">stm32l073xx.h</a></li>
<li>USART_CR2_CPHA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">stm32l073xx.h</a></li>
<li>USART_CR2_CPHA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">stm32l073xx.h</a></li>
<li>USART_CR2_CPHA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">stm32l073xx.h</a></li>
<li>USART_CR2_CPOL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">stm32l073xx.h</a></li>
<li>USART_CR2_CPOL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">stm32l073xx.h</a></li>
<li>USART_CR2_CPOL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">stm32l073xx.h</a></li>
<li>USART_CR2_DATAINV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">stm32l073xx.h</a></li>
<li>USART_CR2_DATAINV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">stm32l073xx.h</a></li>
<li>USART_CR2_DATAINV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717">stm32l073xx.h</a></li>
<li>USART_CR2_LBCL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">stm32l073xx.h</a></li>
<li>USART_CR2_LBCL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">stm32l073xx.h</a></li>
<li>USART_CR2_LBCL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">stm32l073xx.h</a></li>
<li>USART_CR2_LBDIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">stm32l073xx.h</a></li>
<li>USART_CR2_LBDIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">stm32l073xx.h</a></li>
<li>USART_CR2_LBDIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">stm32l073xx.h</a></li>
<li>USART_CR2_LBDL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">stm32l073xx.h</a></li>
<li>USART_CR2_LBDL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">stm32l073xx.h</a></li>
<li>USART_CR2_LBDL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">stm32l073xx.h</a></li>
<li>USART_CR2_LINEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">stm32l073xx.h</a></li>
<li>USART_CR2_LINEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">stm32l073xx.h</a></li>
<li>USART_CR2_LINEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">stm32l073xx.h</a></li>
<li>USART_CR2_MSBFIRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">stm32l073xx.h</a></li>
<li>USART_CR2_MSBFIRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">stm32l073xx.h</a></li>
<li>USART_CR2_MSBFIRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08">stm32l073xx.h</a></li>
<li>USART_CR2_RTOEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">stm32l073xx.h</a></li>
<li>USART_CR2_RTOEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">stm32l073xx.h</a></li>
<li>USART_CR2_RTOEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192">stm32l073xx.h</a></li>
<li>USART_CR2_RXINV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">stm32l073xx.h</a></li>
<li>USART_CR2_RXINV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">stm32l073xx.h</a></li>
<li>USART_CR2_RXINV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4">stm32l073xx.h</a></li>
<li>USART_CR2_STOP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">stm32l073xx.h</a></li>
<li>USART_CR2_STOP_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">stm32l073xx.h</a></li>
<li>USART_CR2_STOP_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">stm32l073xx.h</a></li>
<li>USART_CR2_STOP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">stm32l073xx.h</a></li>
<li>USART_CR2_STOP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">stm32l073xx.h</a></li>
<li>USART_CR2_SWAP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">stm32l073xx.h</a></li>
<li>USART_CR2_SWAP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">stm32l073xx.h</a></li>
<li>USART_CR2_SWAP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e">stm32l073xx.h</a></li>
<li>USART_CR2_TXINV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">stm32l073xx.h</a></li>
<li>USART_CR2_TXINV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">stm32l073xx.h</a></li>
<li>USART_CR2_TXINV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840">stm32l073xx.h</a></li>
<li>USART_CR3_CTSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">stm32l073xx.h</a></li>
<li>USART_CR3_CTSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">stm32l073xx.h</a></li>
<li>USART_CR3_CTSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">stm32l073xx.h</a></li>
<li>USART_CR3_CTSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">stm32l073xx.h</a></li>
<li>USART_CR3_CTSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">stm32l073xx.h</a></li>
<li>USART_CR3_CTSIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">stm32l073xx.h</a></li>
<li>USART_CR3_DDRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">stm32l073xx.h</a></li>
<li>USART_CR3_DDRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">stm32l073xx.h</a></li>
<li>USART_CR3_DDRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120">stm32l073xx.h</a></li>
<li>USART_CR3_DEM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">stm32l073xx.h</a></li>
<li>USART_CR3_DEM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">stm32l073xx.h</a></li>
<li>USART_CR3_DEM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101">stm32l073xx.h</a></li>
<li>USART_CR3_DEP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">stm32l073xx.h</a></li>
<li>USART_CR3_DEP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">stm32l073xx.h</a></li>
<li>USART_CR3_DEP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7">stm32l073xx.h</a></li>
<li>USART_CR3_DMAR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">stm32l073xx.h</a></li>
<li>USART_CR3_DMAR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">stm32l073xx.h</a></li>
<li>USART_CR3_DMAR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">stm32l073xx.h</a></li>
<li>USART_CR3_DMAT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">stm32l073xx.h</a></li>
<li>USART_CR3_DMAT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">stm32l073xx.h</a></li>
<li>USART_CR3_DMAT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">stm32l073xx.h</a></li>
<li>USART_CR3_EIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">stm32l073xx.h</a></li>
<li>USART_CR3_EIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">stm32l073xx.h</a></li>
<li>USART_CR3_EIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">stm32l073xx.h</a></li>
<li>USART_CR3_HDSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">stm32l073xx.h</a></li>
<li>USART_CR3_HDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">stm32l073xx.h</a></li>
<li>USART_CR3_HDSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">stm32l073xx.h</a></li>
<li>USART_CR3_IREN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">stm32l073xx.h</a></li>
<li>USART_CR3_IREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">stm32l073xx.h</a></li>
<li>USART_CR3_IREN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">stm32l073xx.h</a></li>
<li>USART_CR3_IRLP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">stm32l073xx.h</a></li>
<li>USART_CR3_IRLP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">stm32l073xx.h</a></li>
<li>USART_CR3_IRLP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">stm32l073xx.h</a></li>
<li>USART_CR3_NACK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">stm32l073xx.h</a></li>
<li>USART_CR3_NACK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">stm32l073xx.h</a></li>
<li>USART_CR3_NACK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">stm32l073xx.h</a></li>
<li>USART_CR3_ONEBIT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">stm32l073xx.h</a></li>
<li>USART_CR3_ONEBIT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">stm32l073xx.h</a></li>
<li>USART_CR3_ONEBIT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">stm32l073xx.h</a></li>
<li>USART_CR3_OVRDIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">stm32l073xx.h</a></li>
<li>USART_CR3_OVRDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">stm32l073xx.h</a></li>
<li>USART_CR3_OVRDIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e">stm32l073xx.h</a></li>
<li>USART_CR3_RTSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">stm32l073xx.h</a></li>
<li>USART_CR3_RTSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">stm32l073xx.h</a></li>
<li>USART_CR3_RTSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">stm32l073xx.h</a></li>
<li>USART_CR3_SCARCNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">stm32l073xx.h</a></li>
<li>USART_CR3_SCARCNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">stm32l073xx.h</a></li>
<li>USART_CR3_SCARCNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">stm32l073xx.h</a></li>
<li>USART_CR3_SCARCNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">stm32l073xx.h</a></li>
<li>USART_CR3_SCARCNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">stm32l073xx.h</a></li>
<li>USART_CR3_SCARCNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">stm32l073xx.h</a></li>
<li>USART_CR3_SCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">stm32l073xx.h</a></li>
<li>USART_CR3_SCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">stm32l073xx.h</a></li>
<li>USART_CR3_SCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">stm32l073xx.h</a></li>
<li>USART_CR3_UCESM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef05c9c30c2040e0e9a74526f12641e">stm32l073xx.h</a></li>
<li>USART_CR3_UCESM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga991d97d122d02582264e56427abafe25">stm32l073xx.h</a></li>
<li>USART_CR3_UCESM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e46a3deb97899a51bce22fd5a3f64d">stm32l073xx.h</a></li>
<li>USART_CR3_WUFIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">stm32l073xx.h</a></li>
<li>USART_CR3_WUFIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15">stm32l073xx.h</a></li>
<li>USART_CR3_WUFIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c">stm32l073xx.h</a></li>
<li>USART_CR3_WUS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">stm32l073xx.h</a></li>
<li>USART_CR3_WUS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">stm32l073xx.h</a></li>
<li>USART_CR3_WUS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">stm32l073xx.h</a></li>
<li>USART_CR3_WUS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">stm32l073xx.h</a></li>
<li>USART_CR3_WUS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">stm32l073xx.h</a></li>
<li>USART_GTPR_GT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">stm32l073xx.h</a></li>
<li>USART_GTPR_GT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">stm32l073xx.h</a></li>
<li>USART_GTPR_GT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">stm32l073xx.h</a></li>
<li>USART_GTPR_PSC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">stm32l073xx.h</a></li>
<li>USART_GTPR_PSC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">stm32l073xx.h</a></li>
<li>USART_GTPR_PSC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">stm32l073xx.h</a></li>
<li>USART_ICR_CMCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">stm32l073xx.h</a></li>
<li>USART_ICR_CMCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">stm32l073xx.h</a></li>
<li>USART_ICR_CMCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744">stm32l073xx.h</a></li>
<li>USART_ICR_CTSCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">stm32l073xx.h</a></li>
<li>USART_ICR_CTSCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">stm32l073xx.h</a></li>
<li>USART_ICR_CTSCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae">stm32l073xx.h</a></li>
<li>USART_ICR_EOBCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">stm32l073xx.h</a></li>
<li>USART_ICR_EOBCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">stm32l073xx.h</a></li>
<li>USART_ICR_EOBCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278">stm32l073xx.h</a></li>
<li>USART_ICR_FECF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">stm32l073xx.h</a></li>
<li>USART_ICR_FECF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">stm32l073xx.h</a></li>
<li>USART_ICR_FECF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af">stm32l073xx.h</a></li>
<li>USART_ICR_IDLECF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">stm32l073xx.h</a></li>
<li>USART_ICR_IDLECF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">stm32l073xx.h</a></li>
<li>USART_ICR_IDLECF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5">stm32l073xx.h</a></li>
<li>USART_ICR_LBDCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">stm32l073xx.h</a></li>
<li>USART_ICR_LBDCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">stm32l073xx.h</a></li>
<li>USART_ICR_LBDCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283">stm32l073xx.h</a></li>
<li>USART_ICR_NCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">stm32l073xx.h</a></li>
<li>USART_ICR_NCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">stm32l073xx.h</a></li>
<li>USART_ICR_NCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95c095d0ca00e8ec7255a2464c1a6051">stm32l073xx.h</a></li>
<li>USART_ICR_NECF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac93fffe176d75c707e6bef9d15406331">stm32l073xx.h</a></li>
<li>USART_ICR_ORECF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">stm32l073xx.h</a></li>
<li>USART_ICR_ORECF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">stm32l073xx.h</a></li>
<li>USART_ICR_ORECF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f">stm32l073xx.h</a></li>
<li>USART_ICR_PECF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">stm32l073xx.h</a></li>
<li>USART_ICR_PECF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">stm32l073xx.h</a></li>
<li>USART_ICR_PECF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638">stm32l073xx.h</a></li>
<li>USART_ICR_RTOCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">stm32l073xx.h</a></li>
<li>USART_ICR_RTOCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">stm32l073xx.h</a></li>
<li>USART_ICR_RTOCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0">stm32l073xx.h</a></li>
<li>USART_ICR_TCCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">stm32l073xx.h</a></li>
<li>USART_ICR_TCCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">stm32l073xx.h</a></li>
<li>USART_ICR_TCCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a">stm32l073xx.h</a></li>
<li>USART_ICR_WUCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">stm32l073xx.h</a></li>
<li>USART_ICR_WUCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483">stm32l073xx.h</a></li>
<li>USART_ICR_WUCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1">stm32l073xx.h</a></li>
<li>USART_ISR_ABRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">stm32l073xx.h</a></li>
<li>USART_ISR_ABRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">stm32l073xx.h</a></li>
<li>USART_ISR_ABRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6">stm32l073xx.h</a></li>
<li>USART_ISR_ABRF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">stm32l073xx.h</a></li>
<li>USART_ISR_ABRF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">stm32l073xx.h</a></li>
<li>USART_ISR_ABRF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c">stm32l073xx.h</a></li>
<li>USART_ISR_BUSY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">stm32l073xx.h</a></li>
<li>USART_ISR_BUSY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">stm32l073xx.h</a></li>
<li>USART_ISR_BUSY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620">stm32l073xx.h</a></li>
<li>USART_ISR_CMF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">stm32l073xx.h</a></li>
<li>USART_ISR_CMF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">stm32l073xx.h</a></li>
<li>USART_ISR_CMF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e">stm32l073xx.h</a></li>
<li>USART_ISR_CTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">stm32l073xx.h</a></li>
<li>USART_ISR_CTS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">stm32l073xx.h</a></li>
<li>USART_ISR_CTS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6">stm32l073xx.h</a></li>
<li>USART_ISR_CTSIF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">stm32l073xx.h</a></li>
<li>USART_ISR_CTSIF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">stm32l073xx.h</a></li>
<li>USART_ISR_CTSIF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128">stm32l073xx.h</a></li>
<li>USART_ISR_EOBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">stm32l073xx.h</a></li>
<li>USART_ISR_EOBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">stm32l073xx.h</a></li>
<li>USART_ISR_EOBF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085">stm32l073xx.h</a></li>
<li>USART_ISR_FE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">stm32l073xx.h</a></li>
<li>USART_ISR_FE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">stm32l073xx.h</a></li>
<li>USART_ISR_FE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e">stm32l073xx.h</a></li>
<li>USART_ISR_IDLE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">stm32l073xx.h</a></li>
<li>USART_ISR_IDLE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">stm32l073xx.h</a></li>
<li>USART_ISR_IDLE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b">stm32l073xx.h</a></li>
<li>USART_ISR_LBDF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">stm32l073xx.h</a></li>
<li>USART_ISR_LBDF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">stm32l073xx.h</a></li>
<li>USART_ISR_LBDF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd">stm32l073xx.h</a></li>
<li>USART_ISR_NE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">stm32l073xx.h</a></li>
<li>USART_ISR_NE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">stm32l073xx.h</a></li>
<li>USART_ISR_NE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa">stm32l073xx.h</a></li>
<li>USART_ISR_ORE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">stm32l073xx.h</a></li>
<li>USART_ISR_ORE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">stm32l073xx.h</a></li>
<li>USART_ISR_ORE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf">stm32l073xx.h</a></li>
<li>USART_ISR_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">stm32l073xx.h</a></li>
<li>USART_ISR_PE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">stm32l073xx.h</a></li>
<li>USART_ISR_PE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d">stm32l073xx.h</a></li>
<li>USART_ISR_REACK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">stm32l073xx.h</a></li>
<li>USART_ISR_REACK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">stm32l073xx.h</a></li>
<li>USART_ISR_REACK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990">stm32l073xx.h</a></li>
<li>USART_ISR_RTOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">stm32l073xx.h</a></li>
<li>USART_ISR_RTOF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">stm32l073xx.h</a></li>
<li>USART_ISR_RTOF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53">stm32l073xx.h</a></li>
<li>USART_ISR_RWU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">stm32l073xx.h</a></li>
<li>USART_ISR_RWU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">stm32l073xx.h</a></li>
<li>USART_ISR_RWU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf">stm32l073xx.h</a></li>
<li>USART_ISR_RXNE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">stm32l073xx.h</a></li>
<li>USART_ISR_RXNE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">stm32l073xx.h</a></li>
<li>USART_ISR_RXNE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga324397c50b4fedce2e5762305a10a977">stm32l073xx.h</a></li>
<li>USART_ISR_SBKF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">stm32l073xx.h</a></li>
<li>USART_ISR_SBKF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">stm32l073xx.h</a></li>
<li>USART_ISR_SBKF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf">stm32l073xx.h</a></li>
<li>USART_ISR_TC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">stm32l073xx.h</a></li>
<li>USART_ISR_TC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">stm32l073xx.h</a></li>
<li>USART_ISR_TC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72">stm32l073xx.h</a></li>
<li>USART_ISR_TEACK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">stm32l073xx.h</a></li>
<li>USART_ISR_TEACK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">stm32l073xx.h</a></li>
<li>USART_ISR_TEACK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d">stm32l073xx.h</a></li>
<li>USART_ISR_TXE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">stm32l073xx.h</a></li>
<li>USART_ISR_TXE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">stm32l073xx.h</a></li>
<li>USART_ISR_TXE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad56e7c8d903c127689186bd32dc9b20b">stm32l073xx.h</a></li>
<li>USART_ISR_WUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">stm32l073xx.h</a></li>
<li>USART_ISR_WUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">stm32l073xx.h</a></li>
<li>USART_ISR_WUF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5">stm32l073xx.h</a></li>
<li>USART_RDR_RDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">stm32l073xx.h</a></li>
<li>USART_RDR_RDR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d">stm32l073xx.h</a></li>
<li>USART_RDR_RDR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4">stm32l073xx.h</a></li>
<li>USART_RQR_ABRRQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">stm32l073xx.h</a></li>
<li>USART_RQR_ABRRQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">stm32l073xx.h</a></li>
<li>USART_RQR_ABRRQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2d640bc5319f4f68f3438235bd4cbfd">stm32l073xx.h</a></li>
<li>USART_RQR_MMRQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">stm32l073xx.h</a></li>
<li>USART_RQR_MMRQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">stm32l073xx.h</a></li>
<li>USART_RQR_MMRQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaade6b015b7e223054a2b88234cba8910">stm32l073xx.h</a></li>
<li>USART_RQR_RXFRQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">stm32l073xx.h</a></li>
<li>USART_RQR_RXFRQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">stm32l073xx.h</a></li>
<li>USART_RQR_RXFRQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51c7c905709ca36248badab45642727c">stm32l073xx.h</a></li>
<li>USART_RQR_SBKRQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">stm32l073xx.h</a></li>
<li>USART_RQR_SBKRQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">stm32l073xx.h</a></li>
<li>USART_RQR_SBKRQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2de9d4cabae19eeb28765da49a8b0314">stm32l073xx.h</a></li>
<li>USART_RQR_TXFRQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">stm32l073xx.h</a></li>
<li>USART_RQR_TXFRQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83">stm32l073xx.h</a></li>
<li>USART_RQR_TXFRQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5c280ade2bd8610db7e50d4c3a4161">stm32l073xx.h</a></li>
<li>USART_RTOR_BLEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">stm32l073xx.h</a></li>
<li>USART_RTOR_BLEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">stm32l073xx.h</a></li>
<li>USART_RTOR_BLEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">stm32l073xx.h</a></li>
<li>USART_RTOR_RTO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">stm32l073xx.h</a></li>
<li>USART_RTOR_RTO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">stm32l073xx.h</a></li>
<li>USART_RTOR_RTO_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec">stm32l073xx.h</a></li>
<li>USART_TDR_TDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">stm32l073xx.h</a></li>
<li>USART_TDR_TDR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d">stm32l073xx.h</a></li>
<li>USART_TDR_TDR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396">stm32l073xx.h</a></li>
<li>USARTNACK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga44c940c85051784c23cb5fdef98fe5e3">stm32_hal_legacy.h</a></li>
<li>USARTNACK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga5e2a0ab7e7ccbdc9832d363b95389f7f">stm32_hal_legacy.h</a></li>
<li>USB&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">stm32l073xx.h</a></li>
<li>USB_BASE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">stm32l073xx.h</a></li>
<li>USB_BCDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384">stm32l073xx.h</a></li>
<li>USB_BCDR_BCDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3">stm32l073xx.h</a></li>
<li>USB_BCDR_DCDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb11e62c9ee1f4e020a250c2a63469">stm32l073xx.h</a></li>
<li>USB_BCDR_DCDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce">stm32l073xx.h</a></li>
<li>USB_BCDR_DPPU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170">stm32l073xx.h</a></li>
<li>USB_BCDR_PDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092">stm32l073xx.h</a></li>
<li>USB_BCDR_PDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c">stm32l073xx.h</a></li>
<li>USB_BCDR_PS2DET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e">stm32l073xx.h</a></li>
<li>USB_BCDR_SDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24">stm32l073xx.h</a></li>
<li>USB_BCDR_SDET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c">stm32l073xx.h</a></li>
<li>USB_BTABLE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be">stm32l073xx.h</a></li>
<li>USB_CLR_CTR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5">stm32l073xx.h</a></li>
<li>USB_CLR_ERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00">stm32l073xx.h</a></li>
<li>USB_CLR_ESOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79">stm32l073xx.h</a></li>
<li>USB_CLR_L1REQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a">stm32l073xx.h</a></li>
<li>USB_CLR_PMAOVR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b">stm32l073xx.h</a></li>
<li>USB_CLR_RESET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90">stm32l073xx.h</a></li>
<li>USB_CLR_SOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d">stm32l073xx.h</a></li>
<li>USB_CLR_SUSP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1">stm32l073xx.h</a></li>
<li>USB_CLR_WKUP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd">stm32l073xx.h</a></li>
<li>USB_CNTR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2">stm32l073xx.h</a></li>
<li>USB_CNTR_CTRM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">stm32l073xx.h</a></li>
<li>USB_CNTR_ERRM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">stm32l073xx.h</a></li>
<li>USB_CNTR_ESOFM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">stm32l073xx.h</a></li>
<li>USB_CNTR_FRES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">stm32l073xx.h</a></li>
<li>USB_CNTR_FSUSP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">stm32l073xx.h</a></li>
<li>USB_CNTR_L1REQM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd">stm32l073xx.h</a></li>
<li>USB_CNTR_L1RESUME&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9">stm32l073xx.h</a></li>
<li>USB_CNTR_LPMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777">stm32l073xx.h</a></li>
<li>USB_CNTR_PDWN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">stm32l073xx.h</a></li>
<li>USB_CNTR_PMAOVRM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">stm32l073xx.h</a></li>
<li>USB_CNTR_RESETM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">stm32l073xx.h</a></li>
<li>USB_CNTR_RESUME&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">stm32l073xx.h</a></li>
<li>USB_CNTR_SOFM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">stm32l073xx.h</a></li>
<li>USB_CNTR_SUSPM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">stm32l073xx.h</a></li>
<li>USB_CNTR_WKUPM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">stm32l073xx.h</a></li>
<li>USB_DADDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62">stm32l073xx.h</a></li>
<li>USB_DADDR_ADD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">stm32l073xx.h</a></li>
<li>USB_DADDR_EF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">stm32l073xx.h</a></li>
<li>USB_EP0R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952">stm32l073xx.h</a></li>
<li>USB_EP1R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307">stm32l073xx.h</a></li>
<li>USB_EP2R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4">stm32l073xx.h</a></li>
<li>USB_EP3R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2">stm32l073xx.h</a></li>
<li>USB_EP4R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2">stm32l073xx.h</a></li>
<li>USB_EP5R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b">stm32l073xx.h</a></li>
<li>USB_EP6R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592">stm32l073xx.h</a></li>
<li>USB_EP7R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada">stm32l073xx.h</a></li>
<li>USB_EP_BULK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">stm32l073xx.h</a></li>
<li>USB_EP_CONTROL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7">stm32l073xx.h</a></li>
<li>USB_EP_CTR_RX&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">stm32l073xx.h</a></li>
<li>USB_EP_CTR_TX&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">stm32l073xx.h</a></li>
<li>USB_EP_DTOG_RX&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8">stm32l073xx.h</a></li>
<li>USB_EP_DTOG_TX&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f">stm32l073xx.h</a></li>
<li>USB_EP_INTERRUPT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352">stm32l073xx.h</a></li>
<li>USB_EP_ISOCHRONOUS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b">stm32l073xx.h</a></li>
<li>USB_EP_KIND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">stm32l073xx.h</a></li>
<li>USB_EP_RX_DIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">stm32l073xx.h</a></li>
<li>USB_EP_RX_NAK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9">stm32l073xx.h</a></li>
<li>USB_EP_RX_STALL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6">stm32l073xx.h</a></li>
<li>USB_EP_RX_VALID&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf">stm32l073xx.h</a></li>
<li>USB_EP_SETUP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">stm32l073xx.h</a></li>
<li>USB_EP_T_FIELD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">stm32l073xx.h</a></li>
<li>USB_EP_T_MASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde">stm32l073xx.h</a></li>
<li>USB_EP_TX_DIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">stm32l073xx.h</a></li>
<li>USB_EP_TX_NAK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950">stm32l073xx.h</a></li>
<li>USB_EP_TX_STALL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc">stm32l073xx.h</a></li>
<li>USB_EP_TX_VALID&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70">stm32l073xx.h</a></li>
<li>USB_EP_TYPE_MASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">stm32l073xx.h</a></li>
<li>USB_EPADDR_FIELD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">stm32l073xx.h</a></li>
<li>USB_EPKIND_MASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a">stm32l073xx.h</a></li>
<li>USB_EPREG_MASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">stm32l073xx.h</a></li>
<li>USB_EPRX_DTOG1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce">stm32l073xx.h</a></li>
<li>USB_EPRX_DTOG2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86">stm32l073xx.h</a></li>
<li>USB_EPRX_DTOGMASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0">stm32l073xx.h</a></li>
<li>USB_EPRX_STAT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">stm32l073xx.h</a></li>
<li>USB_EPTX_DTOG1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464">stm32l073xx.h</a></li>
<li>USB_EPTX_DTOG2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037">stm32l073xx.h</a></li>
<li>USB_EPTX_DTOGMASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76">stm32l073xx.h</a></li>
<li>USB_EPTX_STAT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">stm32l073xx.h</a></li>
<li>USB_EXTI_LINE_WAKEUP&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga61757a6baeb1b54c45949122b5cf9ba2">stm32_hal_legacy.h</a></li>
<li>USB_FNR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1">stm32l073xx.h</a></li>
<li>USB_FNR_FN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">stm32l073xx.h</a></li>
<li>USB_FNR_LCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">stm32l073xx.h</a></li>
<li>USB_FNR_LSOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">stm32l073xx.h</a></li>
<li>USB_FNR_RXDM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">stm32l073xx.h</a></li>
<li>USB_FNR_RXDP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">stm32l073xx.h</a></li>
<li>USB_FS_EXTI_LINE_WAKEUP&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga9990232132734bde77e11c4f8d2e4163">stm32_hal_legacy.h</a></li>
<li>USB_FS_EXTI_TRIGGER_BOTH_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga10b3c6190659b38d5e6d3155e30e3b5a">stm32_hal_legacy.h</a></li>
<li>USB_FS_EXTI_TRIGGER_FALLING_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga61994671a8124f126378447f96f87843">stm32_hal_legacy.h</a></li>
<li>USB_FS_EXTI_TRIGGER_RISING_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga4635bede79c31eb76839b0682657e31e">stm32_hal_legacy.h</a></li>
<li>USB_HS_EXTI_LINE_WAKEUP&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga76b8cf072166993b9e3094bb8c983265">stm32_hal_legacy.h</a></li>
<li>USB_HS_EXTI_TRIGGER_BOTH_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga88242c33988234109ab398a9195f6c11">stm32_hal_legacy.h</a></li>
<li>USB_HS_EXTI_TRIGGER_FALLING_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gacf7c7cd4c0acdaef836d1381884eafdc">stm32_hal_legacy.h</a></li>
<li>USB_HS_EXTI_TRIGGER_RISING_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gabae8c431934cc5189524c41c4a413e5d">stm32_hal_legacy.h</a></li>
<li>USB_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">stm32l073xx.h</a></li>
<li>USB_ISTR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2">stm32l073xx.h</a></li>
<li>USB_ISTR_CTR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">stm32l073xx.h</a></li>
<li>USB_ISTR_DIR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">stm32l073xx.h</a></li>
<li>USB_ISTR_EP_ID&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">stm32l073xx.h</a></li>
<li>USB_ISTR_ERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">stm32l073xx.h</a></li>
<li>USB_ISTR_ESOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">stm32l073xx.h</a></li>
<li>USB_ISTR_L1REQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8">stm32l073xx.h</a></li>
<li>USB_ISTR_PMAOVR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">stm32l073xx.h</a></li>
<li>USB_ISTR_RESET&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">stm32l073xx.h</a></li>
<li>USB_ISTR_SOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">stm32l073xx.h</a></li>
<li>USB_ISTR_SUSP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">stm32l073xx.h</a></li>
<li>USB_ISTR_WKUP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">stm32l073xx.h</a></li>
<li>USB_LPMCSR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4610894bb79650baf51b9d6928290966">stm32l073xx.h</a></li>
<li>USB_LPMCSR_BESL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga898ef87a3f72b4a8809754f0d5180022">stm32l073xx.h</a></li>
<li>USB_LPMCSR_LMPEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c">stm32l073xx.h</a></li>
<li>USB_LPMCSR_LPMACK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32">stm32l073xx.h</a></li>
<li>USB_LPMCSR_REMWAKE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839">stm32l073xx.h</a></li>
<li>USB_PMAADDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf992dfdd5707568c5cb5506e2347e808">stm32l073xx.h</a></li>
<li>USB_PMAADDR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc885bcbe933d79f0e31305f46fd504d">stm32l073xx.h</a></li>
<li>USB_PMAADDR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga585d11c200331336de28671243833198">stm32l073xx.h</a></li>
<li>USE_HAL_ADC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#acc33abd5393affd16cc4a1397839dfe4">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_COMP_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a94f0f5f870b8e45eab42cfe77e4210ed">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_DAC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#af9580ae862dcc02cee7822030c48d6b8">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_I2C_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a99be773f7f62b6277d1c87658e085725">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_I2S_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a1bdc791c35b20c7188b3d74fd6c30ebf">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_IRDA_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a4a459bcaa046998e6939fc66b0831e96">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_LPTIM_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a5b148dcae2bf8f576fc69a349794df4c">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_PCD_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#afd18c04aa4a4a54446df8083be875a00">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_RNG_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a9b01c64d19f0d4839b7da08bd61c7ff7">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_RTC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a54badbcdb096ce802d2eed981cbbc31a">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_SMARTCARD_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a43bb2335641440326db0f05526c1bff9">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_SMBUS_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a74cae3ff25398b4a06a579a7164a8518">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_SPI_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a8d8be2d7e4ed5bfc7b64f60ba604c749">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_TIM_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a5ef4d67cd7630f6e2e67d17370fbffdb">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_TSC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a350c00459720e655e87ca789795fee23">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_UART_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a68c6c7c633e6cb378824020ef00a5701">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_USART_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#ac79983d623c7f760c5077618a453561b">stm32l0xx_hal_conf.h</a></li>
<li>USE_HAL_WWDG_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a6879802837c27d8761d8a8fdab626891">stm32l0xx_hal_conf.h</a></li>
<li>USE_RTOS&#160;:&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#ad048ac737242c2c2cb9f4a72953d10ce">stm32l0xx_hal_conf.h</a></li>
<li>uwTick&#160;:&#160;<a class="el" href="group___h_a_l___exported___variables.html#ga9d411ea525781e633bf7ea7ef2f90728">stm32l0xx_hal.h</a></li>
<li>uwTickFreq&#160;:&#160;<a class="el" href="group___h_a_l___exported___variables.html#ga84a0c55c4d0bff06a085b4fcfd6531cd">stm32l0xx_hal.h</a></li>
<li>uwTickPrio&#160;:&#160;<a class="el" href="group___h_a_l___exported___variables.html#ga3000c5e83924ed2debb1849c738d4be2">stm32l0xx_hal.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
