Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 11 09:42:17 2021
| Host         : LAPTOP-BFI2BQC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopUnidadDeControl_timing_summary_routed.rpt -pb TopUnidadDeControl_timing_summary_routed.pb -rpx TopUnidadDeControl_timing_summary_routed.rpx -warn_on_violation
| Design       : TopUnidadDeControl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clkdiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.192        0.000                      0                   66        0.276        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.192        0.000                      0                   66        0.276        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 3.447ns (58.905%)  route 2.405ns (41.095%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.564 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    i_reg[20]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.681 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.681    i_reg[24]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.004 r  i_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.004    i_reg[28]_i_1_n_6
    SLICE_X2Y21          FDRE                                         r  i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  i_reg[29]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.109    15.196    i_reg[29]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 3.439ns (58.849%)  route 2.405ns (41.151%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.564 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    i_reg[20]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.681 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.681    i_reg[24]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.996 r  i_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.996    i_reg[28]_i_1_n_4
    SLICE_X2Y21          FDRE                                         r  i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  i_reg[31]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.109    15.196    i_reg[31]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 3.363ns (58.307%)  route 2.405ns (41.693%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.564 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    i_reg[20]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.681 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.681    i_reg[24]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.920 r  i_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.920    i_reg[28]_i_1_n_5
    SLICE_X2Y21          FDRE                                         r  i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  i_reg[30]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.109    15.196    i_reg[30]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 3.343ns (58.162%)  route 2.405ns (41.838%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.564 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    i_reg[20]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.681 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.681    i_reg[24]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.900 r  i_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.900    i_reg[28]_i_1_n_7
    SLICE_X2Y21          FDRE                                         r  i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  i_reg[28]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.109    15.196    i_reg[28]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 3.330ns (58.067%)  route 2.405ns (41.933%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.564 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    i_reg[20]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.887 r  i_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.887    i_reg[24]_i_1_n_6
    SLICE_X2Y20          FDRE                                         r  i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  i_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.109    15.197    i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 3.322ns (58.008%)  route 2.405ns (41.992%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.564 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    i_reg[20]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.879 r  i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.879    i_reg[24]_i_1_n_4
    SLICE_X2Y20          FDRE                                         r  i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  i_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.109    15.197    i_reg[27]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 3.246ns (57.444%)  route 2.405ns (42.556%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.564 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    i_reg[20]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.803 r  i_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.803    i_reg[24]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  i_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.109    15.197    i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 3.226ns (57.293%)  route 2.405ns (42.708%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.564 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    i_reg[20]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.783 r  i_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.783    i_reg[24]_i_1_n_7
    SLICE_X2Y20          FDRE                                         r  i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  i_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.109    15.197    i_reg[24]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 3.213ns (57.194%)  route 2.405ns (42.806%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.770 r  i_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.770    i_reg[20]_i_1_n_6
    SLICE_X2Y19          FDRE                                         r  i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  i_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109    15.197    i_reg[21]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 3.205ns (57.133%)  route 2.405ns (42.867%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  i_reg[7]/Q
                         net (fo=3, routed)           0.820     6.490    i_reg[7]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    i[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.146 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.146    i_reg[0]_i_16_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.260    i_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    i_reg[0]_i_7_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.645 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.585     9.230    estado1
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.373     9.603 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.603    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.979 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    i_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.096    i_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    i_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    i_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.447 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.447    i_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.762 r  i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.762    i_reg[20]_i_1_n_4
    SLICE_X2Y19          FDRE                                         r  i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  i_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109    15.197    i_reg[23]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  4.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  i_reg[3]/Q
                         net (fo=1, routed)           0.137     1.775    i_reg_n_0_[3]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     1.820    i[0]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    i_reg[0]_i_1_n_4
    SLICE_X2Y14          FDRE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  FSM_sequential_estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_sequential_estado_reg/Q
                         net (fo=34, routed)          0.140     1.755    i
    SLICE_X2Y14          FDRE                                         r  i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  i_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_CE)       -0.016     1.471    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  FSM_sequential_estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_sequential_estado_reg/Q
                         net (fo=34, routed)          0.140     1.755    i
    SLICE_X2Y14          FDRE                                         r  i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  i_reg[1]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_CE)       -0.016     1.471    i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  FSM_sequential_estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_sequential_estado_reg/Q
                         net (fo=34, routed)          0.140     1.755    i
    SLICE_X2Y14          FDRE                                         r  i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  i_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_CE)       -0.016     1.471    i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  FSM_sequential_estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_sequential_estado_reg/Q
                         net (fo=34, routed)          0.140     1.755    i
    SLICE_X2Y14          FDRE                                         r  i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_CE)       -0.016     1.471    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  i_reg[19]/Q
                         net (fo=3, routed)           0.148     1.783    i_reg[19]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.828 r  i[16]_i_2/O
                         net (fo=1, routed)           0.000     1.828    i[16]_i_2_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.892 r  i_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    i_reg[16]_i_1_n_4
    SLICE_X2Y18          FDRE                                         r  i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  i_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  i_reg[23]/Q
                         net (fo=3, routed)           0.148     1.782    i_reg[23]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  i[20]_i_2/O
                         net (fo=1, routed)           0.000     1.827    i[20]_i_2_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    i_reg[20]_i_1_n_4
    SLICE_X2Y19          FDRE                                         r  i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  i_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.604    i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  i_reg[11]/Q
                         net (fo=2, routed)           0.149     1.786    i_reg[11]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  i[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    i[8]_i_2_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.895 r  i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    i_reg[8]_i_1_n_4
    SLICE_X2Y16          FDRE                                         r  i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  i_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.607    i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  i_reg[15]/Q
                         net (fo=3, routed)           0.149     1.785    i_reg[15]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  i[12]_i_2/O
                         net (fo=1, routed)           0.000     1.830    i[12]_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    i_reg[12]_i_1_n_4
    SLICE_X2Y17          FDRE                                         r  i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  i_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  i_reg[27]/Q
                         net (fo=2, routed)           0.149     1.782    i_reg[27]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  i[24]_i_2/O
                         net (fo=1, routed)           0.000     1.827    i[24]_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    i_reg[24]_i_1_n_4
    SLICE_X2Y20          FDRE                                         r  i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  i_reg[27]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.603    i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    FSM_sequential_estado_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    clkdiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    i_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    FSM_sequential_estado_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    i_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    i_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    i_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    i_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    i_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    i_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    clkdiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    i_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    i_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    i_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    i_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    i_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    i_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    i_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    i_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    i_reg[4]/C



