{
  "id": "02-05-sentencias-secuenciales",
  "topic": "Sentencias Secuenciales",
  "type": "learning_module",
  "status": "published",
  "last_updated": "2026-01-03",
  "human_purpose": "Utilizar procesos y sentencias secuenciales: if-then-else, case, loops.",
  "resource_map": {
    "entry_point": "VHDL-05-Intro.md",
    "directives": "VHDL-05-directives.md",
    "main_theory": "theory/VHDL-05-Teoria-Secuenciales.md",
    "cheat_sheet": "VHDL-05-Resumen-Formulas.md",
    "methods": [
      "methods/VHDL-05-Metodos-Secuenciales.md"
    ],
    "problems": "problems/VHDL-05-Problemas.md",
    "answers": "solutions/VHDL-05-Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ],
    "applications": [
      "applications/APP-VHDL-05-uart-tx.md"
    ]
  },
  "ai_contract": {
    "strict_mode": true,
    "directives_file": "VHDL-05-directives.md"
  },
  "prerequisites": [
    "02-04-sentencias-concurrentes"
  ],
  "learning_objectives": [
    "Crear procesos con listas de sensibilidad",
    "Utilizar sentencias if-then-else",
    "Implementar case-when",
    "Diseñar registros y flip-flops",
    "Utilizar variables vs señales"
  ],
  "estimated_time": "7-8 horas",
  "difficulty": "intermedio",
  "subtopics": [
    "Proceso (process) y lista de sensibilidad",
    "Sentencia if-then-elsif-else",
    "Sentencia case-when",
    "Sentencia loop y exit",
    "Sentencia wait",
    "Variables vs señales",
    "Modelado de flip-flops D, JK, T",
    "Registros con reset síncrono y asíncrono",
    "Detección de flancos (rising_edge, falling_edge)",
    "Inferencia de latches (errores comunes)"
  ],
  "tags": [
    "proceso",
    "if",
    "case",
    "secuencial",
    "variable"
  ],
  "contains_code_examples": true,
  "title": "Sentencias Secuenciales",
  "slug": "sentencias-secuenciales",
  "area": "vhdl",
  "topics": [
    "proceso",
    "if",
    "case",
    "secuencial",
    "variable"
  ],
  "required_files": [
    "manifest.json",
    "VHDL-05-Intro.md",
    "VHDL-05-Resumen-Formulas.md"
  ],
  "references": [
    {
      "id": "VHDL-REF-01",
      "chapters": ["Cap. 8: Sequential Statements"],
      "pages": "261-330"
    },
    {
      "id": "VHDL-REF-02",
      "chapters": ["Cap. 5: Sequential Code"],
      "pages": "141-200"
    }
  ],
  "validation_status": {
    "status": "validated",
    "validated_by": "Claude AI",
    "validation_date": "2026-01-03",
    "notes": "Estructura completa, contenido verificado contra template"
  },
  "updated_at": "2026-01-03"
}
