
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001323                       # Number of seconds simulated (Second)
simTicks                                   1322660500                       # Number of ticks simulated (Tick)
finalTick                                  1322660500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     47.97                       # Real time elapsed on the host (Second)
hostTickRate                                 27575009                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16923872                       # Number of bytes of host memory used (Byte)
simInsts                                     10000005                       # Number of instructions simulated (Count)
simOps                                       10000180                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   208481                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     208484                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2645322                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9934642                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       44                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        9852005                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5534                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               181606                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            147401                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2594176                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.797740                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.260059                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    343503     13.24%     13.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    131050      5.05%     18.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    283617     10.93%     29.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    331243     12.77%     41.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    478005     18.43%     60.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    256649      9.89%     70.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    505118     19.47%     89.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    185909      7.17%     96.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     79082      3.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2594176                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   50647      3.62%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    721      0.05%      3.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    2113      0.15%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1275226     91.22%     95.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 67520      4.83%     99.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1546      0.11%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              209      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           44      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4831161     49.04%     49.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        40550      0.41%     49.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2367      0.02%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          163      0.00%     49.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp          301      0.00%     49.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          812      0.01%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            9      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc          152      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3565538     36.19%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1409937     14.31%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          483      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          129      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul           178      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc           178      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        9852005                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.724312                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1397983                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.141898                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 23695119                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10115765                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         9823288                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      6574                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2490                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             2374                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11245780                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4164                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           9831193                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       3556328                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     18899                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              255706                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4961725                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         654603                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1405397                       # Number of stores executed (Count)
system.cpu.numRate                           3.716445                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             625                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           51146                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000180                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.264532                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.264532                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               3.780260                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          3.780260                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   13298462                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7824936                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        2129                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       1595                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                  72746299                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     2066                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  1322660500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        3584537                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1427756                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       414849                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       329945                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  746624                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            415181                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              6966                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               390712                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  381656                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.976822                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   67535                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                104                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           52423                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              52423                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           87                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit        30372                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.loop_predictor.correct       224624                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong       121073                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       244730                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         1673                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1185                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        94211                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         1399                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          568                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          342                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         1589                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit          413                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          599                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        26900                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        35417                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        27532                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        28720                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        15935                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        18449                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7         9477                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        83836                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9          482                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10           93                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11          958                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12          571                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        64701                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        36276                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        24217                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        10282                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4         1947                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        16349                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        51174                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7        41409                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8         1128                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9          100                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10          415                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11          372                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          190041                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              5073                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2557327                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.910403                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.699796                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          723198     28.28%     28.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           58329      2.28%     30.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           96956      3.79%     34.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           58036      2.27%     36.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           44073      1.72%     38.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           63025      2.46%     40.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1513556     59.19%     99.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows          154      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            7                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2557327                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000005                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000180                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4936465                       # Number of memory references committed (Count)
system.cpu.commit.loads                       3535086                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     641653                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       2330                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9819755                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 55918                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           42      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5019251     50.19%     50.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        40406      0.40%     50.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2234      0.02%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          163      0.00%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp          298      0.00%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          807      0.01%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            9      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            2      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc          152      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3534652     35.35%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1401265     14.01%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          434      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          114      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul          175      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc          175      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000180                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1513556                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4767217                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4767217                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4767217                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4767217                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        71730                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           71730                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        71730                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          71730                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3882593000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3882593000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3882593000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3882593000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4838947                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4838947                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4838947                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4838947                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.014823                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.014823                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.014823                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.014823                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54127.882337                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54127.882337                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54127.882337                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 54127.882337                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            7                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1973                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           29                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs              7                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    68.034483                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6987                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6987                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        62695                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         62695                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        62695                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        62695                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         9035                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         9035                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         9035                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         9035                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    548596500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    548596500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    548596500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    548596500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001867                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001867                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60719.037078                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60719.037078                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60719.037078                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60719.037078                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   6987                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3424117                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3424117                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        13453                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         13453                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    509916000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    509916000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples        13453                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean    75.807032                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    72.412466                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9         1278      9.50%      9.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19         3271     24.31%     33.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29         2264     16.83%     50.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39           38      0.28%     50.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49           55      0.41%     51.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59           39      0.29%     51.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69           61      0.45%     52.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79           38      0.28%     52.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89           91      0.68%     53.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99          158      1.17%     54.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109          331      2.46%     56.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119         1167      8.67%     65.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129         1568     11.66%     77.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139          190      1.41%     78.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149         1365     10.15%     88.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159          287      2.13%     90.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169          252      1.87%     92.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179          603      4.48%     97.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189          199      1.48%     98.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199           65      0.48%     99.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209           45      0.33%     99.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219            8      0.06%     99.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229           16      0.12%     99.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239           11      0.08%     99.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249            2      0.01%     99.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259            1      0.01%     99.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::260-269            2      0.01%     99.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::270-279            2      0.01%     99.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::280-289            1      0.01%     99.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319            2      0.01%     99.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::380-389            1      0.01%     99.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::450-459            1      0.01%     99.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::460-469            2      0.01%     99.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::550-559            3      0.02%     99.73% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::560-569            8      0.06%     99.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::580-589            1      0.01%     99.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::630-639            1      0.01%     99.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::740-749            3      0.02%     99.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::750-759            6      0.04%     99.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::760-769            3      0.02%     99.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789            1      0.01%     99.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::790-799            1      0.01%     99.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::810-819            2      0.01%     99.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829            2      0.01%     99.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839            2      0.01%     99.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::840-849            1      0.01%     99.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::880-889            1      0.01%     99.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::890-899            4      0.03%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value          898                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total        13453                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3437570                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3437570                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.003914                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.003914                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 37903.515944                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 37903.515944                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        10622                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        10622                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2831                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2831                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    130146000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    130146000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000824                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000824                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 45971.741434                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 45971.741434                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1343100                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1343100                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        58277                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        58277                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3372677000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3372677000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples        58277                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean   115.746418                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev    84.708103                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9          128      0.22%      0.22% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19          721      1.24%      1.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29          420      0.72%      2.18% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39          749      1.29%      3.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49          366      0.63%      4.09% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59          601      1.03%      5.12% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69         1095      1.88%      7.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79         1760      3.02%     10.02% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89         1900      3.26%     13.28% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99         7359     12.63%     25.91% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109        15772     27.06%     52.97% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119        14305     24.55%     77.52% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129         7299     12.52%     90.04% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139         1592      2.73%     92.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149         2057      3.53%     96.31% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159          498      0.85%     97.16% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169          283      0.49%     97.65% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179          239      0.41%     98.06% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189           79      0.14%     98.19% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199           49      0.08%     98.28% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::200-209           14      0.02%     98.30% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219           17      0.03%     98.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::220-229           13      0.02%     98.35% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::230-239           11      0.02%     98.37% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::240-249           15      0.03%     98.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::250-259            6      0.01%     98.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::260-269            2      0.00%     98.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::270-279            1      0.00%     98.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::280-289            2      0.00%     98.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::290-299            1      0.00%     98.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::300-309            2      0.00%     98.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::310-319            4      0.01%     98.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::320-329            1      0.00%     98.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::330-339            3      0.01%     98.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::340-349            4      0.01%     98.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::350-359            2      0.00%     98.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::360-369            2      0.00%     98.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::370-379            3      0.01%     98.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::380-389            2      0.00%     98.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::390-399            2      0.00%     98.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::400-409            3      0.01%     98.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::410-419            3      0.01%     98.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::420-429            5      0.01%     98.48% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::430-439            2      0.00%     98.48% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::440-449            4      0.01%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::450-459            3      0.01%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::460-469            2      0.00%     98.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::470-479            2      0.00%     98.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::480-489            3      0.01%     98.51% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::490-499            3      0.01%     98.51% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::500-509            2      0.00%     98.51% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::510-519            4      0.01%     98.52% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::520-529            3      0.01%     98.53% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::530-539            3      0.01%     98.53% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::540-549            4      0.01%     98.54% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::550-559            5      0.01%     98.55% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::560-569            9      0.02%     98.56% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::570-579           11      0.02%     98.58% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::580-589            6      0.01%     98.59% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::590-599            7      0.01%     98.60% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::600-609            8      0.01%     98.62% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::610-619           12      0.02%     98.64% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::620-629            8      0.01%     98.65% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::630-639           10      0.02%     98.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::640-649           10      0.02%     98.69% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::650-659           11      0.02%     98.70% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::660-669           11      0.02%     98.72% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::670-679           18      0.03%     98.75% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::680-689           17      0.03%     98.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::690-699           21      0.04%     98.82% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::700-709           11      0.02%     98.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::710-719           14      0.02%     98.86% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::720-729           16      0.03%     98.89% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::730-739           18      0.03%     98.92% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::740-749           10      0.02%     98.94% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::750-759           15      0.03%     98.96% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::760-769           33      0.06%     99.02% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::770-779           54      0.09%     99.11% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::780-789           72      0.12%     99.24% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::790-799           84      0.14%     99.38% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::800-809           69      0.12%     99.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::810-819           65      0.11%     99.61% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::820-829           51      0.09%     99.70% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::830-839           57      0.10%     99.80% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::840-849           46      0.08%     99.87% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::850-859           30      0.05%     99.93% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::860-869           34      0.06%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::870-879            6      0.01%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::880-889            3      0.01%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            6                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value          887                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total        58277                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1401377                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1401377                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.041586                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.041586                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57873.208985                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57873.208985                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        52073                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        52073                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6204                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6204                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    418450500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    418450500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004427                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004427                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 67448.500967                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 67448.500967                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1521.491624                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4667546                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               6987                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             668.032918                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1521.491624                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.742916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.742916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1599                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          394                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           38720611                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          38720611                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   150301                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                713343                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1503342                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                220521                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   6669                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               353172                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1918                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10280448                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 10168                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         1046                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         1046                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         1046                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         1046                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          304                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          304                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          304                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          304                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker     21541482                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total     21541482                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker     21541482                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total     21541482                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker         1350                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total         1350                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker         1350                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total         1350                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.225185                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.225185                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.225185                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.225185                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 70860.138158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 70860.138158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 70860.138158                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 70860.138158                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker           40                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total           40                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker           40                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total           40                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          264                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          264                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          264                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          264                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker     18771995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total     18771995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker     18771995                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total     18771995                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.195556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.195556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.195556                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.195556                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71106.041667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 71106.041667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71106.041667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 71106.041667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements          248                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         1046                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         1046                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          304                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          304                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker     21541482                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total     21541482                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples          304                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   141.674342                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    53.156372                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::0-9            2      0.66%      0.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::10-19            1      0.33%      0.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::30-39            1      0.33%      1.32% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::60-69            1      0.33%      1.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::80-89            1      0.33%      1.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::90-99            1      0.33%      2.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119           35     11.51%     13.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129          107     35.20%     49.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139           13      4.28%     53.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149           63     20.72%     74.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159           22      7.24%     81.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::160-169            8      2.63%     83.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179           29      9.54%     93.42% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::180-189           13      4.28%     97.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::190-199            2      0.66%     98.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::250-259            1      0.33%     98.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::260-269            1      0.33%     99.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::280-289            1      0.33%     99.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::290-299            1      0.33%     99.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::890-899            1      0.33%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value            4                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          898                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total          304                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker         1350                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total         1350                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.225185                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.225185                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 70860.138158                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 70860.138158                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker           40                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total           40                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          264                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          264                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker     18771995                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total     18771995                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.195556                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.195556                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71106.041667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 71106.041667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.902345                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         1104                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          248                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.451613                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1750000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.902345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.993897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.993897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         2964                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         2964                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              42531                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10834203                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      746624                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             501614                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2536869                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   17128                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        717                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2766                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            20                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2709                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    916712                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   965                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       13                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2594176                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.176438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             4.072254                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   804356     31.01%     31.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   174253      6.72%     37.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   158931      6.13%     43.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   142311      5.49%     49.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   124981      4.82%     54.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   124190      4.79%     58.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   460962     17.77%     76.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   117305      4.52%     81.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    98438      3.79%     85.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                    94166      3.63%     88.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                   82590      3.18%     91.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                   86273      3.33%     95.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                   31046      1.20%     96.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                   11894      0.46%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                   17243      0.66%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                   14684      0.57%     98.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                   50553      1.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2594176                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.282243                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.095608                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         915136                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            915136                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        915136                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           915136                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1553                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1553                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1553                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1553                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     90957975                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     90957975                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     90957975                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     90957975                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       916689                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        916689                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       916689                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       916689                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001694                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001694                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001694                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001694                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58569.204765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 58569.204765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58569.204765                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 58569.204765                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        26025                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          260                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     100.096154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          550                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           550                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          550                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          550                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1003                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1003                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1003                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1003                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     66762981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     66762981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     66762981                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     66762981                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66563.291127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66563.291127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66563.291127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66563.291127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       915136                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          915136                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1553                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1553                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     90957975                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     90957975                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples         1553                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   117.122344                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    70.322979                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::0-9           10      0.64%      0.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::10-19           45      2.90%      3.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29           25      1.61%      5.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::30-39           26      1.67%      6.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::40-49           25      1.61%      8.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::50-59           34      2.19%     10.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::60-69           33      2.12%     12.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::70-79           39      2.51%     15.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::80-89           48      3.09%     18.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::90-99           52      3.35%     21.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::100-109           90      5.80%     27.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::110-119           80      5.15%     32.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::120-129          789     50.80%     83.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::130-139           18      1.16%     84.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149          110      7.08%     91.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159           23      1.48%     93.17% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::160-169           12      0.77%     93.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::170-179           52      3.35%     97.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::180-189           23      1.48%     98.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::190-199            2      0.13%     98.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::200-209            1      0.06%     98.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::210-219            2      0.13%     99.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::220-229            1      0.06%     99.16% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::250-259            1      0.06%     99.23% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::760-769            1      0.06%     99.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::770-779            3      0.19%     99.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::780-789            2      0.13%     99.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::790-799            2      0.13%     99.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::830-839            1      0.06%     99.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::840-849            3      0.19%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          849                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total         1553                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       916689                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       916689                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001694                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001694                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58569.204765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58569.204765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          550                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          550                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1003                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1003                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     66762981                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     66762981                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66563.291127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66563.291127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           784.331088                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               84000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   784.331088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.382974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.382974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1003                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          450                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          552                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.489746                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            7334515                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           7334515                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      6669                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      30269                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      314                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10190392                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1141                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3584537                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1427756                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    44                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      312                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1976                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1981                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3857                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 5838                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9829119                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9825662                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7351941                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   9243645                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.714354                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.795351                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     14337044                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall       642701                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall        10599                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall      1012816                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall       124816                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall          269                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     13761645                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid       367676                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall        38112                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute       899728                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady         7072                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall      4286016                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       119328                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      1472080                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall      2356880                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall         1792                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall       475360                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash       490064                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other        1102754                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total       41506752                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     10968832                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall       224196                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall         3750                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall       380730                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall        45492                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall           66                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall        40014                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid         8232                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred         4669                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed        10165                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall        14376                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute       346428                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady         2676                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall      1646970                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall        44838                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall       553626                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall       901026                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall          672                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall       178284                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash       189840                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other           156                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      15565038                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     10821054                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall       195714                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall         3630                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall       346734                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall        13014                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall           48                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall       409655                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall        78714                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid         8154                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed        10026                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall        14326                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute       292361                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady         1645                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall      1542081                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall        43525                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall       553448                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall       802424                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall          591                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall       178442                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash       248274                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other          1184                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      15565044                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10191355                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall       191598                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall         3516                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall       271702                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall        12384                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall           30                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall       940361                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall        26748                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid         8154                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed         9627                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall        14172                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute       199884                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady          984                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall      1321206                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall        39408                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall       549667                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall       662218                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall          516                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall       178362                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash       370968                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       572196                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     15565056                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          120                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          120                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          120                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          120                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           15                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           15                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           15                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           15                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      1450000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      1450000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      1450000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      1450000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          135                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          135                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          135                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          135                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 96666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 96666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 96666.666667                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 96666.666667                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           15                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           15                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      1435000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      1435000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      1435000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      1435000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 95666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 95666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 95666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 95666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          120                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          120                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           15                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           15                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      1450000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      1450000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples           15                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean   193.333333                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::stdev   175.990124                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::110-119            1      6.67%      6.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::120-129            5     33.33%     40.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::140-149            4     26.67%     66.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::160-169            1      6.67%     73.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::170-179            1      6.67%     80.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::180-189            1      6.67%     86.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::240-249            1      6.67%     93.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::810-819            1      6.67%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value          119                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          818                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total           15                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          135                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          135                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.111111                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.111111                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 96666.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 96666.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           15                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           15                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      1435000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      1435000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.111111                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.111111                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 95666.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 95666.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    11.867625                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           43                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs    14.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1398000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    11.867625                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.741727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.741727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          285                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          285                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      118318                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   49421                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1976                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  26373                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  141                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     29                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3535085                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.762364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.321164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3522059     99.63%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 3287      0.09%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3238      0.09%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   54      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   50      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   55      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   80      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   54      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   85      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  183      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                298      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                795      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1764      0.05%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                314      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                521      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                732      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                195      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                406      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                228      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 80      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 55      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 18      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 57      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              378      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              3535085                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples      3535085                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     2.025713                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev     2.475336                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9       3534593     99.99%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::10-19            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::20-29            8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::30-39            5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::40-49            8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::50-59            4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::60-69            6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::70-79            5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::80-89           10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::90-99            4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::100-109            5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::110-119           31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129          108      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::130-139           13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149           20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159           40      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::160-169           11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::170-179           28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::180-189           36      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::190-199           18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::200-209            7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::210-219            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::220-229            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::230-239            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::240-249            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::250-259            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::260-269            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::270-279           23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::280-289            8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::290-299           15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows           56      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value          904                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total      3535085                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                   3556042                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    1142                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               3557184                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  1405399                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                    762                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              1406161                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       4961441                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        1904                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   4963345                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    916692                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      51                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                916743                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        916692                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          51                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    916743                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   6669                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   251009                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  414174                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2339                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1603554                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                316431                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10248239                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   465                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                  56868                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          194193                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             8196937                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    13813606                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 13765848                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2504                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8013280                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   183495                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      46                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  46                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    963978                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         11233837                       # The number of ROB reads (Count)
system.cpu.rob.writes                        20417790                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000005                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000180                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4501                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                   1257                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      1257                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                  1257                       # number of overall hits (Count)
system.l2.overallHits::total                     1257                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker          264                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           15                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1003                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 7778                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    9060                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker          264                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           15                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1003                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                7778                       # number of overall misses (Count)
system.l2.overallMisses::total                   9060                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker     18365000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      1412000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        65748000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       529254500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          614779500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker     18365000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      1412000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       65748000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      529254500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         614779500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker          264                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           15                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1003                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               9035                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 10317                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker          264                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           15                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1003                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              9035                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                10317                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.860874                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.878162                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.860874                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.878162                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 69564.393939                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 94133.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 65551.345962                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 68045.062998                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    67856.456954                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 69564.393939                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 94133.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 65551.345962                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 68045.062998                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   67856.456954                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.mmu.dtb.walker          264                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           15                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1003                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             7778                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                9060                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker          264                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           15                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1003                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            7778                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               9060                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker     16385000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      1299500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     58225500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    470919500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      546829500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker     16385000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      1299500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     58225500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    470919500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     546829500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.860874                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.878162                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.860874                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.878162                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 62064.393939                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 86633.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 58051.345962                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 60545.062998                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 60356.456954                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 62064.393939                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 86633.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 58051.345962                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 60545.062998                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 60356.456954                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          178                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            178                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst          1003                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1003                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     65748000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     65748000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples         1003                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean   131.102692                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    72.702525                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::110-119          738     73.58%     73.58% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::120-129           43      4.29%     77.87% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::130-139            9      0.90%     78.76% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149          108     10.77%     89.53% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::150-159           13      1.30%     90.83% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::160-169           13      1.30%     92.12% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::170-179           54      5.38%     97.51% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::180-189            7      0.70%     98.21% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::190-199            2      0.20%     98.40% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::200-209            2      0.20%     98.60% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::210-219            2      0.20%     98.80% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::250-259            1      0.10%     98.90% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::760-769            3      0.30%     99.20% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::770-779            1      0.10%     99.30% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::780-789            3      0.30%     99.60% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::830-839            3      0.30%     99.90% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::840-849            1      0.10%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          114                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          843                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total         1003                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1003                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1003                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 65551.345962                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 65551.345962                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1003                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1003                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     58225500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     58225500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 58051.345962                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 58051.345962                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 49                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    49                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             6155                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                6155                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    411755500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      411755500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples         6155                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   133.795451                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev    84.773176                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119         4586     74.51%     74.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129          163      2.65%     77.16% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::130-139           73      1.19%     78.34% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149          886     14.39%     92.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159           62      1.01%     93.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::160-169           46      0.75%     94.49% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179          145      2.36%     96.85% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189           27      0.44%     97.29% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::190-199           13      0.21%     97.50% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::200-209            9      0.15%     97.64% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::210-219            8      0.13%     97.77% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::220-229            6      0.10%     97.87% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::230-239            4      0.06%     97.94% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::240-249            2      0.03%     97.97% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::250-259            3      0.05%     98.02% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::270-279            1      0.02%     98.03% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::280-289            1      0.02%     98.05% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::290-299            1      0.02%     98.07% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::300-309            3      0.05%     98.12% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::310-319            1      0.02%     98.13% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::320-329            1      0.02%     98.15% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::330-339            2      0.03%     98.18% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::350-359            1      0.02%     98.20% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::390-399            1      0.02%     98.21% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::410-419            1      0.02%     98.23% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::420-429            3      0.05%     98.28% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::430-439            1      0.02%     98.29% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::450-459            1      0.02%     98.31% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::480-489            1      0.02%     98.33% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::500-509            1      0.02%     98.34% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::510-519            1      0.02%     98.36% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::530-539            1      0.02%     98.38% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::540-549            2      0.03%     98.41% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::560-569            4      0.06%     98.47% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::570-579            1      0.02%     98.49% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::590-599            1      0.02%     98.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::610-619            1      0.02%     98.52% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::630-639            1      0.02%     98.54% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::650-659            2      0.03%     98.57% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::660-669            1      0.02%     98.59% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::670-679            5      0.08%     98.67% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::680-689            5      0.08%     98.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::690-699            3      0.05%     98.80% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::710-719            2      0.03%     98.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::720-729            3      0.05%     98.88% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::730-739            1      0.02%     98.90% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::750-759            3      0.05%     98.94% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::760-769            4      0.06%     99.01% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::770-779            3      0.05%     99.06% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::780-789            8      0.13%     99.19% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::790-799            7      0.11%     99.30% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::800-809            7      0.11%     99.42% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::810-819            8      0.13%     99.55% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::820-829            6      0.10%     99.64% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::830-839            4      0.06%     99.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::840-849            6      0.10%     99.81% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::850-859            5      0.08%     99.89% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::860-869            6      0.10%     99.98% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::880-889            1      0.02%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value          114                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value          880                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total         6155                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data           6204                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6204                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.992102                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.992102                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 66897.725426                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 66897.725426                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         6155                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            6155                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    365593000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    365593000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.992102                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.992102                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 59397.725426                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 59397.725426                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1208                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1208                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker          264                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           15                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         1623                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1902                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker     18365000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      1412000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    117499000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    137276000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples         1902                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   144.349106                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    63.827111                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119          754     39.64%     39.64% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129          132      6.94%     46.58% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139           30      1.58%     48.16% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149          474     24.92%     73.08% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159           81      4.26%     77.34% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169           56      2.94%     80.28% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179          246     12.93%     93.22% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189           53      2.79%     96.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199           18      0.95%     96.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209            9      0.47%     97.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219            5      0.26%     97.69% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229            6      0.32%     98.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239            4      0.21%     98.21% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249            2      0.11%     98.32% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::250-259            2      0.11%     98.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269            1      0.05%     98.48% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279            3      0.16%     98.63% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::280-289            1      0.05%     98.69% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::290-299            1      0.05%     98.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::300-309            2      0.11%     98.84% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::370-379            1      0.05%     98.90% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::440-449            1      0.05%     98.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::450-459            2      0.11%     99.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::550-559            2      0.11%     99.16% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::560-569            3      0.16%     99.32% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::570-579            1      0.05%     99.37% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::630-639            1      0.05%     99.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::730-739            1      0.05%     99.47% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::740-749            1      0.05%     99.53% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            3      0.16%     99.68% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::770-779            1      0.05%     99.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::810-819            2      0.11%     99.84% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::830-839            1      0.05%     99.89% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::890-899            2      0.11%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value          114                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value          893                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total         1902                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker          264                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           15                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         2831                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          3110                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.573296                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.611576                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 69564.393939                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 94133.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 72396.179914                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 72174.553102                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker          264                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           15                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         1623                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1902                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker     16385000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      1299500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    105326500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    123011000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.573296                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.611576                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 62064.393939                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 86633.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64896.179914                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 64674.553102                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         1302                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1302                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1302                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1302                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         5685                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             5685                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         5685                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         5685                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  1259.290899                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         2514                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       1257                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                              2                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    84192500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1259.290899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.076861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.076861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           5730                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   54                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1925                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3751                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.349731                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     146843                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      8244                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples       264.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1003.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      7778.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000781636                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               18238                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        9060                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      9060                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  9060                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    5390                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     549                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      78                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  579840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              438389140.67517704                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1317385000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     145406.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker        16896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        64192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       497792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 12774253.105766749009                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 725809.835554928868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 48532484.337439581752                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 376356593.396415770054                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker          264                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           15                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1003                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         7778                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker      7723864                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       809798                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     25776268                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    219281574                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     29257.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     53986.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25699.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28192.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker        16896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        64192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       497792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         579840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        64192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        64192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker          264                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         7778                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            9060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     12774253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       725810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst       48532484                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      376356593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         438389141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     48532484                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      48532484                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     12774253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       725810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      48532484                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     376356593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        438389141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 9060                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                95113984                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              30187920                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          253591504                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10498.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27990.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                7050                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.81                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         2002                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   289.150849                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   186.953063                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   307.801818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          513     25.62%     25.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          747     37.31%     62.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          347     17.33%     80.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           56      2.80%     83.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           38      1.90%     84.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           24      1.20%     86.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           20      1.00%     87.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      0.55%     87.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          246     12.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         2002                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                579840                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              438.389141                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               77.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    3143702.016000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    4162926.163200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   20169289.056000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 234128818.996801                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 798118420.881601                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 250189388.198400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1309912545.311999                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   990.361884                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    378840752                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     59150000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    884669748                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    3124989.504000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    4138048.118400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   17939941.152000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 234128818.996801                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 615407174.625600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 390577690.406400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1265316662.803200                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   956.645082                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    594308772                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     59150000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    669201728                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2905                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               178                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6155                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6155                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            2905                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        18298                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        18302                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   18302                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       579840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       579856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   579856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               9062                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     9062    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 9062                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                5499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            11705500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           48945940                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           9238                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          252                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp               4113                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         5685                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1302                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              251                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6204                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6204                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1003                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          3110                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2006                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        25061                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           33                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          776                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  27876                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1025424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        16896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1107472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             10319                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007171                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.084383                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   10245     99.28%     99.28% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      74      0.72%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               10319                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           12273000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1003000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           9036000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             15000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            264000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         17555                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         7239                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           73                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   1322660500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001430                       # Number of seconds simulated (Second)
simTicks                                   1430238000                       # Number of ticks simulated (Tick)
finalTick                                  2752898500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.79                       # Real time elapsed on the host (Second)
hostTickRate                                 30569779                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16930016                       # Number of bytes of host memory used (Byte)
simInsts                                     20000000                       # Number of instructions simulated (Count)
simOps                                       20000182                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   427477                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     427481                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2860476                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9944711                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        9929449                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    818                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                39478                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             30923                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             2860476                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.471258                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.018631                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    298788     10.45%     10.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    149925      5.24%     15.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    432078     15.11%     30.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    542055     18.95%     49.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    705854     24.68%     74.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    260707      9.11%     83.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    250879      8.77%     92.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    104542      3.65%     95.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    115648      4.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2860476                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   80912      3.95%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      7      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     147      0.01%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1956820     95.63%     99.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  8190      0.40%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                80      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4908188     49.43%     49.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        69056      0.70%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           210      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           12      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4469619     45.01%     95.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       482255      4.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           65      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite           17      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul            15      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc            12      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        9929449                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.471258                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2046158                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.206070                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 24766028                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 9984770                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         9922872                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       324                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      220                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              118                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11975404                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          203                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           9924348                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       4467225                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3348                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               98468                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4947947                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         445114                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       480722                       # Number of stores executed (Count)
system.cpu.numRate                           3.469474                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                     9999995                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000002                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.286048                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.286048                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               3.495920                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          3.495920                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   14272407                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9081095                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          65                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         75                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                  76181268                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       42                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  2752898500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        4473689                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        484013                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       442600                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       119644                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  459849                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            212076                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               524                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               212633                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  212632                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999995                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   86301                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           85221                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              85221                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit        83170                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.loop_predictor.correct       142120                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong        60495                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       171064                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         2106                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           70                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        28903                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong          364                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong           77                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           17                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong           14                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit           43                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit           75                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1         2411                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        29965                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        11555                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        37361                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        27348                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        15619                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        19182                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        15282                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9         6294                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10         6489                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11         1496                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12          609                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0         8035                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        31629                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        36157                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        16128                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4        27811                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        14032                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        18694                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7        13323                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8         4676                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         1842                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10         1182                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11          102                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts           43250                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               516                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2852174                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.506098                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.756977                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          953205     33.42%     33.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           65467      2.30%     35.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          150603      5.28%     41.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           77787      2.73%     43.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           62933      2.21%     45.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          104843      3.68%     49.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1437331     50.39%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            5      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            7                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2852174                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9999995                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000002                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4940695                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4460924                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     442424                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         56                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9926031                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 82890                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4990170     49.90%     49.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        68988      0.69%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          128      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            7      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4460896     44.61%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       479764      4.80%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           28      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            7      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            7      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            7      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000002                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1437331                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4664728                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4664728                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4664728                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4664728                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       101015                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          101015                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       101015                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         101015                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5341672467                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5341672467                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5341672467                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5341672467                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4765743                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4765743                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4765743                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4765743                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.021196                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.021196                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.021196                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.021196                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 52879.992744                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 52879.992744                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 52879.992744                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 52879.992744                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          497                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            2                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           62                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       8.016129                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            2                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        13217                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             13217                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        87798                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         87798                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        87798                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        87798                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        13217                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        13217                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        13217                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        13217                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    764178486                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    764178486                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    764178486                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    764178486                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002773                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002773                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002773                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002773                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 57817.847167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 57817.847167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 57817.847167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 57817.847167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  13217                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4268948                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4268948                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        17024                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         17024                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    419673500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    419673500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples        17024                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean    49.303748                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    70.881424                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9         2132     12.52%     12.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19         5967     35.05%     47.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29         4694     27.57%     75.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39           42      0.25%     75.39% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49           15      0.09%     75.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59           32      0.19%     75.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69           15      0.09%     75.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79           36      0.21%     75.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89           47      0.28%     76.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99           18      0.11%     76.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109           86      0.51%     76.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119          690      4.05%     80.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129          731      4.29%     85.20% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139           96      0.56%     85.77% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149         1121      6.58%     92.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159          300      1.76%     94.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169           71      0.42%     94.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179          643      3.78%     98.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189          115      0.68%     98.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199           13      0.08%     99.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209           12      0.07%     99.13% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219           25      0.15%     99.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229           18      0.11%     99.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239           10      0.06%     99.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249            9      0.05%     99.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259            7      0.04%     99.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::260-269            2      0.01%     99.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::290-299            3      0.02%     99.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319            1      0.01%     99.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::320-329            9      0.05%     99.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::340-349            1      0.01%     99.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::400-409            1      0.01%     99.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::580-589            1      0.01%     99.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::590-599            1      0.01%     99.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::650-659            3      0.02%     99.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::660-669            2      0.01%     99.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::670-679            3      0.02%     99.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::680-689            3      0.02%     99.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::700-709            4      0.02%     99.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::710-719            1      0.01%     99.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::720-729            1      0.01%     99.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::730-739            1      0.01%     99.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::740-749           12      0.07%     99.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::750-759           10      0.06%     99.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::770-779            2      0.01%     99.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789            3      0.02%     99.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::790-799            1      0.01%     99.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829            1      0.01%     99.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839            1      0.01%     99.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::850-859            1      0.01%     99.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::860-869            3      0.02%     99.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::940-949            8      0.05%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value          949                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total        17024                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4285972                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4285972                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.003972                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.003972                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 24651.873825                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 24651.873825                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        13430                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        13430                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         3594                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         3594                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    107894000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    107894000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 30020.589872                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 30020.589872                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       395780                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         395780                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        83991                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        83991                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4921998967                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4921998967                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples        83991                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean   117.202617                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev    77.201468                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9          154      0.18%      0.18% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19         1180      1.40%      1.59% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29          750      0.89%      2.48% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39         1171      1.39%      3.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49          485      0.58%      4.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59          817      0.97%      5.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69         1084      1.29%      6.72% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79         2079      2.48%      9.19% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89         2375      2.83%     12.02% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99         9505     11.32%     23.34% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109        22476     26.76%     50.10% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119        20705     24.65%     74.75% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129        10928     13.01%     87.76% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139         2106      2.51%     90.27% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149         2907      3.46%     93.73% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159          869      1.03%     94.76% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169          587      0.70%     95.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179          449      0.53%     95.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189          205      0.24%     96.24% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199          194      0.23%     96.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::200-209          216      0.26%     96.73% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219          264      0.31%     97.04% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::220-229          252      0.30%     97.34% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::230-239          275      0.33%     97.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::240-249          212      0.25%     97.92% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::250-259          244      0.29%     98.21% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::260-269          161      0.19%     98.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::270-279          111      0.13%     98.54% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::280-289           67      0.08%     98.62% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::290-299           38      0.05%     98.66% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::300-309           22      0.03%     98.69% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::310-319           26      0.03%     98.72% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::320-329           16      0.02%     98.74% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::330-339            9      0.01%     98.75% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::340-349            8      0.01%     98.76% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::350-359            9      0.01%     98.77% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::360-369            8      0.01%     98.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::370-379           12      0.01%     98.79% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::380-389            9      0.01%     98.80% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::390-399            8      0.01%     98.81% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::400-409           11      0.01%     98.82% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::410-419            8      0.01%     98.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::420-429            7      0.01%     98.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::430-439            5      0.01%     98.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::440-449           11      0.01%     98.86% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::450-459            5      0.01%     98.87% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::460-469            9      0.01%     98.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::470-479            5      0.01%     98.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::480-489           12      0.01%     98.90% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::490-499            4      0.00%     98.90% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::500-509            7      0.01%     98.91% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::510-519            4      0.00%     98.92% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::520-529           11      0.01%     98.93% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::530-539            5      0.01%     98.94% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::540-549            9      0.01%     98.95% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::550-559            6      0.01%     98.95% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::560-569           14      0.02%     98.97% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::570-579           10      0.01%     98.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::580-589            9      0.01%     98.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::590-599            8      0.01%     99.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::600-609           11      0.01%     99.02% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::610-619           10      0.01%     99.03% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::620-629            8      0.01%     99.04% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::630-639           10      0.01%     99.05% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::640-649           13      0.02%     99.06% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::650-659           10      0.01%     99.08% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::660-669            8      0.01%     99.09% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::670-679            9      0.01%     99.10% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::680-689            9      0.01%     99.11% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::690-699           10      0.01%     99.12% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::700-709            7      0.01%     99.13% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::710-719            8      0.01%     99.14% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::720-729            9      0.01%     99.15% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::730-739           10      0.01%     99.16% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::740-749           18      0.02%     99.18% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::750-759           28      0.03%     99.21% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::760-769           52      0.06%     99.28% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::770-779           49      0.06%     99.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::780-789           59      0.07%     99.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::790-799           57      0.07%     99.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::800-809           79      0.09%     99.57% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::810-819           78      0.09%     99.66% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::820-829           54      0.06%     99.72% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::830-839           60      0.07%     99.80% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::840-849           70      0.08%     99.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::850-859           61      0.07%     99.95% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::860-869           34      0.04%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::870-879            6      0.01%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::880-889            1      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            6                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value          883                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total        83991                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       479771                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       479771                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.175065                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.175065                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58601.504530                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58601.504530                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        74368                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        74368                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9623                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9623                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    656284486                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    656284486                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.020057                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.020057                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 68199.572483                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 68199.572483                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4786651                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              15265                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             313.570324                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          409                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1594                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           38139161                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          38139161                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   175164                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1004320                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1311824                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                367943                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1225                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               207299                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     8                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10059413                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    48                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         1161                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         1161                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         1161                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         1161                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          183                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          183                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          183                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          183                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker     12688470                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total     12688470                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker     12688470                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total     12688470                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker         1344                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total         1344                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker         1344                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total         1344                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.136161                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.136161                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.136161                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.136161                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 69335.901639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 69335.901639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 69335.901639                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 69335.901639                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker           39                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total           39                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker           39                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total           39                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          144                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          144                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          144                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          144                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker     10013996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total     10013996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker     10013996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total     10013996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.107143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.107143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.107143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.107143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 69541.638889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 69541.638889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 69541.638889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 69541.638889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements          144                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         1161                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         1161                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          183                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          183                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker     12688470                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total     12688470                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples          183                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   138.562842                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    26.398159                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119           36     19.67%     19.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129           60     32.79%     52.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139            5      2.73%     55.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149           47     25.68%     80.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159            9      4.92%     85.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::160-169            1      0.55%     86.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179           20     10.93%     97.27% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::180-189            2      1.09%     98.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::190-199            1      0.55%     98.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::220-229            1      0.55%     99.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::340-349            1      0.55%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value          117                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          349                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total          183                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker         1344                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total         1344                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.136161                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.136161                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 69335.901639                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 69335.901639                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker           39                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total           39                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          144                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          144                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker     10013996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total     10013996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.107143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.107143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 69541.638889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 69541.638889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         1511                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          160                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     9.443750                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         2832                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         2832                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles                985                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10181453                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      459849                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             384154                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2858258                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2466                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    865838                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples            2860476                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.559364                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             4.032895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1140214     39.86%     39.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   200098      7.00%     46.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   136932      4.79%     51.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   163670      5.72%     57.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   109769      3.84%     61.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    98754      3.45%     64.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   472053     16.50%     81.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   118731      4.15%     85.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    74734      2.61%     87.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                    72318      2.53%     90.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                   64685      2.26%     92.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                   65630      2.29%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                   42534      1.49%     96.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                   18773      0.66%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                   20491      0.72%     97.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                   16064      0.56%     98.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                   45026      1.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2860476                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.160760                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.559356                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         865838                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            865838                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        865838                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           865838                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::cpu.inst       865838                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        865838                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       865838                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       865838                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       865838                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          865838                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst       865838                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       865838                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                 1003                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1781977                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1003                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1776.647059                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst         1003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.489746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.489746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1003                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1003                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.489746                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6926704                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6926704                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1225                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7077                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      138                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10043179                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  660                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4473689                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  484013                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      137                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            801                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            287                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          280                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  567                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9923531                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9922990                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   8492941                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11019716                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.469000                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.770704                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     15225421                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall        15760                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall      1040736                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall        15920                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     12548382                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid       496910                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute      1207664                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady         6880                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall      7322816                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       122176                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      1176336                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall      3718080                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall         1680                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall       833056                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash       114064                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other        1921735                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total       45767616                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     11207480                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall         5814                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall       390720                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall         5898                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall         7350                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid          336                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred           16                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed           48                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute       463656                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady         2634                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall      2819490                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall        46152                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall       442506                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall      1414356                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall          630                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall       312420                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash        43344                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other             6                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      17162856                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     11081455                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall         1530                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall       347871                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall          678                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall       629006                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall        14532                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid          306                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed           48                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute       400806                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady          550                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall      2636511                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall        45838                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall       442029                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall      1194593                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall          554                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall       312772                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash        53388                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other           389                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      17162856                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10043820                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall         1530                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall       269743                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall          678                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      1434526                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall         4476                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid          306                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed           62                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute       302758                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady          108                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall      2264085                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall        44745                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall       438961                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall       940416                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall          480                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall       312726                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash        76338                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other      1027098                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     17162856                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           12                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           92                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     7.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           12                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      180931                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   12739                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 801                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   4243                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     56                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4460921                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.664670                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.030489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                4444462     99.63%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5626      0.13%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6647      0.15%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   95      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   20      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   17      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   31      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   31      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   48      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   16      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 37      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                438      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                843      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                129      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                475      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                639      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                184      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                430      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                230      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 40      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              296      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1056                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4460921                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples      4460921                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     2.014556                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev     1.727556                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9       4460575     99.99%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::60-69            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::90-99            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::100-109            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::110-119           10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129           95      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::130-139            6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149           26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159           65      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::170-179           18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::180-189           29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::190-199            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::200-209            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::230-239            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::240-249           28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::250-259            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::260-269            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::290-299           22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows           32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value          447                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total      4460921                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                   4466924                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     901                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               4467825                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                   480722                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                    854                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses               481576                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       4947646                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        1755                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   4949401                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    865838                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                865838                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        865838                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    865838                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1225                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   343643                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  519875                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1481983                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                513750                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10054026                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   152                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                  82900                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          311766                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             9204968                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    14419918                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14413003                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       131                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               9160705                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    44307                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1679848                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         11458090                       # The number of ROB reads (Count)
system.cpu.rob.writes                        20094795                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9999995                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000002                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                   2567                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2567                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                  2567                       # number of overall hits (Count)
system.l2.overallHits::total                     2567                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker          144                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                10650                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   10794                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker          144                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               10650                       # number of overall misses (Count)
system.l2.overallMisses::total                  10794                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker      9793000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       729879000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          739672000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker      9793000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      729879000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         739672000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker          144                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              13217                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 13361                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker          144                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             13217                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                13361                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.805780                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.807874                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.805780                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.807874                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 68006.944444                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 68533.239437                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    68526.218269                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 68006.944444                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 68533.239437                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   68526.218269                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2043                       # number of writebacks (Count)
system.l2.writebacks::total                      2043                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker          144                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            10650                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               10794                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker          144                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           10650                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              10794                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker      8713000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    650004000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      658717000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker      8713000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    650004000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     658717000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.805780                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.807874                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.805780                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.807874                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 60506.944444                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 61033.239437                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61026.218269                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 60506.944444                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 61033.239437                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61026.218269                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           2043                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          100                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            100                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                 97                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    97                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             9526                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                9526                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    645716000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      645716000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples         9526                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   135.569179                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev    80.295988                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119         6910     72.54%     72.54% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129          319      3.35%     75.89% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::130-139           50      0.52%     76.41% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149         1395     14.64%     91.06% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159           82      0.86%     91.92% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::160-169           57      0.60%     92.52% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179          248      2.60%     95.12% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189           18      0.19%     95.31% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::190-199           22      0.23%     95.54% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::200-209           24      0.25%     95.79% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::210-219           20      0.21%     96.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::220-229           20      0.21%     96.21% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::230-239           30      0.31%     96.53% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::240-249           29      0.30%     96.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::250-259           31      0.33%     97.16% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::260-269           17      0.18%     97.33% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::270-279           20      0.21%     97.54% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::280-289           13      0.14%     97.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::290-299            8      0.08%     97.76% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::300-309            5      0.05%     97.82% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::310-319            6      0.06%     97.88% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::320-329            5      0.05%     97.93% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::330-339            5      0.05%     97.98% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::340-349            5      0.05%     98.04% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::350-359            2      0.02%     98.06% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::360-369            6      0.06%     98.12% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::370-379            7      0.07%     98.19% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::380-389            2      0.02%     98.22% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::390-399            4      0.04%     98.26% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::400-409            4      0.04%     98.30% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::420-429            4      0.04%     98.34% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::430-439            4      0.04%     98.38% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::440-449            3      0.03%     98.41% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::450-459            4      0.04%     98.46% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::460-469            2      0.02%     98.48% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::470-479            5      0.05%     98.53% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::480-489            4      0.04%     98.57% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::490-499            1      0.01%     98.58% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::500-509            1      0.01%     98.59% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::510-519            2      0.02%     98.61% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::520-529            3      0.03%     98.65% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::540-549            2      0.02%     98.67% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::550-559            3      0.03%     98.70% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::560-569            3      0.03%     98.73% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::570-579            2      0.02%     98.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::580-589            3      0.03%     98.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::590-599            5      0.05%     98.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::600-609            1      0.01%     98.85% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::610-619            2      0.02%     98.87% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::620-629            1      0.01%     98.88% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::630-639            5      0.05%     98.93% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::640-649            5      0.05%     98.98% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::650-659            1      0.01%     98.99% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::660-669            1      0.01%     99.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::670-679            1      0.01%     99.01% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::680-689            1      0.01%     99.02% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::690-699            3      0.03%     99.06% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::700-709            3      0.03%     99.09% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::710-719            2      0.02%     99.11% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::720-729            4      0.04%     99.15% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::740-749            2      0.02%     99.17% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::750-759            5      0.05%     99.22% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::760-769            7      0.07%     99.30% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::770-779            2      0.02%     99.32% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::780-789            7      0.07%     99.39% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::790-799            8      0.08%     99.48% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::800-809            9      0.09%     99.57% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::810-819            6      0.06%     99.63% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::820-829            8      0.08%     99.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::830-839            6      0.06%     99.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::840-849            9      0.09%     99.87% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::850-859            8      0.08%     99.96% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::860-869            3      0.03%     99.99% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::870-879            1      0.01%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value          114                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value          877                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total         9526                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data           9623                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              9623                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.989920                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.989920                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 67784.589544                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 67784.589544                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         9526                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            9526                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    574271000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    574271000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.989920                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.989920                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60284.589544                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60284.589544                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           2470                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2470                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker          144                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         1124                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1268                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker      9793000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data     84163000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     93956000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples         1268                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   148.195584                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    79.630993                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119          572     45.11%     45.11% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129           31      2.44%     47.56% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139           10      0.79%     48.34% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149          273     21.53%     69.87% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159           64      5.05%     74.92% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169           23      1.81%     76.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179          204     16.09%     92.82% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189           20      1.58%     94.40% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199            9      0.71%     95.11% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209           10      0.79%     95.90% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219            8      0.63%     96.53% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229            4      0.32%     96.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239            7      0.55%     97.40% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249            3      0.24%     97.63% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::250-259            3      0.24%     97.87% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269            1      0.08%     97.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::280-289            1      0.08%     98.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::290-299            2      0.16%     98.19% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::300-309            1      0.08%     98.26% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::320-329            1      0.08%     98.34% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::330-339            1      0.08%     98.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::340-349            1      0.08%     98.50% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::400-409            1      0.08%     98.58% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::650-659            2      0.16%     98.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::660-669            1      0.08%     98.82% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::670-679            1      0.08%     98.90% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::680-689            1      0.08%     98.97% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::690-699            1      0.08%     99.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::700-709            1      0.08%     99.13% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::730-739            1      0.08%     99.21% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::740-749            1      0.08%     99.29% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            2      0.16%     99.45% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::770-779            1      0.08%     99.53% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::780-789            1      0.08%     99.61% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::810-819            1      0.08%     99.68% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::820-829            1      0.08%     99.76% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::850-859            1      0.08%     99.84% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::860-869            1      0.08%     99.92% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::940-949            1      0.08%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value          114                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value          943                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total         1268                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker          144                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         3594                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          3738                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.312743                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.339219                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 68006.944444                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 74878.113879                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 74097.791798                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker          144                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         1124                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1268                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker      8713000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     75733000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     84446000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.312743                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.339219                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 60506.944444                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67378.113879                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66597.791798                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1949                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1949                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1949                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1949                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        11268                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            11268                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        11268                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        11268                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 10511.244925                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        21514                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      18947                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.135483                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   10511.244925                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.641555                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.641555                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14337                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   45                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  409                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 6879                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 7004                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.875061                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     226641                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     15784                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2043.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples       144.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     10650.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000860707652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          119                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          119                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               23573                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1876                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       10794                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2043                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     10794                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2043                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      44.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 10794                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2043                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    6918                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3098                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     134                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          119                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     166.789916                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     47.090578                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1165.880622                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255           116     97.48%     97.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            2      1.68%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12544-12799            1      0.84%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           119                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          119                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.756303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.721226                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.119673                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               77     64.71%     64.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      1.68%     66.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               36     30.25%     96.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      1.68%     98.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.84%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.84%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           119                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  690816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               130752                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              483007723.19012642                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              91419749.71997668                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1435207000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     111802.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker         9216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       681600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       127616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 6443682.799645933323                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 476564040.390480518341                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 89227107.656208276749                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker          144                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        10650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2043                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker      4015292                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    304112812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  61530854392                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     27883.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28555.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  30117892.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker         9216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       681600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         690816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       112000                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       112000                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker          144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        10650                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           10794                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1750                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1750                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      6443683                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      476564040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         483007723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     78308645                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         78308645                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     78308645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      6443683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     476564040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        561316368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                10794                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1994                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               119319456                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              35965608                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          308128104                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11054.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28546.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                8363                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1182                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           59.28                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3238                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   252.541075                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   172.480112                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   268.693736                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          869     26.84%     26.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1197     36.97%     63.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          714     22.05%     85.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           82      2.53%     88.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           40      1.24%     89.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           14      0.43%     90.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           25      0.77%     90.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      0.34%     91.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          286      8.83%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3238                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                690816                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             127616                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              483.007723                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               89.227108                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.98                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.46                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    5124109.536000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    6795852.571200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   23403946.675200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  4295960.928000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 254909483.404801                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1076241215.246401                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 106717296.000000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1477487864.361600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1033.036365                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    158007302                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     64400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1207830698                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    4990003.200000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    6629998.939200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   21999036.864000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  3198480.096000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 254909483.404801                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1108699230.844800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 81777803.788800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1482204037.137601                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1036.333839                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    119865860                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     64400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1245972140                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1268                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1750                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           293                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               100                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9526                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9526                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1268                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        23731                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        23731                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   23731                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       821568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       821568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   821568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              10794                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    10794    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                10794                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy            24127500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           58612856                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          12937                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2188                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp               3738                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        13018                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2242                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              144                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              9623                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             9623                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          3738                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        39651                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          432                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  40083                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1691776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         9216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1700992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2043                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    130752                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             15404                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002921                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.053972                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   15359     99.71%     99.71% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      45      0.29%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               15404                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           19969500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          13217000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            144000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         26722                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        13362                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   1430238000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
