CELL,INSTANCE_NAME,LUT,REG,BRAM,URAM,DSP
work.MUX,dut_inst.mux3,104,0,0,0,0
work.PC,dut_inst.pc1,1,64,0,0,0
work.IM,dut_inst.im1,98,32,0,0,0
work.IF_ID,dut_inst.ifid1,97,96,0,0,0
TraceBuildLib.FB1_uA_dut,dut_inst,300,204,0,0,0
VerGenLib.USR_ACCESSE2,haps_system_memory.haps_system_memory_pnr_inst.xilinx_inst.usr_access_inst,0,0,0,0,0
SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA,haps_system_memory,163,128,1,0,0
TdmLib.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA,hstdm_controller,364,269,0,0,0
TdmLib.hstdm_simulation_FB1_uA,hstdm_clkgeninst,2,5,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_FB1_uA,hstdm_clkgen_1200_bank60,10,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_0_FB1_uA,hstdm_clkgen_1200_bank61,10,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_1_FB1_uA,hstdm_clkgen_1200_bank62,10,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_2_FB1_uA,hstdm_clkgen_1200_bank69,10,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_3_FB1_uA,hstdm_clkgen_1200_bank71,10,13,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA,hstdm_bitslice_ctrl_bank60,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uA,hstdm_bitslice_ctrl_bank61,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uA,hstdm_bitslice_ctrl_bank62,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA,hstdm_bitslice_ctrl_bank69,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA,hstdm_bitslice_ctrl_bank71,0,0,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA,hstdm_clkgen_1200_tx_bank69_block1,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA,hstdm_clkgen_1200_tx_bank71_block2,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA,hstdm_clkgen_1200_tx_bank60_block3,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA,hstdm_clkgen_1200_tx_bank61_block4,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA,hstdm_clkgen_1200_tx_bank62_block5,0,8,0,0,0
TdmLib.hstdm_tx_Z2_FB1_uA,cpm_snd_HSTDM_4_FB1_AI1_N_18,12,68,0,0,0
TdmLib.hstdm_tx_Z2_0_FB1_uA,cpm_snd_HSTDM_4_FB1_AI1_P_18,12,68,0,0,0
TdmLib.hstdm_tx_Z2_1_FB1_uA,cpm_snd_HSTDM_4_FB1_BI3_N_7,12,68,0,0,0
TdmLib.hstdm_tx_Z2_2_FB1_uA,cpm_snd_HSTDM_4_FB1_BI3_P_7,12,68,0,0,0
TdmLib.hstdm_tx_Z2_3_FB1_uA,cpm_snd_HSTDM_4_FB1_BI3_N_8,9,68,0,0,0
TdmLib.hstdm_tx_Z2_4_FB1_uA,cpm_snd_HSTDM_4_FB1_BI3_P_8,12,68,0,0,0
TdmLib.hstdm_tx_Z2_5_FB1_uA,cpm_snd_HSTDM_4_FB1_A2_C_1,12,68,0,0,0
TdmLib.hstdm_tx_Z2_6_FB1_uA,cpm_snd_HSTDM_4_FB1_A2_C_0,12,68,0,0,0
TdmLib.hstdm_tx_Z2_7_FB1_uA,cpm_snd_HSTDM_4_FB1_A2_D_3,12,68,0,0,0
TdmLib.hstdm_tx_Z2_8_FB1_uA,cpm_snd_HSTDM_4_FB1_A2_D_2,12,68,0,0,0
TdmLib.hstdm_tx_Z2_9_FB1_uA,cpm_snd_HSTDM_4_FB1_A3_C_1,12,68,0,0,0
TdmLib.hstdm_tx_Z2_10_FB1_uA,cpm_snd_HSTDM_4_FB1_A3_C_0,12,68,0,0,0
TdmLib.hstdm_tx_Z2_11_FB1_uA,cpm_snd_HSTDM_4_FB1_A3_D_3,12,68,0,0,0
TdmLib.hstdm_tx_Z2_12_FB1_uA,cpm_snd_HSTDM_4_FB1_A3_D_2,12,68,0,0,0
TdmLib.hstdm_tx_Z2_13_FB1_uA,cpm_snd_HSTDM_4_FB1_A4_C_1,12,68,0,0,0
TdmLib.hstdm_tx_Z2_14_FB1_uA,cpm_snd_HSTDM_4_FB1_A4_C_0,12,68,0,0,0
TdmLib.hstdm_tx_Z2_15_FB1_uA,cpm_snd_HSTDM_4_FB1_A4_D_3,12,68,0,0,0
TdmLib.hstdm_tx_Z2_16_FB1_uA,cpm_snd_HSTDM_4_FB1_A4_D_2,12,68,0,0,0
TdmLib.hstdm_memory_Z1_FB1_uA,hstdm_memory,181,203,1,0,0
VerGenLib.bsa19_system_ip,sysip_inst.bsa19_system_ip_u,0,0,0,0,0
SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078,sysip_inst,3,0,0,0,0
TraceBuildLib.FB1_uA,,1276,2138,1,0,0
