Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 525094cd183944c9b072bc994eafb02f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_sim_behav xil_defaultlib.example_5_3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.nand_gate
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.example_5_3
Compiling module xil_defaultlib.example_5_3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot example_5_3_sim_behav
