========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: cache_l2		size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 144038934	w_miss: 6294048	w_miss_rate: 4.369685%
r_access: 355959058	r_miss: 28339955	r_miss_rate: 7.961577%
t_access: 499997992	t_miss: 34634003	t_miss_rate: 6.926828%
Read_Latency: 1407956634	Write_Latency: 507645378
========== End of L1 ==========

========== L2 info ==========
w_access: 34605641	w_miss: 1	w_miss_rate: 0.000003%
r_access: 34634003	r_miss: 74178	r_miss_rate: 0.214177%
t_access: 69239644	t_miss: 74179	t_miss_rate: 0.107134%
Read_Latency: 314524791	Write_Latency: 449873371
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 74179	r_miss: 18	r_miss_rate: 0.024266%
t_access: 74179	t_miss: 18	t_miss_rate: 0.024266%
Read_Latency: 1855825	Write_Latency: 0
========== End of L3 ==========

