{
  "catalog": {
    "items": [
      {
        "name": "MicroBlaze_Application_Configuration_for_SP701", 
        "display": "MicroBlaze_Application_Configuration_for_SP701", 
        "latest_revision": "1.0", 
        "commit_id": "6ca1a0142095b2634c5029623529a115693777d2", 
        "revisions": [
          {
            "revision": "1.0", 
            "commit_id": "6ca1a0142095b2634c5029623529a115693777d2", 
            "date": "01-10-2019", 
            "history": "An example design for SP701 board. DDR3, QSPI, MB, Ethernet and Interrupts based IPI system"
          }
        ], 
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze_Application_Configuration_for_SP701", 
          "metadata_file": "xitem.json"
        }, 
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset", 
        "display": "MicroBlaze Design Presets", 
        "latest_revision": "1.0", 
        "commit_id": "1e739cd2e8b2cb579a0fe82468cf8ce54653defa", 
        "revisions": [
          {
            "revision": "1.0", 
            "commit_id": "1e739cd2e8b2cb579a0fe82468cf8ce54653defa", 
            "date": "11-02-2020", 
            "history": "Microblaze based example design for Xilinx Evaluation Boards"
          }
        ], 
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze Design Presets", 
          "metadata_file": "xitem.json"
        }, 
        "company": "xilinx.com"
      },
      {
        "name": "mpsoc_preset", 
        "display": "Zynq UltraScale+ MPSoC Design Presets", 
        "latest_revision": "1.0", 
        "commit_id": "1e739cd2e8b2cb579a0fe82468cf8ce54653defa", 
        "revisions": [
          {
            "revision": "1.0", 
            "commit_id": "1e739cd2e8b2cb579a0fe82468cf8ce54653defa", 
            "date": "11-02-2020", 
            "history": "Zynq UltraScale+  based example design for Xilinx Evaluation Boards"
          }
        ], 
        "config": {
          "root": "ced/Xilinx/IPI/Zynq UltraScale+ MPSoC Design Presets", 
          "metadata_file": "xitem.json"
        }, 
        "company": "xilinx.com"
      }, 
      {
        "name": "zynq7000_preset", 
        "display": "Zynq-7000 Design Presets", 
        "latest_revision": "1.0", 
        "commit_id": "1e739cd2e8b2cb579a0fe82468cf8ce54653defa", 
        "revisions": [
          {
            "revision": "1.0", 
            "commit_id": "1e739cd2e8b2cb579a0fe82468cf8ce54653defa", 
            "date": "11-02-2020", 
            "history": "Zynq-7000 based example design for Xilinx Evaluation Boards"
          }
        ], 
        "config": {
          "root": "ced/Xilinx/IPI/Zynq-7000 Design Presets", 
          "metadata_file": "xitem.json"
        }, 
        "company": "xilinx.com"
      }  	  
    ], 
    "categories": [
      {
        "name": "single_part", 
        "display_name": "Single Part", 
        "description": "This category represents all the boards which have single part", 
        "parent": ""
      }, 
      {
        "name": "multi_part", 
        "display_name": "Multi Part", 
        "description": "This category represents all the boards which have multi part", 
        "parent": ""
      }, 
      {
        "name": "daughter_card", 
        "display_name": "Daughter Card", 
        "description": "This category represents all the boards which are daughter cards", 
        "parent": ""
      }, 
      {
        "name": "misc", 
        "display_name": "Misc", 
        "description": "This category represents miscellaneous variety of boards", 
        "default": true, 
        "parent": ""
      }, 
      {
        "name": "examples", 
        "display_name": "Examples", 
        "description": "This category represents configurable example designs", 
        "default": true, 
        "parent": ""
      }
    ]
  }, 
  "_major": 1, 
  "_minor": 0
}
