\begin{thebibliography}{00}
    \bibitem{b14} Advanced Micro Devices, ``AMD64 Technology: Speculative Store Bypass Disable,'' https://developer.amd.com/wp-content/resources/124441 \_AMD64\_SpeculativeStoreBypassDisable\_Whitepaper\_final.pdf, 2018
    \bibitem{b15} Advanced Micro Devices, ``Software techniques for managing speculation on AMD processors,'' https://developer.amd.com/wp-content /resources/Managing-Speculation-on-AMD-Processors.pdf, 2018
    \bibitem{b53} Advanced Micro Devices, ``Software Techniques for Managing Speculation,'' https://developer.amd.com/wp-content/resources/90343-B\_SoftwareTechniquesforManagingSpeculation\_WP\_7-18Update\_FNL.pdf, 2018
    \bibitem{b16} Arm, ``Cache speculation side-channels,'' https://developer.arm.com /support/arm-security-updates/speculative-processor-vulnerability /download-the-whitepaper, 2018
    \bibitem{b17} Arm, ``Vulnerability of speculative processors to cache timing sidechannel mechanism,'' https://developer.arm.com/support/security-update, 2018
    \bibitem{b36} A. Lutomirski, ``x86/fpu: Hard-disable lazy FPU mode,'' https://lkml.org/ lkml/2018/6/14/509, Jun. 2018
    \bibitem{b39} A. Pardoe, ``Spectre mitigations in msvc,'' https://blogs.msdn.microsoft .com/vcblog/2018/01/15/spectre-mitigationsin-msvc/, 2018
    \bibitem{b47} A. Seznec, P. Michaud, ``A case for (partially)-tagged geometric history length predictors,'' Journal of Instruction Level Parallelism, Apr. 2006
    \bibitem{b52} Berkeley Architecture Research, ``HAMMER: Highly Agile Masks Made Effortlessly from RTL,'' https://github.com/ucb-bar/hammer, 2018
    \bibitem{b48} C. Canella, J. V. Bulck, M. Schwarz, M. Lipp, B. von Berg, P. Ortner, F. Piessens, D. Evtyushkin, D. Gruss, ``A Systematic Evaluation of Transient Execution Attacks and Defenses,'' arXiv:1811.05441, Nov. 2018
    \bibitem{b18} C. Carruth, ``RFC: Speculative Load Hardening (a Spectre variant \#1 mitigation),'' https:// lists.llvm.org/ pipermail/llvmdev/ 2018-March/122085.html, Mar. 2018
    \bibitem{b11} C. Celio, D. A. Patterson, K. Asanović, ``The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor,'' Technical Report, Jun. 2015
    \bibitem{b43} Chromium, ``Site Isolation,'' http://www.chromium.org/Home/chromium-security/site-isolation
    \bibitem{b51} CoreMark, ``CoreMark: An EEMBC Benchmark,'' https://www. eembc.org/coremark/, 2018
    \bibitem{b20} D. Evtyushkin, R. Riley, N. C. Abu-Ghazaleh, D. Ponomarev, ``Branchscope: A new side-channel attack on directional branch predictor,'' ASPLOS’18, 2018
    \bibitem{b22} D. Gruss, C. Maurice, A. Fogh, M. Lipp, S. Mangard, ``Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel ASLR,'' CCS, 2016
    \bibitem{b21} D. Gruss, M. Lipp, M. Schwarz, R. Fellner, C. Maurice, S. Mangard, ``KASLR is Dead: Long Live KASLR,'' ESSoS, 2017
    \bibitem{b3} E. M. Koruyeh, K. N. Khasawneh, C. Song, N. Abu-Ghazaleh, ``Spectre Returns! Speculation Attacks using the Return Stack Buffer,'' 12th USENIX Workshop on Offensive Technologies, 2018
    \bibitem{b40} F. Pizlo, ``What Spectre and Meltdown mean for WebKit,'' https://webkit.org/blog/8048/what-spectre-andmeltdown-mean-for-webkit/, Jan. 2018
    \bibitem{b6} G. Irazoqui, X. Guo, ``Cache Side Channel Attack: Exploitability and Countermeasures,'' Black Hat Asia, 2017
    \bibitem{b4} G. Maisuradze, C. Rossow, ``ret2spec: Speculative Execution Using Return Stack Buffers,'' 25th ACM Conference on Computer and Communications Security, 2018
    \bibitem{b25} Intel Corp. ``Deep Dive: Intel Analysis of L1 Terminal Fault,'' https://software.intel.com/security-softwareguidance/insights/deep-dive-intel-analysis-l1-terminal-fault, Aug. 2018
    \bibitem{b26} Intel Corp. ``Intel Analysis of Speculative Execution Side Channels,'' https://software.intel.com/security-softwareguidance/api-app/sites/ default/files/336983-IntelAnalysis-of-Speculative-Execution-Side-ChannelsWhite-Paper.pdf, Jul. 2018
    \bibitem{b27} Intel Corp. ``Retpoline: A Branch Target Injection Mitigation,'' https://software.intel.com/security-softwareguidance/api-app/sites /default/files/Retpoline-ABranch-Target-Injection-Mitigation.pdf, Jun. 2018
    \bibitem{b28} Intel Corp. ``Speculative Execution Side Channel Mitigations,'' https://software.intel.com/sites/default/files/managed/c5/63/336996-Speculative-Execution-SideChannel-Mitigations.pdf, May 2018
    \bibitem{b55} Intel Corp. ``Software Guidance for Security Advisories,'' https://software.intel.com/security-software-guidance/software-guidance, 2018
    \bibitem{b49} J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avižienis, J. Wawrzynek, K. Asanovic, ``Chisel: Constructing Hardware in a Scala Embedded Language,'' DAC 2012, 2012
    \bibitem{b23} J. Horn, ``speculative execution, variant 4: speculative store bypass,'' https://bugs.chromium.org/p/project-zero/issues/detail?id=1528, 2018
    \bibitem{b5} J. Renau, ``Securing SoCs from Time Side Channels,'' UC Santa Cruz, 2018
    \bibitem{b7} J. Schmidt, ``Exclusive: Spectre-NG - Multiple new Intel CPU flaws revealed, several serious,'' Heise.de, 2018
    \bibitem{b42} J. Stecklina, T. Prescher, ``LazyFP: Leaking FPU Register State using Microarchitectural Side-Channels,'' arXiv:1806.07480, 2018
    \bibitem{b44} J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, R. Strackx, ``Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution,'' USENIX Security Symposium, 2018
    \bibitem{b54} K. Asanović, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz, S. Karandikar, B. Keller, D. Kim, J. Koenig, Y. Lee, E. Love, M. Maas, A. Magyar, H. Mao, M. Moreto, A. Ou, D. A. Patterson, B. Richards, C. Schmidt, S. Twigg, H. Vo, A. Waterman, ``The RocketChip Generator,'' Technical Report, Apr. 2016
    \bibitem{b29} K. N. Khasawneh, E. M. Koruyeh, C. Song, D. Evtyushkin, D. Ponomarev, N. C. Abu-Ghazaleh, ``Safespec: Banishing the spectre of a meltdown with leakage-free speculation,'' arXiv:1806.05179, 2018
    \bibitem{b2} M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, M. Hamburg, ``Meltdown: Reading Kernel Memory from User Space,'' 27th USENIX Security Symposium, 2018
    \bibitem{b41} M. Schwarz, M. Schwarzl, M. Lipp, D. Gruss, ``Netspectre: Read arbitrary memory over network,'' arXiv:1807.10535, 2018
    \bibitem{b46} M. Yan, J. Choi, D. Skarlatos, A. Morrison, C. W. Fletcher, J. Torrellas, ``InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy,'' Proceedings of the 51th International Symposium on Microarchitecture (MICRO’18), 2018
    \bibitem{b38} O. Oleksenko, B. Trach, T. Reiher, M. Silberstein, C. Fetzer, ``You Shall Not Bypass: Employing data dependencies to prevent Bounds Check Bypass,'' arXiv:1805.08506, 2018
    \bibitem{b24} O. S. S. Inc, ``Respectre: The state of the art in spectre defenses,'' https://www.grsecurity.net/respectre\_announce.php, Oct. 2018
    \bibitem{b45} O. Weisse, J. Van Bulck, M. Minkin, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, R. Strackx, T. F. Wenisch, Y. Yarom, ``Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution,'' Technical report, 2018
    \bibitem{b1} P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, Y. Yarom, ``Spectre attacks: Exploiting speculative execution,'' ArXiv e-prints, Jan. 2018
    \bibitem{b33} P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, Y. Yarom, ``Spectre attacks: Exploiting speculative execution,'' S\&P, 2019
    \bibitem{b32} P. Kocher, ``Spectre mitigations in microsoft’s c/c++ compiler,'' https://www.paulkocher.com/doc/MicrosoftCompilerSpectreMitigation .html, 2018
    \bibitem{b10} Q. Ge, Y. Yarom, D. Cock, G. Heise, ``A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware,'' IACR, 2016
    \bibitem{b19} R. Earnshaw, ``Mitigation against unsafe data speculation (CVE2017-5753),'' https://lwn.net/Articles/759438/, Jul. 2018
    \bibitem{b9} R. Spreitzer, V. Moonsamy, T. Korak, S. Mangard, ``Systematic classification of side-channel attacks: a case study for mobile devices,'' CoRR, 2018
    \bibitem{b12} S. Karandikar, H. Mao, D. Kim, D. Biancolin, A. Amid, D. Lee, N. Pemberton, E. Amaro, C. Schmidt, A. Chopra, Q. Huang, K. Kovacs, B. Nikolic, R. Katz, J. Bachrach, K. Asanović, ``FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud,'' ISCA, 2018
    \bibitem{b50} SPEC, ``SPEC CPU 2017,'' https://www.spec.org/cpu2017/Docs/overview .html, 2017
    \bibitem{hammer} E. Wang, A. Izraelevitz, C. Schmidt, J. Bachrach, K. Asanovic, B. Nikolic, E. Alon, ``HAMMER: Enabling Re-Use and Generators in Physical Design,'' https://github.com/ucb-bar/hammer, 2018
    \bibitem{b8} V. Kiriansky, I. Lebedev, S. Amarasinghe, S. Devadas, J. Emer, ``DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors,'' MICRO, 2018
    \bibitem{b31} V. Kiriansky, C. Waldspurger, ``Speculative Buffer Overflows: Attacks and Defenses,'' arXiv:1807.03757, 2018
\end{thebibliography}

