

================================================================
== Vitis HLS Report for 'matrixmul_32_opt_Pipeline_loop_output_C2100'
================================================================
* Date:           Mon Jun  2 11:52:23 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrix_8_opt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.350 us|  0.350 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_output_C2  |       33|       33|         3|          1|          1|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [matrix.cpp:13]   --->   Operation 6 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_C_V_data_V, i4 %out_C_V_keep_V, i4 %out_C_V_strb_V, i1 0, i1 %out_C_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_C_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_C_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_C_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_C_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln13 = store i6 0, i6 %col" [matrix.cpp:13]   --->   Operation 12 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body62.7"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_31 = load i6 %col" [matrix.cpp:53]   --->   Operation 14 'load' 'col_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln53 = icmp_eq  i6 %col_31, i6 32" [matrix.cpp:53]   --->   Operation 15 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln53 = add i6 %col_31, i6 1" [matrix.cpp:53]   --->   Operation 16 'add' 'add_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.body62.7.split, void %for.body62.8.preheader.exitStub" [matrix.cpp:53]   --->   Operation 17 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %col_31" [matrix.cpp:53]   --->   Operation 18 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_C_7_addr = getelementptr i32 %output_C_7, i64 0, i64 %zext_ln53" [matrix.cpp:58]   --->   Operation 19 'getelementptr' 'output_C_7_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%out_element_data = load i5 %output_C_7_addr" [matrix.cpp:58]   --->   Operation 20 'load' 'out_element_data' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln13 = store i6 %add_ln53, i6 %col" [matrix.cpp:13]   --->   Operation 21 'store' 'store_ln13' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/2] ( I:1.23ns O:1.23ns )   --->   "%out_element_data = load i5 %output_C_7_addr" [matrix.cpp:58]   --->   Operation 22 'load' 'out_element_data' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %out_element_data" [matrix.cpp:69]   --->   Operation 23 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %empty_100, i32 %bitcast_ln69" [matrix.cpp:69]   --->   Operation 24 'write' 'write_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %empty_101, i4 15" [matrix.cpp:69]   --->   Operation 25 'write' 'write_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %empty_102, i1 0" [matrix.cpp:69]   --->   Operation 26 'write' 'write_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.49>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [matrix.cpp:54]   --->   Operation 27 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [matrix.cpp:13]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix.cpp:53]   --->   Operation 29 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_val = load i32 %empty_100" [matrix.cpp:69]   --->   Operation 30 'load' 'p_val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_val1 = load i4 %empty_101" [matrix.cpp:69]   --->   Operation 31 'load' 'p_val1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_val2 = load i4 %empty" [matrix.cpp:69]   --->   Operation 32 'load' 'p_val2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_val3 = load i1 %empty_102" [matrix.cpp:69]   --->   Operation 33 'load' 'p_val3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.49ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_C_V_data_V, i4 %out_C_V_keep_V, i4 %out_C_V_strb_V, i1 %out_C_V_last_V, i32 %p_val, i4 %p_val1, i4 %p_val2, i1 %p_val3" [matrix.cpp:69]   --->   Operation 34 'write' 'write_ln69' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.body62.7" [matrix.cpp:53]   --->   Operation 35 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', matrix.cpp:13) of constant 0 on local variable 'col', matrix.cpp:13 [16]  (0.427 ns)
	'load' operation 6 bit ('col', matrix.cpp:53) on local variable 'col', matrix.cpp:13 [19]  (0.000 ns)
	'getelementptr' operation 5 bit ('output_C_7_addr', matrix.cpp:58) [28]  (0.000 ns)
	'load' operation 32 bit ('out_element.data', matrix.cpp:58) on array 'output_C_7' [29]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('out_element.data', matrix.cpp:58) on array 'output_C_7' [29]  (1.237 ns)

 <State 3>: 0.497ns
The critical path consists of the following:
	'load' operation 32 bit ('p_val', matrix.cpp:69) on local variable 'empty_100' [34]  (0.000 ns)
	axis write operation ('write_ln69', matrix.cpp:69) on port 'out_C_V_data_V' (matrix.cpp:69) [38]  (0.497 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
