% 
% GWA-Synth-ReportTable.tex generated by /home/jantsch/developments/Verilog-Projects/AIMS-Book-Examples/Scripts/mkFiguresAndTablesCh09.sh 
% 
\begin{tabular}{l|*{5}{r}|r}
  & DFF & DFFR & DFFS & DFFSR & LUT4 & Cells\\
\hline
GWA Mealy  & 0 & 2 & 1 & 0 & 10 & 13 \\
GWA Mealy v2  & 4 & 2 & 1 & 0 & 9 & 16 \\
GWA Moore  & 0 & 7 & 1 & 0 & 13 & 21 \\
GWA Moore v2  & 4 & 7 & 1 & 0 & 13 & 25 \\
\end{tabular}
