# This is a comment in a MAKEFILE

# Setting variables for compiler and linker
CC = gcc
LD = ld

# Define flags and libraries to be used
CFLAGS = -Wall -Werror
LDFLAGS = -L./libs -lfoo -lbar

# Define the source files to be compiled
SRCS = main.c foo.c bar.c

# Define the object files to be generated from the source files
OBJS = $(SRCS:.c=.o)

# Specify the name of the executable to be generated
EXE = program

# Target for building the executable
$(EXE): $(OBJS)
	$(CC) $(CFLAGS) $(LDFLAGS) $(OBJS) -o $(EXE)

# Target for building object files from source files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Target for cleaning up generated files
clean:
	rm -f $(OBJS) $(EXE)

# Dependencies for each source file
main.o: main.c
foo.o: foo.c
bar.o: bar.c