# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Assignment_1/Assignment_1.srcs/sources_1/new/array_types.vhd" \
"../../../../Assignment_2.srcs/sources_1/new/conv_twocycle.vhd" \
"../../../../Assignment_2.srcs/sources_1/imports/new/conv_twocycle_tb.vhd" \

# Do not sort compile order
nosort
