    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; PWM_3_PWMHW
PWM_3_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_3_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_3_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_3_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_3_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_3_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_3_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_3_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_3_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_3_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_3_PWMHW__PM_ACT_MSK EQU 0x01
PWM_3_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_3_PWMHW__PM_STBY_MSK EQU 0x01
PWM_3_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_3_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_3_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Timer_1_TimerHW
Timer_1_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x02
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x02
Timer_1_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR1_SR0

; clock_1
clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clock_1__CFG2_SRC_SEL_MASK EQU 0x07
clock_1__INDEX EQU 0x01
clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_1__PM_ACT_MSK EQU 0x02
clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_1__PM_STBY_MSK EQU 0x02

; PWM_Out_1
PWM_Out_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
PWM_Out_1__0__MASK EQU 0x01
PWM_Out_1__0__PC EQU CYREG_PRT0_PC0
PWM_Out_1__0__PORT EQU 0
PWM_Out_1__0__SHIFT EQU 0
PWM_Out_1__AG EQU CYREG_PRT0_AG
PWM_Out_1__AMUX EQU CYREG_PRT0_AMUX
PWM_Out_1__BIE EQU CYREG_PRT0_BIE
PWM_Out_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_Out_1__BYP EQU CYREG_PRT0_BYP
PWM_Out_1__CTL EQU CYREG_PRT0_CTL
PWM_Out_1__DM0 EQU CYREG_PRT0_DM0
PWM_Out_1__DM1 EQU CYREG_PRT0_DM1
PWM_Out_1__DM2 EQU CYREG_PRT0_DM2
PWM_Out_1__DR EQU CYREG_PRT0_DR
PWM_Out_1__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_Out_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_Out_1__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_Out_1__MASK EQU 0x01
PWM_Out_1__PORT EQU 0
PWM_Out_1__PRT EQU CYREG_PRT0_PRT
PWM_Out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_Out_1__PS EQU CYREG_PRT0_PS
PWM_Out_1__SHIFT EQU 0
PWM_Out_1__SLW EQU CYREG_PRT0_SLW

; Kill_Switch
Kill_Switch__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Kill_Switch__0__MASK EQU 0x04
Kill_Switch__0__PC EQU CYREG_PRT2_PC2
Kill_Switch__0__PORT EQU 2
Kill_Switch__0__SHIFT EQU 2
Kill_Switch__AG EQU CYREG_PRT2_AG
Kill_Switch__AMUX EQU CYREG_PRT2_AMUX
Kill_Switch__BIE EQU CYREG_PRT2_BIE
Kill_Switch__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Kill_Switch__BYP EQU CYREG_PRT2_BYP
Kill_Switch__CTL EQU CYREG_PRT2_CTL
Kill_Switch__DM0 EQU CYREG_PRT2_DM0
Kill_Switch__DM1 EQU CYREG_PRT2_DM1
Kill_Switch__DM2 EQU CYREG_PRT2_DM2
Kill_Switch__DR EQU CYREG_PRT2_DR
Kill_Switch__INP_DIS EQU CYREG_PRT2_INP_DIS
Kill_Switch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Kill_Switch__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Kill_Switch__LCD_EN EQU CYREG_PRT2_LCD_EN
Kill_Switch__MASK EQU 0x04
Kill_Switch__PORT EQU 2
Kill_Switch__PRT EQU CYREG_PRT2_PRT
Kill_Switch__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Kill_Switch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Kill_Switch__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Kill_Switch__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Kill_Switch__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Kill_Switch__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Kill_Switch__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Kill_Switch__PS EQU CYREG_PRT2_PS
Kill_Switch__SHIFT EQU 2
Kill_Switch__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
