$date
	Mon Oct 15 20:09:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 4 ! encoder_output [3:0] $end
$var reg 1 " enable $end
$var reg 16 # encoder_input [15:0] $end
$scope module DUT $end
$var wire 1 " enable $end
$var wire 16 $ encoder_input [15:0] $end
$var reg 4 % encoder_output [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b1 #
0"
b0 !
$end
#10
b10 #
b10 $
#20
b100 #
b100 $
#30
b1000 #
b1000 $
#40
b10000 #
b10000 $
#50
b100000 #
b100000 $
#60
b1000000 #
b1000000 $
#70
b10000000 #
b10000000 $
#80
b100000000 #
b100000000 $
#90
b1000000000 #
b1000000000 $
#100
b10000000000 #
b10000000000 $
#110
b100000000000 #
b100000000000 $
#120
b1000000000000 #
b1000000000000 $
#130
b10000000000000 #
b10000000000000 $
#140
b100000000000000 #
b100000000000000 $
#150
b1000000000000000 #
b1000000000000000 $
#160
b1 #
b1 $
1"
#170
b1 !
b1 %
b10 #
b10 $
#180
b10 !
b10 %
b100 #
b100 $
#190
b11 !
b11 %
b1000 #
b1000 $
#200
b100 !
b100 %
b10000 #
b10000 $
#210
b101 !
b101 %
b100000 #
b100000 $
#220
b110 !
b110 %
b1000000 #
b1000000 $
#230
b111 !
b111 %
b10000000 #
b10000000 $
#240
b1000 !
b1000 %
b100000000 #
b100000000 $
#250
b1001 !
b1001 %
b1000000000 #
b1000000000 $
#260
b1010 !
b1010 %
b10000000000 #
b10000000000 $
#270
b1011 !
b1011 %
b100000000000 #
b100000000000 $
#280
b1100 !
b1100 %
b1000000000000 #
b1000000000000 $
#290
b1101 !
b1101 %
b10000000000000 #
b10000000000000 $
#300
b1110 !
b1110 %
b100000000000000 #
b100000000000000 $
#310
b1111 !
b1111 %
b1000000000000000 #
b1000000000000000 $
#320
