Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 20:36:41 2020
| Host         : DESKTOP-O4Q6L65 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file motor_top_control_sets_placed.rpt
| Design       : motor_top
| Device       : xc7s15
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      7 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              73 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------+--------------------------+------------------+----------------+
|        Clock Signal       |          Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------+--------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG        | u_uart_send/uart_txd_i_1_n_0   | nolabel_line49/sys_rst_n |                1 |              1 |
|  sys_clk_IBUF_BUFG        | u_uart_recv/rx_cnt[3]_i_1_n_0  | nolabel_line49/sys_rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG        | u_uart_send/tx_cnt[3]_i_1_n_0  | nolabel_line49/sys_rst_n |                1 |              4 |
|  nolabel_line49/sys_clk1h |                                | nolabel_line49/sys_rst_n |                1 |              7 |
|  sys_clk_IBUF_BUFG        | u_uart_send/tx_data[7]_i_1_n_0 | nolabel_line49/sys_rst_n |                2 |              9 |
|  sys_clk_IBUF_BUFG        |                                | nolabel_line49/sys_rst_n |               24 |             66 |
+---------------------------+--------------------------------+--------------------------+------------------+----------------+


