INFO-FLOW: Workspace /data1/laikas/final/ChiRuiFinalCplusplus/myproject_prj/solution1 opened at Sun Jan 30 14:52:59 CST 2022
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.15 sec.
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       get_default_platform 
Command     set_part done; 0.3 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.6 sec.
Command   ap_source done; error code: 1; 1.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data1/laikas/final/ChiRuiFinalCplusplus/myproject_prj/solution1 opened at Sun Jan 30 14:54:43 CST 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute           get_default_platform 
Execute           license_isbetapart xczu9eg 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute         get_default_platform 
Command       set_part done; 0.14 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 0.33 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.13 sec.
Command   ap_source done; error code: 1; 1.61 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data1/laikas/final/ChiRuiFinalCplusplus/myproject_prj/solution1 opened at Sun Jan 30 14:56:12 CST 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.13 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute           get_default_platform 
Execute           license_isbetapart xczu9eg 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute         get_default_platform 
Command       set_part done; 0.14 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 0.34 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.17 sec.
Command   ap_source done; error code: 1; 1.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data1/laikas/final/ChiRuiFinalCplusplus/myproject_prj/solution1 opened at Sun Jan 30 14:57:39 CST 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.15 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute           get_default_platform 
Execute           license_isbetapart xczu9eg 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.11 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute         get_default_platform 
Command       set_part done; 0.15 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 0.37 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.13 sec.
Command   ap_source done; error code: 1; 1.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data1/laikas/final/ChiRuiFinalCplusplus/myproject_prj/solution1 opened at Sun Jan 30 14:59:33 CST 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.13 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute           get_default_platform 
Execute           license_isbetapart xczu9eg 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute         get_default_platform 
Command       set_part done; 0.15 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 0.33 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.17 sec.
Command   ap_source done; error code: 1; 1.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data1/laikas/final/ChiRuiFinalCplusplus/myproject_prj/solution1 opened at Sun Jan 30 15:00:27 CST 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.13 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute           get_default_platform 
Execute           license_isbetapart xczu9eg 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute         get_default_platform 
Command       set_part done; 0.14 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 0.33 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.48 sec.
Command   ap_source done; error code: 1; 2.97 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data1/laikas/final/ChiRuiFinalCplusplus/myproject_prj/solution1 opened at Sun Jan 30 15:03:19 CST 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.15 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xczu9eg-ffvb1156-2-e 
Execute         add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute           get_default_platform 
Execute           license_isbetapart xczu9eg 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.11 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute         get_default_platform 
Command       set_part done; 0.15 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 0.38 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/myproject_test.cpp 
Execute       is_encrypted /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       is_xip /data1/laikas/final/ChiRuiFinalCplusplus/firmware/myproject.cpp 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.11 sec.
Command   ap_source done; error code: 1; 1.65 sec.
Execute   cleanup_all 
