[Inputs]
rst
clk
clock_enable
new_trigger
=data_in[63:0]=
=trigger_addr[9:0]=
=ram_addr[9:0]=
=user_sample_size[15:0]=
=user_pretrig_sample_size[15:0]=
=user_positive_delay[15:0]=
=debug_signals[7:0]=
=signal_ID[3:0]=
=header[59:0]=
[Outputs]
b_data_we
b_force_packet
=b_data[63:0]=
[BiDir]
