vhdl2verilog vhdl/classes/philosophers/ntm_philosophers.sv
vhdl2verilog vhdl/classes/soldiers/ntm_soldiers.sv
vhdl2verilog vhdl/classes/workers/ntm_workers.sv
vhdl2verilog vhdl/computing/advanced_computer_architecture/multi_processor_system_on_chip/multi_processor_system_on_chip.sv
vhdl2verilog vhdl/computing/advanced_computer_architecture/processing_unit/mimd.sv
vhdl2verilog vhdl/computing/advanced_computer_architecture/processing_unit/misd.sv
vhdl2verilog vhdl/computing/advanced_computer_architecture/processing_unit/simd.sv
vhdl2verilog vhdl/computing/advanced_computer_architecture/processing_unit/sisd.sv
vhdl2verilog vhdl/computing/advanced_computer_architecture/system_on_chip/bus_on_chip.sv
vhdl2verilog vhdl/computing/advanced_computer_architecture/system_on_chip/network_on_chip.sv
vhdl2verilog vhdl/computing/computer_architecture/harvard_architecture/alu.sv
vhdl2verilog vhdl/computing/computer_architecture/harvard_architecture/control_unit.sv
vhdl2verilog vhdl/computing/computer_architecture/harvard_architecture/io_unit.sv
vhdl2verilog vhdl/computing/computer_architecture/harvard_architecture/memory_unit.sv
vhdl2verilog vhdl/computing/computer_architecture/von_neumann_architecture/alu.sv
vhdl2verilog vhdl/computing/computer_architecture/von_neumann_architecture/control_unit.sv
vhdl2verilog vhdl/computing/computer_architecture/von_neumann_architecture/io_unit.sv
vhdl2verilog vhdl/computing/computer_architecture/von_neumann_architecture/memory_unit.sv
vhdl2verilog vhdl/computing/information/bit/bit.sv
vhdl2verilog vhdl/computing/information/combinational_logic/arithmetic_circuits.sv
vhdl2verilog vhdl/computing/information/combinational_logic/logic_circuits.sv
vhdl2verilog vhdl/computing/information/finite_state_machine/finite_state_machine.sv
vhdl2verilog vhdl/computing/information/logic_gate/and_gate.sv
vhdl2verilog vhdl/computing/information/logic_gate/nand_gate.sv
vhdl2verilog vhdl/computing/information/logic_gate/nor_gate.sv
vhdl2verilog vhdl/computing/information/logic_gate/not_gate.sv
vhdl2verilog vhdl/computing/information/logic_gate/or_gate.sv
vhdl2verilog vhdl/computing/information/logic_gate/xnor_gate.sv
vhdl2verilog vhdl/computing/information/logic_gate/xor_gate.sv
vhdl2verilog vhdl/computing/information/logic_gate/yes_gate.sv
vhdl2verilog vhdl/computing/information/pushdown_automaton/pushdown_automaton.sv
vhdl2verilog vhdl/computing/neural_network/feedforward_neural_network/feedforward_neural_network.sv
vhdl2verilog vhdl/computing/neural_network/long_short_term_memory_neural_network/long_short_term_memory_neural_network.sv
vhdl2verilog vhdl/computing/neural_network/transformer_neural_network/transformer_neural_network.sv
vhdl2verilog vhdl/computing/turing_machine/differentiable_neural_computer/feedforward_differentiable_neural_computer.sv
vhdl2verilog vhdl/computing/turing_machine/differentiable_neural_computer/lstm_differentiable_neural_computer.sv
vhdl2verilog vhdl/computing/turing_machine/differentiable_neural_computer/transformer_differentiable_neural_computer.sv
vhdl2verilog vhdl/computing/turing_machine/neural_turing_machine/feedforward_neural_turing_machine.sv
vhdl2verilog vhdl/computing/turing_machine/neural_turing_machine/lstm_neural_turing_machine.sv
vhdl2verilog vhdl/computing/turing_machine/neural_turing_machine/transformer_neural_turing_machine.sv
vhdl2verilog vhdl/pkg/classes/ntm_philosophers_pkg.sv
vhdl2verilog vhdl/pkg/classes/ntm_soldiers_pkg.sv
vhdl2verilog vhdl/pkg/classes/ntm_workers_pkg.sv
vhdl2verilog vhdl/pkg/computing/state_pkg.sv
