set ::env(PROJECT_NAME) adder_max
set ::env(DESIGN_TOP) adder_max
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/adder_max/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/adder_max/rtl/adder_max.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
