-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xtea is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    word0 : IN STD_LOGIC_VECTOR (31 downto 0);
    word1 : IN STD_LOGIC_VECTOR (31 downto 0);
    key0 : IN STD_LOGIC_VECTOR (31 downto 0);
    key1 : IN STD_LOGIC_VECTOR (31 downto 0);
    key2 : IN STD_LOGIC_VECTOR (31 downto 0);
    key3 : IN STD_LOGIC_VECTOR (31 downto 0);
    mode : IN STD_LOGIC;
    result0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    result0_ap_vld : OUT STD_LOGIC;
    result1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    result1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of xtea is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "xtea,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.356750,HLS_SYN_LAT=66,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=628,HLS_SYN_LUT=1562}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv38_C6EF3720 : STD_LOGIC_VECTOR (37 downto 0) := "00000011000110111011110011011100100000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv37_9E3779B9 : STD_LOGIC_VECTOR (36 downto 0) := "0000010011110001101110111100110111001";
    constant ap_const_lv13_19B9 : STD_LOGIC_VECTOR (12 downto 0) := "1100110111001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_800 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_9E3779B9 : STD_LOGIC_VECTOR (31 downto 0) := "10011110001101110111100110111001";
    constant ap_const_lv38_3F61C88647 : STD_LOGIC_VECTOR (37 downto 0) := "11111101100001110010001000011001000111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_61C88647 : STD_LOGIC_VECTOR (31 downto 0) := "01100001110010001000011001000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_3_fu_260_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_3_reg_836 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_21_fu_352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_reg_841 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_358_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_reg_846 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_reg_851 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_3_fu_372_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal sum_3_reg_856 : STD_LOGIC_VECTOR (36 downto 0);
    signal newSel11_fu_450_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel11_reg_861 : STD_LOGIC_VECTOR (31 downto 0);
    signal v0_2_fu_462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal v1_4_fu_516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_fu_528_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_2_reg_879 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_11_fu_634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_884 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_640_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_reg_889 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_894 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_2_fu_654_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal sum_2_reg_899 : STD_LOGIC_VECTOR (37 downto 0);
    signal newSel6_fu_714_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel6_reg_904 : STD_LOGIC_VECTOR (31 downto 0);
    signal v1_2_fu_726_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal v0_4_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_reg_146 : STD_LOGIC_VECTOR (36 downto 0);
    signal mode_read_read_fu_90_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_157 : STD_LOGIC_VECTOR (5 downto 0);
    signal v0_reg_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal v1_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_1_reg_188 : STD_LOGIC_VECTOR (37 downto 0);
    signal i_1_reg_199 : STD_LOGIC_VECTOR (5 downto 0);
    signal v0_1_reg_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal v1_1_reg_220 : STD_LOGIC_VECTOR (31 downto 0);
    signal v0_3_reg_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal v1_3_reg_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_37_fu_266_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_300_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel7_fu_312_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_332_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_43_fu_326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel8_fu_318_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_368_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sum_3_cast_fu_378_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_fu_384_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_394_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel9_fu_432_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel10_fu_444_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_458_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_474_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_48_fu_468_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp17_fu_500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_510_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_534_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_544_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel1_fu_582_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel2_fu_594_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_614_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_12_fu_608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_624_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_628_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel3_fu_600_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_650_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sum_2_cast_fu_660_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel4_fu_696_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel5_fu_708_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_738_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_29_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp16_fu_764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_769_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_758_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_1_reg_199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = mode_read_read_fu_90_p2)))) then 
                i_1_reg_199 <= ap_const_lv6_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state5))) then 
                i_1_reg_199 <= i_2_reg_879;
            end if; 
        end if;
    end process;

    i_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = mode_read_read_fu_90_p2))) then 
                i_reg_157 <= ap_const_lv6_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                i_reg_157 <= i_3_reg_836;
            end if; 
        end if;
    end process;

    sum_1_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = mode_read_read_fu_90_p2)))) then 
                sum_1_reg_188 <= ap_const_lv38_C6EF3720;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state5))) then 
                sum_1_reg_188 <= sum_2_reg_899;
            end if; 
        end if;
    end process;

    sum_reg_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = mode_read_read_fu_90_p2))) then 
                sum_reg_146 <= ap_const_lv37_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                sum_reg_146 <= sum_3_reg_856;
            end if; 
        end if;
    end process;

    v0_1_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = mode_read_read_fu_90_p2)))) then 
                v0_1_reg_210 <= word0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state5))) then 
                v0_1_reg_210 <= v0_4_fu_780_p2;
            end if; 
        end if;
    end process;

    v0_3_reg_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_1_fu_254_p2 = ap_const_lv1_0)))) then 
                v0_3_reg_230 <= v0_reg_168;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_lv1_0 = tmp_fu_522_p2)))) then 
                v0_3_reg_230 <= v0_1_reg_210;
            end if; 
        end if;
    end process;

    v0_reg_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = mode_read_read_fu_90_p2))) then 
                v0_reg_168 <= word0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                v0_reg_168 <= v0_2_fu_462_p2;
            end if; 
        end if;
    end process;

    v1_1_reg_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = mode_read_read_fu_90_p2)))) then 
                v1_1_reg_220 <= word1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state5))) then 
                v1_1_reg_220 <= v1_2_fu_726_p2;
            end if; 
        end if;
    end process;

    v1_3_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_1_fu_254_p2 = ap_const_lv1_0)))) then 
                v1_3_reg_242 <= v1_reg_178;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_lv1_0 = tmp_fu_522_p2)))) then 
                v1_3_reg_242 <= v1_1_reg_220;
            end if; 
        end if;
    end process;

    v1_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = mode_read_read_fu_90_p2))) then 
                v1_reg_178 <= word1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                v1_reg_178 <= v1_4_fu_516_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then
                i_2_reg_879 <= i_2_fu_528_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then
                i_3_reg_836 <= i_3_fu_260_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_1_fu_254_p2 = ap_const_lv1_0))) then
                newSel11_reg_861 <= newSel11_fu_450_p3;
                sum_3_reg_856 <= sum_3_fu_372_p2;
                tmp_21_reg_841 <= tmp_21_fu_352_p2;
                tmp_23_reg_851 <= tmp_23_fu_362_p2;
                tmp_45_reg_846 <= tmp_45_fu_358_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = tmp_fu_522_p2))) then
                newSel6_reg_904 <= newSel6_fu_714_p3;
                sum_2_reg_899 <= sum_2_fu_654_p2;
                tmp_11_reg_884 <= tmp_11_fu_634_p2;
                tmp_13_reg_894 <= tmp_13_fu_644_p2;
                tmp_18_reg_889 <= tmp_18_fu_640_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_1_fu_254_p2, tmp_fu_522_p2, mode_read_read_fu_90_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = mode_read_read_fu_90_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = mode_read_read_fu_90_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (not((tmp_1_fu_254_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state4 => 
                if (not((ap_const_lv1_0 = tmp_fu_522_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5 downto 5);

    ap_done_assign_proc : process(ap_CS_fsm_state6)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i_2_fu_528_p2 <= std_logic_vector(unsigned(i_1_reg_199) + unsigned(ap_const_lv6_1));
    i_3_fu_260_p2 <= std_logic_vector(unsigned(i_reg_157) + unsigned(ap_const_lv6_1));
    mode_read_read_fu_90_p2 <= (0=>mode, others=>'-');
    newSel10_fu_444_p3 <= 
        key2 when (tmp_30_fu_414_p2(0) = '1') else 
        key3;
    newSel11_fu_450_p3 <= 
        newSel9_fu_432_p3 when (or_cond3_fu_438_p2(0) = '1') else 
        newSel10_fu_444_p3;
    newSel1_fu_582_p3 <= 
        key1 when (sel_tmp3_fu_576_p2(0) = '1') else 
        key0;
    newSel2_fu_594_p3 <= 
        key2 when (tmp_8_fu_564_p2(0) = '1') else 
        key3;
    newSel3_fu_600_p3 <= 
        newSel1_fu_582_p3 when (or_cond1_fu_588_p2(0) = '1') else 
        newSel2_fu_594_p3;
    newSel4_fu_696_p3 <= 
        key1 when (sel_tmp7_fu_690_p2(0) = '1') else 
        key0;
    newSel5_fu_708_p3 <= 
        key2 when (tmp_27_fu_678_p2(0) = '1') else 
        key3;
    newSel6_fu_714_p3 <= 
        newSel4_fu_696_p3 when (or_cond2_fu_702_p2(0) = '1') else 
        newSel5_fu_708_p3;
    newSel7_fu_312_p3 <= 
        key2 when (tmp_9_fu_282_p2(0) = '1') else 
        key3;
    newSel8_fu_318_p3 <= 
        newSel_fu_300_p3 when (or_cond_fu_306_p2(0) = '1') else 
        newSel7_fu_312_p3;
    newSel9_fu_432_p3 <= 
        key1 when (sel_tmp6_fu_426_p2(0) = '1') else 
        key0;
    newSel_fu_300_p3 <= 
        key1 when (sel_tmp2_fu_294_p2(0) = '1') else 
        key0;
    or_cond1_fu_588_p2 <= (sel_tmp3_fu_576_p2 or tmp_3_fu_552_p2);
    or_cond2_fu_702_p2 <= (sel_tmp7_fu_690_p2 or tmp_16_fu_666_p2);
    or_cond3_fu_438_p2 <= (sel_tmp6_fu_426_p2 or tmp_26_fu_402_p2);
    or_cond_fu_306_p2 <= (sel_tmp2_fu_294_p2 or tmp_5_fu_270_p2);
    result0 <= v0_3_reg_230;

    result0_ap_vld_assign_proc : process(ap_CS_fsm_state6)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            result0_ap_vld <= ap_const_logic_1;
        else 
            result0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    result1 <= v1_3_reg_242;

    result1_ap_vld_assign_proc : process(ap_CS_fsm_state6)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state6))) then 
            result1_ap_vld <= ap_const_logic_1;
        else 
            result1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    sel_tmp1_fu_288_p2 <= (tmp_5_fu_270_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_294_p2 <= (tmp_7_fu_276_p2 and sel_tmp1_fu_288_p2);
    sel_tmp3_fu_576_p2 <= (tmp_6_fu_558_p2 and sel_tmp_fu_570_p2);
    sel_tmp4_fu_684_p2 <= (tmp_16_fu_666_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_420_p2 <= (tmp_26_fu_402_p2 xor ap_const_lv1_1);
    sel_tmp6_fu_426_p2 <= (tmp_28_fu_408_p2 and sel_tmp5_fu_420_p2);
    sel_tmp7_fu_690_p2 <= (tmp_17_fu_672_p2 and sel_tmp4_fu_684_p2);
    sel_tmp_fu_570_p2 <= (tmp_3_fu_552_p2 xor ap_const_lv1_1);
    sum_2_cast_fu_660_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_22_fu_650_p1));
    sum_2_fu_654_p2 <= std_logic_vector(signed(ap_const_lv38_3F61C88647) + signed(sum_1_reg_188));
    sum_3_cast_fu_378_p2 <= std_logic_vector(signed(ap_const_lv13_19B9) + signed(tmp_46_fu_368_p1));
    sum_3_fu_372_p2 <= std_logic_vector(unsigned(ap_const_lv37_9E3779B9) + unsigned(sum_reg_146));
    tmp16_fu_764_p2 <= std_logic_vector(unsigned(ap_const_lv32_61C88647) + unsigned(newSel6_reg_904));
    tmp17_fu_500_p2 <= std_logic_vector(signed(ap_const_lv32_9E3779B9) + signed(newSel11_reg_861));
    tmp_10_fu_628_p2 <= (tmp_12_fu_608_p2 xor tmp_15_fu_624_p1);
    tmp_11_fu_634_p2 <= std_logic_vector(unsigned(tmp_10_fu_628_p2) + unsigned(v0_1_reg_210));
    tmp_12_fu_608_p2 <= std_logic_vector(shift_left(unsigned(v0_1_reg_210),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    tmp_13_fu_644_p2 <= std_logic_vector(unsigned(newSel3_fu_600_p3) + unsigned(tmp_18_fu_640_p1));
    tmp_14_fu_722_p2 <= (tmp_13_reg_894 xor tmp_11_reg_884);
    tmp_15_fu_624_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_614_p4),32));
    tmp_16_fu_666_p2 <= "1" when (sum_2_cast_fu_660_p2 = ap_const_lv2_0) else "0";
    tmp_17_fu_672_p2 <= "1" when (sum_2_cast_fu_660_p2 = ap_const_lv2_1) else "0";
    tmp_18_fu_640_p1 <= sum_1_reg_188(32 - 1 downto 0);
    tmp_19_fu_332_p4 <= v1_reg_178(31 downto 5);
    tmp_1_fu_254_p2 <= "1" when (i_reg_157 = ap_const_lv6_20) else "0";
    tmp_20_fu_346_p2 <= (tmp_43_fu_326_p2 xor tmp_44_fu_342_p1);
    tmp_21_fu_352_p2 <= std_logic_vector(unsigned(tmp_20_fu_346_p2) + unsigned(v1_reg_178));
    tmp_22_fu_650_p1 <= sum_1_reg_188(2 - 1 downto 0);
    tmp_23_fu_362_p2 <= std_logic_vector(unsigned(newSel8_fu_318_p3) + unsigned(tmp_45_fu_358_p1));
    tmp_24_fu_458_p2 <= (tmp_23_reg_851 xor tmp_21_reg_841);
    tmp_25_fu_394_p3 <= (tmp_47_fu_384_p4 & ap_const_lv11_0);
    tmp_26_fu_402_p2 <= "1" when (tmp_25_fu_394_p3 = ap_const_lv13_0) else "0";
    tmp_27_fu_678_p2 <= "1" when (sum_2_cast_fu_660_p2 = ap_const_lv2_2) else "0";
    tmp_28_fu_408_p2 <= "1" when (tmp_25_fu_394_p3 = ap_const_lv13_800) else "0";
    tmp_29_fu_732_p2 <= std_logic_vector(shift_left(unsigned(v1_2_fu_726_p2),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    tmp_2_fu_544_p3 <= (tmp_s_fu_534_p4 & ap_const_lv11_0);
    tmp_30_fu_414_p2 <= "1" when (tmp_25_fu_394_p3 = ap_const_lv13_1000) else "0";
    tmp_31_fu_738_p4 <= v1_2_fu_726_p2(31 downto 5);
    tmp_32_fu_752_p2 <= (tmp_29_fu_732_p2 xor tmp_36_fu_748_p1);
    tmp_33_fu_758_p2 <= std_logic_vector(unsigned(v1_2_fu_726_p2) + unsigned(tmp_32_fu_752_p2));
    tmp_34_fu_769_p2 <= std_logic_vector(unsigned(tmp16_fu_764_p2) + unsigned(tmp_18_reg_889));
    tmp_35_fu_774_p2 <= (tmp_34_fu_769_p2 xor tmp_33_fu_758_p2);
    tmp_36_fu_748_p1 <= std_logic_vector(resize(unsigned(tmp_31_fu_738_p4),32));
    tmp_37_fu_266_p1 <= sum_reg_146(2 - 1 downto 0);
    tmp_38_fu_474_p4 <= v0_2_fu_462_p2(31 downto 5);
    tmp_39_fu_488_p2 <= (tmp_48_fu_468_p2 xor tmp_49_fu_484_p1);
    tmp_3_fu_552_p2 <= "1" when (tmp_2_fu_544_p3 = ap_const_lv13_0) else "0";
    tmp_40_fu_494_p2 <= std_logic_vector(unsigned(v0_2_fu_462_p2) + unsigned(tmp_39_fu_488_p2));
    tmp_41_fu_505_p2 <= std_logic_vector(unsigned(tmp17_fu_500_p2) + unsigned(tmp_45_reg_846));
    tmp_42_fu_510_p2 <= (tmp_41_fu_505_p2 xor tmp_40_fu_494_p2);
    tmp_43_fu_326_p2 <= std_logic_vector(shift_left(unsigned(v1_reg_178),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    tmp_44_fu_342_p1 <= std_logic_vector(resize(unsigned(tmp_19_fu_332_p4),32));
    tmp_45_fu_358_p1 <= sum_reg_146(32 - 1 downto 0);
    tmp_46_fu_368_p1 <= sum_reg_146(13 - 1 downto 0);
    tmp_47_fu_384_p4 <= sum_3_cast_fu_378_p2(12 downto 11);
    tmp_48_fu_468_p2 <= std_logic_vector(shift_left(unsigned(v0_2_fu_462_p2),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    tmp_49_fu_484_p1 <= std_logic_vector(resize(unsigned(tmp_38_fu_474_p4),32));
    tmp_4_fu_614_p4 <= v0_1_reg_210(31 downto 5);
    tmp_5_fu_270_p2 <= "1" when (tmp_37_fu_266_p1 = ap_const_lv2_0) else "0";
    tmp_6_fu_558_p2 <= "1" when (tmp_2_fu_544_p3 = ap_const_lv13_800) else "0";
    tmp_7_fu_276_p2 <= "1" when (tmp_37_fu_266_p1 = ap_const_lv2_1) else "0";
    tmp_8_fu_564_p2 <= "1" when (tmp_2_fu_544_p3 = ap_const_lv13_1000) else "0";
    tmp_9_fu_282_p2 <= "1" when (tmp_37_fu_266_p1 = ap_const_lv2_2) else "0";
    tmp_fu_522_p2 <= "1" when (i_1_reg_199 = ap_const_lv6_20) else "0";
    tmp_s_fu_534_p4 <= sum_1_reg_188(12 downto 11);
    v0_2_fu_462_p2 <= std_logic_vector(unsigned(tmp_24_fu_458_p2) + unsigned(v0_reg_168));
    v0_4_fu_780_p2 <= std_logic_vector(unsigned(v0_1_reg_210) - unsigned(tmp_35_fu_774_p2));
    v1_2_fu_726_p2 <= std_logic_vector(unsigned(v1_1_reg_220) - unsigned(tmp_14_fu_722_p2));
    v1_4_fu_516_p2 <= std_logic_vector(unsigned(tmp_42_fu_510_p2) + unsigned(v1_reg_178));
end behav;
