Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 23 14:33:30 2023
| Host         : Foez_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_dut/buf_en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.660ns  (logic 5.080ns (43.569%)  route 6.580ns (56.431%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  BTNC_IBUF_inst/O
                         net (fo=2, routed)           3.397     4.845    LD2_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.946 r  LD2_OBUF_BUFG_inst/O
                         net (fo=2, routed)           3.183     8.129    LD2_OBUF_BUFG
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.660 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    11.660    LD2
    U22                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 5.074ns (53.505%)  route 4.409ns (46.495%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  BTNC_IBUF_inst/O
                         net (fo=2, routed)           1.223     2.671    u_dut/LD2_OBUF
    SLICE_X113Y46        LUT2 (Prop_lut2_I0_O)        0.124     2.795 r  u_dut/LD7_OBUF_inst_i_1/O
                         net (fo=3, routed)           3.187     5.981    LD7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.502     9.483 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     9.483    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.983ns  (logic 5.009ns (55.764%)  route 3.974ns (44.236%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           3.974     5.460    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522     8.983 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     8.983    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.983ns (56.606%)  route 3.820ns (43.394%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW1_IBUF_inst/O
                         net (fo=2, routed)           3.820     5.289    LD1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514     8.803 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     8.803    LD1
    T21                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 4.125ns (71.083%)  route 1.678ns (28.917%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=2, routed)           1.678     2.097    LD5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.706     5.803 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     5.803    LD5
    W22                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.677ns  (logic 3.993ns (70.334%)  route 1.684ns (29.666%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[0]/Q
                         net (fo=3, routed)           1.684     2.140    LD4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537     5.677 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     5.677    LD4
    V22                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.400ns  (logic 1.611ns (29.830%)  route 3.789ns (70.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           3.286     4.773    u_dut/LD0_OBUF
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.124     4.897 f  u_dut/buf_en_i_1/O
                         net (fo=3, routed)           0.503     5.400    u_dut_n_0
    SLICE_X113Y43        FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.400ns  (logic 1.611ns (29.830%)  route 3.789ns (70.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           3.286     4.773    u_dut/LD0_OBUF
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.124     4.897 f  u_dut/buf_en_i_1/O
                         net (fo=3, routed)           0.503     5.400    u_dut_n_0
    SLICE_X113Y43        FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            u_dut/buf_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.296ns  (logic 1.611ns (30.416%)  route 3.685ns (69.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           3.286     4.773    u_dut/LD0_OBUF
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.124     4.897 f  u_dut/buf_en_i_1/O
                         net (fo=3, routed)           0.399     5.296    u_dut/SW0
    SLICE_X113Y46        FDCE                                         f  u_dut/buf_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            u_dut/buf_en_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.540ns  (logic 1.469ns (32.364%)  route 3.071ns (67.636%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW1_IBUF_inst/O
                         net (fo=2, routed)           3.071     4.540    u_dut/LD1_OBUF
    SLICE_X113Y46        FDCE                                         r  u_dut/buf_en_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    LD4_OBUF
    SLICE_X113Y43        LUT2 (Prop_lut2_I0_O)        0.042     0.351 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_0_in[1]
    SLICE_X113Y43        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    LD4_OBUF
    SLICE_X113Y43        LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    p_0_in[0]
    SLICE_X113Y43        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            u_dut/buf_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.503ns  (logic 0.237ns (15.790%)  route 1.266ns (84.210%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW1_IBUF_inst/O
                         net (fo=2, routed)           1.266     1.503    u_dut/LD1_OBUF
    SLICE_X113Y46        FDCE                                         r  u_dut/buf_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.379ns (80.257%)  route 0.339ns (19.743%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.339     0.480    LD4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.718 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     1.718    LD4
    V22                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.414ns (80.201%)  route 0.349ns (19.799%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.349     0.477    LD5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.286     1.763 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     1.763    LD5
    W22                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            u_dut/buf_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 0.300ns (16.899%)  route 1.473ns (83.101%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.342     1.597    u_dut/LD0_OBUF
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.045     1.642 f  u_dut/buf_en_i_1/O
                         net (fo=3, routed)           0.131     1.773    u_dut/SW0
    SLICE_X113Y46        FDCE                                         f  u_dut/buf_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 0.300ns (16.381%)  route 1.529ns (83.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.342     1.597    u_dut/LD0_OBUF
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.045     1.642 f  u_dut/buf_en_i_1/O
                         net (fo=3, routed)           0.187     1.829    u_dut_n_0
    SLICE_X113Y43        FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 0.300ns (16.381%)  route 1.529ns (83.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.342     1.597    u_dut/LD0_OBUF
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.045     1.642 f  u_dut/buf_en_i_1/O
                         net (fo=3, routed)           0.187     1.829    u_dut_n_0
    SLICE_X113Y43        FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dut/buf_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.394ns (54.762%)  route 1.152ns (45.238%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  u_dut/buf_en_reg/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_dut/buf_en_reg/Q
                         net (fo=1, routed)           0.156     0.302    u_dut/buf_en
    SLICE_X113Y46        LUT2 (Prop_lut2_I1_O)        0.045     0.347 r  u_dut/LD7_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.996     1.343    LD7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.203     2.546 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     2.546    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.452ns (55.422%)  route 1.168ns (44.578%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW1_IBUF_inst/O
                         net (fo=2, routed)           1.168     1.405    LD1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     2.620 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     2.620    LD1
    T21                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------





