{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 13:44:08 2011 " "Info: Processing started: Wed Nov 16 13:44:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD1602.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|clk_div " "Info: Detected ripple clock \"autoreset:inst1\|clk_div\" as buffer" {  } { { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 32 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|rst_tmp " "Info: Detected ripple clock \"autoreset:inst1\|rst_tmp\" as buffer" {  } { { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|rst_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "autoreset:inst1\|clkout " "Info: Detected gated clock \"autoreset:inst1\|clkout\" as buffer" {  } { { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clkout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|cnt\[15\] " "Info: Detected ripple clock \"LCD_Driver:inst\|cnt\[15\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|cnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD_Driver:inst\|current_state.ROW1_3 register LCD_Driver:inst\|lcd_data\[0\] 53.69 MHz 18.624 ns Internal " "Info: Clock \"clk\" has Internal fmax of 53.69 MHz between source register \"LCD_Driver:inst\|current_state.ROW1_3\" and destination register \"LCD_Driver:inst\|lcd_data\[0\]\" (period= 18.624 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.295 ns + Longest register register " "Info: + Longest register to register delay is 7.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:inst\|current_state.ROW1_3 1 REG LC_X3_Y1_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N0; Fanout = 2; REG Node = 'LCD_Driver:inst\|current_state.ROW1_3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:inst|current_state.ROW1_3 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.681 ns) + CELL(0.740 ns) 4.421 ns LCD_Driver:inst\|WideOr15~67 2 COMB LC_X3_Y2_N6 3 " "Info: 2: + IC(3.681 ns) + CELL(0.740 ns) = 4.421 ns; Loc. = LC_X3_Y2_N6; Fanout = 3; COMB Node = 'LCD_Driver:inst\|WideOr15~67'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { LCD_Driver:inst|current_state.ROW1_3 LCD_Driver:inst|WideOr15~67 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(1.061 ns) 7.295 ns LCD_Driver:inst\|lcd_data\[0\] 3 REG LC_X4_Y1_N7 1 " "Info: 3: + IC(1.813 ns) + CELL(1.061 ns) = 7.295 ns; Loc. = LC_X4_Y1_N7; Fanout = 1; REG Node = 'LCD_Driver:inst\|lcd_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { LCD_Driver:inst|WideOr15~67 LCD_Driver:inst|lcd_data[0] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 24.69 % ) " "Info: Total cell delay = 1.801 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.494 ns ( 75.31 % ) " "Info: Total interconnect delay = 5.494 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.295 ns" { LCD_Driver:inst|current_state.ROW1_3 LCD_Driver:inst|WideOr15~67 LCD_Driver:inst|lcd_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.295 ns" { LCD_Driver:inst|current_state.ROW1_3 {} LCD_Driver:inst|WideOr15~67 {} LCD_Driver:inst|lcd_data[0] {} } { 0.000ns 3.681ns 1.813ns } { 0.000ns 0.740ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.620 ns - Smallest " "Info: - Smallest clock skew is -10.620 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.413 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 12.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.200 ns) 3.227 ns autoreset:inst1\|clkout 2 COMB LC_X7_Y3_N2 16 " "Info: 2: + IC(1.895 ns) + CELL(0.200 ns) = 3.227 ns; Loc. = LC_X7_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(1.294 ns) 8.157 ns LCD_Driver:inst\|cnt\[15\] 3 REG LC_X5_Y3_N7 51 " "Info: 3: + IC(3.636 ns) + CELL(1.294 ns) = 8.157 ns; Loc. = LC_X5_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.918 ns) 12.413 ns LCD_Driver:inst\|lcd_data\[0\] 4 REG LC_X4_Y1_N7 1 " "Info: 4: + IC(3.338 ns) + CELL(0.918 ns) = 12.413 ns; Loc. = LC_X4_Y1_N7; Fanout = 1; REG Node = 'LCD_Driver:inst\|lcd_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[0] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.544 ns ( 28.55 % ) " "Info: Total cell delay = 3.544 ns ( 28.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.869 ns ( 71.45 % ) " "Info: Total interconnect delay = 8.869 ns ( 71.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.413 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.413 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[0] {} } { 0.000ns 0.000ns 1.895ns 3.636ns 3.338ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 23.033 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 23.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(1.294 ns) 6.894 ns autoreset:inst1\|clk_div 2 REG LC_X6_Y3_N1 10 " "Info: 2: + IC(4.468 ns) + CELL(1.294 ns) = 6.894 ns; Loc. = LC_X6_Y3_N1; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.334 ns) + CELL(1.294 ns) 11.522 ns autoreset:inst1\|rst_tmp 3 REG LC_X5_Y3_N9 2 " "Info: 3: + IC(3.334 ns) + CELL(1.294 ns) = 11.522 ns; Loc. = LC_X5_Y3_N9; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.628 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.511 ns) 13.847 ns autoreset:inst1\|clkout 4 COMB LC_X7_Y3_N2 16 " "Info: 4: + IC(1.814 ns) + CELL(0.511 ns) = 13.847 ns; Loc. = LC_X7_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(1.294 ns) 18.777 ns LCD_Driver:inst\|cnt\[15\] 5 REG LC_X5_Y3_N7 51 " "Info: 5: + IC(3.636 ns) + CELL(1.294 ns) = 18.777 ns; Loc. = LC_X5_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.918 ns) 23.033 ns LCD_Driver:inst\|current_state.ROW1_3 6 REG LC_X3_Y1_N0 2 " "Info: 6: + IC(3.338 ns) + CELL(0.918 ns) = 23.033 ns; Loc. = LC_X3_Y1_N0; Fanout = 2; REG Node = 'LCD_Driver:inst\|current_state.ROW1_3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW1_3 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.443 ns ( 27.97 % ) " "Info: Total cell delay = 6.443 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.590 ns ( 72.03 % ) " "Info: Total interconnect delay = 16.590 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "23.033 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW1_3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "23.033 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW1_3 {} } { 0.000ns 0.000ns 4.468ns 3.334ns 1.814ns 3.636ns 3.338ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.413 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.413 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[0] {} } { 0.000ns 0.000ns 1.895ns 3.636ns 3.338ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "23.033 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW1_3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "23.033 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW1_3 {} } { 0.000ns 0.000ns 4.468ns 3.334ns 1.814ns 3.636ns 3.338ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.295 ns" { LCD_Driver:inst|current_state.ROW1_3 LCD_Driver:inst|WideOr15~67 LCD_Driver:inst|lcd_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.295 ns" { LCD_Driver:inst|current_state.ROW1_3 {} LCD_Driver:inst|WideOr15~67 {} LCD_Driver:inst|lcd_data[0] {} } { 0.000ns 3.681ns 1.813ns } { 0.000ns 0.740ns 1.061ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.413 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.413 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[0] {} } { 0.000ns 0.000ns 1.895ns 3.636ns 3.338ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "23.033 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW1_3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "23.033 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW1_3 {} } { 0.000ns 0.000ns 4.468ns 3.334ns 1.814ns 3.636ns 3.338ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LCD_Driver:inst\|current_state.ROW2_3 LCD_Driver:inst\|current_state.ROW2_4 clk 9.239 ns " "Info: Found hold time violation between source  pin or register \"LCD_Driver:inst\|current_state.ROW2_3\" and destination pin or register \"LCD_Driver:inst\|current_state.ROW2_4\" for clock \"clk\" (Hold time is 9.239 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.620 ns + Largest " "Info: + Largest clock skew is 10.620 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 23.033 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 23.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(1.294 ns) 6.894 ns autoreset:inst1\|clk_div 2 REG LC_X6_Y3_N1 10 " "Info: 2: + IC(4.468 ns) + CELL(1.294 ns) = 6.894 ns; Loc. = LC_X6_Y3_N1; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.334 ns) + CELL(1.294 ns) 11.522 ns autoreset:inst1\|rst_tmp 3 REG LC_X5_Y3_N9 2 " "Info: 3: + IC(3.334 ns) + CELL(1.294 ns) = 11.522 ns; Loc. = LC_X5_Y3_N9; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.628 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.511 ns) 13.847 ns autoreset:inst1\|clkout 4 COMB LC_X7_Y3_N2 16 " "Info: 4: + IC(1.814 ns) + CELL(0.511 ns) = 13.847 ns; Loc. = LC_X7_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(1.294 ns) 18.777 ns LCD_Driver:inst\|cnt\[15\] 5 REG LC_X5_Y3_N7 51 " "Info: 5: + IC(3.636 ns) + CELL(1.294 ns) = 18.777 ns; Loc. = LC_X5_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.918 ns) 23.033 ns LCD_Driver:inst\|current_state.ROW2_4 6 REG LC_X3_Y1_N1 2 " "Info: 6: + IC(3.338 ns) + CELL(0.918 ns) = 23.033 ns; Loc. = LC_X3_Y1_N1; Fanout = 2; REG Node = 'LCD_Driver:inst\|current_state.ROW2_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_4 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.443 ns ( 27.97 % ) " "Info: Total cell delay = 6.443 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.590 ns ( 72.03 % ) " "Info: Total interconnect delay = 16.590 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "23.033 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_4 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "23.033 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_4 {} } { 0.000ns 0.000ns 4.468ns 3.334ns 1.814ns 3.636ns 3.338ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.413 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 12.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.200 ns) 3.227 ns autoreset:inst1\|clkout 2 COMB LC_X7_Y3_N2 16 " "Info: 2: + IC(1.895 ns) + CELL(0.200 ns) = 3.227 ns; Loc. = LC_X7_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(1.294 ns) 8.157 ns LCD_Driver:inst\|cnt\[15\] 3 REG LC_X5_Y3_N7 51 " "Info: 3: + IC(3.636 ns) + CELL(1.294 ns) = 8.157 ns; Loc. = LC_X5_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.918 ns) 12.413 ns LCD_Driver:inst\|current_state.ROW2_3 4 REG LC_X3_Y1_N7 1 " "Info: 4: + IC(3.338 ns) + CELL(0.918 ns) = 12.413 ns; Loc. = LC_X3_Y1_N7; Fanout = 1; REG Node = 'LCD_Driver:inst\|current_state.ROW2_3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_3 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.544 ns ( 28.55 % ) " "Info: Total cell delay = 3.544 ns ( 28.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.869 ns ( 71.45 % ) " "Info: Total interconnect delay = 8.869 ns ( 71.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.413 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.413 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_3 {} } { 0.000ns 0.000ns 1.895ns 3.636ns 3.338ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "23.033 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_4 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "23.033 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_4 {} } { 0.000ns 0.000ns 4.468ns 3.334ns 1.814ns 3.636ns 3.338ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.413 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.413 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_3 {} } { 0.000ns 0.000ns 1.895ns 3.636ns 3.338ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.226 ns - Shortest register register " "Info: - Shortest register to register delay is 1.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:inst\|current_state.ROW2_3 1 REG LC_X3_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N7; Fanout = 1; REG Node = 'LCD_Driver:inst\|current_state.ROW2_3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:inst|current_state.ROW2_3 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.280 ns) 1.226 ns LCD_Driver:inst\|current_state.ROW2_4 2 REG LC_X3_Y1_N1 2 " "Info: 2: + IC(0.946 ns) + CELL(0.280 ns) = 1.226 ns; Loc. = LC_X3_Y1_N1; Fanout = 2; REG Node = 'LCD_Driver:inst\|current_state.ROW2_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { LCD_Driver:inst|current_state.ROW2_3 LCD_Driver:inst|current_state.ROW2_4 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.84 % ) " "Info: Total cell delay = 0.280 ns ( 22.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.946 ns ( 77.16 % ) " "Info: Total interconnect delay = 0.946 ns ( 77.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { LCD_Driver:inst|current_state.ROW2_3 LCD_Driver:inst|current_state.ROW2_4 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.226 ns" { LCD_Driver:inst|current_state.ROW2_3 {} LCD_Driver:inst|current_state.ROW2_4 {} } { 0.000ns 0.946ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "23.033 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_4 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "23.033 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_4 {} } { 0.000ns 0.000ns 4.468ns 3.334ns 1.814ns 3.636ns 3.338ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.413 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.413 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_3 {} } { 0.000ns 0.000ns 1.895ns 3.636ns 3.338ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { LCD_Driver:inst|current_state.ROW2_3 LCD_Driver:inst|current_state.ROW2_4 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.226 ns" { LCD_Driver:inst|current_state.ROW2_3 {} LCD_Driver:inst|current_state.ROW2_4 {} } { 0.000ns 0.946ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_data\[7\] LCD_Driver:inst\|lcd_data\[7\] 27.908 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_data\[7\]\" through register \"LCD_Driver:inst\|lcd_data\[7\]\" is 27.908 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 23.033 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 23.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(1.294 ns) 6.894 ns autoreset:inst1\|clk_div 2 REG LC_X6_Y3_N1 10 " "Info: 2: + IC(4.468 ns) + CELL(1.294 ns) = 6.894 ns; Loc. = LC_X6_Y3_N1; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.334 ns) + CELL(1.294 ns) 11.522 ns autoreset:inst1\|rst_tmp 3 REG LC_X5_Y3_N9 2 " "Info: 3: + IC(3.334 ns) + CELL(1.294 ns) = 11.522 ns; Loc. = LC_X5_Y3_N9; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.628 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.511 ns) 13.847 ns autoreset:inst1\|clkout 4 COMB LC_X7_Y3_N2 16 " "Info: 4: + IC(1.814 ns) + CELL(0.511 ns) = 13.847 ns; Loc. = LC_X7_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(1.294 ns) 18.777 ns LCD_Driver:inst\|cnt\[15\] 5 REG LC_X5_Y3_N7 51 " "Info: 5: + IC(3.636 ns) + CELL(1.294 ns) = 18.777 ns; Loc. = LC_X5_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.918 ns) 23.033 ns LCD_Driver:inst\|lcd_data\[7\] 6 REG LC_X3_Y4_N2 1 " "Info: 6: + IC(3.338 ns) + CELL(0.918 ns) = 23.033 ns; Loc. = LC_X3_Y4_N2; Fanout = 1; REG Node = 'LCD_Driver:inst\|lcd_data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[7] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.443 ns ( 27.97 % ) " "Info: Total cell delay = 6.443 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.590 ns ( 72.03 % ) " "Info: Total interconnect delay = 16.590 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "23.033 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "23.033 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[7] {} } { 0.000ns 0.000ns 4.468ns 3.334ns 1.814ns 3.636ns 3.338ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.499 ns + Longest register pin " "Info: + Longest register to pin delay is 4.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:inst\|lcd_data\[7\] 1 REG LC_X3_Y4_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N2; Fanout = 1; REG Node = 'LCD_Driver:inst\|lcd_data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:inst|lcd_data[7] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "C:/altera/work/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(2.322 ns) 4.499 ns lcd_data\[7\] 2 PIN PIN_30 0 " "Info: 2: + IC(2.177 ns) + CELL(2.322 ns) = 4.499 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'lcd_data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { LCD_Driver:inst|lcd_data[7] lcd_data[7] } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_3/LCD1602.bdf" { { 88 488 664 104 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.61 % ) " "Info: Total cell delay = 2.322 ns ( 51.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.177 ns ( 48.39 % ) " "Info: Total interconnect delay = 2.177 ns ( 48.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { LCD_Driver:inst|lcd_data[7] lcd_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.499 ns" { LCD_Driver:inst|lcd_data[7] {} lcd_data[7] {} } { 0.000ns 2.177ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "23.033 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "23.033 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[7] {} } { 0.000ns 0.000ns 4.468ns 3.334ns 1.814ns 3.636ns 3.338ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { LCD_Driver:inst|lcd_data[7] lcd_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.499 ns" { LCD_Driver:inst|lcd_data[7] {} lcd_data[7] {} } { 0.000ns 2.177ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 13:44:10 2011 " "Info: Processing ended: Wed Nov 16 13:44:10 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
