
==========================================================================
cts final check_setup
--------------------------------------------------------------------------
0

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.40

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.59 source latency simon1.seq[12][1]$_DFFE_PP_/CLK ^
  -0.60 target latency simon1.play1.freq[8]$_SDFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: simon1.tick_counter[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.tick_counter[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
    16    0.11    0.43    0.34    0.34 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.43    0.00    0.34 ^ clkbuf_4_2_0_clk/A (sg13g2_buf_2)
    15    0.05    0.13    0.26    0.60 ^ clkbuf_4_2_0_clk/X (sg13g2_buf_2)
                                         clknet_4_2_0_clk (net)
                  0.13    0.00    0.60 ^ simon1.tick_counter[0]$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.04    0.20    0.80 v simon1.tick_counter[0]$_SDFF_PP0_/Q_N (sg13g2_dfrbp_1)
                                         _0036_ (net)
                  0.04    0.00    0.80 v _1903_/A (sg13g2_inv_1)
     1    0.00    0.02    0.03    0.83 ^ _1903_/Y (sg13g2_inv_1)
                                         _1152_ (net)
                  0.02    0.00    0.83 ^ _1915_/A (sg13g2_nor2_1)
     1    0.00    0.02    0.03    0.86 v _1915_/Y (sg13g2_nor2_1)
                                         _0161_ (net)
                  0.02    0.00    0.86 v simon1.tick_counter[0]$_SDFF_PP0_/D (sg13g2_dfrbp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
    16    0.11    0.43    0.34    0.34 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.43    0.00    0.34 ^ clkbuf_4_2_0_clk/A (sg13g2_buf_2)
    15    0.05    0.13    0.26    0.60 ^ clkbuf_4_2_0_clk/X (sg13g2_buf_2)
                                         clknet_4_2_0_clk (net)
                  0.13    0.00    0.60 ^ simon1.tick_counter[0]$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
                          0.00    0.60   clock reconvergence pessimism
                         -0.01    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: uo_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uo_out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
    16    0.11    0.43    0.34    0.34 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.43    0.00    0.34 ^ clkbuf_4_14_0_clk/A (sg13g2_buf_2)
    11    0.05    0.12    0.26    0.60 ^ clkbuf_4_14_0_clk/X (sg13g2_buf_2)
                                         clknet_4_14_0_clk (net)
                  0.12    0.00    0.60 ^ uo_out[1]$_SDFFE_PN0P_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.26    0.86 ^ uo_out[1]$_SDFFE_PN0P_/Q (sg13g2_dfrbp_1)
                                         net15 (net)
                  0.04    0.00    0.86 ^ output15/A (sg13g2_buf_1)
     1    0.00    0.02    0.06    0.92 ^ output15/X (sg13g2_buf_1)
                                         uo_out[1] (net)
                  0.02    0.00    0.92 ^ uo_out[1] (out)
                                  0.92   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: uo_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uo_out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
    16    0.11    0.43    0.34    0.34 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.43    0.00    0.34 ^ clkbuf_4_14_0_clk/A (sg13g2_buf_2)
    11    0.05    0.12    0.26    0.60 ^ clkbuf_4_14_0_clk/X (sg13g2_buf_2)
                                         clknet_4_14_0_clk (net)
                  0.12    0.00    0.60 ^ uo_out[1]$_SDFFE_PN0P_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.26    0.86 ^ uo_out[1]$_SDFFE_PN0P_/Q (sg13g2_dfrbp_1)
                                         net15 (net)
                  0.04    0.00    0.86 ^ output15/A (sg13g2_buf_1)
     1    0.00    0.02    0.06    0.92 ^ output15/X (sg13g2_buf_1)
                                         uo_out[1] (net)
                  0.02    0.00    0.92 ^ uo_out[1] (out)
                                  0.92   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_4_11_0_clk/X                       8     18    -10 (VIOLATED)
clkbuf_0_clk/X                            8     16     -8 (VIOLATED)
clkbuf_4_1_0_clk/X                        8     16     -8 (VIOLATED)
clkbuf_4_8_0_clk/X                        8     16     -8 (VIOLATED)
clkbuf_4_0_0_clk/X                        8     15     -7 (VIOLATED)
clkbuf_4_2_0_clk/X                        8     15     -7 (VIOLATED)
clkbuf_4_10_0_clk/X                       8     14     -6 (VIOLATED)
clkbuf_4_15_0_clk/X                       8     14     -6 (VIOLATED)
clkbuf_4_12_0_clk/X                       8     12     -4 (VIOLATED)
clkbuf_4_5_0_clk/X                        8     12     -4 (VIOLATED)
clkbuf_4_9_0_clk/X                        8     12     -4 (VIOLATED)
clkbuf_4_14_0_clk/X                       8     11     -3 (VIOLATED)
clkbuf_4_13_0_clk/X                       8     10     -2 (VIOLATED)
clkbuf_4_3_0_clk/X                        8     10     -2 (VIOLATED)
clkbuf_4_6_0_clk/X                        8     10     -2 (VIOLATED)
clkbuf_4_4_0_clk/X                        8      9        (VIOLATED)
clkbuf_4_7_0_clk/X                        8      9        (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.0741348266601562

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8272

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
-10.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.2500

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.1937638223171234

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6459

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 17

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: simon1.play1.freq[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.play1.tick_counter[29]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.26    0.60 ^ clkbuf_4_14_0_clk/X (sg13g2_buf_2)
   0.00    0.60 ^ simon1.play1.freq[6]$_SDFFE_PN0P_/CLK (sg13g2_dfrbp_1)
   0.25    0.85 ^ simon1.play1.freq[6]$_SDFFE_PN0P_/Q (sg13g2_dfrbp_1)
   0.10    0.95 ^ fanout80/X (sg13g2_buf_1)
   0.13    1.09 ^ fanout79/X (sg13g2_buf_2)
   0.10    1.18 v _2111_/Y (sg13g2_a22oi_1)
   0.17    1.35 v _2112_/X (sg13g2_or2_1)
   0.10    1.45 ^ _2156_/Y (sg13g2_o21ai_1)
   0.12    1.57 v _2162_/Y (sg13g2_a221oi_1)
   0.12    1.69 v fanout37/X (sg13g2_buf_1)
   0.11    1.81 v fanout35/X (sg13g2_buf_2)
   0.17    1.98 ^ _2328_/Y (sg13g2_nor4_1)
   0.14    2.12 ^ _2329_/Y (sg13g2_xnor2_1)
   0.17    2.29 v _2339_/Y (sg13g2_nand4_1)
   0.12    2.40 ^ _2364_/Y (sg13g2_a21oi_1)
   0.17    2.57 v _2365_/Y (sg13g2_nand3_1)
   0.22    2.79 v _2380_/X (sg13g2_or4_1)
   0.08    2.87 ^ _2382_/Y (sg13g2_a21oi_1)
   0.17    3.04 v _2383_/X (sg13g2_mux2_1)
   0.00    3.04 v simon1.play1.tick_counter[29]$_SDFFE_PN0N_/D (sg13g2_dfrbp_1)
           3.04   data arrival time

  10.40   10.40   clock core_clock (rise edge)
   0.00   10.40   clock source latency
   0.00   10.40 ^ clk (in)
   0.34   10.74 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.26   11.00 ^ clkbuf_4_12_0_clk/X (sg13g2_buf_2)
   0.00   11.00 ^ simon1.play1.tick_counter[29]$_SDFFE_PN0N_/CLK (sg13g2_dfrbp_1)
   0.00   11.00   clock reconvergence pessimism
  -0.09   10.91   library setup time
          10.91   data required time
---------------------------------------------------------
          10.91   data required time
          -3.04   data arrival time
---------------------------------------------------------
           7.88   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: simon1.tick_counter[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.tick_counter[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.26    0.60 ^ clkbuf_4_2_0_clk/X (sg13g2_buf_2)
   0.00    0.60 ^ simon1.tick_counter[0]$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
   0.20    0.80 v simon1.tick_counter[0]$_SDFF_PP0_/Q_N (sg13g2_dfrbp_1)
   0.03    0.83 ^ _1903_/Y (sg13g2_inv_1)
   0.03    0.86 v _1915_/Y (sg13g2_nor2_1)
   0.00    0.86 v simon1.tick_counter[0]$_SDFF_PP0_/D (sg13g2_dfrbp_1)
           0.86   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.26    0.60 ^ clkbuf_4_2_0_clk/X (sg13g2_buf_2)
   0.00    0.60 ^ simon1.tick_counter[0]$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
   0.00    0.60   clock reconvergence pessimism
  -0.01    0.59   library hold time
           0.59   data required time
---------------------------------------------------------
           0.59   data required time
          -0.86   data arrival time
---------------------------------------------------------
           0.27   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5973

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6031

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.9158

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.4042

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
808.495305

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.48e-04   3.44e-06   8.79e-08   9.51e-04  77.7%
Combinational          2.34e-05   2.14e-05   1.63e-07   4.49e-05   3.7%
Clock                  9.44e-05   1.34e-04   1.22e-08   2.28e-04  18.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-03   1.58e-04   2.64e-07   1.22e-03 100.0%
                          87.0%      12.9%       0.0%
