// Seed: 2170707408
module module_4 (
    output tri id_0
    , id_11,
    input wor id_1,
    output wor module_0
    , id_12,
    output uwire id_3,
    input uwire id_4,
    input wand id_5
    , id_13,
    output supply0 id_6,
    input tri id_7,
    input tri id_8,
    output wand id_9
);
  assign id_6  = id_1;
  assign id_12 = id_7;
  wire id_14, id_15;
  id_16(
      .id_0(id_15), .id_1(), .id_2(id_5)
  );
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wor id_2,
    output wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    output supply0 id_10
);
  wire id_12;
  module_0(
      id_10, id_1, id_4, id_0, id_6, id_5, id_4, id_7, id_1, id_0
  );
  assign id_0 = 1;
endmodule
