Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 14:23:52 2025
| Host         : DESKTOP-HOAF42Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.848        0.000                      0                  389        0.143        0.000                      0                  389        4.500        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.231        0.000                      0                  263        0.143        0.000                      0                  263        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.848        0.000                      0                  126        1.114        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 u_btn_cd/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_cd/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.994ns (22.413%)  route 3.441ns (77.587%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.635     5.156    u_btn_cd/CLK
    SLICE_X59Y10         FDCE                                         r  u_btn_cd/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  u_btn_cd/cnt_reg[3]/Q
                         net (fo=2, routed)           0.960     6.536    u_btn_cd/cnt_reg_n_0_[3]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.299     6.835 f  u_btn_cd/cnt[20]_i_7__2/O
                         net (fo=2, routed)           0.806     7.641    u_btn_cd/cnt[20]_i_7__2_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.765 f  u_btn_cd/cnt[20]_i_2__2/O
                         net (fo=21, routed)          1.245     9.010    u_btn_cd/cnt[20]_i_2__2_n_0
    SLICE_X59Y11         LUT2 (Prop_lut2_I1_O)        0.152     9.162 r  u_btn_cd/cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.430     9.591    u_btn_cd/cnt[0]_i_1__2_n_0
    SLICE_X58Y11         FDCE                                         r  u_btn_cd/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.515    14.856    u_btn_cd/CLK
    SLICE_X58Y11         FDCE                                         r  u_btn_cd/cnt_reg[0]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X58Y11         FDCE (Setup_fdce_C_D)       -0.273    14.822    u_btn_cd/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.828ns (21.106%)  route 3.095ns (78.894%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.633     5.154    u_sw/u_div/CLK
    SLICE_X65Y14         FDRE                                         r  u_sw/u_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  u_sw/u_div/counter_reg[21]/Q
                         net (fo=2, routed)           1.259     6.870    u_sw/u_div/counter_reg[21]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.994 r  u_sw/u_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.452     7.446    u_sw/u_div/counter[0]_i_6_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           0.671     8.241    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.365 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.713     9.077    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  u_sw/u_div/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.514    14.855    u_sw/u_div/CLK
    SLICE_X65Y13         FDRE                                         r  u_sw/u_div/counter_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    u_sw/u_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.828ns (21.106%)  route 3.095ns (78.894%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.633     5.154    u_sw/u_div/CLK
    SLICE_X65Y14         FDRE                                         r  u_sw/u_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  u_sw/u_div/counter_reg[21]/Q
                         net (fo=2, routed)           1.259     6.870    u_sw/u_div/counter_reg[21]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.994 r  u_sw/u_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.452     7.446    u_sw/u_div/counter[0]_i_6_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           0.671     8.241    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.365 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.713     9.077    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  u_sw/u_div/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.514    14.855    u_sw/u_div/CLK
    SLICE_X65Y13         FDRE                                         r  u_sw/u_div/counter_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    u_sw/u_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.828ns (21.106%)  route 3.095ns (78.894%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.633     5.154    u_sw/u_div/CLK
    SLICE_X65Y14         FDRE                                         r  u_sw/u_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  u_sw/u_div/counter_reg[21]/Q
                         net (fo=2, routed)           1.259     6.870    u_sw/u_div/counter_reg[21]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.994 r  u_sw/u_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.452     7.446    u_sw/u_div/counter[0]_i_6_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           0.671     8.241    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.365 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.713     9.077    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  u_sw/u_div/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.514    14.855    u_sw/u_div/CLK
    SLICE_X65Y13         FDRE                                         r  u_sw/u_div/counter_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    u_sw/u_div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.828ns (21.106%)  route 3.095ns (78.894%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.633     5.154    u_sw/u_div/CLK
    SLICE_X65Y14         FDRE                                         r  u_sw/u_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  u_sw/u_div/counter_reg[21]/Q
                         net (fo=2, routed)           1.259     6.870    u_sw/u_div/counter_reg[21]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.994 r  u_sw/u_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.452     7.446    u_sw/u_div/counter[0]_i_6_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           0.671     8.241    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.365 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.713     9.077    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X65Y13         FDRE                                         r  u_sw/u_div/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.514    14.855    u_sw/u_div/CLK
    SLICE_X65Y13         FDRE                                         r  u_sw/u_div/counter_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    u_sw/u_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.214%)  route 3.075ns (78.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.633     5.154    u_sw/u_div/CLK
    SLICE_X65Y14         FDRE                                         r  u_sw/u_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  u_sw/u_div/counter_reg[21]/Q
                         net (fo=2, routed)           1.259     6.870    u_sw/u_div/counter_reg[21]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.994 r  u_sw/u_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.452     7.446    u_sw/u_div/counter[0]_i_6_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           0.671     8.241    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.365 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.693     9.057    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  u_sw/u_div/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.517    14.858    u_sw/u_div/CLK
    SLICE_X65Y9          FDRE                                         r  u_sw/u_div/counter_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y9          FDRE (Setup_fdre_C_R)       -0.429    14.668    u_sw/u_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.214%)  route 3.075ns (78.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.633     5.154    u_sw/u_div/CLK
    SLICE_X65Y14         FDRE                                         r  u_sw/u_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  u_sw/u_div/counter_reg[21]/Q
                         net (fo=2, routed)           1.259     6.870    u_sw/u_div/counter_reg[21]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.994 r  u_sw/u_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.452     7.446    u_sw/u_div/counter[0]_i_6_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           0.671     8.241    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.365 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.693     9.057    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  u_sw/u_div/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.517    14.858    u_sw/u_div/CLK
    SLICE_X65Y9          FDRE                                         r  u_sw/u_div/counter_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y9          FDRE (Setup_fdre_C_R)       -0.429    14.668    u_sw/u_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.214%)  route 3.075ns (78.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.633     5.154    u_sw/u_div/CLK
    SLICE_X65Y14         FDRE                                         r  u_sw/u_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  u_sw/u_div/counter_reg[21]/Q
                         net (fo=2, routed)           1.259     6.870    u_sw/u_div/counter_reg[21]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.994 r  u_sw/u_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.452     7.446    u_sw/u_div/counter[0]_i_6_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           0.671     8.241    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.365 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.693     9.057    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  u_sw/u_div/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.517    14.858    u_sw/u_div/CLK
    SLICE_X65Y9          FDRE                                         r  u_sw/u_div/counter_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y9          FDRE (Setup_fdre_C_R)       -0.429    14.668    u_sw/u_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.214%)  route 3.075ns (78.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.633     5.154    u_sw/u_div/CLK
    SLICE_X65Y14         FDRE                                         r  u_sw/u_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  u_sw/u_div/counter_reg[21]/Q
                         net (fo=2, routed)           1.259     6.870    u_sw/u_div/counter_reg[21]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.994 r  u_sw/u_div/counter[0]_i_6/O
                         net (fo=1, routed)           0.452     7.446    u_sw/u_div/counter[0]_i_6_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           0.671     8.241    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.365 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.693     9.057    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  u_sw/u_div/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.517    14.858    u_sw/u_div/CLK
    SLICE_X65Y9          FDRE                                         r  u_sw/u_div/counter_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y9          FDRE (Setup_fdre_C_R)       -0.429    14.668    u_sw/u_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 u_btn_stop/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_stop/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.890ns (20.454%)  route 3.461ns (79.546%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.567     5.088    u_btn_stop/CLK
    SLICE_X52Y12         FDCE                                         r  u_btn_stop/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_btn_stop/cnt_reg[18]/Q
                         net (fo=2, routed)           0.885     6.492    u_btn_stop/cnt_reg_n_0_[18]
    SLICE_X51Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.616 r  u_btn_stop/cnt[20]_i_5__0/O
                         net (fo=2, routed)           1.146     7.762    u_btn_stop/cnt[20]_i_5__0_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.886 r  u_btn_stop/cnt[20]_i_2__0/O
                         net (fo=21, routed)          1.430     9.316    u_btn_stop/cnt[20]_i_2__0_n_0
    SLICE_X52Y12         LUT4 (Prop_lut4_I2_O)        0.124     9.440 r  u_btn_stop/cnt[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.440    u_btn_stop/cnt[18]_i_1__0_n_0
    SLICE_X52Y12         FDCE                                         r  u_btn_stop/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.448    14.789    u_btn_stop/CLK
    SLICE_X52Y12         FDCE                                         r  u_btn_stop/cnt_reg[18]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X52Y12         FDCE (Setup_fdce_C_D)        0.079    15.132    u_btn_stop/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_btn_start/db_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_ctrl/dir_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.590     1.473    u_btn_start/CLK
    SLICE_X58Y15         FDCE                                         r  u_btn_start/db_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_btn_start/db_d_reg/Q
                         net (fo=2, routed)           0.062     1.676    u_sw/u_ctrl/db_d
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.721 r  u_sw/u_ctrl/dir_i_1/O
                         net (fo=1, routed)           0.000     1.721    u_sw/u_ctrl/dir_i_1_n_0
    SLICE_X59Y15         FDPE                                         r  u_sw/u_ctrl/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.858     1.985    u_sw/u_ctrl/CLK
    SLICE_X59Y15         FDPE                                         r  u_sw/u_ctrl/dir_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X59Y15         FDPE (Hold_fdpe_C_D)         0.092     1.578    u_sw/u_ctrl/dir_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_btn_start/db_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_ctrl/running_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.590     1.473    u_btn_start/CLK
    SLICE_X58Y15         FDCE                                         r  u_btn_start/db_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  u_btn_start/db_d_reg/Q
                         net (fo=2, routed)           0.065     1.679    u_btn_start/db_d
    SLICE_X59Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.724 r  u_btn_start/running_i_1/O
                         net (fo=1, routed)           0.000     1.724    u_sw/u_ctrl/running_reg_2
    SLICE_X59Y15         FDCE                                         r  u_sw/u_ctrl/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.858     1.985    u_sw/u_ctrl/CLK
    SLICE_X59Y15         FDCE                                         r  u_sw/u_ctrl/running_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X59Y15         FDCE (Hold_fdce_C_D)         0.092     1.578    u_sw/u_ctrl/running_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_btn_clear/sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.590     1.473    u_btn_clear/CLK
    SLICE_X61Y15         FDCE                                         r  u_btn_clear/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_btn_clear/sync_reg[0]/Q
                         net (fo=1, routed)           0.117     1.731    u_btn_clear/sync_reg_n_0_[0]
    SLICE_X63Y15         FDCE                                         r  u_btn_clear/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     1.987    u_btn_clear/CLK
    SLICE_X63Y15         FDCE                                         r  u_btn_clear/sync_reg[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.071     1.580    u_btn_clear/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_sw/u_tenths/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_tenths/roll_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.470    u_sw/u_tenths/CLK
    SLICE_X61Y18         FDRE                                         r  u_sw/u_tenths/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u_sw/u_tenths/count_reg[3]/Q
                         net (fo=11, routed)          0.121     1.732    u_sw/u_tenths/d_ten[3]
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  u_sw/u_tenths/roll_i_1__1/O
                         net (fo=1, routed)           0.000     1.777    u_sw/u_tenths/roll_i_1__1_n_0
    SLICE_X60Y18         FDRE                                         r  u_sw/u_tenths/roll_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.855     1.982    u_sw/u_tenths/CLK
    SLICE_X60Y18         FDRE                                         r  u_sw/u_tenths/roll_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.120     1.603    u_sw/u_tenths/roll_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_sw/u_st/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_st/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.883%)  route 0.143ns (43.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.586     1.469    u_sw/u_st/CLK
    SLICE_X62Y20         FDRE                                         r  u_sw/u_st/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_sw/u_st/count_reg[0]/Q
                         net (fo=12, routed)          0.143     1.753    u_sw/u_st/d_st[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.048     1.801 r  u_sw/u_st/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.801    u_sw/u_st/count[2]_i_1__1_n_0
    SLICE_X63Y20         FDRE                                         r  u_sw/u_st/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.855     1.982    u_sw/u_st/CLK
    SLICE_X63Y20         FDRE                                         r  u_sw/u_st/count_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.107     1.589    u_sw/u_st/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_sw/u_st/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_st/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.490%)  route 0.143ns (43.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.586     1.469    u_sw/u_st/CLK
    SLICE_X62Y20         FDRE                                         r  u_sw/u_st/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_sw/u_st/count_reg[0]/Q
                         net (fo=12, routed)          0.143     1.753    u_sw/u_st/d_st[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.798 r  u_sw/u_st/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.798    u_sw/u_st/count[1]_i_1__1_n_0
    SLICE_X63Y20         FDRE                                         r  u_sw/u_st/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.855     1.982    u_sw/u_st/CLK
    SLICE_X63Y20         FDRE                                         r  u_sw/u_st/count_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    u_sw/u_st/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_por/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_por/rst_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.555%)  route 0.125ns (37.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X64Y9          FDRE                                         r  u_por/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  u_por/cnt_reg[18]/Q
                         net (fo=3, routed)           0.125     1.766    u_por/cnt_reg[18]
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  u_por/rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.811    u_por/rst_n_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.865     1.992    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X65Y8          FDRE (Hold_fdre_C_D)         0.091     1.584    u_por/rst_n_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_btn_clear/sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.474    u_btn_clear/CLK
    SLICE_X63Y15         FDCE                                         r  u_btn_clear/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  u_btn_clear/sync_reg[1]/Q
                         net (fo=1, routed)           0.120     1.722    u_btn_clear/sync_reg_n_0_[1]
    SLICE_X63Y15         FDCE                                         r  u_btn_clear/sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     1.987    u_btn_clear/CLK
    SLICE_X63Y15         FDCE                                         r  u_btn_clear/sync_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.017     1.491    u_btn_clear/sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_btn_cd/db_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_cd/db_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.590     1.473    u_btn_cd/CLK
    SLICE_X59Y15         FDCE                                         r  u_btn_cd/db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_btn_cd/db_reg/Q
                         net (fo=4, routed)           0.196     1.810    u_btn_cd/db_reg_n_0
    SLICE_X58Y15         FDCE                                         r  u_btn_cd/db_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.858     1.985    u_btn_cd/CLK
    SLICE_X58Y15         FDCE                                         r  u_btn_cd/db_d_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X58Y15         FDCE (Hold_fdce_C_D)         0.070     1.556    u_btn_cd/db_d_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_por/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_por/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.595     1.478    u_por/CLK
    SLICE_X64Y5          FDRE                                         r  u_por/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  u_por/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.757    u_por/cnt_reg_n_0_[2]
    SLICE_X64Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  u_por/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.867    u_por/cnt_reg[0]_i_2_n_5
    SLICE_X64Y5          FDRE                                         r  u_por/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.866     1.993    u_por/CLK
    SLICE_X64Y5          FDRE                                         r  u_por/cnt_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y5          FDRE (Hold_fdre_C_D)         0.134     1.612    u_por/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   u_btn_cd/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   u_btn_cd/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   u_btn_cd/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   u_btn_cd/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   u_btn_cd/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   u_btn_cd/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   u_btn_cd/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   u_btn_cd/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   u_btn_cd/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   u_btn_cd/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   u_btn_cd/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   u_btn_cd/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   u_btn_cd/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   u_btn_cd/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   u_btn_cd/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   u_btn_cd/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   u_btn_cd/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   u_btn_cd/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.608ns (13.643%)  route 3.849ns (86.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.527     9.615    u_mux/div_reg[16]_0
    SLICE_X62Y16         FDCE                                         f  u_mux/div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.512    14.853    u_mux/CLK
    SLICE_X62Y16         FDCE                                         r  u_mux/div_reg[10]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Recov_fdce_C_CLR)     -0.629    14.463    u_mux/div_reg[10]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.608ns (13.643%)  route 3.849ns (86.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.527     9.615    u_mux/div_reg[16]_0
    SLICE_X62Y16         FDCE                                         f  u_mux/div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.512    14.853    u_mux/CLK
    SLICE_X62Y16         FDCE                                         r  u_mux/div_reg[11]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Recov_fdce_C_CLR)     -0.629    14.463    u_mux/div_reg[11]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.608ns (13.643%)  route 3.849ns (86.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.527     9.615    u_mux/div_reg[16]_0
    SLICE_X62Y16         FDCE                                         f  u_mux/div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.512    14.853    u_mux/CLK
    SLICE_X62Y16         FDCE                                         r  u_mux/div_reg[8]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Recov_fdce_C_CLR)     -0.629    14.463    u_mux/div_reg[8]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.608ns (13.643%)  route 3.849ns (86.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.527     9.615    u_mux/div_reg[16]_0
    SLICE_X62Y16         FDCE                                         f  u_mux/div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.512    14.853    u_mux/CLK
    SLICE_X62Y16         FDCE                                         r  u_mux/div_reg[9]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Recov_fdce_C_CLR)     -0.629    14.463    u_mux/div_reg[9]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.608ns (13.670%)  route 3.840ns (86.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.518     9.606    u_mux/div_reg[16]_0
    SLICE_X62Y18         FDCE                                         f  u_mux/div_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.509    14.850    u_mux/CLK
    SLICE_X62Y18         FDCE                                         r  u_mux/div_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDCE (Recov_fdce_C_CLR)     -0.629    14.460    u_mux/div_reg[16]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.608ns (14.110%)  route 3.701ns (85.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.379     9.467    u_mux/div_reg[16]_0
    SLICE_X62Y17         FDCE                                         f  u_mux/div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.511    14.852    u_mux/CLK
    SLICE_X62Y17         FDCE                                         r  u_mux/div_reg[12]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Recov_fdce_C_CLR)     -0.629    14.462    u_mux/div_reg[12]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.608ns (14.110%)  route 3.701ns (85.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.379     9.467    u_mux/div_reg[16]_0
    SLICE_X62Y17         FDCE                                         f  u_mux/div_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.511    14.852    u_mux/CLK
    SLICE_X62Y17         FDCE                                         r  u_mux/div_reg[13]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Recov_fdce_C_CLR)     -0.629    14.462    u_mux/div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.608ns (14.110%)  route 3.701ns (85.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.379     9.467    u_mux/div_reg[16]_0
    SLICE_X62Y17         FDCE                                         f  u_mux/div_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.511    14.852    u_mux/CLK
    SLICE_X62Y17         FDCE                                         r  u_mux/div_reg[14]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Recov_fdce_C_CLR)     -0.629    14.462    u_mux/div_reg[14]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.608ns (14.110%)  route 3.701ns (85.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.379     9.467    u_mux/div_reg[16]_0
    SLICE_X62Y17         FDCE                                         f  u_mux/div_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.511    14.852    u_mux/CLK
    SLICE_X62Y17         FDCE                                         r  u_mux/div_reg[15]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Recov_fdce_C_CLR)     -0.629    14.462    u_mux/div_reg[15]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.608ns (14.124%)  route 3.697ns (85.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.637     5.158    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           1.322     6.936    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.152     7.088 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         2.375     9.463    u_mux/div_reg[16]_0
    SLICE_X63Y17         FDCE                                         f  u_mux/idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.511    14.852    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDCE (Recov_fdce_C_CLR)     -0.629    14.462    u_mux/idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.185ns (19.254%)  route 0.776ns (80.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.193     2.438    u_mux/div_reg[16]_0
    SLICE_X62Y14         FDCE                                         f  u_mux/div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     1.988    u_mux/CLK
    SLICE_X62Y14         FDCE                                         r  u_mux/div_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X62Y14         FDCE (Remov_fdce_C_CLR)     -0.165     1.324    u_mux/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.185ns (19.254%)  route 0.776ns (80.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.193     2.438    u_mux/div_reg[16]_0
    SLICE_X62Y14         FDCE                                         f  u_mux/div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     1.988    u_mux/CLK
    SLICE_X62Y14         FDCE                                         r  u_mux/div_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X62Y14         FDCE (Remov_fdce_C_CLR)     -0.165     1.324    u_mux/div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.185ns (19.254%)  route 0.776ns (80.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.193     2.438    u_mux/div_reg[16]_0
    SLICE_X62Y14         FDCE                                         f  u_mux/div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     1.988    u_mux/CLK
    SLICE_X62Y14         FDCE                                         r  u_mux/div_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X62Y14         FDCE (Remov_fdce_C_CLR)     -0.165     1.324    u_mux/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mux/div_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.185ns (19.254%)  route 0.776ns (80.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.193     2.438    u_mux/div_reg[16]_0
    SLICE_X62Y14         FDCE                                         f  u_mux/div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     1.988    u_mux/CLK
    SLICE_X62Y14         FDCE                                         r  u_mux/div_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X62Y14         FDCE (Remov_fdce_C_CLR)     -0.165     1.324    u_mux/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.185ns (17.748%)  route 0.857ns (82.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.275     2.519    u_btn_clear/sync_reg[2]_0
    SLICE_X60Y13         FDCE                                         f  u_btn_clear/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    u_btn_clear/CLK
    SLICE_X60Y13         FDCE                                         r  u_btn_clear/cnt_reg[10]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X60Y13         FDCE (Remov_fdce_C_CLR)     -0.140     1.368    u_btn_clear/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.185ns (17.748%)  route 0.857ns (82.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.275     2.519    u_btn_clear/sync_reg[2]_0
    SLICE_X60Y13         FDCE                                         f  u_btn_clear/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    u_btn_clear/CLK
    SLICE_X60Y13         FDCE                                         r  u_btn_clear/cnt_reg[11]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X60Y13         FDCE (Remov_fdce_C_CLR)     -0.140     1.368    u_btn_clear/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.185ns (17.748%)  route 0.857ns (82.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.275     2.519    u_btn_clear/sync_reg[2]_0
    SLICE_X60Y13         FDCE                                         f  u_btn_clear/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    u_btn_clear/CLK
    SLICE_X60Y13         FDCE                                         r  u_btn_clear/cnt_reg[12]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X60Y13         FDCE (Remov_fdce_C_CLR)     -0.140     1.368    u_btn_clear/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.185ns (17.748%)  route 0.857ns (82.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.275     2.519    u_btn_clear/sync_reg[2]_0
    SLICE_X60Y13         FDCE                                         f  u_btn_clear/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    u_btn_clear/CLK
    SLICE_X60Y13         FDCE                                         r  u_btn_clear/cnt_reg[9]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X60Y13         FDCE (Remov_fdce_C_CLR)     -0.140     1.368    u_btn_clear/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.185ns (17.680%)  route 0.861ns (82.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.279     2.524    u_btn_clear/sync_reg[2]_0
    SLICE_X60Y14         FDCE                                         f  u_btn_clear/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    u_btn_clear/CLK
    SLICE_X60Y14         FDCE                                         r  u_btn_clear/cnt_reg[13]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X60Y14         FDCE (Remov_fdce_C_CLR)     -0.140     1.368    u_btn_clear/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 u_por/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.185ns (17.680%)  route 0.861ns (82.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    u_por/CLK
    SLICE_X65Y8          FDRE                                         r  u_por/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_por/rst_n_reg/Q
                         net (fo=4, routed)           0.583     2.201    u_por/por_rstn
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.044     2.245 f  u_por/sync[2]_i_1/O
                         net (fo=126, routed)         0.279     2.524    u_btn_clear/sync_reg[2]_0
    SLICE_X60Y14         FDCE                                         f  u_btn_clear/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    u_btn_clear/CLK
    SLICE_X60Y14         FDCE                                         r  u_btn_clear/cnt_reg[14]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X60Y14         FDCE (Remov_fdce_C_CLR)     -0.140     1.368    u_btn_clear/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  1.155    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mux/idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.593ns (49.466%)  route 4.692ns (50.534%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  u_mux/idx_reg[0]/Q
                         net (fo=31, routed)          1.872     7.479    u_mux/idx[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.629 r  u_mux/SEG_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.803     8.432    u_sw/u_min/SEG[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.328     8.760 r  u_sw/u_min/SEG_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.323     9.083    u_sw/u_st/SEG[2]_1
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.207 r  u_sw/u_st/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.694    10.901    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.436 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.436    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 4.494ns (48.496%)  route 4.773ns (51.504%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.419     5.569 f  u_mux/idx_reg[1]/Q
                         net (fo=28, routed)          1.536     7.106    u_mux/idx[1]
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.296     7.402 r  u_mux/SEG_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.733     8.135    u_sw/u_tenths/SEG_OBUF[1]_inst_i_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.259 r  u_sw/u_tenths/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.641     8.900    u_sw/u_su/SEG[6]_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.024 r  u_sw/u_su/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.887    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.418 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.418    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.226ns  (logic 4.492ns (48.688%)  route 4.734ns (51.312%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.419     5.569 f  u_mux/idx_reg[1]/Q
                         net (fo=28, routed)          1.536     7.106    u_mux/idx[1]
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.296     7.402 r  u_mux/SEG_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.835     8.237    u_sw/u_tenths/SEG_OBUF[1]_inst_i_1
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.361 r  u_sw/u_tenths/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.502     8.863    u_sw/u_min/SEG[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.987 r  u_sw/u_min/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.861    10.848    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.377 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.377    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 4.729ns (53.437%)  route 4.120ns (46.563%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.419     5.569 f  u_mux/idx_reg[1]/Q
                         net (fo=28, routed)          0.715     6.284    u_mux/idx[1]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.324     6.608 r  u_mux/SEG_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.800     7.408    u_sw/u_su/SEG[6]
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.326     7.734 r  u_sw/u_su/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.937     8.672    u_sw/u_su/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.124     8.796 r  u_sw/u_su/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668    10.464    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.999 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.999    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 4.359ns (51.349%)  route 4.130ns (48.651%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.419     5.569 r  u_mux/idx_reg[1]/Q
                         net (fo=28, routed)          1.502     7.071    u_sw/u_min/idx[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.296     7.367 r  u_sw/u_min/SEG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.800     8.167    u_sw/u_tenths/SEG[4]
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.291 r  u_sw/u_tenths/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.828    10.119    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.639 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.639    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.476ns  (logic 4.445ns (52.439%)  route 4.031ns (47.561%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  u_mux/idx_reg[0]/Q
                         net (fo=31, routed)          1.872     7.479    u_mux/idx[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.629 r  u_mux/SEG_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.314     7.943    u_sw/u_min/SEG[0]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.328     8.271 r  u_sw/u_min/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.845    10.115    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.626 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.626    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 4.343ns (51.385%)  route 4.109ns (48.615%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.419     5.569 r  u_mux/idx_reg[1]/Q
                         net (fo=28, routed)          1.504     7.073    u_sw/u_min/idx[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.296     7.369 r  u_sw/u_min/SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.777     8.146    u_sw/u_min/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.270 r  u_sw/u_min/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.828    10.099    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.603 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.603    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.448ns (56.083%)  route 3.483ns (43.917%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.419     5.569 r  u_mux/idx_reg[1]/Q
                         net (fo=28, routed)          1.536     7.106    u_mux/idx[1]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.324     7.430 r  u_mux/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.947     9.376    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.081 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.081    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 4.090ns (52.114%)  route 3.758ns (47.886%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  u_mux/idx_reg[0]/Q
                         net (fo=31, routed)          1.872     7.479    u_mux/idx[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  u_mux/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.886     9.489    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.999 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.999    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 4.238ns (55.278%)  route 3.429ns (44.722%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.629     5.150    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.419     5.569 f  u_mux/idx_reg[1]/Q
                         net (fo=28, routed)          1.546     7.115    u_mux/idx[1]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.296     7.411 r  u_mux/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.883     9.294    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.817 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.817    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sw/u_su/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.437ns (69.831%)  route 0.621ns (30.169%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.470    u_sw/u_su/CLK
    SLICE_X63Y19         FDRE                                         r  u_sw/u_su/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u_sw/u_su/count_reg[1]/Q
                         net (fo=11, routed)          0.177     1.789    u_sw/u_su/d_su[1]
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  u_sw/u_su/SEG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.885    u_sw/u_min/SEG[5]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  u_sw/u_min/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.322    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.527 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.527    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.385ns (67.016%)  route 0.682ns (32.984%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.589     1.472    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  u_mux/idx_reg[0]/Q
                         net (fo=31, routed)          0.327     1.940    u_mux/idx[0]
    SLICE_X64Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.985 r  u_mux/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.355     2.340    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.538 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.538    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_su/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.452ns (70.007%)  route 0.622ns (29.993%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.470    u_sw/u_su/CLK
    SLICE_X63Y19         FDRE                                         r  u_sw/u_su/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u_sw/u_su/count_reg[1]/Q
                         net (fo=11, routed)          0.179     1.790    u_sw/u_su/d_su[1]
    SLICE_X61Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  u_sw/u_su/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.887    u_sw/u_tenths/SEG[4]_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.932 r  u_sw/u_tenths/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.323    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.544 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.544    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_st/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.467ns (69.113%)  route 0.656ns (30.887%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.586     1.469    u_sw/u_st/CLK
    SLICE_X63Y20         FDRE                                         r  u_sw/u_st/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_sw/u_st/count_reg[1]/Q
                         net (fo=11, routed)          0.213     1.823    u_sw/u_st/d_st[1]
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.868 f  u_sw/u_st/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.099     1.967    u_sw/u_st/SEG_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  u_sw/u_st/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.344     2.356    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.592 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.592    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_su/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.463ns (68.836%)  route 0.662ns (31.164%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.470    u_sw/u_su/CLK
    SLICE_X63Y19         FDRE                                         r  u_sw/u_su/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u_sw/u_su/count_reg[2]/Q
                         net (fo=11, routed)          0.170     1.781    u_sw/u_su/d_su[2]
    SLICE_X63Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  u_sw/u_su/SEG_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.094     1.920    u_sw/u_su/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.965 r  u_sw/u_su/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.364    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.596 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.596    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_min/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.439ns (66.892%)  route 0.712ns (33.108%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.585     1.468    u_sw/u_min/CLK
    SLICE_X60Y20         FDRE                                         r  u_sw/u_min/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u_sw/u_min/count_reg[2]/Q
                         net (fo=11, routed)          0.314     1.946    u_sw/u_min/d_min[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.991 r  u_sw/u_min/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.389    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.619 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.619    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_su/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.443ns (66.064%)  route 0.741ns (33.936%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.470    u_sw/u_su/CLK
    SLICE_X63Y19         FDRE                                         r  u_sw/u_su/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u_sw/u_su/count_reg[2]/Q
                         net (fo=11, routed)          0.117     1.728    u_sw/u_su/d_su[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  u_sw/u_su/SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.226     1.999    u_sw/u_min/SEG[0]_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     2.044 r  u_sw/u_min/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.442    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.654 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.654    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.386ns (63.020%)  route 0.813ns (36.980%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.589     1.472    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  u_mux/idx_reg[0]/Q
                         net (fo=31, routed)          0.279     1.892    u_mux/idx[0]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.937 r  u_mux/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.535     2.472    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.672 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.672    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_min/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.490ns (65.932%)  route 0.770ns (34.068%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.585     1.468    u_sw/u_min/CLK
    SLICE_X60Y20         FDRE                                         r  u_sw/u_min/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u_sw/u_min/count_reg[2]/Q
                         net (fo=11, routed)          0.180     1.813    u_sw/u_min/d_min[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.858 r  u_sw/u_min/SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.253     2.111    u_sw/u_su/SEG[3]
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.045     2.156 r  u_sw/u_su/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.492    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.729 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.729    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.437ns (57.573%)  route 1.059ns (42.427%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.589     1.472    u_mux/CLK
    SLICE_X63Y17         FDCE                                         r  u_mux/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.128     1.600 f  u_mux/idx_reg[1]/Q
                         net (fo=28, routed)          0.611     2.211    u_mux/idx[1]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.098     2.309 r  u_mux/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.757    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.969 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.969    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            u_btn_clear/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.451ns (31.759%)  route 3.118ns (68.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN2_IBUF_inst/O
                         net (fo=1, routed)           3.118     4.569    u_btn_clear/D[0]
    SLICE_X61Y15         FDCE                                         r  u_btn_clear/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.512     4.853    u_btn_clear/CLK
    SLICE_X61Y15         FDCE                                         r  u_btn_clear/sync_reg[0]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            u_btn_stop/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.369ns  (logic 1.451ns (33.215%)  route 2.918ns (66.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN1_IBUF_inst/O
                         net (fo=1, routed)           2.918     4.369    u_btn_stop/D[0]
    SLICE_X56Y12         FDCE                                         r  u_btn_stop/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.449     4.790    u_btn_stop/CLK
    SLICE_X56Y12         FDCE                                         r  u_btn_stop/sync_reg[0]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_btn_start/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 1.454ns (33.420%)  route 2.896ns (66.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.350    u_btn_start/D[0]
    SLICE_X53Y9          FDCE                                         r  u_btn_start/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.450     4.791    u_btn_start/CLK
    SLICE_X53Y9          FDCE                                         r  u_btn_start/sync_reg[0]/C

Slack:                    inf
  Source:                 BTN3
                            (input port)
  Destination:            u_btn_cd/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.452ns (37.606%)  route 2.410ns (62.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTN3 (IN)
                         net (fo=0)                   0.000     0.000    BTN3
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN3_IBUF_inst/O
                         net (fo=1, routed)           2.410     3.862    u_btn_cd/D[0]
    SLICE_X56Y14         FDCE                                         r  u_btn_cd/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.448     4.789    u_btn_cd/CLK
    SLICE_X56Y14         FDCE                                         r  u_btn_cd/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN3
                            (input port)
  Destination:            u_btn_cd/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.221ns (16.406%)  route 1.124ns (83.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTN3 (IN)
                         net (fo=0)                   0.000     0.000    BTN3
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTN3_IBUF_inst/O
                         net (fo=1, routed)           1.124     1.344    u_btn_cd/D[0]
    SLICE_X56Y14         FDCE                                         r  u_btn_cd/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.832     1.959    u_btn_cd/CLK
    SLICE_X56Y14         FDCE                                         r  u_btn_cd/sync_reg[0]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            u_btn_start/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.222ns (14.781%)  route 1.279ns (85.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN0_IBUF_inst/O
                         net (fo=1, routed)           1.279     1.501    u_btn_start/D[0]
    SLICE_X53Y9          FDCE                                         r  u_btn_start/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.836     1.963    u_btn_start/CLK
    SLICE_X53Y9          FDCE                                         r  u_btn_start/sync_reg[0]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            u_btn_stop/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.219ns (14.476%)  route 1.296ns (85.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN1_IBUF_inst/O
                         net (fo=1, routed)           1.296     1.515    u_btn_stop/D[0]
    SLICE_X56Y12         FDCE                                         r  u_btn_stop/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.833     1.960    u_btn_stop/CLK
    SLICE_X56Y12         FDCE                                         r  u_btn_stop/sync_reg[0]/C

Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            u_btn_clear/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.219ns (13.416%)  route 1.415ns (86.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN2_IBUF_inst/O
                         net (fo=1, routed)           1.415     1.634    u_btn_clear/D[0]
    SLICE_X61Y15         FDCE                                         r  u_btn_clear/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.858     1.985    u_btn_clear/CLK
    SLICE_X61Y15         FDCE                                         r  u_btn_clear/sync_reg[0]/C





