ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Dec 07, 2022 at 23:40:43 CST
ncverilog
	t.v
	Lab5_Team25_Greatest_Common_Divisor_t.v
	+access+r
Recompiling... reason: file './Lab5_Team25_Greatest_Common_Divisor_t.v' is newer than expected.
	expected: Wed Dec  7 23:35:32 2022
	actual:   Wed Dec  7 23:37:57 2022
file: t.v
	module worklib.Greatest_Common_Divisor:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Greatest_Common_Divisor:v <0x145d41c5>
			streams:   4, words:  3138
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              16      16
		Scalar wires:            4       -
		Vectored wires:          3       -
		Always blocks:           3       3
		Initial blocks:          5       5
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.q1_t:v
Loading snapshot worklib.q1_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 8020 NS + 0
./Lab5_Team25_Greatest_Common_Divisor_t.v:42         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Dec 07, 2022 at 23:40:47 CST  (total: 00:00:04)
