INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Sol/Digital-System-Design-II/instructionFetch/instructionFetch.sim/sim_1/synth/timing/xsim/InstructionFetchTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionFetch
INFO: [VRFC 10-311] analyzing module glbl
