library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;

entity Intervalo is
port( clk: std_logic;
		key_1: in std_logic;
		dataIn  : in std_logic_vector(9 downto 0);
		reg_0 : out std_logic_vector(9 downto 0);
		reg_1 : out std_logic_vector(9 downto 0));
end Intervalo;

architecture Behavioral of Intervalo is
signal count: integer;
	
begin
	process(clk)
	begin
		if (rising_edge(clk)) then	
			if(count = 0) then
				if(key_1 = '1') then
					reg_0 <= dataIn;
					count<=count + 1;
				end if;
			elsif(count = 1) then
				if(key_1 = '1') then
					reg_1 <= dataIn;
					count<= count - 1;
				end if;
			end if;
		end if;
	end process;
end Behavioral;
