// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Tue Oct  3 16:36:00 2023
// Host        : The-Sarcatrist-Laptop running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ final_assembly_ring_oscillator_16_w_0_0_stub.v
// Design      : final_assembly_ring_oscillator_16_w_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ring_oscillator_16_wrapper,Vivado 2021.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(IP1_0, OP1_0, OP1_1, OP1_10, OP1_11, OP1_12, OP1_13, 
  OP1_14, OP1_15, OP1_2, OP1_3, OP1_4, OP1_5, OP1_6, OP1_7, OP1_8, OP1_9)
/* synthesis syn_black_box black_box_pad_pin="IP1_0[0:0],OP1_0[0:0],OP1_1[0:0],OP1_10[0:0],OP1_11[0:0],OP1_12[0:0],OP1_13[0:0],OP1_14[0:0],OP1_15[0:0],OP1_2[0:0],OP1_3[0:0],OP1_4[0:0],OP1_5[0:0],OP1_6[0:0],OP1_7[0:0],OP1_8[0:0],OP1_9[0:0]" */;
  input [0:0]IP1_0;
  output [0:0]OP1_0;
  output [0:0]OP1_1;
  output [0:0]OP1_10;
  output [0:0]OP1_11;
  output [0:0]OP1_12;
  output [0:0]OP1_13;
  output [0:0]OP1_14;
  output [0:0]OP1_15;
  output [0:0]OP1_2;
  output [0:0]OP1_3;
  output [0:0]OP1_4;
  output [0:0]OP1_5;
  output [0:0]OP1_6;
  output [0:0]OP1_7;
  output [0:0]OP1_8;
  output [0:0]OP1_9;
endmodule
