{"vcs1":{"timestamp_begin":1729939260.284389644, "rt":1.42, "ut":0.31, "st":0.28}}
{"vcselab":{"timestamp_begin":1729939261.801109194, "rt":0.95, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1729939262.839821033, "rt":0.40, "ut":0.17, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729939259.492091747}
{"VCS_COMP_START_TIME": 1729939259.492091747}
{"VCS_COMP_END_TIME": 1729939264.526504669}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329936}}
{"stitch_vcselab": {"peak_mem": 215156}}
