Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\LeonB\Documents\VHDPlus\Projects\NN_Accelerator\Libraries\NIOSDuino\NIOSDuino_Core.qsys --synthesis=VHDL --output-directory=C:\Users\LeonB\Documents\VHDPlus\Projects\NN_Accelerator\Libraries\NIOSDuino\NIOSDuino_Core\synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading NIOSDuino/NIOSDuino_Core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 18.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding spi_flash [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_flash
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSDuino_Core.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOSDuino_Core.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSDuino_Core.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSDuino_Core.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOSDuino_Core.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: NIOSDuino_Core: Generating NIOSDuino_Core "NIOSDuino_Core" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'NIOSDuino_Core_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSDuino_Core_jtag_uart_0 --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0002_jtag_uart_0_gen//NIOSDuino_Core_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NIOSDuino_Core_jtag_uart_0'
Info: jtag_uart_0: "NIOSDuino_Core" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: "NIOSDuino_Core" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "NIOSDuino_Core" instantiated altera_onchip_flash "onchip_flash_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NIOSDuino_Core_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSDuino_Core_onchip_memory2_0 --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0004_onchip_memory2_0_gen//NIOSDuino_Core_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NIOSDuino_Core_onchip_memory2_0'
Info: onchip_memory2_0: "NIOSDuino_Core" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'NIOSDuino_Core_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSDuino_Core_pio_0 --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0005_pio_0_gen//NIOSDuino_Core_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'NIOSDuino_Core_pio_0'
Info: pio_0: "NIOSDuino_Core" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'NIOSDuino_Core_pio_1'
Info: pio_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSDuino_Core_pio_1 --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0006_pio_1_gen//NIOSDuino_Core_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'NIOSDuino_Core_pio_1'
Info: pio_1: "NIOSDuino_Core" instantiated altera_avalon_pio "pio_1"
Info: sdram_controller_0: Starting RTL generation for module 'NIOSDuino_Core_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSDuino_Core_sdram_controller_0 --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0007_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0007_sdram_controller_0_gen//NIOSDuino_Core_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'NIOSDuino_Core_sdram_controller_0'
Info: sdram_controller_0: "NIOSDuino_Core" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: spi_flash: Starting RTL generation for module 'NIOSDuino_Core_spi_flash'
Info: spi_flash:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=NIOSDuino_Core_spi_flash --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0008_spi_flash_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0008_spi_flash_gen//NIOSDuino_Core_spi_flash_component_configuration.pl  --do_build_sim=0  ]
Info: spi_flash: Done RTL generation for module 'NIOSDuino_Core_spi_flash'
Info: spi_flash: "NIOSDuino_Core" instantiated altera_avalon_spi "spi_flash"
Info: sysid_qsys_0: "NIOSDuino_Core" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'NIOSDuino_Core_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSDuino_Core_timer_0 --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0010_timer_0_gen//NIOSDuino_Core_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'NIOSDuino_Core_timer_0'
Info: timer_0: "NIOSDuino_Core" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'NIOSDuino_Core_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOSDuino_Core_uart_0 --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0011_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0011_uart_0_gen//NIOSDuino_Core_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'NIOSDuino_Core_uart_0'
Info: uart_0: "NIOSDuino_Core" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOSDuino_Core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOSDuino_Core" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOSDuino_Core" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOSDuino_Core_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSDuino_Core_nios2_qsys_0_cpu --dir=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8623_5842829578035744268.dir/0014_cpu_gen//NIOSDuino_Core_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.12.27 09:45:24 (*) Starting Nios II generation
Info: cpu: # 2020.12.27 09:45:24 (*)   Checking for plaintext license.
Info: cpu: # 2020.12.27 09:45:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.12.27 09:45:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.12.27 09:45:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.12.27 09:45:25 (*)   Plaintext license not found.
Info: cpu: # 2020.12.27 09:45:25 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.12.27 09:45:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.12.27 09:45:25 (*)   Creating all objects for CPU
Info: cpu: # 2020.12.27 09:45:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.12.27 09:45:26 (*)   Creating plain-text RTL
Info: cpu: # 2020.12.27 09:45:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOSDuino_Core_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/LeonB/Documents/VHDPlus/Projects/NN_Accelerator/Libraries/NIOSDuino/NIOSDuino_Core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/LeonB/Documents/VHDPlus/Projects/NN_Accelerator/Libraries/NIOSDuino/NIOSDuino_Core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/LeonB/Documents/VHDPlus/Projects/NN_Accelerator/Libraries/NIOSDuino/NIOSDuino_Core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/LeonB/Documents/VHDPlus/Projects/NN_Accelerator/Libraries/NIOSDuino/NIOSDuino_Core/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/LeonB/Documents/VHDPlus/Projects/NN_Accelerator/Libraries/NIOSDuino/NIOSDuino_Core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: NIOSDuino_Core: Done "NIOSDuino_Core" with 40 modules, 68 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
