{"vcs1":{"timestamp_begin":1731555105.510074787, "rt":1.23, "ut":0.23, "st":0.21}}
{"vcselab":{"timestamp_begin":1731555106.821536168, "rt":0.94, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1731555107.834881889, "rt":0.32, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731555104.888323653}
{"VCS_COMP_START_TIME": 1731555104.888323653}
{"VCS_COMP_END_TIME": 1731555109.454693118}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333120}}
{"stitch_vcselab": {"peak_mem": 231568}}
