{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750753726020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750753726026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 02:28:45 2025 " "Processing started: Tue Jun 24 02:28:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750753726026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753726026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753726026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750753727037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750753727037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_top " "Found entity 1: computer_top" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737461 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(36) " "Verilog HDL warning at decoder.sv(36): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750753737466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(53) " "Verilog HDL warning at decoder.sv(53): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750753737467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737501 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750753737505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_map " "Found entity 1: mem_map" {  } { { "mem_map.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mem_map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_top_tb " "Found entity 1: computer_top_tb" {  } { { "computer_top_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_nb " "Found entity 1: full_subtractor_nb" {  } { { "full_subtractor_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nb " "Found entity 1: full_adder_nb" {  } { { "full_adder_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_1b " "Found entity 1: full_subtractor_1b" {  } { { "full_subtractor_1b.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1b " "Found entity 1: full_adder_1b" {  } { { "full_adder_1b.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nb " "Found entity 1: multiplier_nb" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_tb " "Found entity 1: arm_tb" {  } { { "arm_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_flopenr " "Found entity 1: tb_flopenr" {  } { { "tb_flopenr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_condcheck " "Found entity 1: tb_condcheck" {  } { { "tb_condcheck.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_condlogic " "Found entity 1: tb_condlogic" {  } { { "tb_condlogic.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regfile " "Found entity 1: tb_regfile" {  } { { "tb_regfile.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath " "Found entity 1: tb_datapath" {  } { { "tb_datapath.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_datapath.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file adderalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderalu " "Found entity 1: adderalu" {  } { { "adderalu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adderalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mulalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mulalu " "Found entity 1: mulalu" {  } { { "mulalu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mulalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_type.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_type " "Found entity 1: Decoder_type" {  } { { "Decoder_type.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_7seg " "Found entity 1: Decoder_7seg" {  } { { "Decoder_7seg.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_computer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_computer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_computer_top " "Found entity 1: tb_computer_top" {  } { { "tb_computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_computer_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737782 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 debouncer.sv(28) " "Verilog HDL Expression warning at debouncer.sv(28): truncated literal to match 16 bits" {  } { { "debouncer.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1750753737788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753737799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753737799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_top " "Elaborating entity \"computer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750753738035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:u_debouncer " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:u_debouncer\"" {  } { { "computer_top.sv" "u_debouncer" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.sv(32) " "Verilog HDL assignment warning at debouncer.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750753738043 "|computer_top|debouncer:u_debouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:u_arm " "Elaborating entity \"arm\" for hierarchy \"arm:u_arm\"" {  } { { "computer_top.sv" "u_arm" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:u_arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:u_arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:u_arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:u_arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:u_arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:u_arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:u_arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:u_arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:u_arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:u_arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:u_arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:u_arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:u_arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:u_arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:u_arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:u_arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:u_arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:u_arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:u_arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:u_arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:u_arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:u_arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:u_arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:u_arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:u_arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:u_arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderalu arm:u_arm\|datapath:dp\|alu:alu\|adderalu:adder_inst " "Elaborating entity \"adderalu\" for hierarchy \"arm:u_arm\|datapath:dp\|alu:alu\|adderalu:adder_inst\"" {  } { { "alu.sv" "adder_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift arm:u_arm\|datapath:dp\|alu:alu\|shift:b_shifter " "Elaborating entity \"shift\" for hierarchy \"arm:u_arm\|datapath:dp\|alu:alu\|shift:b_shifter\"" {  } { { "alu.sv" "b_shifter" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mulalu arm:u_arm\|datapath:dp\|alu:alu\|mulalu:mul_inst " "Elaborating entity \"mulalu\" for hierarchy \"arm:u_arm\|datapath:dp\|alu:alu\|mulalu:mul_inst\"" {  } { { "alu.sv" "mul_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:u_imem " "Elaborating entity \"imem\" for hierarchy \"imem:u_imem\"" {  } { { "computer_top.sv" "u_imem" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738126 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 255 imem.sv(10) " "Verilog HDL warning at imem.sv(10): number of words (15) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750753738127 "|computer_top|imem:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.data_a 0 imem.sv(7) " "Net \"INST_RAM.data_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750753738128 "|computer_top|imem:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.waddr_a 0 imem.sv(7) " "Net \"INST_RAM.waddr_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750753738128 "|computer_top|imem:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.we_a 0 imem.sv(7) " "Net \"INST_RAM.we_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750753738128 "|computer_top|imem:u_imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_type Decoder_type:u_decoder " "Elaborating entity \"Decoder_type\" for hierarchy \"Decoder_type:u_decoder\"" {  } { { "computer_top.sv" "u_decoder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738135 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder_type.sv(22) " "Verilog HDL Case Statement warning at Decoder_type.sv(22): case item expression covers a value already covered by a previous case item" {  } { { "Decoder_type.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1750753738136 "|computer_top|Decoder_type:u_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 Decoder_type:u_decoder\|seg7:u_hex0 " "Elaborating entity \"seg7\" for hierarchy \"Decoder_type:u_decoder\|seg7:u_hex0\"" {  } { { "Decoder_type.sv" "u_hex0" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753738151 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/computer_top.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/computer_top.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750753738749 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arm:u_arm\|datapath:dp\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arm:u_arm\|datapath:dp\|alu:alu\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750753739158 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750753739158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm:u_arm\|datapath:dp\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arm:u_arm\|datapath:dp\|alu:alu\|lpm_divide:Div0\"" {  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753739247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm:u_arm\|datapath:dp\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"arm:u_arm\|datapath:dp\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750753739247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750753739247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750753739247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750753739247 ""}  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750753739247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753739318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753739318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753739352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753739352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750753739449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753739449 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750753739845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750753741152 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750753743839 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg " "Generated suppressed messages file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753743949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750753744269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750753744269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1804 " "Implemented 1804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750753744462 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750753744462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1765 " "Implemented 1765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750753744462 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750753744462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750753744462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750753744487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 02:29:04 2025 " "Processing ended: Tue Jun 24 02:29:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750753744487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750753744487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750753744487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750753744487 ""}
