
*** Running vivado
    with args -log double_dds_wrapper_xlslice_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_dds_wrapper_xlslice_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source double_dds_wrapper_xlslice_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1110.270 ; gain = 179.086 ; free physical = 2992 ; free virtual = 13023
INFO: [Synth 8-638] synthesizing module 'double_dds_wrapper_xlslice_0_0' [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ip/double_dds_wrapper_xlslice_0_0/synth/double_dds_wrapper_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'double_dds_wrapper_xlslice_0_0' (2#1) [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ip/double_dds_wrapper_xlslice_0_0/synth/double_dds_wrapper_xlslice_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.738 ; gain = 220.555 ; free physical = 2901 ; free virtual = 12933
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.738 ; gain = 220.555 ; free physical = 2898 ; free virtual = 12930
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1394.914 ; gain = 0.000 ; free physical = 2484 ; free virtual = 12516
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1394.914 ; gain = 463.730 ; free physical = 2361 ; free virtual = 12393
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1394.914 ; gain = 463.730 ; free physical = 2361 ; free virtual = 12393
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1394.914 ; gain = 463.730 ; free physical = 2361 ; free virtual = 12393
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1394.914 ; gain = 463.730 ; free physical = 2361 ; free virtual = 12393
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1394.914 ; gain = 463.730 ; free physical = 2361 ; free virtual = 12393
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 1433.914 ; gain = 502.730 ; free physical = 3194 ; free virtual = 13226
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 1433.914 ; gain = 502.730 ; free physical = 3194 ; free virtual = 13226
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 1443.930 ; gain = 512.746 ; free physical = 3185 ; free virtual = 13217
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1443.930 ; gain = 512.746 ; free physical = 3116 ; free virtual = 13148
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1443.930 ; gain = 512.746 ; free physical = 3116 ; free virtual = 13148
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1443.930 ; gain = 512.746 ; free physical = 3116 ; free virtual = 13148
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1443.930 ; gain = 512.746 ; free physical = 3116 ; free virtual = 13148
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1443.930 ; gain = 512.746 ; free physical = 3115 ; free virtual = 13148
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1443.930 ; gain = 512.746 ; free physical = 3115 ; free virtual = 13148

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1443.930 ; gain = 512.746 ; free physical = 3115 ; free virtual = 13147
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1447.930 ; gain = 417.242 ; free physical = 3110 ; free virtual = 13143
