<stg><name>sha256_final</name>


<trans_list>

<trans id="571" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="1" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="55" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="56" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="56" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %p_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_read67 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)

]]></Node>
<StgValue><ssdm name="p_read67"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_read56 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)

]]></Node>
<StgValue><ssdm name="p_read56"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_read45 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read45"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %p_read24 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read24"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %p_read33 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %ctx_bitlen_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_bitlen_0_read)

]]></Node>
<StgValue><ssdm name="ctx_bitlen_0_read_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %ctx_datalen_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)

]]></Node>
<StgValue><ssdm name="ctx_datalen_read_2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %icmp_ln114 = icmp ult i32 %ctx_datalen_read_2, 56

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %icmp_ln114, label %hls_label_4_begin, label %hls_label_6_begin

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6_begin:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32">
<![CDATA[
hls_label_6_begin:2  %trunc_ln124 = trunc i32 %ctx_datalen_read_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6_begin:3  %lshr_ln2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ctx_datalen_read_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="30">
<![CDATA[
hls_label_6_begin:4  %zext_ln124 = zext i30 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:5  %ctx_data_0_addr_1 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:6  %ctx_data_1_addr_1 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:7  %ctx_data_2_addr_1 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:8  %ctx_data_3_addr_1 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
hls_label_6_begin:9  switch i2 %trunc_ln124, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln124"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch6:0  store i8 -128, i8* %ctx_data_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch5:0  store i8 -128, i8* %ctx_data_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch4:0  store i8 -128, i8* %ctx_data_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch7:0  store i8 -128, i8* %ctx_data_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln115"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="32">
<![CDATA[
hls_label_4_begin:2  %trunc_ln116 = trunc i32 %ctx_datalen_read_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:3  %lshr_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ctx_datalen_read_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="30">
<![CDATA[
hls_label_4_begin:4  %zext_ln116 = zext i30 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:5  %ctx_data_0_addr = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:6  %ctx_data_1_addr = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:7  %ctx_data_2_addr = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:8  %ctx_data_3_addr = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
hls_label_4_begin:9  switch i2 %trunc_ln116, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch14:0  store i8 -128, i8* %ctx_data_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch13:0  store i8 -128, i8* %ctx_data_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch12:0  store i8 -128, i8* %ctx_data_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch15:0  store i8 -128, i8* %ctx_data_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_1_in = phi i32 [ %ctx_datalen_read_2, %3 ], [ %i_1, %hls_label_7_end ]

]]></Node>
<StgValue><ssdm name="i_1_in"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_1 = add i32 %i_1_in, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_48 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %i_1, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %icmp_ln125 = icmp eq i26 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln125, label %hls_label_7_begin, label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7_begin:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_7_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 8, i32 4, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="32">
<![CDATA[
hls_label_7_begin:2  %trunc_ln127 = trunc i32 %i_1_in to i2

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7_begin:3  %lshr_ln4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %i_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="30">
<![CDATA[
hls_label_7_begin:4  %zext_ln127 = zext i30 %lshr_ln4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:5  %ctx_data_1_addr_3 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_3"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:6  %ctx_data_2_addr_3 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_3"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:7  %ctx_data_3_addr_3 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_3"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7_begin:8  %ctx_data_0_addr_3 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_3"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
hls_label_7_begin:9  switch i2 %trunc_ln127, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln127"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln127" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch2:0  store i8 0, i8* %ctx_data_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln127" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch1:0  store i8 0, i8* %ctx_data_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch0:0  store i8 0, i8* %ctx_data_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln127" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch3:0  store i8 0, i8* %ctx_data_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln127" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_7_end

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7_end:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
hls_label_7_end:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">
</state>

<state id="4" st_id="4">
</state>

<state id="5" st_id="5">
</state>

<state id="6" st_id="6">
</state>

<state id="7" st_id="7">
</state>

<state id="8" st_id="8">
</state>

<state id="9" st_id="9">

<operation id="189" st_id="9" stage="40" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="190" st_id="10" stage="39" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="191" st_id="11" stage="38" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="192" st_id="12" stage="37" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="193" st_id="13" stage="36" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="194" st_id="14" stage="35" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="34" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="196" st_id="16" stage="33" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="197" st_id="17" stage="32" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="31" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="199" st_id="19" stage="30" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="200" st_id="20" stage="29" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="201" st_id="21" stage="28" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="202" st_id="22" stage="27" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="203" st_id="23" stage="26" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="204" st_id="24" stage="25" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="205" st_id="25" stage="24" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="206" st_id="26" stage="23" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="207" st_id="27" stage="22" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="208" st_id="28" stage="21" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="209" st_id="29" stage="20" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="210" st_id="30" stage="19" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="211" st_id="31" stage="18" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="212" st_id="32" stage="17" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="213" st_id="33" stage="16" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="214" st_id="34" stage="15" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="215" st_id="35" stage="14" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="216" st_id="36" stage="13" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="217" st_id="37" stage="12" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="218" st_id="38" stage="11" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="219" st_id="39" stage="10" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="220" st_id="40" stage="9" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="221" st_id="41" stage="8" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="222" st_id="42" stage="7" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="223" st_id="43" stage="6" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="224" st_id="44" stage="5" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="225" st_id="45" stage="4" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="226" st_id="46" stage="3" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="227" st_id="47" stage="2" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="228" st_id="48" stage="1" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_6_end:0  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read24, i32 %p_read45, i32 %p_read56, i32 %p_read67, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="229" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="256">
<![CDATA[
hls_label_6_end:1  %ctx_state_0_ret4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="ctx_state_0_ret4"/></StgValue>
</operation>

<operation id="230" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="256">
<![CDATA[
hls_label_6_end:2  %ctx_state_1_ret5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="ctx_state_1_ret5"/></StgValue>
</operation>

<operation id="231" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="256">
<![CDATA[
hls_label_6_end:3  %ctx_state_2_ret6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="ctx_state_2_ret6"/></StgValue>
</operation>

<operation id="232" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="256">
<![CDATA[
hls_label_6_end:4  %ctx_state_3_ret7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="ctx_state_3_ret7"/></StgValue>
</operation>

<operation id="233" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="256">
<![CDATA[
hls_label_6_end:5  %ctx_state_4_ret8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="ctx_state_4_ret8"/></StgValue>
</operation>

<operation id="234" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="256">
<![CDATA[
hls_label_6_end:6  %ctx_state_5_ret9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="ctx_state_5_ret9"/></StgValue>
</operation>

<operation id="235" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="256">
<![CDATA[
hls_label_6_end:7  %ctx_state_6_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="ctx_state_6_ret1"/></StgValue>
</operation>

<operation id="236" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="256">
<![CDATA[
hls_label_6_end:8  %ctx_state_7_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="ctx_state_7_ret1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="237" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:9  %ctx_data_0_addr_4 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_4"/></StgValue>
</operation>

<operation id="238" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:10  store i8 0, i8* %ctx_data_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="239" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:11  %ctx_data_1_addr_4 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:12  store i8 0, i8* %ctx_data_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="241" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:13  %ctx_data_2_addr_4 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:14  store i8 0, i8* %ctx_data_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="243" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:15  %ctx_data_3_addr_4 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_4"/></StgValue>
</operation>

<operation id="244" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:16  store i8 0, i8* %ctx_data_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="245" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:17  %ctx_data_0_addr_5 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_5"/></StgValue>
</operation>

<operation id="246" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:18  store i8 0, i8* %ctx_data_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="247" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:19  %ctx_data_1_addr_5 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_5"/></StgValue>
</operation>

<operation id="248" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:20  store i8 0, i8* %ctx_data_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="249" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:21  %ctx_data_2_addr_5 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_5"/></StgValue>
</operation>

<operation id="250" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:22  store i8 0, i8* %ctx_data_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="251" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:23  %ctx_data_3_addr_5 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:24  store i8 0, i8* %ctx_data_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="253" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:25  %ctx_data_0_addr_6 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_6"/></StgValue>
</operation>

<operation id="254" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:26  store i8 0, i8* %ctx_data_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="255" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:27  %ctx_data_1_addr_6 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_6"/></StgValue>
</operation>

<operation id="256" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:28  store i8 0, i8* %ctx_data_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="257" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:29  %ctx_data_2_addr_6 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_6"/></StgValue>
</operation>

<operation id="258" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:30  store i8 0, i8* %ctx_data_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="259" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:31  %ctx_data_3_addr_6 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_6"/></StgValue>
</operation>

<operation id="260" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:32  store i8 0, i8* %ctx_data_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="261" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:33  %ctx_data_0_addr_7 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_7"/></StgValue>
</operation>

<operation id="262" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:34  store i8 0, i8* %ctx_data_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:35  %ctx_data_1_addr_7 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_7"/></StgValue>
</operation>

<operation id="264" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:36  store i8 0, i8* %ctx_data_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="265" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:37  %ctx_data_2_addr_7 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_7"/></StgValue>
</operation>

<operation id="266" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:38  store i8 0, i8* %ctx_data_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="267" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:39  %ctx_data_3_addr_7 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_7"/></StgValue>
</operation>

<operation id="268" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:40  store i8 0, i8* %ctx_data_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="269" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:41  %ctx_data_0_addr_8 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_8"/></StgValue>
</operation>

<operation id="270" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:42  store i8 0, i8* %ctx_data_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="271" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:43  %ctx_data_1_addr_8 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_8"/></StgValue>
</operation>

<operation id="272" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:44  store i8 0, i8* %ctx_data_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="273" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:45  %ctx_data_2_addr_8 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_8"/></StgValue>
</operation>

<operation id="274" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:46  store i8 0, i8* %ctx_data_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="275" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:47  %ctx_data_3_addr_8 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_8"/></StgValue>
</operation>

<operation id="276" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:48  store i8 0, i8* %ctx_data_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="277" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:49  %ctx_data_0_addr_9 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_9"/></StgValue>
</operation>

<operation id="278" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:50  store i8 0, i8* %ctx_data_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="279" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:51  %ctx_data_1_addr_9 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_9"/></StgValue>
</operation>

<operation id="280" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:52  store i8 0, i8* %ctx_data_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="281" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:53  %ctx_data_2_addr_9 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_9"/></StgValue>
</operation>

<operation id="282" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:54  store i8 0, i8* %ctx_data_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="283" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:55  %ctx_data_3_addr_9 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_9"/></StgValue>
</operation>

<operation id="284" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:56  store i8 0, i8* %ctx_data_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="285" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:57  %ctx_data_0_addr_10 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_10"/></StgValue>
</operation>

<operation id="286" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:58  store i8 0, i8* %ctx_data_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="287" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:59  %ctx_data_1_addr_10 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_10"/></StgValue>
</operation>

<operation id="288" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:60  store i8 0, i8* %ctx_data_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="289" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:61  %ctx_data_2_addr_10 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_10"/></StgValue>
</operation>

<operation id="290" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:62  store i8 0, i8* %ctx_data_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="291" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:63  %ctx_data_3_addr_10 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_10"/></StgValue>
</operation>

<operation id="292" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:64  store i8 0, i8* %ctx_data_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="293" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:65  %ctx_data_0_addr_11 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_11"/></StgValue>
</operation>

<operation id="294" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:66  store i8 0, i8* %ctx_data_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="295" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:67  %ctx_data_1_addr_11 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_11"/></StgValue>
</operation>

<operation id="296" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:68  store i8 0, i8* %ctx_data_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="297" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:69  %ctx_data_2_addr_11 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_11"/></StgValue>
</operation>

<operation id="298" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:70  store i8 0, i8* %ctx_data_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="299" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:71  %ctx_data_3_addr_11 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_11"/></StgValue>
</operation>

<operation id="300" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:72  store i8 0, i8* %ctx_data_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="301" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:73  %ctx_data_0_addr_12 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_12"/></StgValue>
</operation>

<operation id="302" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:74  store i8 0, i8* %ctx_data_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="303" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:75  %ctx_data_1_addr_12 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_12"/></StgValue>
</operation>

<operation id="304" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:76  store i8 0, i8* %ctx_data_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="305" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:77  %ctx_data_2_addr_12 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_12"/></StgValue>
</operation>

<operation id="306" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:78  store i8 0, i8* %ctx_data_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="307" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:79  %ctx_data_3_addr_12 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_12"/></StgValue>
</operation>

<operation id="308" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:80  store i8 0, i8* %ctx_data_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="309" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:81  %ctx_data_0_addr_13 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_13"/></StgValue>
</operation>

<operation id="310" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:82  store i8 0, i8* %ctx_data_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="311" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:83  %ctx_data_1_addr_13 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_13"/></StgValue>
</operation>

<operation id="312" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:84  store i8 0, i8* %ctx_data_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="313" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:85  %ctx_data_2_addr_13 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_13"/></StgValue>
</operation>

<operation id="314" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:86  store i8 0, i8* %ctx_data_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="315" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:87  %ctx_data_3_addr_13 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_13"/></StgValue>
</operation>

<operation id="316" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:88  store i8 0, i8* %ctx_data_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="317" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:89  %ctx_data_0_addr_14 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_14"/></StgValue>
</operation>

<operation id="318" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:90  store i8 0, i8* %ctx_data_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="319" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:91  %ctx_data_1_addr_14 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_14"/></StgValue>
</operation>

<operation id="320" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:92  store i8 0, i8* %ctx_data_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="321" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:93  %ctx_data_2_addr_14 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_14"/></StgValue>
</operation>

<operation id="322" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:94  store i8 0, i8* %ctx_data_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="323" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:95  %ctx_data_3_addr_14 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_14"/></StgValue>
</operation>

<operation id="324" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:96  store i8 0, i8* %ctx_data_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="325" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:97  %ctx_data_0_addr_15 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_15"/></StgValue>
</operation>

<operation id="326" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:98  store i8 0, i8* %ctx_data_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="327" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:99  %ctx_data_1_addr_15 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_15"/></StgValue>
</operation>

<operation id="328" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:100  store i8 0, i8* %ctx_data_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="329" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:101  %ctx_data_2_addr_15 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_15"/></StgValue>
</operation>

<operation id="330" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:102  store i8 0, i8* %ctx_data_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="331" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:103  %ctx_data_3_addr_15 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_15"/></StgValue>
</operation>

<operation id="332" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:104  store i8 0, i8* %ctx_data_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="333" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:105  %ctx_data_0_addr_16 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_16"/></StgValue>
</operation>

<operation id="334" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:106  store i8 0, i8* %ctx_data_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="335" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:107  %ctx_data_1_addr_16 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_16"/></StgValue>
</operation>

<operation id="336" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:108  store i8 0, i8* %ctx_data_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="337" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:109  %ctx_data_2_addr_16 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_16"/></StgValue>
</operation>

<operation id="338" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:110  store i8 0, i8* %ctx_data_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="339" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:111  %ctx_data_3_addr_16 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_16"/></StgValue>
</operation>

<operation id="340" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:112  store i8 0, i8* %ctx_data_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:113  %ctx_data_0_addr_17 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_17"/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:114  store i8 0, i8* %ctx_data_0_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="343" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:115  %ctx_data_1_addr_17 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_17"/></StgValue>
</operation>

<operation id="344" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:116  store i8 0, i8* %ctx_data_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="345" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:117  %ctx_data_2_addr_17 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_17"/></StgValue>
</operation>

<operation id="346" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:118  store i8 0, i8* %ctx_data_2_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:119  %ctx_data_3_addr_17 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_17"/></StgValue>
</operation>

<operation id="348" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="256">
<![CDATA[
hls_label_6_end:120  store i8 0, i8* %ctx_data_3_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="349" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6_end:121  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="350" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6_end:122  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %shl_ln138 = shl i32 %ctx_datalen_read_2, 3

]]></Node>
<StgValue><ssdm name="shl_ln138"/></StgValue>
</operation>

<operation id="352" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %xor_ln138 = xor i32 %shl_ln138, -1

]]></Node>
<StgValue><ssdm name="xor_ln138"/></StgValue>
</operation>

<operation id="353" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %icmp_ln138 = icmp ugt i32 %ctx_bitlen_0_read_1, %xor_ln138

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="354" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %add_ln138 = add i32 1, %p_read33

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="355" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:12  %select_ln138 = select i1 %icmp_ln138, i32 %add_ln138, i32 %p_read33

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="356" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:13  %trunc_ln138 = trunc i32 %ctx_bitlen_0_read_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="357" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge:14  %trunc_ln138_2 = trunc i32 %ctx_datalen_read_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln138_2"/></StgValue>
</operation>

<operation id="358" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
._crit_edge:15  %trunc_ln138_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln138_2, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln138_1"/></StgValue>
</operation>

<operation id="359" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge:16  %trunc_ln138_3 = trunc i32 %ctx_bitlen_0_read_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln138_3"/></StgValue>
</operation>

<operation id="360" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:17  %trunc_ln138_4 = trunc i32 %ctx_datalen_read_2 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln138_4"/></StgValue>
</operation>

<operation id="361" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
._crit_edge:18  %trunc_ln138_5 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln138_4, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln138_5"/></StgValue>
</operation>

<operation id="362" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="32">
<![CDATA[
._crit_edge:19  %trunc_ln138_6 = trunc i32 %ctx_bitlen_0_read_1 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln138_6"/></StgValue>
</operation>

<operation id="363" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="21" op_0_bw="32">
<![CDATA[
._crit_edge:20  %trunc_ln138_8 = trunc i32 %ctx_datalen_read_2 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln138_8"/></StgValue>
</operation>

<operation id="364" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
._crit_edge:21  %trunc_ln138_7 = call i24 @_ssdm_op_BitConcatenate.i24.i21.i3(i21 %trunc_ln138_8, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln138_7"/></StgValue>
</operation>

<operation id="365" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:22  %add_ln138_1 = add i32 %ctx_bitlen_0_read_1, %shl_ln138

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="366" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge:23  %add_ln139_1 = add i24 %trunc_ln138_7, %trunc_ln138_6

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="367" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:24  %add_ln139_2 = add i16 %trunc_ln138_5, %trunc_ln138_3

]]></Node>
<StgValue><ssdm name="add_ln139_2"/></StgValue>
</operation>

<operation id="368" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:25  %add_ln139 = add i8 %trunc_ln138, %trunc_ln138_1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:28  %trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln139_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:31  %trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %add_ln139_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="371" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:34  %trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %add_ln138_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="372" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:37  %trunc_ln143 = trunc i32 %select_ln138 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="373" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:40  %trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %select_ln138, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="374" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:43  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %select_ln138, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="375" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:46  %trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %select_ln138, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="376" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_in = phi i32 [ %ctx_datalen_read_2, %1 ], [ %i, %hls_label_5_end ]

]]></Node>
<StgValue><ssdm name="i_0_in"/></StgValue>
</operation>

<operation id="377" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i = add i32 %i_0_in, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="378" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln117 = icmp eq i32 %i_0_in, 55

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="379" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln117, label %hls_label_4_end, label %hls_label_5_begin

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="380" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5_begin:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="381" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_5_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 56, i32 28, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="382" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="32">
<![CDATA[
hls_label_5_begin:2  %trunc_ln119 = trunc i32 %i_0_in to i2

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="383" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:3  %lshr_ln3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %i, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="384" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="30">
<![CDATA[
hls_label_5_begin:4  %zext_ln119 = zext i30 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="385" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:5  %ctx_data_1_addr_2 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:6  %ctx_data_2_addr_2 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:7  %ctx_data_3_addr_2 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_2"/></StgValue>
</operation>

<operation id="388" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:8  %ctx_data_0_addr_2 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
hls_label_5_begin:9  switch i2 %trunc_ln119, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln119"/></StgValue>
</operation>

<operation id="390" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch10:0  store i8 0, i8* %ctx_data_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="391" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="392" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch9:0  store i8 0, i8* %ctx_data_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="393" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="394" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch8:0  store i8 0, i8* %ctx_data_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="395" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="396" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch11:0  store i8 0, i8* %ctx_data_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="397" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="398" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="399" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="400" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="401" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %ctx_state_0_0 = phi i32 [ %p_read24, %hls_label_4_end ], [ %ctx_state_0_ret4, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ctx_state_0_0"/></StgValue>
</operation>

<operation id="403" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:1  %ctx_state_1_0 = phi i32 [ %p_read45, %hls_label_4_end ], [ %ctx_state_1_ret5, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ctx_state_1_0"/></StgValue>
</operation>

<operation id="404" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:2  %ctx_state_2_0 = phi i32 [ %p_read56, %hls_label_4_end ], [ %ctx_state_2_ret6, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ctx_state_2_0"/></StgValue>
</operation>

<operation id="405" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:3  %ctx_state_3_0 = phi i32 [ %p_read67, %hls_label_4_end ], [ %ctx_state_3_ret7, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ctx_state_3_0"/></StgValue>
</operation>

<operation id="406" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:4  %ctx_state_4_0 = phi i32 [ %p_read_8, %hls_label_4_end ], [ %ctx_state_4_ret8, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ctx_state_4_0"/></StgValue>
</operation>

<operation id="407" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:5  %ctx_state_5_0 = phi i32 [ %p_read_7, %hls_label_4_end ], [ %ctx_state_5_ret9, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ctx_state_5_0"/></StgValue>
</operation>

<operation id="408" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:6  %ctx_state_6_0 = phi i32 [ %p_read_6, %hls_label_4_end ], [ %ctx_state_6_ret1, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ctx_state_6_0"/></StgValue>
</operation>

<operation id="409" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:7  %ctx_state_7_0 = phi i32 [ %p_read, %hls_label_4_end ], [ %ctx_state_7_ret1, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ctx_state_7_0"/></StgValue>
</operation>

<operation id="410" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:26  %ctx_data_3_addr_18 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_18"/></StgValue>
</operation>

<operation id="411" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="256" op_4_bw="0">
<![CDATA[
._crit_edge:27  store i8 %add_ln139, i8* %ctx_data_3_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="412" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:29  %ctx_data_2_addr_18 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_18"/></StgValue>
</operation>

<operation id="413" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="256" op_4_bw="0">
<![CDATA[
._crit_edge:30  store i8 %trunc_ln5, i8* %ctx_data_2_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="414" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:32  %ctx_data_1_addr_18 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_18"/></StgValue>
</operation>

<operation id="415" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="256" op_4_bw="0">
<![CDATA[
._crit_edge:33  store i8 %trunc_ln6, i8* %ctx_data_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="416" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:35  %ctx_data_0_addr_18 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_18"/></StgValue>
</operation>

<operation id="417" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="256" op_4_bw="0">
<![CDATA[
._crit_edge:36  store i8 %trunc_ln7, i8* %ctx_data_0_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="418" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:38  %ctx_data_3_addr_19 = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ctx_data_3_addr_19"/></StgValue>
</operation>

<operation id="419" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="256" op_4_bw="0">
<![CDATA[
._crit_edge:39  store i8 %trunc_ln143, i8* %ctx_data_3_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="420" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:41  %ctx_data_2_addr_19 = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ctx_data_2_addr_19"/></StgValue>
</operation>

<operation id="421" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="256" op_4_bw="0">
<![CDATA[
._crit_edge:42  store i8 %trunc_ln9, i8* %ctx_data_2_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="422" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:44  %ctx_data_1_addr_19 = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ctx_data_1_addr_19"/></StgValue>
</operation>

<operation id="423" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="256" op_4_bw="0">
<![CDATA[
._crit_edge:45  store i8 %trunc_ln, i8* %ctx_data_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="424" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:47  %ctx_data_0_addr_19 = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ctx_data_0_addr_19"/></StgValue>
</operation>

<operation id="425" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="256" op_4_bw="0">
<![CDATA[
._crit_edge:48  store i8 %trunc_ln1, i8* %ctx_data_0_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="426" st_id="58" stage="40" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="427" st_id="59" stage="39" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="428" st_id="60" stage="38" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="429" st_id="61" stage="37" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="430" st_id="62" stage="36" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="431" st_id="63" stage="35" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="432" st_id="64" stage="34" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="433" st_id="65" stage="33" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="434" st_id="66" stage="32" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="435" st_id="67" stage="31" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="436" st_id="68" stage="30" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="437" st_id="69" stage="29" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="438" st_id="70" stage="28" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="439" st_id="71" stage="27" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="440" st_id="72" stage="26" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="441" st_id="73" stage="25" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="442" st_id="74" stage="24" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="443" st_id="75" stage="23" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="444" st_id="76" stage="22" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="445" st_id="77" stage="21" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="446" st_id="78" stage="20" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="447" st_id="79" stage="19" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="448" st_id="80" stage="18" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="449" st_id="81" stage="17" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="450" st_id="82" stage="16" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="451" st_id="83" stage="15" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="452" st_id="84" stage="14" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="453" st_id="85" stage="13" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="454" st_id="86" stage="12" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="455" st_id="87" stage="11" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="456" st_id="88" stage="10" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="457" st_id="89" stage="9" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="458" st_id="90" stage="8" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="459" st_id="91" stage="7" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="460" st_id="92" stage="6" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="461" st_id="93" stage="5" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="462" st_id="94" stage="4" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="463" st_id="95" stage="3" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="464" st_id="96" stage="2" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="465" st_id="97" stage="1" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="256">
<![CDATA[
._crit_edge:49  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="466" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:50  %ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="ctx_state_0_ret"/></StgValue>
</operation>

<operation id="467" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:51  %ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="ctx_state_1_ret"/></StgValue>
</operation>

<operation id="468" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:52  %ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="ctx_state_2_ret"/></StgValue>
</operation>

<operation id="469" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:53  %ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="ctx_state_3_ret"/></StgValue>
</operation>

<operation id="470" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:54  %ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="ctx_state_4_ret"/></StgValue>
</operation>

<operation id="471" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:55  %ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="ctx_state_5_ret"/></StgValue>
</operation>

<operation id="472" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:56  %ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="ctx_state_6_ret"/></StgValue>
</operation>

<operation id="473" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:57  %ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="ctx_state_7_ret"/></StgValue>
</operation>

<operation id="474" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:58  %trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_0_ret, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="475" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:59  %hash_addr = getelementptr [64 x i8]* %hash, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="476" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:60  store i8 %trunc_ln2, i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="477" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:61  %trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_1_ret, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="478" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:62  %hash_addr_1 = getelementptr [64 x i8]* %hash, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="hash_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:63  store i8 %trunc_ln3, i8* %hash_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="480" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:64  %trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_2_ret, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="481" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:67  %trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_3_ret, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="482" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:70  %trunc_ln10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_4_ret, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="483" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:73  %trunc_ln11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_5_ret, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="484" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:76  %trunc_ln12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_6_ret, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="485" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:79  %trunc_ln13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_7_ret, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="486" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:82  %trunc_ln153_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_0_ret, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln153_1"/></StgValue>
</operation>

<operation id="487" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:85  %trunc_ln154_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_1_ret, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln154_1"/></StgValue>
</operation>

<operation id="488" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:88  %trunc_ln155_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_2_ret, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln155_1"/></StgValue>
</operation>

<operation id="489" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:91  %trunc_ln156_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_3_ret, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln156_1"/></StgValue>
</operation>

<operation id="490" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:94  %trunc_ln157_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_4_ret, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln157_1"/></StgValue>
</operation>

<operation id="491" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:97  %trunc_ln158_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_5_ret, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln158_1"/></StgValue>
</operation>

<operation id="492" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:100  %trunc_ln159_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_6_ret, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln159_1"/></StgValue>
</operation>

<operation id="493" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:103  %trunc_ln160_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_7_ret, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln160_1"/></StgValue>
</operation>

<operation id="494" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:106  %trunc_ln153_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_0_ret, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln153_2"/></StgValue>
</operation>

<operation id="495" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:109  %trunc_ln154_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_1_ret, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln154_2"/></StgValue>
</operation>

<operation id="496" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:112  %trunc_ln155_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_2_ret, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln155_2"/></StgValue>
</operation>

<operation id="497" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:115  %trunc_ln156_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_3_ret, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln156_2"/></StgValue>
</operation>

<operation id="498" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:118  %trunc_ln157_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_4_ret, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln157_2"/></StgValue>
</operation>

<operation id="499" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:121  %trunc_ln158_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_5_ret, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln158_2"/></StgValue>
</operation>

<operation id="500" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:124  %trunc_ln159_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_6_ret, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln159_2"/></StgValue>
</operation>

<operation id="501" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:127  %trunc_ln160_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_state_7_ret, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln160_2"/></StgValue>
</operation>

<operation id="502" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:130  %trunc_ln153 = trunc i32 %ctx_state_0_ret to i8

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="503" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:133  %trunc_ln154 = trunc i32 %ctx_state_1_ret to i8

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="504" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:136  %trunc_ln155 = trunc i32 %ctx_state_2_ret to i8

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="505" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:139  %trunc_ln156 = trunc i32 %ctx_state_3_ret to i8

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="506" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:142  %trunc_ln157 = trunc i32 %ctx_state_4_ret to i8

]]></Node>
<StgValue><ssdm name="trunc_ln157"/></StgValue>
</operation>

<operation id="507" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:145  %trunc_ln158 = trunc i32 %ctx_state_5_ret to i8

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="508" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:148  %trunc_ln159 = trunc i32 %ctx_state_6_ret to i8

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="509" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:151  %trunc_ln160 = trunc i32 %ctx_state_7_ret to i8

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="510" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:65  %hash_addr_2 = getelementptr [64 x i8]* %hash, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="hash_addr_2"/></StgValue>
</operation>

<operation id="511" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:66  store i8 %trunc_ln4, i8* %hash_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="512" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:68  %hash_addr_3 = getelementptr [64 x i8]* %hash, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="hash_addr_3"/></StgValue>
</operation>

<operation id="513" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:69  store i8 %trunc_ln8, i8* %hash_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="514" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:71  %hash_addr_4 = getelementptr [64 x i8]* %hash, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="hash_addr_4"/></StgValue>
</operation>

<operation id="515" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:72  store i8 %trunc_ln10, i8* %hash_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="516" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:74  %hash_addr_5 = getelementptr [64 x i8]* %hash, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="hash_addr_5"/></StgValue>
</operation>

<operation id="517" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:75  store i8 %trunc_ln11, i8* %hash_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="518" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:77  %hash_addr_6 = getelementptr [64 x i8]* %hash, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="hash_addr_6"/></StgValue>
</operation>

<operation id="519" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:78  store i8 %trunc_ln12, i8* %hash_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="520" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:80  %hash_addr_7 = getelementptr [64 x i8]* %hash, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="hash_addr_7"/></StgValue>
</operation>

<operation id="521" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:81  store i8 %trunc_ln13, i8* %hash_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="522" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:83  %hash_addr_8 = getelementptr [64 x i8]* %hash, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="hash_addr_8"/></StgValue>
</operation>

<operation id="523" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:84  store i8 %trunc_ln153_1, i8* %hash_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="524" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:86  %hash_addr_9 = getelementptr [64 x i8]* %hash, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="hash_addr_9"/></StgValue>
</operation>

<operation id="525" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:87  store i8 %trunc_ln154_1, i8* %hash_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="526" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:89  %hash_addr_10 = getelementptr [64 x i8]* %hash, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="hash_addr_10"/></StgValue>
</operation>

<operation id="527" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:90  store i8 %trunc_ln155_1, i8* %hash_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="528" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:92  %hash_addr_11 = getelementptr [64 x i8]* %hash, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="hash_addr_11"/></StgValue>
</operation>

<operation id="529" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:93  store i8 %trunc_ln156_1, i8* %hash_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="530" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:95  %hash_addr_12 = getelementptr [64 x i8]* %hash, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="hash_addr_12"/></StgValue>
</operation>

<operation id="531" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:96  store i8 %trunc_ln157_1, i8* %hash_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="532" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:98  %hash_addr_13 = getelementptr [64 x i8]* %hash, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="hash_addr_13"/></StgValue>
</operation>

<operation id="533" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:99  store i8 %trunc_ln158_1, i8* %hash_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="534" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:101  %hash_addr_14 = getelementptr [64 x i8]* %hash, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="hash_addr_14"/></StgValue>
</operation>

<operation id="535" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:102  store i8 %trunc_ln159_1, i8* %hash_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="536" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:104  %hash_addr_15 = getelementptr [64 x i8]* %hash, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="hash_addr_15"/></StgValue>
</operation>

<operation id="537" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:105  store i8 %trunc_ln160_1, i8* %hash_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="538" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:107  %hash_addr_16 = getelementptr [64 x i8]* %hash, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="hash_addr_16"/></StgValue>
</operation>

<operation id="539" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:108  store i8 %trunc_ln153_2, i8* %hash_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="540" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:110  %hash_addr_17 = getelementptr [64 x i8]* %hash, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="hash_addr_17"/></StgValue>
</operation>

<operation id="541" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:111  store i8 %trunc_ln154_2, i8* %hash_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="542" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:113  %hash_addr_18 = getelementptr [64 x i8]* %hash, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="hash_addr_18"/></StgValue>
</operation>

<operation id="543" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:114  store i8 %trunc_ln155_2, i8* %hash_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="544" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:116  %hash_addr_19 = getelementptr [64 x i8]* %hash, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="hash_addr_19"/></StgValue>
</operation>

<operation id="545" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:117  store i8 %trunc_ln156_2, i8* %hash_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="546" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:119  %hash_addr_20 = getelementptr [64 x i8]* %hash, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="hash_addr_20"/></StgValue>
</operation>

<operation id="547" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:120  store i8 %trunc_ln157_2, i8* %hash_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="548" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:122  %hash_addr_21 = getelementptr [64 x i8]* %hash, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="hash_addr_21"/></StgValue>
</operation>

<operation id="549" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:123  store i8 %trunc_ln158_2, i8* %hash_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="550" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:125  %hash_addr_22 = getelementptr [64 x i8]* %hash, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="hash_addr_22"/></StgValue>
</operation>

<operation id="551" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:126  store i8 %trunc_ln159_2, i8* %hash_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="552" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:128  %hash_addr_23 = getelementptr [64 x i8]* %hash, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="hash_addr_23"/></StgValue>
</operation>

<operation id="553" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:129  store i8 %trunc_ln160_2, i8* %hash_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="554" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:131  %hash_addr_24 = getelementptr [64 x i8]* %hash, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="hash_addr_24"/></StgValue>
</operation>

<operation id="555" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:132  store i8 %trunc_ln153, i8* %hash_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="556" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:134  %hash_addr_25 = getelementptr [64 x i8]* %hash, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="hash_addr_25"/></StgValue>
</operation>

<operation id="557" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:135  store i8 %trunc_ln154, i8* %hash_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="558" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:137  %hash_addr_26 = getelementptr [64 x i8]* %hash, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="hash_addr_26"/></StgValue>
</operation>

<operation id="559" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:138  store i8 %trunc_ln155, i8* %hash_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="560" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:140  %hash_addr_27 = getelementptr [64 x i8]* %hash, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="hash_addr_27"/></StgValue>
</operation>

<operation id="561" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:141  store i8 %trunc_ln156, i8* %hash_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="562" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:143  %hash_addr_28 = getelementptr [64 x i8]* %hash, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="hash_addr_28"/></StgValue>
</operation>

<operation id="563" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:144  store i8 %trunc_ln157, i8* %hash_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="564" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:146  %hash_addr_29 = getelementptr [64 x i8]* %hash, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="hash_addr_29"/></StgValue>
</operation>

<operation id="565" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:147  store i8 %trunc_ln158, i8* %hash_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="566" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:149  %hash_addr_30 = getelementptr [64 x i8]* %hash, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="hash_addr_30"/></StgValue>
</operation>

<operation id="567" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:150  store i8 %trunc_ln159, i8* %hash_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="568" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:152  %hash_addr_31 = getelementptr [64 x i8]* %hash, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="hash_addr_31"/></StgValue>
</operation>

<operation id="569" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
._crit_edge:153  store i8 %trunc_ln160, i8* %hash_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="570" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0">
<![CDATA[
._crit_edge:154  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
