# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 5.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../Lab 5.srcs/sim_1/new/Slo_Clk_Sim.vhd" \

# Do not sort compile order
nosort
