{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 18:04:40 2017 " "Info: Processing started: Wed Jun 14 18:04:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AddTest -c AddTest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AddTest -c AddTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addtest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddTest-sample " "Info: Found design unit 1: AddTest-sample" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddTest " "Info: Found entity 1: AddTest" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AddTest " "Info: Elaborating entity \"AddTest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "winflagrsf2 AddTest.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at AddTest.vhd(12): used implicit default value for signal \"winflagrsf2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button1 AddTest.vhd(96) " "Warning (10492): VHDL Process Statement warning at AddTest.vhd(96): signal \"button1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button0 AddTest.vhd(174) " "Warning (10492): VHDL Process Statement warning at AddTest.vhd(174): signal \"button0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rsf_checkbit AddTest.vhd(235) " "Warning (10492): VHDL Process Statement warning at AddTest.vhd(235): signal \"rsf_checkbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "winflag AddTest.vhd(174) " "Error (10820): Netlist error at AddTest.vhd(174): can't infer register for winflag because its behavior depends on the edges of multiple distinct clocks" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 174 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winflag AddTest.vhd(86) " "Info (10041): Inferred latch for \"winflag\" at AddTest.vhd(86)" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "p3:winflag1 AddTest.vhd(174) " "Error (10821): HDL error at AddTest.vhd(174): can't infer register for \"p3:winflag1\" because its behavior does not match any supported register model" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 174 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3:winflag1 AddTest.vhd(174) " "Info (10041): Inferred latch for \"p3:winflag1\" at AddTest.vhd(174)" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "AddTest.vhd(96) " "Error (10822): HDL error at AddTest.vhd(96): couldn't implement registers for assignments on this clock edge" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 96 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "AddTest.vhd(174) " "Error (10822): HDL error at AddTest.vhd(174): couldn't implement registers for assignments on this clock edge" {  } { { "AddTest.vhd" "" { Text "C:/Users/ubics2/Desktop/FPGA_프로젝트 관련_R1/Final/AddTest.vhd" 174 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 14 18:04:41 2017 " "Error: Processing ended: Wed Jun 14 18:04:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
