<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_0_1_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_fifo_generator_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_0_0_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_fifo_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_0_0_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_counter_binary_0_0_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vfifo_ctrl_0_0_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_axi_vfifo_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/ProyectosARTY/DDR_Access/DDR_Access.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_1_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_axi_vfifo_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
	</Run>
</Runs>

