<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p68" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_68{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_68{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_68{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_68{left:78px;bottom:998px;letter-spacing:-0.19px;}
#t5_68{left:136px;bottom:998px;letter-spacing:-0.16px;}
#t6_68{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_68{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_68{left:424px;bottom:981px;letter-spacing:-0.12px;}
#t9_68{left:689px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_68{left:689px;bottom:981px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#tb_68{left:689px;bottom:964px;}
#tc_68{left:78px;bottom:940px;letter-spacing:-0.17px;}
#td_68{left:137px;bottom:940px;letter-spacing:-0.17px;}
#te_68{left:189px;bottom:940px;letter-spacing:-0.15px;}
#tf_68{left:424px;bottom:940px;letter-spacing:-0.12px;}
#tg_68{left:424px;bottom:923px;letter-spacing:-0.12px;}
#th_68{left:689px;bottom:940px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_68{left:689px;bottom:923px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#tj_68{left:689px;bottom:906px;}
#tk_68{left:78px;bottom:881px;letter-spacing:-0.17px;}
#tl_68{left:136px;bottom:881px;letter-spacing:-0.16px;}
#tm_68{left:189px;bottom:881px;letter-spacing:-0.14px;}
#tn_68{left:424px;bottom:881px;letter-spacing:-0.12px;}
#to_68{left:424px;bottom:865px;letter-spacing:-0.12px;}
#tp_68{left:689px;bottom:881px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_68{left:689px;bottom:865px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#tr_68{left:689px;bottom:848px;}
#ts_68{left:79px;bottom:823px;letter-spacing:-0.16px;}
#tt_68{left:136px;bottom:823px;letter-spacing:-0.16px;}
#tu_68{left:189px;bottom:823px;letter-spacing:-0.14px;}
#tv_68{left:424px;bottom:823px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_68{left:424px;bottom:807px;letter-spacing:-0.13px;}
#tx_68{left:689px;bottom:823px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_68{left:689px;bottom:807px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#tz_68{left:689px;bottom:790px;}
#t10_68{left:78px;bottom:765px;letter-spacing:-0.14px;}
#t11_68{left:137px;bottom:765px;letter-spacing:-0.16px;}
#t12_68{left:189px;bottom:765px;letter-spacing:-0.15px;}
#t13_68{left:424px;bottom:765px;letter-spacing:-0.12px;}
#t14_68{left:424px;bottom:749px;letter-spacing:-0.13px;}
#t15_68{left:689px;bottom:765px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_68{left:689px;bottom:749px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t17_68{left:689px;bottom:732px;}
#t18_68{left:79px;bottom:707px;letter-spacing:-0.16px;}
#t19_68{left:136px;bottom:707px;letter-spacing:-0.16px;}
#t1a_68{left:189px;bottom:707px;letter-spacing:-0.14px;}
#t1b_68{left:424px;bottom:707px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1c_68{left:424px;bottom:690px;letter-spacing:-0.13px;}
#t1d_68{left:689px;bottom:707px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1e_68{left:689px;bottom:690px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1f_68{left:689px;bottom:674px;letter-spacing:-0.18px;}
#t1g_68{left:79px;bottom:649px;letter-spacing:-0.16px;}
#t1h_68{left:136px;bottom:649px;letter-spacing:-0.16px;}
#t1i_68{left:189px;bottom:649px;letter-spacing:-0.14px;}
#t1j_68{left:424px;bottom:649px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_68{left:424px;bottom:632px;letter-spacing:-0.13px;}
#t1l_68{left:689px;bottom:649px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_68{left:689px;bottom:632px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1n_68{left:689px;bottom:616px;}
#t1o_68{left:78px;bottom:591px;letter-spacing:-0.19px;}
#t1p_68{left:136px;bottom:591px;letter-spacing:-0.16px;}
#t1q_68{left:189px;bottom:591px;letter-spacing:-0.14px;}
#t1r_68{left:424px;bottom:591px;letter-spacing:-0.11px;}
#t1s_68{left:424px;bottom:574px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_68{left:689px;bottom:591px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_68{left:689px;bottom:574px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1v_68{left:689px;bottom:558px;}
#t1w_68{left:78px;bottom:533px;letter-spacing:-0.19px;}
#t1x_68{left:136px;bottom:533px;letter-spacing:-0.16px;}
#t1y_68{left:189px;bottom:533px;letter-spacing:-0.14px;}
#t1z_68{left:424px;bottom:533px;letter-spacing:-0.11px;}
#t20_68{left:424px;bottom:516px;letter-spacing:-0.12px;}
#t21_68{left:689px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_68{left:689px;bottom:516px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t23_68{left:689px;bottom:499px;}
#t24_68{left:78px;bottom:475px;letter-spacing:-0.19px;}
#t25_68{left:136px;bottom:475px;letter-spacing:-0.16px;}
#t26_68{left:189px;bottom:475px;letter-spacing:-0.14px;}
#t27_68{left:424px;bottom:475px;letter-spacing:-0.11px;}
#t28_68{left:424px;bottom:458px;letter-spacing:-0.12px;}
#t29_68{left:689px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_68{left:689px;bottom:458px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t2b_68{left:689px;bottom:441px;}
#t2c_68{left:78px;bottom:417px;letter-spacing:-0.19px;}
#t2d_68{left:136px;bottom:417px;letter-spacing:-0.16px;}
#t2e_68{left:189px;bottom:417px;letter-spacing:-0.14px;}
#t2f_68{left:424px;bottom:417px;letter-spacing:-0.11px;}
#t2g_68{left:424px;bottom:400px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2h_68{left:689px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_68{left:689px;bottom:400px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t2j_68{left:689px;bottom:383px;}
#t2k_68{left:78px;bottom:359px;letter-spacing:-0.19px;}
#t2l_68{left:136px;bottom:359px;letter-spacing:-0.16px;}
#t2m_68{left:189px;bottom:359px;letter-spacing:-0.14px;}
#t2n_68{left:424px;bottom:359px;letter-spacing:-0.11px;}
#t2o_68{left:424px;bottom:342px;letter-spacing:-0.13px;}
#t2p_68{left:689px;bottom:359px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2q_68{left:689px;bottom:342px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t2r_68{left:689px;bottom:325px;}
#t2s_68{left:78px;bottom:301px;letter-spacing:-0.19px;}
#t2t_68{left:136px;bottom:301px;letter-spacing:-0.16px;}
#t2u_68{left:189px;bottom:301px;letter-spacing:-0.14px;}
#t2v_68{left:424px;bottom:301px;letter-spacing:-0.11px;}
#t2w_68{left:424px;bottom:284px;letter-spacing:-0.13px;}
#t2x_68{left:689px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2y_68{left:689px;bottom:284px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t2z_68{left:689px;bottom:267px;}
#t30_68{left:78px;bottom:243px;letter-spacing:-0.19px;}
#t31_68{left:136px;bottom:243px;letter-spacing:-0.16px;}
#t32_68{left:189px;bottom:243px;letter-spacing:-0.14px;}
#t33_68{left:424px;bottom:243px;letter-spacing:-0.11px;}
#t34_68{left:424px;bottom:226px;letter-spacing:-0.13px;}
#t35_68{left:689px;bottom:243px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t36_68{left:689px;bottom:226px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t37_68{left:689px;bottom:209px;}
#t38_68{left:78px;bottom:185px;letter-spacing:-0.19px;}
#t39_68{left:136px;bottom:185px;letter-spacing:-0.16px;}
#t3a_68{left:189px;bottom:185px;letter-spacing:-0.14px;}
#t3b_68{left:424px;bottom:185px;letter-spacing:-0.11px;}
#t3c_68{left:424px;bottom:168px;letter-spacing:-0.13px;}
#t3d_68{left:689px;bottom:185px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3e_68{left:689px;bottom:168px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t3f_68{left:689px;bottom:151px;}
#t3g_68{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t3h_68{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t3i_68{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t3j_68{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t3k_68{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t3l_68{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3m_68{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t3n_68{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t3o_68{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t3p_68{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_68{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_68{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_68{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_68{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_68{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts68" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg68Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg68" style="-webkit-user-select: none;"><object width="935" height="1210" data="68/68.svg" type="image/svg+xml" id="pdf68" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_68" class="t s1_68">2-52 </span><span id="t2_68" class="t s1_68">Vol. 4 </span>
<span id="t3_68" class="t s2_68">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_68" class="t s3_68">819H </span><span id="t5_68" class="t s3_68">2073 </span><span id="t6_68" class="t s3_68">IA32_X2APIC_TMR1 </span><span id="t7_68" class="t s3_68">x2APIC Trigger Mode Register Bits 63:32 </span>
<span id="t8_68" class="t s3_68">(R/O) </span>
<span id="t9_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="ta_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tb_68" class="t s3_68">1 </span>
<span id="tc_68" class="t s3_68">81AH </span><span id="td_68" class="t s3_68">2074 </span><span id="te_68" class="t s3_68">IA32_X2APIC_TMR2 </span><span id="tf_68" class="t s3_68">x2APIC Trigger Mode Register Bits 95:64 </span>
<span id="tg_68" class="t s3_68">(R/O) </span>
<span id="th_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="ti_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tj_68" class="t s3_68">1 </span>
<span id="tk_68" class="t s3_68">81BH </span><span id="tl_68" class="t s3_68">2075 </span><span id="tm_68" class="t s3_68">IA32_X2APIC_TMR3 </span><span id="tn_68" class="t s3_68">x2APIC Trigger Mode Register Bits 127:96 </span>
<span id="to_68" class="t s3_68">(R/O) </span>
<span id="tp_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="tq_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tr_68" class="t s3_68">1 </span>
<span id="ts_68" class="t s3_68">81CH </span><span id="tt_68" class="t s3_68">2076 </span><span id="tu_68" class="t s3_68">IA32_X2APIC_TMR4 </span><span id="tv_68" class="t s3_68">x2APIC Trigger Mode Register Bits </span>
<span id="tw_68" class="t s3_68">159:128 (R/O) </span>
<span id="tx_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="ty_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tz_68" class="t s3_68">1 </span>
<span id="t10_68" class="t s3_68">81DH </span><span id="t11_68" class="t s3_68">2077 </span><span id="t12_68" class="t s3_68">IA32_X2APIC_TMR5 </span><span id="t13_68" class="t s3_68">x2APIC Trigger Mode Register Bits </span>
<span id="t14_68" class="t s3_68">191:160 (R/O) </span>
<span id="t15_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t16_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t17_68" class="t s3_68">1 </span>
<span id="t18_68" class="t s3_68">81EH </span><span id="t19_68" class="t s3_68">2078 </span><span id="t1a_68" class="t s3_68">IA32_X2APIC_TMR6 </span><span id="t1b_68" class="t s3_68">x2APIC Trigger Mode Register Bits </span>
<span id="t1c_68" class="t s3_68">223:192 (R/O) </span>
<span id="t1d_68" class="t s3_68">If ( CPUID.01H:ECX.[21] = 1 </span>
<span id="t1e_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1f_68" class="t s3_68">1) </span>
<span id="t1g_68" class="t s3_68">81FH </span><span id="t1h_68" class="t s3_68">2079 </span><span id="t1i_68" class="t s3_68">IA32_X2APIC_TMR7 </span><span id="t1j_68" class="t s3_68">x2APIC Trigger Mode Register Bits </span>
<span id="t1k_68" class="t s3_68">255:224 (R/O) </span>
<span id="t1l_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t1m_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1n_68" class="t s3_68">1 </span>
<span id="t1o_68" class="t s3_68">820H </span><span id="t1p_68" class="t s3_68">2080 </span><span id="t1q_68" class="t s3_68">IA32_X2APIC_IRR0 </span><span id="t1r_68" class="t s3_68">x2APIC Interrupt Request Register Bits </span>
<span id="t1s_68" class="t s3_68">31:0 (R/O) </span>
<span id="t1t_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t1u_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1v_68" class="t s3_68">1 </span>
<span id="t1w_68" class="t s3_68">821H </span><span id="t1x_68" class="t s3_68">2081 </span><span id="t1y_68" class="t s3_68">IA32_X2APIC_IRR1 </span><span id="t1z_68" class="t s3_68">x2APIC Interrupt Request Register Bits </span>
<span id="t20_68" class="t s3_68">63:32 (R/O) </span>
<span id="t21_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t22_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t23_68" class="t s3_68">1 </span>
<span id="t24_68" class="t s3_68">822H </span><span id="t25_68" class="t s3_68">2082 </span><span id="t26_68" class="t s3_68">IA32_X2APIC_IRR2 </span><span id="t27_68" class="t s3_68">x2APIC Interrupt Request Register Bits </span>
<span id="t28_68" class="t s3_68">95:64 (R/O) </span>
<span id="t29_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2a_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2b_68" class="t s3_68">1 </span>
<span id="t2c_68" class="t s3_68">823H </span><span id="t2d_68" class="t s3_68">2083 </span><span id="t2e_68" class="t s3_68">IA32_X2APIC_IRR3 </span><span id="t2f_68" class="t s3_68">x2APIC Interrupt Request Register Bits </span>
<span id="t2g_68" class="t s3_68">127:96 (R/O) </span>
<span id="t2h_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2i_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2j_68" class="t s3_68">1 </span>
<span id="t2k_68" class="t s3_68">824H </span><span id="t2l_68" class="t s3_68">2084 </span><span id="t2m_68" class="t s3_68">IA32_X2APIC_IRR4 </span><span id="t2n_68" class="t s3_68">x2APIC Interrupt Request Register Bits </span>
<span id="t2o_68" class="t s3_68">159:128 (R/O) </span>
<span id="t2p_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2q_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2r_68" class="t s3_68">1 </span>
<span id="t2s_68" class="t s3_68">825H </span><span id="t2t_68" class="t s3_68">2085 </span><span id="t2u_68" class="t s3_68">IA32_X2APIC_IRR5 </span><span id="t2v_68" class="t s3_68">x2APIC Interrupt Request Register Bits </span>
<span id="t2w_68" class="t s3_68">191:160 (R/O) </span>
<span id="t2x_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2y_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2z_68" class="t s3_68">1 </span>
<span id="t30_68" class="t s3_68">826H </span><span id="t31_68" class="t s3_68">2086 </span><span id="t32_68" class="t s3_68">IA32_X2APIC_IRR6 </span><span id="t33_68" class="t s3_68">x2APIC Interrupt Request Register Bits </span>
<span id="t34_68" class="t s3_68">223:192 (R/O) </span>
<span id="t35_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t36_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t37_68" class="t s3_68">1 </span>
<span id="t38_68" class="t s3_68">827H </span><span id="t39_68" class="t s3_68">2087 </span><span id="t3a_68" class="t s3_68">IA32_X2APIC_IRR7 </span><span id="t3b_68" class="t s3_68">x2APIC Interrupt Request Register Bits </span>
<span id="t3c_68" class="t s3_68">255:224 (R/O) </span>
<span id="t3d_68" class="t s3_68">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t3e_68" class="t s3_68">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t3f_68" class="t s3_68">1 </span>
<span id="t3g_68" class="t s4_68">Table 2-2. </span><span id="t3h_68" class="t s4_68">IA-32 Architectural MSRs (Contd.) </span>
<span id="t3i_68" class="t s5_68">Register </span>
<span id="t3j_68" class="t s5_68">Address </span>
<span id="t3k_68" class="t s5_68">Architectural MSR Name / Bit Fields </span>
<span id="t3l_68" class="t s5_68">(Former MSR Name) </span><span id="t3m_68" class="t s5_68">MSR/Bit Description </span><span id="t3n_68" class="t s5_68">Comment </span>
<span id="t3o_68" class="t s5_68">Hex </span><span id="t3p_68" class="t s5_68">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
