# router_1x3_design_verification
This project was designed to supply data from one source to three destinations. It was built using Verilog HDL and Xilinx ISE tool.
This project includes various submodules like Register, FIFO, FSM and Synchronizer and all these submodules were verified using testbenches individually in Verilog HDL. 
Built a complete UVM environment to verify the functional correctness of the project.
Assertions were written to validate the behaviour of the design. 
