// Seed: 1111064051
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri1 id_2
);
  assign id_2 = 1;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    output tri1  id_2,
    output uwire id_3
);
  wire id_5;
  wire id_6, id_7;
  module_0(
      id_0, id_1, id_3
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4
);
  supply0 id_6 = 1;
  assign #(1'b0) id_4 = id_1;
  module_0(
      id_2, id_0, id_4
  );
endmodule
