
*** Running vivado
    with args -log topLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topLevel.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source topLevel.tcl -notrace
Command: synth_design -top topLevel -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21888 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.676 ; gain = 94.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topLevel' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel.vhd:18]
INFO: [Synth 8-3491] module 'Encryption' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:7' bound to instance 'Encrypt' of component 'Encryption' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Encryption' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regNbit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:4' bound to instance 'reg1' of component 'regNbit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:58]
INFO: [Synth 8-638] synthesizing module 'regNbit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:13]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regNbit' (1#1) [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:13]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regNbit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:4' bound to instance 'reg2' of component 'regNbit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:59]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'Hrdc' of component 'rdc_Nbits' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:61]
INFO: [Synth 8-638] synthesizing module 'rdc_Nbits' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:15]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:4' bound to instance 'bit0' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:48]
INFO: [Synth 8-638] synthesizing module 'reg_1bit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg_1bit' (2#1) [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:12]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:4' bound to instance 'biti' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:4' bound to instance 'bitEnd' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'rdc_Nbits' (3#1) [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:15]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'Vrdc' of component 'rdc_Nbits' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:62]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'VDErdc' of component 'rdc_Nbits' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:63]
WARNING: [Synth 8-614] signal 'key' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Encryption' (4#1) [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:19]
INFO: [Synth 8-3491] module 'Decryption' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:28' bound to instance 'Decrypt' of component 'Decryption' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Decryption' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:40]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regNbit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:4' bound to instance 'reg1' of component 'regNbit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:89]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regNbit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:4' bound to instance 'reg2' of component 'regNbit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:90]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'rdc_NxM' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:6' bound to instance 'keyreg' of component 'rdc_NxM' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:92]
INFO: [Synth 8-638] synthesizing module 'rdc_NxM' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:16]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 24 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regNbit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:4' bound to instance 'bit0' of component 'regNbit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:35]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regNbit' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:4' bound to instance 'bitEnd' of component 'regNbit' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:49]
WARNING: [Synth 8-3848] Net INPUT_sig[1] in module/entity rdc_NxM does not have driver. [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'rdc_NxM' (5#1) [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:16]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'Hrdc' of component 'rdc_Nbits' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:93]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'Vrdc' of component 'rdc_Nbits' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:94]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'VDErdc' of component 'rdc_Nbits' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:95]
WARNING: [Synth 8-614] signal 'key' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Decryption' (6#1) [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'topLevel' (7#1) [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.719 ; gain = 150.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.719 ; gain = 150.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.719 ; gain = 150.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'OUTPUT_sig_reg' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
WARNING: [Synth 8-327] inferring latch for variable 'output_final_reg' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.719 ; gain = 150.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     24 Bit         XORs := 2     
+---Registers : 
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regNbit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module reg_1bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rdc_Nbits 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Encryption 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
Module Decryption 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 664.340 ; gain = 308.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 664.340 ; gain = 308.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 664.852 ; gain = 309.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/Hrdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 1st driver pin 'Encrypt/Hrdc/inst[1].insti.biti/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/Hrdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 2nd driver pin 'Encrypt/Hrdc/OUTPUT_sig_reg[1]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/Hrdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 1st driver pin 'Encrypt/Hrdc/inst[0].inst0.bit0/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/Hrdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 2nd driver pin 'Encrypt/Hrdc/OUTPUT_sig_reg[0]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin HSync_int with 1st driver pin 'Encrypt/Hrdc/inst[2].instEnd.bitEnd/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin HSync_int with 2nd driver pin 'Encrypt/Hrdc/output_final_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/Vrdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 1st driver pin 'Encrypt/Vrdc/inst[1].insti.biti/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/Vrdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 2nd driver pin 'Encrypt/Vrdc/OUTPUT_sig_reg[1]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/Vrdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 1st driver pin 'Encrypt/Vrdc/inst[0].inst0.bit0/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/Vrdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 2nd driver pin 'Encrypt/Vrdc/OUTPUT_sig_reg[0]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin VSync_int with 1st driver pin 'Encrypt/Vrdc/inst[2].instEnd.bitEnd/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin VSync_int with 2nd driver pin 'Encrypt/Vrdc/output_final_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/VDErdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 1st driver pin 'Encrypt/VDErdc/inst[1].insti.biti/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/VDErdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 2nd driver pin 'Encrypt/VDErdc/OUTPUT_sig_reg[1]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/VDErdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 1st driver pin 'Encrypt/VDErdc/inst[0].inst0.bit0/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Encrypt/VDErdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 2nd driver pin 'Encrypt/VDErdc/OUTPUT_sig_reg[0]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin VDE_int with 1st driver pin 'Encrypt/VDErdc/inst[2].instEnd.bitEnd/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin VDE_int with 2nd driver pin 'Encrypt/VDErdc/output_final_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/Hrdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 1st driver pin 'Decrypt/Hrdc/inst[1].insti.biti/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/Hrdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 2nd driver pin 'Decrypt/Hrdc/OUTPUT_sig_reg[1]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/Hrdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 1st driver pin 'Decrypt/Hrdc/inst[0].inst0.bit0/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/Hrdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 2nd driver pin 'Decrypt/Hrdc/OUTPUT_sig_reg[0]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin HSync_out_OBUF with 1st driver pin 'Decrypt/Hrdc/output_final_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin HSync_out_OBUF with 2nd driver pin 'Decrypt/Hrdc/inst[2].instEnd.bitEnd/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/Vrdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 1st driver pin 'Decrypt/Vrdc/inst[1].insti.biti/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/Vrdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 2nd driver pin 'Decrypt/Vrdc/OUTPUT_sig_reg[1]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/Vrdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 1st driver pin 'Decrypt/Vrdc/inst[0].inst0.bit0/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/Vrdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 2nd driver pin 'Decrypt/Vrdc/OUTPUT_sig_reg[0]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin VSync_out_OBUF with 1st driver pin 'Decrypt/Vrdc/output_final_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin VSync_out_OBUF with 2nd driver pin 'Decrypt/Vrdc/inst[2].instEnd.bitEnd/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/VDErdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 1st driver pin 'Decrypt/VDErdc/inst[1].insti.biti/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/VDErdc/inst[1].insti.biti/OUTPUT_reg_n_0 with 2nd driver pin 'Decrypt/VDErdc/OUTPUT_sig_reg[1]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/VDErdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 1st driver pin 'Decrypt/VDErdc/inst[0].inst0.bit0/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Decrypt/VDErdc/inst[0].inst0.bit0/OUTPUT_reg_n_0 with 2nd driver pin 'Decrypt/VDErdc/OUTPUT_sig_reg[0]/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin VDE_out_OBUF with 1st driver pin 'Decrypt/VDErdc/output_final_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin VDE_out_OBUF with 2nd driver pin 'Decrypt/VDErdc/inst[2].instEnd.bitEnd/OUTPUT_reg/Q' [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd:18]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       18|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |LUT2 |    62|
|4     |LUT3 |    31|
|5     |LUT5 |    55|
|6     |FDCE |   145|
|7     |FDPE |    31|
|8     |FDRE |    66|
|9     |LD   |    18|
|10    |LDC  |    31|
|11    |IBUF |    62|
|12    |OBUF |    27|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------+------+
|      |Instance                       |Module       |Cells |
+------+-------------------------------+-------------+------+
|1     |top                            |             |   531|
|2     |  Decrypt                      |Decryption   |   100|
|3     |    Hrdc                       |rdc_Nbits_11 |     9|
|4     |      \inst[0].inst0.bit0      |reg_1bit_22  |     1|
|5     |      \inst[1].insti.biti      |reg_1bit_23  |     1|
|6     |      \inst[2].instEnd.bitEnd  |reg_1bit_24  |     1|
|7     |    VDErdc                     |rdc_Nbits_12 |    10|
|8     |      \inst[0].inst0.bit0      |reg_1bit_19  |     1|
|9     |      \inst[1].insti.biti      |reg_1bit_20  |     1|
|10    |      \inst[2].instEnd.bitEnd  |reg_1bit_21  |     1|
|11    |    Vrdc                       |rdc_Nbits_13 |     9|
|12    |      \inst[0].inst0.bit0      |reg_1bit_16  |     1|
|13    |      \inst[1].insti.biti      |reg_1bit_17  |     1|
|14    |      \inst[2].instEnd.bitEnd  |reg_1bit_18  |     1|
|15    |    reg1                       |regNbit_14   |    24|
|16    |    reg2                       |regNbit_15   |    24|
|17    |  Encrypt                      |Encryption   |   340|
|18    |    Hrdc                       |rdc_Nbits    |     9|
|19    |      \inst[0].inst0.bit0      |reg_1bit_8   |     1|
|20    |      \inst[1].insti.biti      |reg_1bit_9   |     1|
|21    |      \inst[2].instEnd.bitEnd  |reg_1bit_10  |     1|
|22    |    VDErdc                     |rdc_Nbits_0  |     9|
|23    |      \inst[0].inst0.bit0      |reg_1bit_5   |     1|
|24    |      \inst[1].insti.biti      |reg_1bit_6   |     1|
|25    |      \inst[2].instEnd.bitEnd  |reg_1bit_7   |     1|
|26    |    Vrdc                       |rdc_Nbits_1  |     9|
|27    |      \inst[0].inst0.bit0      |reg_1bit     |     1|
|28    |      \inst[1].insti.biti      |reg_1bit_3   |     1|
|29    |      \inst[2].instEnd.bitEnd  |reg_1bit_4   |     1|
|30    |    reg1                       |regNbit      |    24|
|31    |    reg2                       |regNbit_2    |    24|
+------+-------------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 664.852 ; gain = 309.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  LD => LDCE: 18 instances
  LDC => LDCE: 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 5 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 779.070 ; gain = 435.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.070 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.runs/synth_1/topLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topLevel_utilization_synth.rpt -pb topLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 15:54:35 2021...
