# Reading pref.tcl
# do trafficLight_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/trafficLight.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:45:53 on Jan 27,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/trafficLight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity trafficLight
# -- Compiling architecture behav of trafficLight
# End time: 14:45:53 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:45:54 on Jan 27,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture testbench of tb
# -- Loading entity trafficLight
# ** Warning: C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/tb.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/tb.vhd(22): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/tb.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/tb.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/tb.vhd(34): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/DigitalLogic2/Lab4wk5/tb.vhd(34): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 14:45:54 on Jan 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:45:54 on Jan 27,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb(testbench)
# Loading work.trafficlight(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 sec
restart -f
run -all
run -continue
run -30
# Unknown option: 30
# ** UI-Msg: (vsim-4005) Invalid argument '-30'.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run
restart -f
run
restart -f
run -next
run
run -all
# End time: 10:21:00 on Jan 30,2023, Elapsed time: 67:35:06
# Errors: 0, Warnings: 0
