
GB_STM32_HLW8012_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009730  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000078c  08009840  08009840  00019840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fcc  08009fcc  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  08009fcc  08009fcc  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009fcc  08009fcc  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fcc  08009fcc  00019fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009fd0  08009fd0  00019fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08009fd4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f0  200001f8  0800a1c8  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200007e8  0800a1c8  000207e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d23  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026da  00000000  00000000  00031f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  00034620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001010  00000000  00000000  000356f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001987c  00000000  00000000  00036700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b26  00000000  00000000  0004ff7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f49c  00000000  00000000  00061aa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f0f3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d78  00000000  00000000  000f0f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009828 	.word	0x08009828

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	08009828 	.word	0x08009828

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	460c      	mov	r4, r1
 8001154:	4605      	mov	r5, r0
 8001156:	4621      	mov	r1, r4
 8001158:	4628      	mov	r0, r5
 800115a:	2200      	movs	r2, #0
 800115c:	2300      	movs	r3, #0
 800115e:	f7ff fc2d 	bl	80009bc <__aeabi_dcmplt>
 8001162:	b928      	cbnz	r0, 8001170 <__aeabi_d2lz+0x20>
 8001164:	4628      	mov	r0, r5
 8001166:	4621      	mov	r1, r4
 8001168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800116c:	f000 b80a 	b.w	8001184 <__aeabi_d2ulz>
 8001170:	4628      	mov	r0, r5
 8001172:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001176:	f000 f805 	bl	8001184 <__aeabi_d2ulz>
 800117a:	4240      	negs	r0, r0
 800117c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001180:	bd38      	pop	{r3, r4, r5, pc}
 8001182:	bf00      	nop

08001184 <__aeabi_d2ulz>:
 8001184:	b5d0      	push	{r4, r6, r7, lr}
 8001186:	2200      	movs	r2, #0
 8001188:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <__aeabi_d2ulz+0x34>)
 800118a:	4606      	mov	r6, r0
 800118c:	460f      	mov	r7, r1
 800118e:	f7ff f9a3 	bl	80004d8 <__aeabi_dmul>
 8001192:	f7ff fc79 	bl	8000a88 <__aeabi_d2uiz>
 8001196:	4604      	mov	r4, r0
 8001198:	f7ff f924 	bl	80003e4 <__aeabi_ui2d>
 800119c:	2200      	movs	r2, #0
 800119e:	4b07      	ldr	r3, [pc, #28]	; (80011bc <__aeabi_d2ulz+0x38>)
 80011a0:	f7ff f99a 	bl	80004d8 <__aeabi_dmul>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4630      	mov	r0, r6
 80011aa:	4639      	mov	r1, r7
 80011ac:	f7fe ffdc 	bl	8000168 <__aeabi_dsub>
 80011b0:	f7ff fc6a 	bl	8000a88 <__aeabi_d2uiz>
 80011b4:	4621      	mov	r1, r4
 80011b6:	bdd0      	pop	{r4, r6, r7, pc}
 80011b8:	3df00000 	.word	0x3df00000
 80011bc:	41f00000 	.word	0x41f00000

080011c0 <size_of_command>:
UART_HandleTypeDef huart1;

/* USER CODE BEGIN PV */

uint16_t size_of_command( const char* gb_string)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	uint16_t counter=0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	81fb      	strh	r3, [r7, #14]
	while(*gb_string)
 80011cc:	e005      	b.n	80011da <size_of_command+0x1a>
	{
		counter = counter+1;
 80011ce:	89fb      	ldrh	r3, [r7, #14]
 80011d0:	3301      	adds	r3, #1
 80011d2:	81fb      	strh	r3, [r7, #14]
		*gb_string++;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3301      	adds	r3, #1
 80011d8:	607b      	str	r3, [r7, #4]
	while(*gb_string)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1f5      	bne.n	80011ce <size_of_command+0xe>
	}
	return counter;
 80011e2:	89fb      	ldrh	r3, [r7, #14]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr
	...

080011f0 <GB_printString1>:
void GB_printString1(const char *gb_myString)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t *)gb_myString,size_of_command(gb_myString), 100);
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff ffe1 	bl	80011c0 <size_of_command>
 80011fe:	4603      	mov	r3, r0
 8001200:	461a      	mov	r2, r3
 8001202:	2364      	movs	r3, #100	; 0x64
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	4803      	ldr	r0, [pc, #12]	; (8001214 <GB_printString1+0x24>)
 8001208:	f002 ff0d 	bl	8004026 <HAL_UART_Transmit>
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000778 	.word	0x20000778

08001218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800121e:	f000 fd17 	bl	8001c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001222:	f000 f8c3 	bl	80013ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001226:	f000 fa63 	bl	80016f0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800122a:	f000 fa37 	bl	800169c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 800122e:	f000 f931 	bl	8001494 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001232:	f000 f9b1 	bl	8001598 <MX_TIM4_Init>
  MX_I2C2_Init();
 8001236:	f000 f8ff 	bl	8001438 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_init();
 800123a:	f003 fbaf 	bl	800499c <ssd1306_init>
  ssd1306_clear(GB_SSD1306_COLOR_BLACK);
 800123e:	2000      	movs	r0, #0
 8001240:	f003 fc74 	bl	8004b2c <ssd1306_clear>
  ssd1306_update_data();
 8001244:	f003 fc1e 	bl	8004a84 <ssd1306_update_data>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);   // main channel
 8001248:	2104      	movs	r1, #4
 800124a:	4849      	ldr	r0, [pc, #292]	; (8001370 <main+0x158>)
 800124c:	f002 f982 	bl	8003554 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1);   // indirect channel
 8001250:	2100      	movs	r1, #0
 8001252:	4847      	ldr	r0, [pc, #284]	; (8001370 <main+0x158>)
 8001254:	f002 f8be 	bl	80033d4 <HAL_TIM_IC_Start>

  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);   // main channel
 8001258:	2100      	movs	r1, #0
 800125a:	4846      	ldr	r0, [pc, #280]	; (8001374 <main+0x15c>)
 800125c:	f002 f97a 	bl	8003554 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim4, TIM_CHANNEL_2);   // indirect channel
 8001260:	2104      	movs	r1, #4
 8001262:	4844      	ldr	r0, [pc, #272]	; (8001374 <main+0x15c>)
 8001264:	f002 f8b6 	bl	80033d4 <HAL_TIM_IC_Start>

  hlw8012_setResistors(CURRENT_RESISTOR, VOLTAGE_RESISTOR_UPSTREAM, VOLTAGE_RESISTOR_DOWNSTREAM);
 8001268:	f04f 0200 	mov.w	r2, #0
 800126c:	4b42      	ldr	r3, [pc, #264]	; (8001378 <main+0x160>)
 800126e:	e9cd 2300 	strd	r2, r3, [sp]
 8001272:	a33b      	add	r3, pc, #236	; (adr r3, 8001360 <main+0x148>)
 8001274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001278:	a13b      	add	r1, pc, #236	; (adr r1, 8001368 <main+0x150>)
 800127a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800127e:	f003 faf1 	bl	8004864 <hlw8012_setResistors>

  GB_printString1(" Default Current Multiplier");
 8001282:	483e      	ldr	r0, [pc, #248]	; (800137c <main+0x164>)
 8001284:	f7ff ffb4 	bl	80011f0 <GB_printString1>
  //GB_decimel1(hlw8012_getcurrent_multiplier());
  def_current_multi =hlw8012_getcurrent_multiplier();
 8001288:	f003 f838 	bl	80042fc <hlw8012_getcurrent_multiplier>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4610      	mov	r0, r2
 8001292:	4619      	mov	r1, r3
 8001294:	f7ff fc18 	bl	8000ac8 <__aeabi_d2f>
 8001298:	4603      	mov	r3, r0
 800129a:	4a39      	ldr	r2, [pc, #228]	; (8001380 <main+0x168>)
 800129c:	6013      	str	r3, [r2, #0]

  GB_printString1(" Default Voltage Multiplier");
 800129e:	4839      	ldr	r0, [pc, #228]	; (8001384 <main+0x16c>)
 80012a0:	f7ff ffa6 	bl	80011f0 <GB_printString1>
  //GB_decimel1(hlw8012_getvoltage_multiplier());
  def_voltage_multi =hlw8012_getvoltage_multiplier();
 80012a4:	f003 f836 	bl	8004314 <hlw8012_getvoltage_multiplier>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	f7ff fc0a 	bl	8000ac8 <__aeabi_d2f>
 80012b4:	4603      	mov	r3, r0
 80012b6:	4a34      	ldr	r2, [pc, #208]	; (8001388 <main+0x170>)
 80012b8:	6013      	str	r3, [r2, #0]

  GB_printString1(" Default Power Multiplier");
 80012ba:	4834      	ldr	r0, [pc, #208]	; (800138c <main+0x174>)
 80012bc:	f7ff ff98 	bl	80011f0 <GB_printString1>
  //GB_decimel1(hlw8012_getpower_multiplier());
  def_power_multi = hlw8012_getpower_multiplier();
 80012c0:	f003 f834 	bl	800432c <hlw8012_getpower_multiplier>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4610      	mov	r0, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	f7ff fbfc 	bl	8000ac8 <__aeabi_d2f>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4a2f      	ldr	r2, [pc, #188]	; (8001390 <main+0x178>)
 80012d4:	6013      	str	r3, [r2, #0]

  hlw8012_calibrate();
 80012d6:	f003 fafb 	bl	80048d0 <hlw8012_calibrate>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  ssd1306_GotoXY(0, 0);
 80012da:	2100      	movs	r1, #0
 80012dc:	2000      	movs	r0, #0
 80012de:	f003 fc0f 	bl	8004b00 <ssd1306_GotoXY>
	  		    ssd1306_print_string("Current:", GB_SSD1306_COLOR_WHITE);
 80012e2:	2101      	movs	r1, #1
 80012e4:	482b      	ldr	r0, [pc, #172]	; (8001394 <main+0x17c>)
 80012e6:	f003 fc89 	bl	8004bfc <ssd1306_print_string>
	  		    ssd1306_float(hlw8012_getcurrent(),GB_SSD1306_COLOR_WHITE);
 80012ea:	f003 f847 	bl	800437c <hlw8012_getcurrent>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2101      	movs	r1, #1
 80012f2:	4618      	mov	r0, r3
 80012f4:	f003 fc9c 	bl	8004c30 <ssd1306_float>
	  		    ssd1306_print_string(" A", GB_SSD1306_COLOR_WHITE);
 80012f8:	2101      	movs	r1, #1
 80012fa:	4827      	ldr	r0, [pc, #156]	; (8001398 <main+0x180>)
 80012fc:	f003 fc7e 	bl	8004bfc <ssd1306_print_string>
	  		    ssd1306_update_data();
 8001300:	f003 fbc0 	bl	8004a84 <ssd1306_update_data>

	  			ssd1306_GotoXY(0, 15);
 8001304:	210f      	movs	r1, #15
 8001306:	2000      	movs	r0, #0
 8001308:	f003 fbfa 	bl	8004b00 <ssd1306_GotoXY>
	  		    ssd1306_print_string("Voltage:", GB_SSD1306_COLOR_WHITE);
 800130c:	2101      	movs	r1, #1
 800130e:	4823      	ldr	r0, [pc, #140]	; (800139c <main+0x184>)
 8001310:	f003 fc74 	bl	8004bfc <ssd1306_print_string>
	  		    ssd1306_float(hlw8012_getvoltage(),GB_SSD1306_COLOR_WHITE);
 8001314:	f003 f896 	bl	8004444 <hlw8012_getvoltage>
 8001318:	4603      	mov	r3, r0
 800131a:	2101      	movs	r1, #1
 800131c:	4618      	mov	r0, r3
 800131e:	f003 fc87 	bl	8004c30 <ssd1306_float>
	  		    ssd1306_print_string(" V", GB_SSD1306_COLOR_WHITE);
 8001322:	2101      	movs	r1, #1
 8001324:	481e      	ldr	r0, [pc, #120]	; (80013a0 <main+0x188>)
 8001326:	f003 fc69 	bl	8004bfc <ssd1306_print_string>
	  			ssd1306_update_data();
 800132a:	f003 fbab 	bl	8004a84 <ssd1306_update_data>

	  			ssd1306_GotoXY(0, 24);
 800132e:	2118      	movs	r1, #24
 8001330:	2000      	movs	r0, #0
 8001332:	f003 fbe5 	bl	8004b00 <ssd1306_GotoXY>
	  			ssd1306_print_string("Power:", GB_SSD1306_COLOR_WHITE);
 8001336:	2101      	movs	r1, #1
 8001338:	481a      	ldr	r0, [pc, #104]	; (80013a4 <main+0x18c>)
 800133a:	f003 fc5f 	bl	8004bfc <ssd1306_print_string>
	  			ssd1306_float(hlw8012_getactivepower(),GB_SSD1306_COLOR_WHITE);
 800133e:	f003 f8e5 	bl	800450c <hlw8012_getactivepower>
 8001342:	4603      	mov	r3, r0
 8001344:	2101      	movs	r1, #1
 8001346:	4618      	mov	r0, r3
 8001348:	f003 fc72 	bl	8004c30 <ssd1306_float>
	  			ssd1306_print_string(" W", GB_SSD1306_COLOR_WHITE);
 800134c:	2101      	movs	r1, #1
 800134e:	4816      	ldr	r0, [pc, #88]	; (80013a8 <main+0x190>)
 8001350:	f003 fc54 	bl	8004bfc <ssd1306_print_string>
	  			ssd1306_update_data();
 8001354:	f003 fb96 	bl	8004a84 <ssd1306_update_data>
	  ssd1306_GotoXY(0, 0);
 8001358:	e7bf      	b.n	80012da <main+0xc2>
 800135a:	bf00      	nop
 800135c:	f3af 8000 	nop.w
 8001360:	00000000 	.word	0x00000000
 8001364:	4141edd8 	.word	0x4141edd8
 8001368:	d2f1a9fc 	.word	0xd2f1a9fc
 800136c:	3f50624d 	.word	0x3f50624d
 8001370:	20000730 	.word	0x20000730
 8001374:	20000694 	.word	0x20000694
 8001378:	408f4000 	.word	0x408f4000
 800137c:	08009840 	.word	0x08009840
 8001380:	20000214 	.word	0x20000214
 8001384:	0800985c 	.word	0x0800985c
 8001388:	20000218 	.word	0x20000218
 800138c:	08009878 	.word	0x08009878
 8001390:	2000021c 	.word	0x2000021c
 8001394:	08009894 	.word	0x08009894
 8001398:	080098a0 	.word	0x080098a0
 800139c:	080098a4 	.word	0x080098a4
 80013a0:	080098b0 	.word	0x080098b0
 80013a4:	080098b4 	.word	0x080098b4
 80013a8:	080098bc 	.word	0x080098bc

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b090      	sub	sp, #64	; 0x40
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 0318 	add.w	r3, r7, #24
 80013b6:	2228      	movs	r2, #40	; 0x28
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f003 fe32 	bl	8005024 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
 80013cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013ce:	2301      	movs	r3, #1
 80013d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80013d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013de:	2301      	movs	r3, #1
 80013e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e2:	2302      	movs	r3, #2
 80013e4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 80013ec:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80013f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013f2:	f107 0318 	add.w	r3, r7, #24
 80013f6:	4618      	mov	r0, r3
 80013f8:	f001 fb80 	bl	8002afc <HAL_RCC_OscConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8001402:	f000 f9bf 	bl	8001784 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001406:	230f      	movs	r3, #15
 8001408:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800140a:	2302      	movs	r3, #2
 800140c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2101      	movs	r1, #1
 800141e:	4618      	mov	r0, r3
 8001420:	f001 fdec 	bl	8002ffc <HAL_RCC_ClockConfig>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800142a:	f000 f9ab 	bl	8001784 <Error_Handler>
  }
}
 800142e:	bf00      	nop
 8001430:	3740      	adds	r7, #64	; 0x40
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <MX_I2C2_Init+0x50>)
 800143e:	4a13      	ldr	r2, [pc, #76]	; (800148c <MX_I2C2_Init+0x54>)
 8001440:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001442:	4b11      	ldr	r3, [pc, #68]	; (8001488 <MX_I2C2_Init+0x50>)
 8001444:	4a12      	ldr	r2, [pc, #72]	; (8001490 <MX_I2C2_Init+0x58>)
 8001446:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001448:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <MX_I2C2_Init+0x50>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <MX_I2C2_Init+0x50>)
 8001450:	2200      	movs	r2, #0
 8001452:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001454:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <MX_I2C2_Init+0x50>)
 8001456:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800145a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800145c:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <MX_I2C2_Init+0x50>)
 800145e:	2200      	movs	r2, #0
 8001460:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001462:	4b09      	ldr	r3, [pc, #36]	; (8001488 <MX_I2C2_Init+0x50>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <MX_I2C2_Init+0x50>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800146e:	4b06      	ldr	r3, [pc, #24]	; (8001488 <MX_I2C2_Init+0x50>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001474:	4804      	ldr	r0, [pc, #16]	; (8001488 <MX_I2C2_Init+0x50>)
 8001476:	f000 fef7 	bl	8002268 <HAL_I2C_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001480:	f000 f980 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200006dc 	.word	0x200006dc
 800148c:	40005800 	.word	0x40005800
 8001490:	000186a0 	.word	0x000186a0

08001494 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08c      	sub	sp, #48	; 0x30
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014aa:	f107 030c 	add.w	r3, r7, #12
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014c0:	4b33      	ldr	r3, [pc, #204]	; (8001590 <MX_TIM3_Init+0xfc>)
 80014c2:	4a34      	ldr	r2, [pc, #208]	; (8001594 <MX_TIM3_Init+0x100>)
 80014c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 320;
 80014c6:	4b32      	ldr	r3, [pc, #200]	; (8001590 <MX_TIM3_Init+0xfc>)
 80014c8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ce:	4b30      	ldr	r3, [pc, #192]	; (8001590 <MX_TIM3_Init+0xfc>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014d4:	4b2e      	ldr	r3, [pc, #184]	; (8001590 <MX_TIM3_Init+0xfc>)
 80014d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014dc:	4b2c      	ldr	r3, [pc, #176]	; (8001590 <MX_TIM3_Init+0xfc>)
 80014de:	2200      	movs	r2, #0
 80014e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e2:	4b2b      	ldr	r3, [pc, #172]	; (8001590 <MX_TIM3_Init+0xfc>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80014e8:	4829      	ldr	r0, [pc, #164]	; (8001590 <MX_TIM3_Init+0xfc>)
 80014ea:	f001 ff23 	bl	8003334 <HAL_TIM_IC_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80014f4:	f000 f946 	bl	8001784 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80014f8:	2304      	movs	r3, #4
 80014fa:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80014fc:	2360      	movs	r3, #96	; 0x60
 80014fe:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001500:	2302      	movs	r3, #2
 8001502:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001504:	2300      	movs	r3, #0
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800150c:	f107 031c 	add.w	r3, r7, #28
 8001510:	4619      	mov	r1, r3
 8001512:	481f      	ldr	r0, [pc, #124]	; (8001590 <MX_TIM3_Init+0xfc>)
 8001514:	f002 f9b8 	bl	8003888 <HAL_TIM_SlaveConfigSynchro>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800151e:	f000 f931 	bl	8001784 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001526:	2302      	movs	r3, #2
 8001528:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001532:	f107 030c 	add.w	r3, r7, #12
 8001536:	2200      	movs	r2, #0
 8001538:	4619      	mov	r1, r3
 800153a:	4815      	ldr	r0, [pc, #84]	; (8001590 <MX_TIM3_Init+0xfc>)
 800153c:	f002 f910 	bl	8003760 <HAL_TIM_IC_ConfigChannel>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8001546:	f000 f91d 	bl	8001784 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800154a:	2302      	movs	r3, #2
 800154c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800154e:	2301      	movs	r3, #1
 8001550:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	2204      	movs	r2, #4
 8001558:	4619      	mov	r1, r3
 800155a:	480d      	ldr	r0, [pc, #52]	; (8001590 <MX_TIM3_Init+0xfc>)
 800155c:	f002 f900 	bl	8003760 <HAL_TIM_IC_ConfigChannel>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001566:	f000 f90d 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	4619      	mov	r1, r3
 8001576:	4806      	ldr	r0, [pc, #24]	; (8001590 <MX_TIM3_Init+0xfc>)
 8001578:	f002 fcaa 	bl	8003ed0 <HAL_TIMEx_MasterConfigSynchronization>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_TIM3_Init+0xf2>
  {
    Error_Handler();
 8001582:	f000 f8ff 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001586:	bf00      	nop
 8001588:	3730      	adds	r7, #48	; 0x30
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000730 	.word	0x20000730
 8001594:	40000400 	.word	0x40000400

08001598 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08c      	sub	sp, #48	; 0x30
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800159e:	f107 031c 	add.w	r3, r7, #28
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]
 80015ac:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80015ae:	f107 030c 	add.w	r3, r7, #12
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015c4:	4b33      	ldr	r3, [pc, #204]	; (8001694 <MX_TIM4_Init+0xfc>)
 80015c6:	4a34      	ldr	r2, [pc, #208]	; (8001698 <MX_TIM4_Init+0x100>)
 80015c8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 320;
 80015ca:	4b32      	ldr	r3, [pc, #200]	; (8001694 <MX_TIM4_Init+0xfc>)
 80015cc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80015d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b30      	ldr	r3, [pc, #192]	; (8001694 <MX_TIM4_Init+0xfc>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80015d8:	4b2e      	ldr	r3, [pc, #184]	; (8001694 <MX_TIM4_Init+0xfc>)
 80015da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015de:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e0:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <MX_TIM4_Init+0xfc>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e6:	4b2b      	ldr	r3, [pc, #172]	; (8001694 <MX_TIM4_Init+0xfc>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80015ec:	4829      	ldr	r0, [pc, #164]	; (8001694 <MX_TIM4_Init+0xfc>)
 80015ee:	f001 fea1 	bl	8003334 <HAL_TIM_IC_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80015f8:	f000 f8c4 	bl	8001784 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80015fc:	2304      	movs	r3, #4
 80015fe:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001600:	2350      	movs	r3, #80	; 0x50
 8001602:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001604:	2300      	movs	r3, #0
 8001606:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001608:	2300      	movs	r3, #0
 800160a:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001610:	f107 031c 	add.w	r3, r7, #28
 8001614:	4619      	mov	r1, r3
 8001616:	481f      	ldr	r0, [pc, #124]	; (8001694 <MX_TIM4_Init+0xfc>)
 8001618:	f002 f936 	bl	8003888 <HAL_TIM_SlaveConfigSynchro>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001622:	f000 f8af 	bl	8001784 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800162a:	2301      	movs	r3, #1
 800162c:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001636:	f107 030c 	add.w	r3, r7, #12
 800163a:	2200      	movs	r2, #0
 800163c:	4619      	mov	r1, r3
 800163e:	4815      	ldr	r0, [pc, #84]	; (8001694 <MX_TIM4_Init+0xfc>)
 8001640:	f002 f88e 	bl	8003760 <HAL_TIM_IC_ConfigChannel>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 800164a:	f000 f89b 	bl	8001784 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800164e:	2302      	movs	r3, #2
 8001650:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001652:	2302      	movs	r3, #2
 8001654:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001656:	f107 030c 	add.w	r3, r7, #12
 800165a:	2204      	movs	r2, #4
 800165c:	4619      	mov	r1, r3
 800165e:	480d      	ldr	r0, [pc, #52]	; (8001694 <MX_TIM4_Init+0xfc>)
 8001660:	f002 f87e 	bl	8003760 <HAL_TIM_IC_ConfigChannel>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800166a:	f000 f88b 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001672:	2300      	movs	r3, #0
 8001674:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	4619      	mov	r1, r3
 800167a:	4806      	ldr	r0, [pc, #24]	; (8001694 <MX_TIM4_Init+0xfc>)
 800167c:	f002 fc28 	bl	8003ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_TIM4_Init+0xf2>
  {
    Error_Handler();
 8001686:	f000 f87d 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800168a:	bf00      	nop
 800168c:	3730      	adds	r7, #48	; 0x30
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000694 	.word	0x20000694
 8001698:	40000800 	.word	0x40000800

0800169c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016a2:	4a12      	ldr	r2, [pc, #72]	; (80016ec <MX_USART1_UART_Init+0x50>)
 80016a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016a6:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016c0:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016c2:	220c      	movs	r2, #12
 80016c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c6:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016cc:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016d2:	4805      	ldr	r0, [pc, #20]	; (80016e8 <MX_USART1_UART_Init+0x4c>)
 80016d4:	f002 fc5a 	bl	8003f8c <HAL_UART_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016de:	f000 f851 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000778 	.word	0x20000778
 80016ec:	40013800 	.word	0x40013800

080016f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f6:	f107 0310 	add.w	r3, r7, #16
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001704:	4b1d      	ldr	r3, [pc, #116]	; (800177c <MX_GPIO_Init+0x8c>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	4a1c      	ldr	r2, [pc, #112]	; (800177c <MX_GPIO_Init+0x8c>)
 800170a:	f043 0320 	orr.w	r3, r3, #32
 800170e:	6193      	str	r3, [r2, #24]
 8001710:	4b1a      	ldr	r3, [pc, #104]	; (800177c <MX_GPIO_Init+0x8c>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f003 0320 	and.w	r3, r3, #32
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800171c:	4b17      	ldr	r3, [pc, #92]	; (800177c <MX_GPIO_Init+0x8c>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a16      	ldr	r2, [pc, #88]	; (800177c <MX_GPIO_Init+0x8c>)
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <MX_GPIO_Init+0x8c>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0308 	and.w	r3, r3, #8
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <MX_GPIO_Init+0x8c>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a10      	ldr	r2, [pc, #64]	; (800177c <MX_GPIO_Init+0x8c>)
 800173a:	f043 0304 	orr.w	r3, r3, #4
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b0e      	ldr	r3, [pc, #56]	; (800177c <MX_GPIO_Init+0x8c>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	607b      	str	r3, [r7, #4]
 800174a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800174c:	2200      	movs	r2, #0
 800174e:	2180      	movs	r1, #128	; 0x80
 8001750:	480b      	ldr	r0, [pc, #44]	; (8001780 <MX_GPIO_Init+0x90>)
 8001752:	f000 fd71 	bl	8002238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001756:	2380      	movs	r3, #128	; 0x80
 8001758:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175a:	2301      	movs	r3, #1
 800175c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001762:	2302      	movs	r3, #2
 8001764:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001766:	f107 0310 	add.w	r3, r7, #16
 800176a:	4619      	mov	r1, r3
 800176c:	4804      	ldr	r0, [pc, #16]	; (8001780 <MX_GPIO_Init+0x90>)
 800176e:	f000 fbdf 	bl	8001f30 <HAL_GPIO_Init>

}
 8001772:	bf00      	nop
 8001774:	3720      	adds	r7, #32
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40021000 	.word	0x40021000
 8001780:	40010c00 	.word	0x40010c00

08001784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001788:	b672      	cpsid	i
}
 800178a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800178c:	e7fe      	b.n	800178c <Error_Handler+0x8>
	...

08001790 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001796:	4b15      	ldr	r3, [pc, #84]	; (80017ec <HAL_MspInit+0x5c>)
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	4a14      	ldr	r2, [pc, #80]	; (80017ec <HAL_MspInit+0x5c>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6193      	str	r3, [r2, #24]
 80017a2:	4b12      	ldr	r3, [pc, #72]	; (80017ec <HAL_MspInit+0x5c>)
 80017a4:	699b      	ldr	r3, [r3, #24]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ae:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <HAL_MspInit+0x5c>)
 80017b0:	69db      	ldr	r3, [r3, #28]
 80017b2:	4a0e      	ldr	r2, [pc, #56]	; (80017ec <HAL_MspInit+0x5c>)
 80017b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b8:	61d3      	str	r3, [r2, #28]
 80017ba:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <HAL_MspInit+0x5c>)
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017c6:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <HAL_MspInit+0x60>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	4a04      	ldr	r2, [pc, #16]	; (80017f0 <HAL_MspInit+0x60>)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e2:	bf00      	nop
 80017e4:	3714      	adds	r7, #20
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40010000 	.word	0x40010000

080017f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fc:	f107 0310 	add.w	r3, r7, #16
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a16      	ldr	r2, [pc, #88]	; (8001868 <HAL_I2C_MspInit+0x74>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d124      	bne.n	800185e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001814:	4b15      	ldr	r3, [pc, #84]	; (800186c <HAL_I2C_MspInit+0x78>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a14      	ldr	r2, [pc, #80]	; (800186c <HAL_I2C_MspInit+0x78>)
 800181a:	f043 0308 	orr.w	r3, r3, #8
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b12      	ldr	r3, [pc, #72]	; (800186c <HAL_I2C_MspInit+0x78>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0308 	and.w	r3, r3, #8
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800182c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001830:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001832:	2312      	movs	r3, #18
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001836:	2303      	movs	r3, #3
 8001838:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4619      	mov	r1, r3
 8001840:	480b      	ldr	r0, [pc, #44]	; (8001870 <HAL_I2C_MspInit+0x7c>)
 8001842:	f000 fb75 	bl	8001f30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001846:	4b09      	ldr	r3, [pc, #36]	; (800186c <HAL_I2C_MspInit+0x78>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	4a08      	ldr	r2, [pc, #32]	; (800186c <HAL_I2C_MspInit+0x78>)
 800184c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001850:	61d3      	str	r3, [r2, #28]
 8001852:	4b06      	ldr	r3, [pc, #24]	; (800186c <HAL_I2C_MspInit+0x78>)
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800185e:	bf00      	nop
 8001860:	3720      	adds	r7, #32
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40005800 	.word	0x40005800
 800186c:	40021000 	.word	0x40021000
 8001870:	40010c00 	.word	0x40010c00

08001874 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08c      	sub	sp, #48	; 0x30
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187c:	f107 031c 	add.w	r3, r7, #28
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a3b      	ldr	r2, [pc, #236]	; (800197c <HAL_TIM_IC_MspInit+0x108>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d13e      	bne.n	8001912 <HAL_TIM_IC_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001894:	4b3a      	ldr	r3, [pc, #232]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 8001896:	69db      	ldr	r3, [r3, #28]
 8001898:	4a39      	ldr	r2, [pc, #228]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 800189a:	f043 0302 	orr.w	r3, r3, #2
 800189e:	61d3      	str	r3, [r2, #28]
 80018a0:	4b37      	ldr	r3, [pc, #220]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 80018a2:	69db      	ldr	r3, [r3, #28]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	61bb      	str	r3, [r7, #24]
 80018aa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ac:	4b34      	ldr	r3, [pc, #208]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	4a33      	ldr	r2, [pc, #204]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 80018b2:	f043 0308 	orr.w	r3, r3, #8
 80018b6:	6193      	str	r3, [r2, #24]
 80018b8:	4b31      	ldr	r3, [pc, #196]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80018c4:	2320      	movs	r3, #32
 80018c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c8:	2300      	movs	r3, #0
 80018ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d0:	f107 031c 	add.w	r3, r7, #28
 80018d4:	4619      	mov	r1, r3
 80018d6:	482b      	ldr	r0, [pc, #172]	; (8001984 <HAL_TIM_IC_MspInit+0x110>)
 80018d8:	f000 fb2a 	bl	8001f30 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80018dc:	4b2a      	ldr	r3, [pc, #168]	; (8001988 <HAL_TIM_IC_MspInit+0x114>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ec:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80018f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018fa:	4a23      	ldr	r2, [pc, #140]	; (8001988 <HAL_TIM_IC_MspInit+0x114>)
 80018fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018fe:	6053      	str	r3, [r2, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001900:	2200      	movs	r2, #0
 8001902:	2100      	movs	r1, #0
 8001904:	201d      	movs	r0, #29
 8001906:	f000 fadc 	bl	8001ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800190a:	201d      	movs	r0, #29
 800190c:	f000 faf5 	bl	8001efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001910:	e030      	b.n	8001974 <HAL_TIM_IC_MspInit+0x100>
  else if(htim_ic->Instance==TIM4)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a1d      	ldr	r2, [pc, #116]	; (800198c <HAL_TIM_IC_MspInit+0x118>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d12b      	bne.n	8001974 <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800191c:	4b18      	ldr	r3, [pc, #96]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	4a17      	ldr	r2, [pc, #92]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 8001922:	f043 0304 	orr.w	r3, r3, #4
 8001926:	61d3      	str	r3, [r2, #28]
 8001928:	4b15      	ldr	r3, [pc, #84]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 800192a:	69db      	ldr	r3, [r3, #28]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	613b      	str	r3, [r7, #16]
 8001932:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	4a11      	ldr	r2, [pc, #68]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 800193a:	f043 0308 	orr.w	r3, r3, #8
 800193e:	6193      	str	r3, [r2, #24]
 8001940:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <HAL_TIM_IC_MspInit+0x10c>)
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	f003 0308 	and.w	r3, r3, #8
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800194c:	2340      	movs	r3, #64	; 0x40
 800194e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001950:	2300      	movs	r3, #0
 8001952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001958:	f107 031c 	add.w	r3, r7, #28
 800195c:	4619      	mov	r1, r3
 800195e:	4809      	ldr	r0, [pc, #36]	; (8001984 <HAL_TIM_IC_MspInit+0x110>)
 8001960:	f000 fae6 	bl	8001f30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001964:	2200      	movs	r2, #0
 8001966:	2100      	movs	r1, #0
 8001968:	201e      	movs	r0, #30
 800196a:	f000 faaa 	bl	8001ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800196e:	201e      	movs	r0, #30
 8001970:	f000 fac3 	bl	8001efa <HAL_NVIC_EnableIRQ>
}
 8001974:	bf00      	nop
 8001976:	3730      	adds	r7, #48	; 0x30
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40000400 	.word	0x40000400
 8001980:	40021000 	.word	0x40021000
 8001984:	40010c00 	.word	0x40010c00
 8001988:	40010000 	.word	0x40010000
 800198c:	40000800 	.word	0x40000800

08001990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b088      	sub	sp, #32
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 0310 	add.w	r3, r7, #16
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a1c      	ldr	r2, [pc, #112]	; (8001a1c <HAL_UART_MspInit+0x8c>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d131      	bne.n	8001a14 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019b0:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <HAL_UART_MspInit+0x90>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	4a1a      	ldr	r2, [pc, #104]	; (8001a20 <HAL_UART_MspInit+0x90>)
 80019b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019ba:	6193      	str	r3, [r2, #24]
 80019bc:	4b18      	ldr	r3, [pc, #96]	; (8001a20 <HAL_UART_MspInit+0x90>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c8:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <HAL_UART_MspInit+0x90>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	4a14      	ldr	r2, [pc, #80]	; (8001a20 <HAL_UART_MspInit+0x90>)
 80019ce:	f043 0304 	orr.w	r3, r3, #4
 80019d2:	6193      	str	r3, [r2, #24]
 80019d4:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <HAL_UART_MspInit+0x90>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f003 0304 	and.w	r3, r3, #4
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ea:	2303      	movs	r3, #3
 80019ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ee:	f107 0310 	add.w	r3, r7, #16
 80019f2:	4619      	mov	r1, r3
 80019f4:	480b      	ldr	r0, [pc, #44]	; (8001a24 <HAL_UART_MspInit+0x94>)
 80019f6:	f000 fa9b 	bl	8001f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a08:	f107 0310 	add.w	r3, r7, #16
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4805      	ldr	r0, [pc, #20]	; (8001a24 <HAL_UART_MspInit+0x94>)
 8001a10:	f000 fa8e 	bl	8001f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a14:	bf00      	nop
 8001a16:	3720      	adds	r7, #32
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40013800 	.word	0x40013800
 8001a20:	40021000 	.word	0x40021000
 8001a24:	40010800 	.word	0x40010800

08001a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <NMI_Handler+0x4>

08001a2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <HardFault_Handler+0x4>

08001a34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <MemManage_Handler+0x4>

08001a3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a3e:	e7fe      	b.n	8001a3e <BusFault_Handler+0x4>

08001a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <UsageFault_Handler+0x4>

08001a46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr

08001a5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr

08001a6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a6e:	f000 f935 	bl	8001cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
	return 1;
 8001a7a:	2301      	movs	r3, #1
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr

08001a84 <_kill>:

int _kill(int pid, int sig)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a8e:	f003 fa91 	bl	8004fb4 <__errno>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2216      	movs	r2, #22
 8001a96:	601a      	str	r2, [r3, #0]
	return -1;
 8001a98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <_exit>:

void _exit (int status)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001aac:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff ffe7 	bl	8001a84 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ab6:	e7fe      	b.n	8001ab6 <_exit+0x12>

08001ab8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
 8001ac8:	e00a      	b.n	8001ae0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001aca:	f3af 8000 	nop.w
 8001ace:	4601      	mov	r1, r0
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	1c5a      	adds	r2, r3, #1
 8001ad4:	60ba      	str	r2, [r7, #8]
 8001ad6:	b2ca      	uxtb	r2, r1
 8001ad8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	3301      	adds	r3, #1
 8001ade:	617b      	str	r3, [r7, #20]
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	dbf0      	blt.n	8001aca <_read+0x12>
	}

return len;
 8001ae8:	687b      	ldr	r3, [r7, #4]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b086      	sub	sp, #24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
 8001b02:	e009      	b.n	8001b18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	1c5a      	adds	r2, r3, #1
 8001b08:	60ba      	str	r2, [r7, #8]
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	3301      	adds	r3, #1
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	697a      	ldr	r2, [r7, #20]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	dbf1      	blt.n	8001b04 <_write+0x12>
	}
	return len;
 8001b20:	687b      	ldr	r3, [r7, #4]
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <_close>:

int _close(int file)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
	return -1;
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b50:	605a      	str	r2, [r3, #4]
	return 0;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr

08001b5e <_isatty>:

int _isatty(int file)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
	return 1;
 8001b66:	2301      	movs	r3, #1
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr

08001b72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b72:	b480      	push	{r7}
 8001b74:	b085      	sub	sp, #20
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	60f8      	str	r0, [r7, #12]
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
	return 0;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
	...

08001b8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b94:	4a14      	ldr	r2, [pc, #80]	; (8001be8 <_sbrk+0x5c>)
 8001b96:	4b15      	ldr	r3, [pc, #84]	; (8001bec <_sbrk+0x60>)
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba0:	4b13      	ldr	r3, [pc, #76]	; (8001bf0 <_sbrk+0x64>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d102      	bne.n	8001bae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <_sbrk+0x64>)
 8001baa:	4a12      	ldr	r2, [pc, #72]	; (8001bf4 <_sbrk+0x68>)
 8001bac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bae:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <_sbrk+0x64>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d207      	bcs.n	8001bcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bbc:	f003 f9fa 	bl	8004fb4 <__errno>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	220c      	movs	r2, #12
 8001bc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bca:	e009      	b.n	8001be0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bcc:	4b08      	ldr	r3, [pc, #32]	; (8001bf0 <_sbrk+0x64>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bd2:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <_sbrk+0x64>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	4a05      	ldr	r2, [pc, #20]	; (8001bf0 <_sbrk+0x64>)
 8001bdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bde:	68fb      	ldr	r3, [r7, #12]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20005000 	.word	0x20005000
 8001bec:	00000400 	.word	0x00000400
 8001bf0:	20000220 	.word	0x20000220
 8001bf4:	200007e8 	.word	0x200007e8

08001bf8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c04:	480c      	ldr	r0, [pc, #48]	; (8001c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c06:	490d      	ldr	r1, [pc, #52]	; (8001c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c08:	4a0d      	ldr	r2, [pc, #52]	; (8001c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c0c:	e002      	b.n	8001c14 <LoopCopyDataInit>

08001c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c12:	3304      	adds	r3, #4

08001c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c18:	d3f9      	bcc.n	8001c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	; (8001c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c1c:	4c0a      	ldr	r4, [pc, #40]	; (8001c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c20:	e001      	b.n	8001c26 <LoopFillZerobss>

08001c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c24:	3204      	adds	r2, #4

08001c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c28:	d3fb      	bcc.n	8001c22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c2a:	f7ff ffe5 	bl	8001bf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c2e:	f003 f9c7 	bl	8004fc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c32:	f7ff faf1 	bl	8001218 <main>
  bx lr
 8001c36:	4770      	bx	lr
  ldr r0, =_sdata
 8001c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c3c:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001c40:	08009fd4 	.word	0x08009fd4
  ldr r2, =_sbss
 8001c44:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001c48:	200007e8 	.word	0x200007e8

08001c4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c4c:	e7fe      	b.n	8001c4c <ADC1_2_IRQHandler>
	...

08001c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c54:	4b08      	ldr	r3, [pc, #32]	; (8001c78 <HAL_Init+0x28>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a07      	ldr	r2, [pc, #28]	; (8001c78 <HAL_Init+0x28>)
 8001c5a:	f043 0310 	orr.w	r3, r3, #16
 8001c5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c60:	2003      	movs	r0, #3
 8001c62:	f000 f923 	bl	8001eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c66:	200f      	movs	r0, #15
 8001c68:	f000 f808 	bl	8001c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c6c:	f7ff fd90 	bl	8001790 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40022000 	.word	0x40022000

08001c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c84:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <HAL_InitTick+0x54>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <HAL_InitTick+0x58>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f000 f93b 	bl	8001f16 <HAL_SYSTICK_Config>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e00e      	b.n	8001cc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b0f      	cmp	r3, #15
 8001cae:	d80a      	bhi.n	8001cc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb8:	f000 f903 	bl	8001ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cbc:	4a06      	ldr	r2, [pc, #24]	; (8001cd8 <HAL_InitTick+0x5c>)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e000      	b.n	8001cc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20000000 	.word	0x20000000
 8001cd4:	20000008 	.word	0x20000008
 8001cd8:	20000004 	.word	0x20000004

08001cdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce0:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_IncTick+0x1c>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <HAL_IncTick+0x20>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4413      	add	r3, r2
 8001cec:	4a03      	ldr	r2, [pc, #12]	; (8001cfc <HAL_IncTick+0x20>)
 8001cee:	6013      	str	r3, [r2, #0]
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr
 8001cf8:	20000008 	.word	0x20000008
 8001cfc:	200007bc 	.word	0x200007bc

08001d00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  return uwTick;
 8001d04:	4b02      	ldr	r3, [pc, #8]	; (8001d10 <HAL_GetTick+0x10>)
 8001d06:	681b      	ldr	r3, [r3, #0]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr
 8001d10:	200007bc 	.word	0x200007bc

08001d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d24:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d30:	4013      	ands	r3, r2
 8001d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d46:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	60d3      	str	r3, [r2, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <__NVIC_GetPriorityGrouping+0x18>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	0a1b      	lsrs	r3, r3, #8
 8001d66:	f003 0307 	and.w	r3, r3, #7
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	db0b      	blt.n	8001da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	f003 021f 	and.w	r2, r3, #31
 8001d90:	4906      	ldr	r1, [pc, #24]	; (8001dac <__NVIC_EnableIRQ+0x34>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	095b      	lsrs	r3, r3, #5
 8001d98:	2001      	movs	r0, #1
 8001d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	e000e100 	.word	0xe000e100

08001db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	6039      	str	r1, [r7, #0]
 8001dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	db0a      	blt.n	8001dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	490c      	ldr	r1, [pc, #48]	; (8001dfc <__NVIC_SetPriority+0x4c>)
 8001dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dce:	0112      	lsls	r2, r2, #4
 8001dd0:	b2d2      	uxtb	r2, r2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd8:	e00a      	b.n	8001df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	4908      	ldr	r1, [pc, #32]	; (8001e00 <__NVIC_SetPriority+0x50>)
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	3b04      	subs	r3, #4
 8001de8:	0112      	lsls	r2, r2, #4
 8001dea:	b2d2      	uxtb	r2, r2
 8001dec:	440b      	add	r3, r1
 8001dee:	761a      	strb	r2, [r3, #24]
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	e000e100 	.word	0xe000e100
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b089      	sub	sp, #36	; 0x24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f1c3 0307 	rsb	r3, r3, #7
 8001e1e:	2b04      	cmp	r3, #4
 8001e20:	bf28      	it	cs
 8001e22:	2304      	movcs	r3, #4
 8001e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	3304      	adds	r3, #4
 8001e2a:	2b06      	cmp	r3, #6
 8001e2c:	d902      	bls.n	8001e34 <NVIC_EncodePriority+0x30>
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	3b03      	subs	r3, #3
 8001e32:	e000      	b.n	8001e36 <NVIC_EncodePriority+0x32>
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e38:	f04f 32ff 	mov.w	r2, #4294967295
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	43da      	mvns	r2, r3
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	401a      	ands	r2, r3
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	fa01 f303 	lsl.w	r3, r1, r3
 8001e56:	43d9      	mvns	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e5c:	4313      	orrs	r3, r2
         );
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3724      	adds	r7, #36	; 0x24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e78:	d301      	bcc.n	8001e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e00f      	b.n	8001e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <SysTick_Config+0x40>)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3b01      	subs	r3, #1
 8001e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e86:	210f      	movs	r1, #15
 8001e88:	f04f 30ff 	mov.w	r0, #4294967295
 8001e8c:	f7ff ff90 	bl	8001db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <SysTick_Config+0x40>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e96:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <SysTick_Config+0x40>)
 8001e98:	2207      	movs	r2, #7
 8001e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	e000e010 	.word	0xe000e010

08001eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7ff ff2d 	bl	8001d14 <__NVIC_SetPriorityGrouping>
}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	4603      	mov	r3, r0
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
 8001ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ed4:	f7ff ff42 	bl	8001d5c <__NVIC_GetPriorityGrouping>
 8001ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	68b9      	ldr	r1, [r7, #8]
 8001ede:	6978      	ldr	r0, [r7, #20]
 8001ee0:	f7ff ff90 	bl	8001e04 <NVIC_EncodePriority>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eea:	4611      	mov	r1, r2
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff5f 	bl	8001db0 <__NVIC_SetPriority>
}
 8001ef2:	bf00      	nop
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	4603      	mov	r3, r0
 8001f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff35 	bl	8001d78 <__NVIC_EnableIRQ>
}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff ffa2 	bl	8001e68 <SysTick_Config>
 8001f24:	4603      	mov	r3, r0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b08b      	sub	sp, #44	; 0x2c
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f42:	e169      	b.n	8002218 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f44:	2201      	movs	r2, #1
 8001f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	69fa      	ldr	r2, [r7, #28]
 8001f54:	4013      	ands	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	f040 8158 	bne.w	8002212 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	4a9a      	ldr	r2, [pc, #616]	; (80021d0 <HAL_GPIO_Init+0x2a0>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d05e      	beq.n	800202a <HAL_GPIO_Init+0xfa>
 8001f6c:	4a98      	ldr	r2, [pc, #608]	; (80021d0 <HAL_GPIO_Init+0x2a0>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d875      	bhi.n	800205e <HAL_GPIO_Init+0x12e>
 8001f72:	4a98      	ldr	r2, [pc, #608]	; (80021d4 <HAL_GPIO_Init+0x2a4>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d058      	beq.n	800202a <HAL_GPIO_Init+0xfa>
 8001f78:	4a96      	ldr	r2, [pc, #600]	; (80021d4 <HAL_GPIO_Init+0x2a4>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d86f      	bhi.n	800205e <HAL_GPIO_Init+0x12e>
 8001f7e:	4a96      	ldr	r2, [pc, #600]	; (80021d8 <HAL_GPIO_Init+0x2a8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d052      	beq.n	800202a <HAL_GPIO_Init+0xfa>
 8001f84:	4a94      	ldr	r2, [pc, #592]	; (80021d8 <HAL_GPIO_Init+0x2a8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d869      	bhi.n	800205e <HAL_GPIO_Init+0x12e>
 8001f8a:	4a94      	ldr	r2, [pc, #592]	; (80021dc <HAL_GPIO_Init+0x2ac>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d04c      	beq.n	800202a <HAL_GPIO_Init+0xfa>
 8001f90:	4a92      	ldr	r2, [pc, #584]	; (80021dc <HAL_GPIO_Init+0x2ac>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d863      	bhi.n	800205e <HAL_GPIO_Init+0x12e>
 8001f96:	4a92      	ldr	r2, [pc, #584]	; (80021e0 <HAL_GPIO_Init+0x2b0>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d046      	beq.n	800202a <HAL_GPIO_Init+0xfa>
 8001f9c:	4a90      	ldr	r2, [pc, #576]	; (80021e0 <HAL_GPIO_Init+0x2b0>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d85d      	bhi.n	800205e <HAL_GPIO_Init+0x12e>
 8001fa2:	2b12      	cmp	r3, #18
 8001fa4:	d82a      	bhi.n	8001ffc <HAL_GPIO_Init+0xcc>
 8001fa6:	2b12      	cmp	r3, #18
 8001fa8:	d859      	bhi.n	800205e <HAL_GPIO_Init+0x12e>
 8001faa:	a201      	add	r2, pc, #4	; (adr r2, 8001fb0 <HAL_GPIO_Init+0x80>)
 8001fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fb0:	0800202b 	.word	0x0800202b
 8001fb4:	08002005 	.word	0x08002005
 8001fb8:	08002017 	.word	0x08002017
 8001fbc:	08002059 	.word	0x08002059
 8001fc0:	0800205f 	.word	0x0800205f
 8001fc4:	0800205f 	.word	0x0800205f
 8001fc8:	0800205f 	.word	0x0800205f
 8001fcc:	0800205f 	.word	0x0800205f
 8001fd0:	0800205f 	.word	0x0800205f
 8001fd4:	0800205f 	.word	0x0800205f
 8001fd8:	0800205f 	.word	0x0800205f
 8001fdc:	0800205f 	.word	0x0800205f
 8001fe0:	0800205f 	.word	0x0800205f
 8001fe4:	0800205f 	.word	0x0800205f
 8001fe8:	0800205f 	.word	0x0800205f
 8001fec:	0800205f 	.word	0x0800205f
 8001ff0:	0800205f 	.word	0x0800205f
 8001ff4:	0800200d 	.word	0x0800200d
 8001ff8:	08002021 	.word	0x08002021
 8001ffc:	4a79      	ldr	r2, [pc, #484]	; (80021e4 <HAL_GPIO_Init+0x2b4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d013      	beq.n	800202a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002002:	e02c      	b.n	800205e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	623b      	str	r3, [r7, #32]
          break;
 800200a:	e029      	b.n	8002060 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	3304      	adds	r3, #4
 8002012:	623b      	str	r3, [r7, #32]
          break;
 8002014:	e024      	b.n	8002060 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	3308      	adds	r3, #8
 800201c:	623b      	str	r3, [r7, #32]
          break;
 800201e:	e01f      	b.n	8002060 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	330c      	adds	r3, #12
 8002026:	623b      	str	r3, [r7, #32]
          break;
 8002028:	e01a      	b.n	8002060 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d102      	bne.n	8002038 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002032:	2304      	movs	r3, #4
 8002034:	623b      	str	r3, [r7, #32]
          break;
 8002036:	e013      	b.n	8002060 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d105      	bne.n	800204c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002040:	2308      	movs	r3, #8
 8002042:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	69fa      	ldr	r2, [r7, #28]
 8002048:	611a      	str	r2, [r3, #16]
          break;
 800204a:	e009      	b.n	8002060 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800204c:	2308      	movs	r3, #8
 800204e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	69fa      	ldr	r2, [r7, #28]
 8002054:	615a      	str	r2, [r3, #20]
          break;
 8002056:	e003      	b.n	8002060 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002058:	2300      	movs	r3, #0
 800205a:	623b      	str	r3, [r7, #32]
          break;
 800205c:	e000      	b.n	8002060 <HAL_GPIO_Init+0x130>
          break;
 800205e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	2bff      	cmp	r3, #255	; 0xff
 8002064:	d801      	bhi.n	800206a <HAL_GPIO_Init+0x13a>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	e001      	b.n	800206e <HAL_GPIO_Init+0x13e>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3304      	adds	r3, #4
 800206e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	2bff      	cmp	r3, #255	; 0xff
 8002074:	d802      	bhi.n	800207c <HAL_GPIO_Init+0x14c>
 8002076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	e002      	b.n	8002082 <HAL_GPIO_Init+0x152>
 800207c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207e:	3b08      	subs	r3, #8
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	210f      	movs	r1, #15
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	fa01 f303 	lsl.w	r3, r1, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	401a      	ands	r2, r3
 8002094:	6a39      	ldr	r1, [r7, #32]
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	fa01 f303 	lsl.w	r3, r1, r3
 800209c:	431a      	orrs	r2, r3
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	f000 80b1 	beq.w	8002212 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020b0:	4b4d      	ldr	r3, [pc, #308]	; (80021e8 <HAL_GPIO_Init+0x2b8>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	4a4c      	ldr	r2, [pc, #304]	; (80021e8 <HAL_GPIO_Init+0x2b8>)
 80020b6:	f043 0301 	orr.w	r3, r3, #1
 80020ba:	6193      	str	r3, [r2, #24]
 80020bc:	4b4a      	ldr	r3, [pc, #296]	; (80021e8 <HAL_GPIO_Init+0x2b8>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020c8:	4a48      	ldr	r2, [pc, #288]	; (80021ec <HAL_GPIO_Init+0x2bc>)
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	089b      	lsrs	r3, r3, #2
 80020ce:	3302      	adds	r3, #2
 80020d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d8:	f003 0303 	and.w	r3, r3, #3
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	220f      	movs	r2, #15
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	43db      	mvns	r3, r3
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	4013      	ands	r3, r2
 80020ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a40      	ldr	r2, [pc, #256]	; (80021f0 <HAL_GPIO_Init+0x2c0>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d013      	beq.n	800211c <HAL_GPIO_Init+0x1ec>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a3f      	ldr	r2, [pc, #252]	; (80021f4 <HAL_GPIO_Init+0x2c4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d00d      	beq.n	8002118 <HAL_GPIO_Init+0x1e8>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a3e      	ldr	r2, [pc, #248]	; (80021f8 <HAL_GPIO_Init+0x2c8>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d007      	beq.n	8002114 <HAL_GPIO_Init+0x1e4>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a3d      	ldr	r2, [pc, #244]	; (80021fc <HAL_GPIO_Init+0x2cc>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d101      	bne.n	8002110 <HAL_GPIO_Init+0x1e0>
 800210c:	2303      	movs	r3, #3
 800210e:	e006      	b.n	800211e <HAL_GPIO_Init+0x1ee>
 8002110:	2304      	movs	r3, #4
 8002112:	e004      	b.n	800211e <HAL_GPIO_Init+0x1ee>
 8002114:	2302      	movs	r3, #2
 8002116:	e002      	b.n	800211e <HAL_GPIO_Init+0x1ee>
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <HAL_GPIO_Init+0x1ee>
 800211c:	2300      	movs	r3, #0
 800211e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002120:	f002 0203 	and.w	r2, r2, #3
 8002124:	0092      	lsls	r2, r2, #2
 8002126:	4093      	lsls	r3, r2
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4313      	orrs	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800212e:	492f      	ldr	r1, [pc, #188]	; (80021ec <HAL_GPIO_Init+0x2bc>)
 8002130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002132:	089b      	lsrs	r3, r3, #2
 8002134:	3302      	adds	r3, #2
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d006      	beq.n	8002156 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002148:	4b2d      	ldr	r3, [pc, #180]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	492c      	ldr	r1, [pc, #176]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
 8002154:	e006      	b.n	8002164 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002156:	4b2a      	ldr	r3, [pc, #168]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	43db      	mvns	r3, r3
 800215e:	4928      	ldr	r1, [pc, #160]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 8002160:	4013      	ands	r3, r2
 8002162:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d006      	beq.n	800217e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002170:	4b23      	ldr	r3, [pc, #140]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 8002172:	685a      	ldr	r2, [r3, #4]
 8002174:	4922      	ldr	r1, [pc, #136]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	4313      	orrs	r3, r2
 800217a:	604b      	str	r3, [r1, #4]
 800217c:	e006      	b.n	800218c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800217e:	4b20      	ldr	r3, [pc, #128]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	43db      	mvns	r3, r3
 8002186:	491e      	ldr	r1, [pc, #120]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 8002188:	4013      	ands	r3, r2
 800218a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d006      	beq.n	80021a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002198:	4b19      	ldr	r3, [pc, #100]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	4918      	ldr	r1, [pc, #96]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	608b      	str	r3, [r1, #8]
 80021a4:	e006      	b.n	80021b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021a6:	4b16      	ldr	r3, [pc, #88]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	43db      	mvns	r3, r3
 80021ae:	4914      	ldr	r1, [pc, #80]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 80021b0:	4013      	ands	r3, r2
 80021b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d021      	beq.n	8002204 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021c0:	4b0f      	ldr	r3, [pc, #60]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	490e      	ldr	r1, [pc, #56]	; (8002200 <HAL_GPIO_Init+0x2d0>)
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	60cb      	str	r3, [r1, #12]
 80021cc:	e021      	b.n	8002212 <HAL_GPIO_Init+0x2e2>
 80021ce:	bf00      	nop
 80021d0:	10320000 	.word	0x10320000
 80021d4:	10310000 	.word	0x10310000
 80021d8:	10220000 	.word	0x10220000
 80021dc:	10210000 	.word	0x10210000
 80021e0:	10120000 	.word	0x10120000
 80021e4:	10110000 	.word	0x10110000
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40010000 	.word	0x40010000
 80021f0:	40010800 	.word	0x40010800
 80021f4:	40010c00 	.word	0x40010c00
 80021f8:	40011000 	.word	0x40011000
 80021fc:	40011400 	.word	0x40011400
 8002200:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002204:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <HAL_GPIO_Init+0x304>)
 8002206:	68da      	ldr	r2, [r3, #12]
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	43db      	mvns	r3, r3
 800220c:	4909      	ldr	r1, [pc, #36]	; (8002234 <HAL_GPIO_Init+0x304>)
 800220e:	4013      	ands	r3, r2
 8002210:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	3301      	adds	r3, #1
 8002216:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221e:	fa22 f303 	lsr.w	r3, r2, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	f47f ae8e 	bne.w	8001f44 <HAL_GPIO_Init+0x14>
  }
}
 8002228:	bf00      	nop
 800222a:	bf00      	nop
 800222c:	372c      	adds	r7, #44	; 0x2c
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr
 8002234:	40010400 	.word	0x40010400

08002238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	460b      	mov	r3, r1
 8002242:	807b      	strh	r3, [r7, #2]
 8002244:	4613      	mov	r3, r2
 8002246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002248:	787b      	ldrb	r3, [r7, #1]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800224e:	887a      	ldrh	r2, [r7, #2]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002254:	e003      	b.n	800225e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002256:	887b      	ldrh	r3, [r7, #2]
 8002258:	041a      	lsls	r2, r3, #16
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	611a      	str	r2, [r3, #16]
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr

08002268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e12b      	b.n	80024d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d106      	bne.n	8002294 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff fab0 	bl	80017f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2224      	movs	r2, #36	; 0x24
 8002298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f022 0201 	bic.w	r2, r2, #1
 80022aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022cc:	f000 ffec 	bl	80032a8 <HAL_RCC_GetPCLK1Freq>
 80022d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	4a81      	ldr	r2, [pc, #516]	; (80024dc <HAL_I2C_Init+0x274>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d807      	bhi.n	80022ec <HAL_I2C_Init+0x84>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	4a80      	ldr	r2, [pc, #512]	; (80024e0 <HAL_I2C_Init+0x278>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	bf94      	ite	ls
 80022e4:	2301      	movls	r3, #1
 80022e6:	2300      	movhi	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	e006      	b.n	80022fa <HAL_I2C_Init+0x92>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4a7d      	ldr	r2, [pc, #500]	; (80024e4 <HAL_I2C_Init+0x27c>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	bf94      	ite	ls
 80022f4:	2301      	movls	r3, #1
 80022f6:	2300      	movhi	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e0e7      	b.n	80024d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4a78      	ldr	r2, [pc, #480]	; (80024e8 <HAL_I2C_Init+0x280>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	0c9b      	lsrs	r3, r3, #18
 800230c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	430a      	orrs	r2, r1
 8002320:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4a6a      	ldr	r2, [pc, #424]	; (80024dc <HAL_I2C_Init+0x274>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d802      	bhi.n	800233c <HAL_I2C_Init+0xd4>
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	3301      	adds	r3, #1
 800233a:	e009      	b.n	8002350 <HAL_I2C_Init+0xe8>
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002342:	fb02 f303 	mul.w	r3, r2, r3
 8002346:	4a69      	ldr	r2, [pc, #420]	; (80024ec <HAL_I2C_Init+0x284>)
 8002348:	fba2 2303 	umull	r2, r3, r2, r3
 800234c:	099b      	lsrs	r3, r3, #6
 800234e:	3301      	adds	r3, #1
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	430b      	orrs	r3, r1
 8002356:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002362:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	495c      	ldr	r1, [pc, #368]	; (80024dc <HAL_I2C_Init+0x274>)
 800236c:	428b      	cmp	r3, r1
 800236e:	d819      	bhi.n	80023a4 <HAL_I2C_Init+0x13c>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	1e59      	subs	r1, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	fbb1 f3f3 	udiv	r3, r1, r3
 800237e:	1c59      	adds	r1, r3, #1
 8002380:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002384:	400b      	ands	r3, r1
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <HAL_I2C_Init+0x138>
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	1e59      	subs	r1, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fbb1 f3f3 	udiv	r3, r1, r3
 8002398:	3301      	adds	r3, #1
 800239a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800239e:	e051      	b.n	8002444 <HAL_I2C_Init+0x1dc>
 80023a0:	2304      	movs	r3, #4
 80023a2:	e04f      	b.n	8002444 <HAL_I2C_Init+0x1dc>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d111      	bne.n	80023d0 <HAL_I2C_Init+0x168>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	1e58      	subs	r0, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6859      	ldr	r1, [r3, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	440b      	add	r3, r1
 80023ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80023be:	3301      	adds	r3, #1
 80023c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	bf0c      	ite	eq
 80023c8:	2301      	moveq	r3, #1
 80023ca:	2300      	movne	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	e012      	b.n	80023f6 <HAL_I2C_Init+0x18e>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	1e58      	subs	r0, r3, #1
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6859      	ldr	r1, [r3, #4]
 80023d8:	460b      	mov	r3, r1
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	0099      	lsls	r1, r3, #2
 80023e0:	440b      	add	r3, r1
 80023e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023e6:	3301      	adds	r3, #1
 80023e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	bf0c      	ite	eq
 80023f0:	2301      	moveq	r3, #1
 80023f2:	2300      	movne	r3, #0
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <HAL_I2C_Init+0x196>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e022      	b.n	8002444 <HAL_I2C_Init+0x1dc>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d10e      	bne.n	8002424 <HAL_I2C_Init+0x1bc>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	1e58      	subs	r0, r3, #1
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6859      	ldr	r1, [r3, #4]
 800240e:	460b      	mov	r3, r1
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	440b      	add	r3, r1
 8002414:	fbb0 f3f3 	udiv	r3, r0, r3
 8002418:	3301      	adds	r3, #1
 800241a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002422:	e00f      	b.n	8002444 <HAL_I2C_Init+0x1dc>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	1e58      	subs	r0, r3, #1
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6859      	ldr	r1, [r3, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	0099      	lsls	r1, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	fbb0 f3f3 	udiv	r3, r0, r3
 800243a:	3301      	adds	r3, #1
 800243c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002440:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	6809      	ldr	r1, [r1, #0]
 8002448:	4313      	orrs	r3, r2
 800244a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	69da      	ldr	r2, [r3, #28]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002472:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6911      	ldr	r1, [r2, #16]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	68d2      	ldr	r2, [r2, #12]
 800247e:	4311      	orrs	r1, r2
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	430b      	orrs	r3, r1
 8002486:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	695a      	ldr	r2, [r3, #20]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	430a      	orrs	r2, r1
 80024a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0201 	orr.w	r2, r2, #1
 80024b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2220      	movs	r2, #32
 80024be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	000186a0 	.word	0x000186a0
 80024e0:	001e847f 	.word	0x001e847f
 80024e4:	003d08ff 	.word	0x003d08ff
 80024e8:	431bde83 	.word	0x431bde83
 80024ec:	10624dd3 	.word	0x10624dd3

080024f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b088      	sub	sp, #32
 80024f4:	af02      	add	r7, sp, #8
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	607a      	str	r2, [r7, #4]
 80024fa:	461a      	mov	r2, r3
 80024fc:	460b      	mov	r3, r1
 80024fe:	817b      	strh	r3, [r7, #10]
 8002500:	4613      	mov	r3, r2
 8002502:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002504:	f7ff fbfc 	bl	8001d00 <HAL_GetTick>
 8002508:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b20      	cmp	r3, #32
 8002514:	f040 80e0 	bne.w	80026d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	2319      	movs	r3, #25
 800251e:	2201      	movs	r2, #1
 8002520:	4970      	ldr	r1, [pc, #448]	; (80026e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002522:	68f8      	ldr	r0, [r7, #12]
 8002524:	f000 f964 	bl	80027f0 <I2C_WaitOnFlagUntilTimeout>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800252e:	2302      	movs	r3, #2
 8002530:	e0d3      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002538:	2b01      	cmp	r3, #1
 800253a:	d101      	bne.n	8002540 <HAL_I2C_Master_Transmit+0x50>
 800253c:	2302      	movs	r3, #2
 800253e:	e0cc      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b01      	cmp	r3, #1
 8002554:	d007      	beq.n	8002566 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f042 0201 	orr.w	r2, r2, #1
 8002564:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002574:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2221      	movs	r2, #33	; 0x21
 800257a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2210      	movs	r2, #16
 8002582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	893a      	ldrh	r2, [r7, #8]
 8002596:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800259c:	b29a      	uxth	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	4a50      	ldr	r2, [pc, #320]	; (80026e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80025a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025a8:	8979      	ldrh	r1, [r7, #10]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	6a3a      	ldr	r2, [r7, #32]
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 f89c 	bl	80026ec <I2C_MasterRequestWrite>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e08d      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025d4:	e066      	b.n	80026a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	6a39      	ldr	r1, [r7, #32]
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f000 f9de 	bl	800299c <I2C_WaitOnTXEFlagUntilTimeout>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00d      	beq.n	8002602 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	d107      	bne.n	80025fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e06b      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002606:	781a      	ldrb	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002612:	1c5a      	adds	r2, r3, #1
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261c:	b29b      	uxth	r3, r3
 800261e:	3b01      	subs	r3, #1
 8002620:	b29a      	uxth	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800262a:	3b01      	subs	r3, #1
 800262c:	b29a      	uxth	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	695b      	ldr	r3, [r3, #20]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b04      	cmp	r3, #4
 800263e:	d11b      	bne.n	8002678 <HAL_I2C_Master_Transmit+0x188>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002644:	2b00      	cmp	r3, #0
 8002646:	d017      	beq.n	8002678 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264c:	781a      	ldrb	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002658:	1c5a      	adds	r2, r3, #1
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002662:	b29b      	uxth	r3, r3
 8002664:	3b01      	subs	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002670:	3b01      	subs	r3, #1
 8002672:	b29a      	uxth	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	6a39      	ldr	r1, [r7, #32]
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 f9ce 	bl	8002a1e <I2C_WaitOnBTFFlagUntilTimeout>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00d      	beq.n	80026a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268c:	2b04      	cmp	r3, #4
 800268e:	d107      	bne.n	80026a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800269e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e01a      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d194      	bne.n	80025d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2220      	movs	r2, #32
 80026c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	e000      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026d8:	2302      	movs	r3, #2
  }
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3718      	adds	r7, #24
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	00100002 	.word	0x00100002
 80026e8:	ffff0000 	.word	0xffff0000

080026ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b088      	sub	sp, #32
 80026f0:	af02      	add	r7, sp, #8
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	603b      	str	r3, [r7, #0]
 80026f8:	460b      	mov	r3, r1
 80026fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002700:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	2b08      	cmp	r3, #8
 8002706:	d006      	beq.n	8002716 <I2C_MasterRequestWrite+0x2a>
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d003      	beq.n	8002716 <I2C_MasterRequestWrite+0x2a>
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002714:	d108      	bne.n	8002728 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	e00b      	b.n	8002740 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272c:	2b12      	cmp	r3, #18
 800272e:	d107      	bne.n	8002740 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800273e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 f84f 	bl	80027f0 <I2C_WaitOnFlagUntilTimeout>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00d      	beq.n	8002774 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002762:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002766:	d103      	bne.n	8002770 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800276e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e035      	b.n	80027e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800277c:	d108      	bne.n	8002790 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800277e:	897b      	ldrh	r3, [r7, #10]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	461a      	mov	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800278c:	611a      	str	r2, [r3, #16]
 800278e:	e01b      	b.n	80027c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002790:	897b      	ldrh	r3, [r7, #10]
 8002792:	11db      	asrs	r3, r3, #7
 8002794:	b2db      	uxtb	r3, r3
 8002796:	f003 0306 	and.w	r3, r3, #6
 800279a:	b2db      	uxtb	r3, r3
 800279c:	f063 030f 	orn	r3, r3, #15
 80027a0:	b2da      	uxtb	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	490e      	ldr	r1, [pc, #56]	; (80027e8 <I2C_MasterRequestWrite+0xfc>)
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 f875 	bl	800289e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e010      	b.n	80027e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027be:	897b      	ldrh	r3, [r7, #10]
 80027c0:	b2da      	uxtb	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	4907      	ldr	r1, [pc, #28]	; (80027ec <I2C_MasterRequestWrite+0x100>)
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f865 	bl	800289e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e000      	b.n	80027e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	00010008 	.word	0x00010008
 80027ec:	00010002 	.word	0x00010002

080027f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	603b      	str	r3, [r7, #0]
 80027fc:	4613      	mov	r3, r2
 80027fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002800:	e025      	b.n	800284e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002808:	d021      	beq.n	800284e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800280a:	f7ff fa79 	bl	8001d00 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	d302      	bcc.n	8002820 <I2C_WaitOnFlagUntilTimeout+0x30>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d116      	bne.n	800284e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2220      	movs	r2, #32
 800282a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	f043 0220 	orr.w	r2, r3, #32
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e023      	b.n	8002896 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	0c1b      	lsrs	r3, r3, #16
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b01      	cmp	r3, #1
 8002856:	d10d      	bne.n	8002874 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	43da      	mvns	r2, r3
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4013      	ands	r3, r2
 8002864:	b29b      	uxth	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	bf0c      	ite	eq
 800286a:	2301      	moveq	r3, #1
 800286c:	2300      	movne	r3, #0
 800286e:	b2db      	uxtb	r3, r3
 8002870:	461a      	mov	r2, r3
 8002872:	e00c      	b.n	800288e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	43da      	mvns	r2, r3
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	4013      	ands	r3, r2
 8002880:	b29b      	uxth	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	bf0c      	ite	eq
 8002886:	2301      	moveq	r3, #1
 8002888:	2300      	movne	r3, #0
 800288a:	b2db      	uxtb	r3, r3
 800288c:	461a      	mov	r2, r3
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	429a      	cmp	r2, r3
 8002892:	d0b6      	beq.n	8002802 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b084      	sub	sp, #16
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	60f8      	str	r0, [r7, #12]
 80028a6:	60b9      	str	r1, [r7, #8]
 80028a8:	607a      	str	r2, [r7, #4]
 80028aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028ac:	e051      	b.n	8002952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028bc:	d123      	bne.n	8002906 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80028d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2220      	movs	r2, #32
 80028e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f2:	f043 0204 	orr.w	r2, r3, #4
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e046      	b.n	8002994 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800290c:	d021      	beq.n	8002952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800290e:	f7ff f9f7 	bl	8001d00 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	429a      	cmp	r2, r3
 800291c:	d302      	bcc.n	8002924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d116      	bne.n	8002952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2220      	movs	r2, #32
 800292e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f043 0220 	orr.w	r2, r3, #32
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e020      	b.n	8002994 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	0c1b      	lsrs	r3, r3, #16
 8002956:	b2db      	uxtb	r3, r3
 8002958:	2b01      	cmp	r3, #1
 800295a:	d10c      	bne.n	8002976 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	43da      	mvns	r2, r3
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	4013      	ands	r3, r2
 8002968:	b29b      	uxth	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	bf14      	ite	ne
 800296e:	2301      	movne	r3, #1
 8002970:	2300      	moveq	r3, #0
 8002972:	b2db      	uxtb	r3, r3
 8002974:	e00b      	b.n	800298e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	43da      	mvns	r2, r3
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	4013      	ands	r3, r2
 8002982:	b29b      	uxth	r3, r3
 8002984:	2b00      	cmp	r3, #0
 8002986:	bf14      	ite	ne
 8002988:	2301      	movne	r3, #1
 800298a:	2300      	moveq	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d18d      	bne.n	80028ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029a8:	e02d      	b.n	8002a06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f000 f878 	bl	8002aa0 <I2C_IsAcknowledgeFailed>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e02d      	b.n	8002a16 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c0:	d021      	beq.n	8002a06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c2:	f7ff f99d 	bl	8001d00 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	68ba      	ldr	r2, [r7, #8]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d302      	bcc.n	80029d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d116      	bne.n	8002a06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2220      	movs	r2, #32
 80029e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	f043 0220 	orr.w	r2, r3, #32
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e007      	b.n	8002a16 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	695b      	ldr	r3, [r3, #20]
 8002a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a10:	2b80      	cmp	r3, #128	; 0x80
 8002a12:	d1ca      	bne.n	80029aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b084      	sub	sp, #16
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a2a:	e02d      	b.n	8002a88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f837 	bl	8002aa0 <I2C_IsAcknowledgeFailed>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e02d      	b.n	8002a98 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a42:	d021      	beq.n	8002a88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a44:	f7ff f95c 	bl	8001d00 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d302      	bcc.n	8002a5a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d116      	bne.n	8002a88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2220      	movs	r2, #32
 8002a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	f043 0220 	orr.w	r2, r3, #32
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e007      	b.n	8002a98 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	d1ca      	bne.n	8002a2c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ab2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ab6:	d11b      	bne.n	8002af0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ac0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	f043 0204 	orr.w	r2, r3, #4
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e000      	b.n	8002af2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bc80      	pop	{r7}
 8002afa:	4770      	bx	lr

08002afc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e26c      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 8087 	beq.w	8002c2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b1c:	4b92      	ldr	r3, [pc, #584]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f003 030c 	and.w	r3, r3, #12
 8002b24:	2b04      	cmp	r3, #4
 8002b26:	d00c      	beq.n	8002b42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b28:	4b8f      	ldr	r3, [pc, #572]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 030c 	and.w	r3, r3, #12
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d112      	bne.n	8002b5a <HAL_RCC_OscConfig+0x5e>
 8002b34:	4b8c      	ldr	r3, [pc, #560]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b40:	d10b      	bne.n	8002b5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b42:	4b89      	ldr	r3, [pc, #548]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d06c      	beq.n	8002c28 <HAL_RCC_OscConfig+0x12c>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d168      	bne.n	8002c28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e246      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b62:	d106      	bne.n	8002b72 <HAL_RCC_OscConfig+0x76>
 8002b64:	4b80      	ldr	r3, [pc, #512]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a7f      	ldr	r2, [pc, #508]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b6e:	6013      	str	r3, [r2, #0]
 8002b70:	e02e      	b.n	8002bd0 <HAL_RCC_OscConfig+0xd4>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10c      	bne.n	8002b94 <HAL_RCC_OscConfig+0x98>
 8002b7a:	4b7b      	ldr	r3, [pc, #492]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a7a      	ldr	r2, [pc, #488]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	4b78      	ldr	r3, [pc, #480]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a77      	ldr	r2, [pc, #476]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	e01d      	b.n	8002bd0 <HAL_RCC_OscConfig+0xd4>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b9c:	d10c      	bne.n	8002bb8 <HAL_RCC_OscConfig+0xbc>
 8002b9e:	4b72      	ldr	r3, [pc, #456]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a71      	ldr	r2, [pc, #452]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002ba4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	4b6f      	ldr	r3, [pc, #444]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a6e      	ldr	r2, [pc, #440]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb4:	6013      	str	r3, [r2, #0]
 8002bb6:	e00b      	b.n	8002bd0 <HAL_RCC_OscConfig+0xd4>
 8002bb8:	4b6b      	ldr	r3, [pc, #428]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a6a      	ldr	r2, [pc, #424]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002bbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bc2:	6013      	str	r3, [r2, #0]
 8002bc4:	4b68      	ldr	r3, [pc, #416]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a67      	ldr	r2, [pc, #412]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002bca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d013      	beq.n	8002c00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd8:	f7ff f892 	bl	8001d00 <HAL_GetTick>
 8002bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be0:	f7ff f88e 	bl	8001d00 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b64      	cmp	r3, #100	; 0x64
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e1fa      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf2:	4b5d      	ldr	r3, [pc, #372]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0f0      	beq.n	8002be0 <HAL_RCC_OscConfig+0xe4>
 8002bfe:	e014      	b.n	8002c2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c00:	f7ff f87e 	bl	8001d00 <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c08:	f7ff f87a 	bl	8001d00 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b64      	cmp	r3, #100	; 0x64
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e1e6      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c1a:	4b53      	ldr	r3, [pc, #332]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f0      	bne.n	8002c08 <HAL_RCC_OscConfig+0x10c>
 8002c26:	e000      	b.n	8002c2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d063      	beq.n	8002cfe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c36:	4b4c      	ldr	r3, [pc, #304]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f003 030c 	and.w	r3, r3, #12
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00b      	beq.n	8002c5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c42:	4b49      	ldr	r3, [pc, #292]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f003 030c 	and.w	r3, r3, #12
 8002c4a:	2b08      	cmp	r3, #8
 8002c4c:	d11c      	bne.n	8002c88 <HAL_RCC_OscConfig+0x18c>
 8002c4e:	4b46      	ldr	r3, [pc, #280]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d116      	bne.n	8002c88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c5a:	4b43      	ldr	r3, [pc, #268]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d005      	beq.n	8002c72 <HAL_RCC_OscConfig+0x176>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d001      	beq.n	8002c72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e1ba      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c72:	4b3d      	ldr	r3, [pc, #244]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4939      	ldr	r1, [pc, #228]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c86:	e03a      	b.n	8002cfe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d020      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c90:	4b36      	ldr	r3, [pc, #216]	; (8002d6c <HAL_RCC_OscConfig+0x270>)
 8002c92:	2201      	movs	r2, #1
 8002c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c96:	f7ff f833 	bl	8001d00 <HAL_GetTick>
 8002c9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c9c:	e008      	b.n	8002cb0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c9e:	f7ff f82f 	bl	8001d00 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e19b      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb0:	4b2d      	ldr	r3, [pc, #180]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0302 	and.w	r3, r3, #2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0f0      	beq.n	8002c9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cbc:	4b2a      	ldr	r3, [pc, #168]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	00db      	lsls	r3, r3, #3
 8002cca:	4927      	ldr	r1, [pc, #156]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	600b      	str	r3, [r1, #0]
 8002cd0:	e015      	b.n	8002cfe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cd2:	4b26      	ldr	r3, [pc, #152]	; (8002d6c <HAL_RCC_OscConfig+0x270>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd8:	f7ff f812 	bl	8001d00 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce0:	f7ff f80e 	bl	8001d00 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e17a      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cf2:	4b1d      	ldr	r3, [pc, #116]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f0      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0308 	and.w	r3, r3, #8
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d03a      	beq.n	8002d80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d019      	beq.n	8002d46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d12:	4b17      	ldr	r3, [pc, #92]	; (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002d14:	2201      	movs	r2, #1
 8002d16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d18:	f7fe fff2 	bl	8001d00 <HAL_GetTick>
 8002d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d20:	f7fe ffee 	bl	8001d00 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e15a      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d32:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <HAL_RCC_OscConfig+0x26c>)
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d0f0      	beq.n	8002d20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d3e:	2001      	movs	r0, #1
 8002d40:	f000 fada 	bl	80032f8 <RCC_Delay>
 8002d44:	e01c      	b.n	8002d80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d46:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d4c:	f7fe ffd8 	bl	8001d00 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d52:	e00f      	b.n	8002d74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d54:	f7fe ffd4 	bl	8001d00 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d908      	bls.n	8002d74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e140      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	42420000 	.word	0x42420000
 8002d70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d74:	4b9e      	ldr	r3, [pc, #632]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1e9      	bne.n	8002d54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	f000 80a6 	beq.w	8002eda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d92:	4b97      	ldr	r3, [pc, #604]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10d      	bne.n	8002dba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d9e:	4b94      	ldr	r3, [pc, #592]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	4a93      	ldr	r2, [pc, #588]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002da8:	61d3      	str	r3, [r2, #28]
 8002daa:	4b91      	ldr	r3, [pc, #580]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db2:	60bb      	str	r3, [r7, #8]
 8002db4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002db6:	2301      	movs	r3, #1
 8002db8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dba:	4b8e      	ldr	r3, [pc, #568]	; (8002ff4 <HAL_RCC_OscConfig+0x4f8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d118      	bne.n	8002df8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dc6:	4b8b      	ldr	r3, [pc, #556]	; (8002ff4 <HAL_RCC_OscConfig+0x4f8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a8a      	ldr	r2, [pc, #552]	; (8002ff4 <HAL_RCC_OscConfig+0x4f8>)
 8002dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dd2:	f7fe ff95 	bl	8001d00 <HAL_GetTick>
 8002dd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd8:	e008      	b.n	8002dec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dda:	f7fe ff91 	bl	8001d00 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b64      	cmp	r3, #100	; 0x64
 8002de6:	d901      	bls.n	8002dec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e0fd      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dec:	4b81      	ldr	r3, [pc, #516]	; (8002ff4 <HAL_RCC_OscConfig+0x4f8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0f0      	beq.n	8002dda <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d106      	bne.n	8002e0e <HAL_RCC_OscConfig+0x312>
 8002e00:	4b7b      	ldr	r3, [pc, #492]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	4a7a      	ldr	r2, [pc, #488]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e06:	f043 0301 	orr.w	r3, r3, #1
 8002e0a:	6213      	str	r3, [r2, #32]
 8002e0c:	e02d      	b.n	8002e6a <HAL_RCC_OscConfig+0x36e>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10c      	bne.n	8002e30 <HAL_RCC_OscConfig+0x334>
 8002e16:	4b76      	ldr	r3, [pc, #472]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	4a75      	ldr	r2, [pc, #468]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e1c:	f023 0301 	bic.w	r3, r3, #1
 8002e20:	6213      	str	r3, [r2, #32]
 8002e22:	4b73      	ldr	r3, [pc, #460]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	4a72      	ldr	r2, [pc, #456]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e28:	f023 0304 	bic.w	r3, r3, #4
 8002e2c:	6213      	str	r3, [r2, #32]
 8002e2e:	e01c      	b.n	8002e6a <HAL_RCC_OscConfig+0x36e>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	2b05      	cmp	r3, #5
 8002e36:	d10c      	bne.n	8002e52 <HAL_RCC_OscConfig+0x356>
 8002e38:	4b6d      	ldr	r3, [pc, #436]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	4a6c      	ldr	r2, [pc, #432]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e3e:	f043 0304 	orr.w	r3, r3, #4
 8002e42:	6213      	str	r3, [r2, #32]
 8002e44:	4b6a      	ldr	r3, [pc, #424]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	4a69      	ldr	r2, [pc, #420]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e4a:	f043 0301 	orr.w	r3, r3, #1
 8002e4e:	6213      	str	r3, [r2, #32]
 8002e50:	e00b      	b.n	8002e6a <HAL_RCC_OscConfig+0x36e>
 8002e52:	4b67      	ldr	r3, [pc, #412]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e54:	6a1b      	ldr	r3, [r3, #32]
 8002e56:	4a66      	ldr	r2, [pc, #408]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e58:	f023 0301 	bic.w	r3, r3, #1
 8002e5c:	6213      	str	r3, [r2, #32]
 8002e5e:	4b64      	ldr	r3, [pc, #400]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	4a63      	ldr	r2, [pc, #396]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e64:	f023 0304 	bic.w	r3, r3, #4
 8002e68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d015      	beq.n	8002e9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e72:	f7fe ff45 	bl	8001d00 <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e78:	e00a      	b.n	8002e90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7a:	f7fe ff41 	bl	8001d00 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e0ab      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e90:	4b57      	ldr	r3, [pc, #348]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0ee      	beq.n	8002e7a <HAL_RCC_OscConfig+0x37e>
 8002e9c:	e014      	b.n	8002ec8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e9e:	f7fe ff2f 	bl	8001d00 <HAL_GetTick>
 8002ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea4:	e00a      	b.n	8002ebc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea6:	f7fe ff2b 	bl	8001d00 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e095      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ebc:	4b4c      	ldr	r3, [pc, #304]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1ee      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ec8:	7dfb      	ldrb	r3, [r7, #23]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d105      	bne.n	8002eda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ece:	4b48      	ldr	r3, [pc, #288]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	4a47      	ldr	r2, [pc, #284]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002ed4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ed8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f000 8081 	beq.w	8002fe6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee4:	4b42      	ldr	r3, [pc, #264]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 030c 	and.w	r3, r3, #12
 8002eec:	2b08      	cmp	r3, #8
 8002eee:	d061      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d146      	bne.n	8002f86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef8:	4b3f      	ldr	r3, [pc, #252]	; (8002ff8 <HAL_RCC_OscConfig+0x4fc>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efe:	f7fe feff 	bl	8001d00 <HAL_GetTick>
 8002f02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f06:	f7fe fefb 	bl	8001d00 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e067      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f18:	4b35      	ldr	r3, [pc, #212]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1f0      	bne.n	8002f06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f2c:	d108      	bne.n	8002f40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f2e:	4b30      	ldr	r3, [pc, #192]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	492d      	ldr	r1, [pc, #180]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f40:	4b2b      	ldr	r3, [pc, #172]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a19      	ldr	r1, [r3, #32]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f50:	430b      	orrs	r3, r1
 8002f52:	4927      	ldr	r1, [pc, #156]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f58:	4b27      	ldr	r3, [pc, #156]	; (8002ff8 <HAL_RCC_OscConfig+0x4fc>)
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5e:	f7fe fecf 	bl	8001d00 <HAL_GetTick>
 8002f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f64:	e008      	b.n	8002f78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f66:	f7fe fecb 	bl	8001d00 <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e037      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f78:	4b1d      	ldr	r3, [pc, #116]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d0f0      	beq.n	8002f66 <HAL_RCC_OscConfig+0x46a>
 8002f84:	e02f      	b.n	8002fe6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f86:	4b1c      	ldr	r3, [pc, #112]	; (8002ff8 <HAL_RCC_OscConfig+0x4fc>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f8c:	f7fe feb8 	bl	8001d00 <HAL_GetTick>
 8002f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f92:	e008      	b.n	8002fa6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f94:	f7fe feb4 	bl	8001d00 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e020      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa6:	4b12      	ldr	r3, [pc, #72]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d1f0      	bne.n	8002f94 <HAL_RCC_OscConfig+0x498>
 8002fb2:	e018      	b.n	8002fe6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	69db      	ldr	r3, [r3, #28]
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d101      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e013      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fc0:	4b0b      	ldr	r3, [pc, #44]	; (8002ff0 <HAL_RCC_OscConfig+0x4f4>)
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d106      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d001      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3718      	adds	r7, #24
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	40007000 	.word	0x40007000
 8002ff8:	42420060 	.word	0x42420060

08002ffc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e0d0      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003010:	4b6a      	ldr	r3, [pc, #424]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	d910      	bls.n	8003040 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301e:	4b67      	ldr	r3, [pc, #412]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f023 0207 	bic.w	r2, r3, #7
 8003026:	4965      	ldr	r1, [pc, #404]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	4313      	orrs	r3, r2
 800302c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800302e:	4b63      	ldr	r3, [pc, #396]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	429a      	cmp	r2, r3
 800303a:	d001      	beq.n	8003040 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e0b8      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d020      	beq.n	800308e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003058:	4b59      	ldr	r3, [pc, #356]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	4a58      	ldr	r2, [pc, #352]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800305e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003062:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b00      	cmp	r3, #0
 800306e:	d005      	beq.n	800307c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003070:	4b53      	ldr	r3, [pc, #332]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	4a52      	ldr	r2, [pc, #328]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003076:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800307a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800307c:	4b50      	ldr	r3, [pc, #320]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	494d      	ldr	r1, [pc, #308]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800308a:	4313      	orrs	r3, r2
 800308c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d040      	beq.n	800311c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d107      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030a2:	4b47      	ldr	r3, [pc, #284]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d115      	bne.n	80030da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e07f      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d107      	bne.n	80030ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ba:	4b41      	ldr	r3, [pc, #260]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d109      	bne.n	80030da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e073      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ca:	4b3d      	ldr	r3, [pc, #244]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e06b      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030da:	4b39      	ldr	r3, [pc, #228]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f023 0203 	bic.w	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	4936      	ldr	r1, [pc, #216]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030ec:	f7fe fe08 	bl	8001d00 <HAL_GetTick>
 80030f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f2:	e00a      	b.n	800310a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030f4:	f7fe fe04 	bl	8001d00 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003102:	4293      	cmp	r3, r2
 8003104:	d901      	bls.n	800310a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e053      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800310a:	4b2d      	ldr	r3, [pc, #180]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f003 020c 	and.w	r2, r3, #12
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	429a      	cmp	r2, r3
 800311a:	d1eb      	bne.n	80030f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800311c:	4b27      	ldr	r3, [pc, #156]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	683a      	ldr	r2, [r7, #0]
 8003126:	429a      	cmp	r2, r3
 8003128:	d210      	bcs.n	800314c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800312a:	4b24      	ldr	r3, [pc, #144]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f023 0207 	bic.w	r2, r3, #7
 8003132:	4922      	ldr	r1, [pc, #136]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	4313      	orrs	r3, r2
 8003138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800313a:	4b20      	ldr	r3, [pc, #128]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d001      	beq.n	800314c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e032      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b00      	cmp	r3, #0
 8003156:	d008      	beq.n	800316a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003158:	4b19      	ldr	r3, [pc, #100]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	4916      	ldr	r1, [pc, #88]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003166:	4313      	orrs	r3, r2
 8003168:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d009      	beq.n	800318a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003176:	4b12      	ldr	r3, [pc, #72]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	490e      	ldr	r1, [pc, #56]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003186:	4313      	orrs	r3, r2
 8003188:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800318a:	f000 f821 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 800318e:	4602      	mov	r2, r0
 8003190:	4b0b      	ldr	r3, [pc, #44]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	091b      	lsrs	r3, r3, #4
 8003196:	f003 030f 	and.w	r3, r3, #15
 800319a:	490a      	ldr	r1, [pc, #40]	; (80031c4 <HAL_RCC_ClockConfig+0x1c8>)
 800319c:	5ccb      	ldrb	r3, [r1, r3]
 800319e:	fa22 f303 	lsr.w	r3, r2, r3
 80031a2:	4a09      	ldr	r2, [pc, #36]	; (80031c8 <HAL_RCC_ClockConfig+0x1cc>)
 80031a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031a6:	4b09      	ldr	r3, [pc, #36]	; (80031cc <HAL_RCC_ClockConfig+0x1d0>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fe fd66 	bl	8001c7c <HAL_InitTick>

  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40022000 	.word	0x40022000
 80031c0:	40021000 	.word	0x40021000
 80031c4:	08009920 	.word	0x08009920
 80031c8:	20000000 	.word	0x20000000
 80031cc:	20000004 	.word	0x20000004

080031d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d0:	b490      	push	{r4, r7}
 80031d2:	b08a      	sub	sp, #40	; 0x28
 80031d4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80031d6:	4b2a      	ldr	r3, [pc, #168]	; (8003280 <HAL_RCC_GetSysClockFreq+0xb0>)
 80031d8:	1d3c      	adds	r4, r7, #4
 80031da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80031e0:	f240 2301 	movw	r3, #513	; 0x201
 80031e4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	61fb      	str	r3, [r7, #28]
 80031ea:	2300      	movs	r3, #0
 80031ec:	61bb      	str	r3, [r7, #24]
 80031ee:	2300      	movs	r3, #0
 80031f0:	627b      	str	r3, [r7, #36]	; 0x24
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031fa:	4b22      	ldr	r3, [pc, #136]	; (8003284 <HAL_RCC_GetSysClockFreq+0xb4>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b04      	cmp	r3, #4
 8003208:	d002      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x40>
 800320a:	2b08      	cmp	r3, #8
 800320c:	d003      	beq.n	8003216 <HAL_RCC_GetSysClockFreq+0x46>
 800320e:	e02d      	b.n	800326c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003210:	4b1d      	ldr	r3, [pc, #116]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003212:	623b      	str	r3, [r7, #32]
      break;
 8003214:	e02d      	b.n	8003272 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	0c9b      	lsrs	r3, r3, #18
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003222:	4413      	add	r3, r2
 8003224:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003228:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d013      	beq.n	800325c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003234:	4b13      	ldr	r3, [pc, #76]	; (8003284 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	0c5b      	lsrs	r3, r3, #17
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003242:	4413      	add	r3, r2
 8003244:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003248:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	4a0e      	ldr	r2, [pc, #56]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 800324e:	fb02 f203 	mul.w	r2, r2, r3
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	fbb2 f3f3 	udiv	r3, r2, r3
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
 800325a:	e004      	b.n	8003266 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	4a0b      	ldr	r2, [pc, #44]	; (800328c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003260:	fb02 f303 	mul.w	r3, r2, r3
 8003264:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	623b      	str	r3, [r7, #32]
      break;
 800326a:	e002      	b.n	8003272 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800326c:	4b08      	ldr	r3, [pc, #32]	; (8003290 <HAL_RCC_GetSysClockFreq+0xc0>)
 800326e:	623b      	str	r3, [r7, #32]
      break;
 8003270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003272:	6a3b      	ldr	r3, [r7, #32]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3728      	adds	r7, #40	; 0x28
 8003278:	46bd      	mov	sp, r7
 800327a:	bc90      	pop	{r4, r7}
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	080098c0 	.word	0x080098c0
 8003284:	40021000 	.word	0x40021000
 8003288:	00b71b00 	.word	0x00b71b00
 800328c:	003d0900 	.word	0x003d0900
 8003290:	007a1200 	.word	0x007a1200

08003294 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003298:	4b02      	ldr	r3, [pc, #8]	; (80032a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800329a:	681b      	ldr	r3, [r3, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr
 80032a4:	20000000 	.word	0x20000000

080032a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032ac:	f7ff fff2 	bl	8003294 <HAL_RCC_GetHCLKFreq>
 80032b0:	4602      	mov	r2, r0
 80032b2:	4b05      	ldr	r3, [pc, #20]	; (80032c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	4903      	ldr	r1, [pc, #12]	; (80032cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80032be:	5ccb      	ldrb	r3, [r1, r3]
 80032c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40021000 	.word	0x40021000
 80032cc:	08009930 	.word	0x08009930

080032d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032d4:	f7ff ffde 	bl	8003294 <HAL_RCC_GetHCLKFreq>
 80032d8:	4602      	mov	r2, r0
 80032da:	4b05      	ldr	r3, [pc, #20]	; (80032f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	0adb      	lsrs	r3, r3, #11
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	4903      	ldr	r1, [pc, #12]	; (80032f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032e6:	5ccb      	ldrb	r3, [r1, r3]
 80032e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40021000 	.word	0x40021000
 80032f4:	08009930 	.word	0x08009930

080032f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003300:	4b0a      	ldr	r3, [pc, #40]	; (800332c <RCC_Delay+0x34>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a0a      	ldr	r2, [pc, #40]	; (8003330 <RCC_Delay+0x38>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	0a5b      	lsrs	r3, r3, #9
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	fb02 f303 	mul.w	r3, r2, r3
 8003312:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003314:	bf00      	nop
  }
  while (Delay --);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	1e5a      	subs	r2, r3, #1
 800331a:	60fa      	str	r2, [r7, #12]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1f9      	bne.n	8003314 <RCC_Delay+0x1c>
}
 8003320:	bf00      	nop
 8003322:	bf00      	nop
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr
 800332c:	20000000 	.word	0x20000000
 8003330:	10624dd3 	.word	0x10624dd3

08003334 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e041      	b.n	80033ca <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d106      	bne.n	8003360 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7fe fa8a 	bl	8001874 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3304      	adds	r3, #4
 8003370:	4619      	mov	r1, r3
 8003372:	4610      	mov	r0, r2
 8003374:	f000 fb0e 	bl	8003994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
	...

080033d4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d104      	bne.n	80033ee <HAL_TIM_IC_Start+0x1a>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	e013      	b.n	8003416 <HAL_TIM_IC_Start+0x42>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	2b04      	cmp	r3, #4
 80033f2:	d104      	bne.n	80033fe <HAL_TIM_IC_Start+0x2a>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	e00b      	b.n	8003416 <HAL_TIM_IC_Start+0x42>
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	2b08      	cmp	r3, #8
 8003402:	d104      	bne.n	800340e <HAL_TIM_IC_Start+0x3a>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800340a:	b2db      	uxtb	r3, r3
 800340c:	e003      	b.n	8003416 <HAL_TIM_IC_Start+0x42>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003414:	b2db      	uxtb	r3, r3
 8003416:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d104      	bne.n	8003428 <HAL_TIM_IC_Start+0x54>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003424:	b2db      	uxtb	r3, r3
 8003426:	e013      	b.n	8003450 <HAL_TIM_IC_Start+0x7c>
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	2b04      	cmp	r3, #4
 800342c:	d104      	bne.n	8003438 <HAL_TIM_IC_Start+0x64>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003434:	b2db      	uxtb	r3, r3
 8003436:	e00b      	b.n	8003450 <HAL_TIM_IC_Start+0x7c>
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	2b08      	cmp	r3, #8
 800343c:	d104      	bne.n	8003448 <HAL_TIM_IC_Start+0x74>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003444:	b2db      	uxtb	r3, r3
 8003446:	e003      	b.n	8003450 <HAL_TIM_IC_Start+0x7c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800344e:	b2db      	uxtb	r3, r3
 8003450:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003452:	7bfb      	ldrb	r3, [r7, #15]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d102      	bne.n	800345e <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003458:	7bbb      	ldrb	r3, [r7, #14]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d001      	beq.n	8003462 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e06d      	b.n	800353e <HAL_TIM_IC_Start+0x16a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d104      	bne.n	8003472 <HAL_TIM_IC_Start+0x9e>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2202      	movs	r2, #2
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003470:	e013      	b.n	800349a <HAL_TIM_IC_Start+0xc6>
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b04      	cmp	r3, #4
 8003476:	d104      	bne.n	8003482 <HAL_TIM_IC_Start+0xae>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003480:	e00b      	b.n	800349a <HAL_TIM_IC_Start+0xc6>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b08      	cmp	r3, #8
 8003486:	d104      	bne.n	8003492 <HAL_TIM_IC_Start+0xbe>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2202      	movs	r2, #2
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003490:	e003      	b.n	800349a <HAL_TIM_IC_Start+0xc6>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2202      	movs	r2, #2
 8003496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d104      	bne.n	80034aa <HAL_TIM_IC_Start+0xd6>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2202      	movs	r2, #2
 80034a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034a8:	e013      	b.n	80034d2 <HAL_TIM_IC_Start+0xfe>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	2b04      	cmp	r3, #4
 80034ae:	d104      	bne.n	80034ba <HAL_TIM_IC_Start+0xe6>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2202      	movs	r2, #2
 80034b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80034b8:	e00b      	b.n	80034d2 <HAL_TIM_IC_Start+0xfe>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d104      	bne.n	80034ca <HAL_TIM_IC_Start+0xf6>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2202      	movs	r2, #2
 80034c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034c8:	e003      	b.n	80034d2 <HAL_TIM_IC_Start+0xfe>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2202      	movs	r2, #2
 80034ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2201      	movs	r2, #1
 80034d8:	6839      	ldr	r1, [r7, #0]
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 fcd3 	bl	8003e86 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a18      	ldr	r2, [pc, #96]	; (8003548 <HAL_TIM_IC_Start+0x174>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d00e      	beq.n	8003508 <HAL_TIM_IC_Start+0x134>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f2:	d009      	beq.n	8003508 <HAL_TIM_IC_Start+0x134>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a14      	ldr	r2, [pc, #80]	; (800354c <HAL_TIM_IC_Start+0x178>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d004      	beq.n	8003508 <HAL_TIM_IC_Start+0x134>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a13      	ldr	r2, [pc, #76]	; (8003550 <HAL_TIM_IC_Start+0x17c>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d111      	bne.n	800352c <HAL_TIM_IC_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f003 0307 	and.w	r3, r3, #7
 8003512:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	2b06      	cmp	r3, #6
 8003518:	d010      	beq.n	800353c <HAL_TIM_IC_Start+0x168>
    {
      __HAL_TIM_ENABLE(htim);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f042 0201 	orr.w	r2, r2, #1
 8003528:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800352a:	e007      	b.n	800353c <HAL_TIM_IC_Start+0x168>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f042 0201 	orr.w	r2, r2, #1
 800353a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3710      	adds	r7, #16
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	40012c00 	.word	0x40012c00
 800354c:	40000400 	.word	0x40000400
 8003550:	40000800 	.word	0x40000800

08003554 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d104      	bne.n	800356e <HAL_TIM_IC_Start_IT+0x1a>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800356a:	b2db      	uxtb	r3, r3
 800356c:	e013      	b.n	8003596 <HAL_TIM_IC_Start_IT+0x42>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	2b04      	cmp	r3, #4
 8003572:	d104      	bne.n	800357e <HAL_TIM_IC_Start_IT+0x2a>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800357a:	b2db      	uxtb	r3, r3
 800357c:	e00b      	b.n	8003596 <HAL_TIM_IC_Start_IT+0x42>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	2b08      	cmp	r3, #8
 8003582:	d104      	bne.n	800358e <HAL_TIM_IC_Start_IT+0x3a>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800358a:	b2db      	uxtb	r3, r3
 800358c:	e003      	b.n	8003596 <HAL_TIM_IC_Start_IT+0x42>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003594:	b2db      	uxtb	r3, r3
 8003596:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d104      	bne.n	80035a8 <HAL_TIM_IC_Start_IT+0x54>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	e013      	b.n	80035d0 <HAL_TIM_IC_Start_IT+0x7c>
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d104      	bne.n	80035b8 <HAL_TIM_IC_Start_IT+0x64>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	e00b      	b.n	80035d0 <HAL_TIM_IC_Start_IT+0x7c>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	d104      	bne.n	80035c8 <HAL_TIM_IC_Start_IT+0x74>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	e003      	b.n	80035d0 <HAL_TIM_IC_Start_IT+0x7c>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80035d2:	7bfb      	ldrb	r3, [r7, #15]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d102      	bne.n	80035de <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80035d8:	7bbb      	ldrb	r3, [r7, #14]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d001      	beq.n	80035e2 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e0b3      	b.n	800374a <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d104      	bne.n	80035f2 <HAL_TIM_IC_Start_IT+0x9e>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035f0:	e013      	b.n	800361a <HAL_TIM_IC_Start_IT+0xc6>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d104      	bne.n	8003602 <HAL_TIM_IC_Start_IT+0xae>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2202      	movs	r2, #2
 80035fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003600:	e00b      	b.n	800361a <HAL_TIM_IC_Start_IT+0xc6>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	2b08      	cmp	r3, #8
 8003606:	d104      	bne.n	8003612 <HAL_TIM_IC_Start_IT+0xbe>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003610:	e003      	b.n	800361a <HAL_TIM_IC_Start_IT+0xc6>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2202      	movs	r2, #2
 8003616:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d104      	bne.n	800362a <HAL_TIM_IC_Start_IT+0xd6>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003628:	e013      	b.n	8003652 <HAL_TIM_IC_Start_IT+0xfe>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b04      	cmp	r3, #4
 800362e:	d104      	bne.n	800363a <HAL_TIM_IC_Start_IT+0xe6>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003638:	e00b      	b.n	8003652 <HAL_TIM_IC_Start_IT+0xfe>
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	2b08      	cmp	r3, #8
 800363e:	d104      	bne.n	800364a <HAL_TIM_IC_Start_IT+0xf6>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003648:	e003      	b.n	8003652 <HAL_TIM_IC_Start_IT+0xfe>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2202      	movs	r2, #2
 800364e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	2b0c      	cmp	r3, #12
 8003656:	d841      	bhi.n	80036dc <HAL_TIM_IC_Start_IT+0x188>
 8003658:	a201      	add	r2, pc, #4	; (adr r2, 8003660 <HAL_TIM_IC_Start_IT+0x10c>)
 800365a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365e:	bf00      	nop
 8003660:	08003695 	.word	0x08003695
 8003664:	080036dd 	.word	0x080036dd
 8003668:	080036dd 	.word	0x080036dd
 800366c:	080036dd 	.word	0x080036dd
 8003670:	080036a7 	.word	0x080036a7
 8003674:	080036dd 	.word	0x080036dd
 8003678:	080036dd 	.word	0x080036dd
 800367c:	080036dd 	.word	0x080036dd
 8003680:	080036b9 	.word	0x080036b9
 8003684:	080036dd 	.word	0x080036dd
 8003688:	080036dd 	.word	0x080036dd
 800368c:	080036dd 	.word	0x080036dd
 8003690:	080036cb 	.word	0x080036cb
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 0202 	orr.w	r2, r2, #2
 80036a2:	60da      	str	r2, [r3, #12]
      break;
 80036a4:	e01b      	b.n	80036de <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68da      	ldr	r2, [r3, #12]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f042 0204 	orr.w	r2, r2, #4
 80036b4:	60da      	str	r2, [r3, #12]
      break;
 80036b6:	e012      	b.n	80036de <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68da      	ldr	r2, [r3, #12]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0208 	orr.w	r2, r2, #8
 80036c6:	60da      	str	r2, [r3, #12]
      break;
 80036c8:	e009      	b.n	80036de <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f042 0210 	orr.w	r2, r2, #16
 80036d8:	60da      	str	r2, [r3, #12]
      break;
 80036da:	e000      	b.n	80036de <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80036dc:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2201      	movs	r2, #1
 80036e4:	6839      	ldr	r1, [r7, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 fbcd 	bl	8003e86 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a18      	ldr	r2, [pc, #96]	; (8003754 <HAL_TIM_IC_Start_IT+0x200>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d00e      	beq.n	8003714 <HAL_TIM_IC_Start_IT+0x1c0>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036fe:	d009      	beq.n	8003714 <HAL_TIM_IC_Start_IT+0x1c0>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a14      	ldr	r2, [pc, #80]	; (8003758 <HAL_TIM_IC_Start_IT+0x204>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d004      	beq.n	8003714 <HAL_TIM_IC_Start_IT+0x1c0>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a13      	ldr	r2, [pc, #76]	; (800375c <HAL_TIM_IC_Start_IT+0x208>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d111      	bne.n	8003738 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2b06      	cmp	r3, #6
 8003724:	d010      	beq.n	8003748 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f042 0201 	orr.w	r2, r2, #1
 8003734:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003736:	e007      	b.n	8003748 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0201 	orr.w	r2, r2, #1
 8003746:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	40012c00 	.word	0x40012c00
 8003758:	40000400 	.word	0x40000400
 800375c:	40000800 	.word	0x40000800

08003760 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003772:	2b01      	cmp	r3, #1
 8003774:	d101      	bne.n	800377a <HAL_TIM_IC_ConfigChannel+0x1a>
 8003776:	2302      	movs	r3, #2
 8003778:	e082      	b.n	8003880 <HAL_TIM_IC_ConfigChannel+0x120>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d11b      	bne.n	80037c0 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6818      	ldr	r0, [r3, #0]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	6819      	ldr	r1, [r3, #0]
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	f000 f9ec 	bl	8003b74 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	699a      	ldr	r2, [r3, #24]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 020c 	bic.w	r2, r2, #12
 80037aa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6999      	ldr	r1, [r3, #24]
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	689a      	ldr	r2, [r3, #8]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	619a      	str	r2, [r3, #24]
 80037be:	e05a      	b.n	8003876 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	d11c      	bne.n	8003800 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	6819      	ldr	r1, [r3, #0]
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f000 fa55 	bl	8003c84 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	699a      	ldr	r2, [r3, #24]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80037e8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	6999      	ldr	r1, [r3, #24]
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	021a      	lsls	r2, r3, #8
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	619a      	str	r2, [r3, #24]
 80037fe:	e03a      	b.n	8003876 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b08      	cmp	r3, #8
 8003804:	d11b      	bne.n	800383e <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	6819      	ldr	r1, [r3, #0]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f000 faa0 	bl	8003d5a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	69da      	ldr	r2, [r3, #28]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 020c 	bic.w	r2, r2, #12
 8003828:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	69d9      	ldr	r1, [r3, #28]
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	61da      	str	r2, [r3, #28]
 800383c:	e01b      	b.n	8003876 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6818      	ldr	r0, [r3, #0]
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	6819      	ldr	r1, [r3, #0]
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f000 fabf 	bl	8003dd0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	69da      	ldr	r2, [r3, #28]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003860:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	69d9      	ldr	r1, [r3, #28]
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	021a      	lsls	r2, r3, #8
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	430a      	orrs	r2, r1
 8003874:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003898:	2b01      	cmp	r3, #1
 800389a:	d101      	bne.n	80038a0 <HAL_TIM_SlaveConfigSynchro+0x18>
 800389c:	2302      	movs	r3, #2
 800389e:	e031      	b.n	8003904 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80038b0:	6839      	ldr	r1, [r7, #0]
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f8d0 	bl	8003a58 <TIM_SlaveTimer_SetConfig>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d009      	beq.n	80038d2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e018      	b.n	8003904 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038e0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80038f0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800390c:	b480      	push	{r7}
 800390e:	b085      	sub	sp, #20
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003916:	2300      	movs	r3, #0
 8003918:	60fb      	str	r3, [r7, #12]
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	2b0c      	cmp	r3, #12
 800391e:	d831      	bhi.n	8003984 <HAL_TIM_ReadCapturedValue+0x78>
 8003920:	a201      	add	r2, pc, #4	; (adr r2, 8003928 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003926:	bf00      	nop
 8003928:	0800395d 	.word	0x0800395d
 800392c:	08003985 	.word	0x08003985
 8003930:	08003985 	.word	0x08003985
 8003934:	08003985 	.word	0x08003985
 8003938:	08003967 	.word	0x08003967
 800393c:	08003985 	.word	0x08003985
 8003940:	08003985 	.word	0x08003985
 8003944:	08003985 	.word	0x08003985
 8003948:	08003971 	.word	0x08003971
 800394c:	08003985 	.word	0x08003985
 8003950:	08003985 	.word	0x08003985
 8003954:	08003985 	.word	0x08003985
 8003958:	0800397b 	.word	0x0800397b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003962:	60fb      	str	r3, [r7, #12]

      break;
 8003964:	e00f      	b.n	8003986 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800396c:	60fb      	str	r3, [r7, #12]

      break;
 800396e:	e00a      	b.n	8003986 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003976:	60fb      	str	r3, [r7, #12]

      break;
 8003978:	e005      	b.n	8003986 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003980:	60fb      	str	r3, [r7, #12]

      break;
 8003982:	e000      	b.n	8003986 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003984:	bf00      	nop
  }

  return tmpreg;
 8003986:	68fb      	ldr	r3, [r7, #12]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	bc80      	pop	{r7}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop

08003994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a29      	ldr	r2, [pc, #164]	; (8003a4c <TIM_Base_SetConfig+0xb8>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d00b      	beq.n	80039c4 <TIM_Base_SetConfig+0x30>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039b2:	d007      	beq.n	80039c4 <TIM_Base_SetConfig+0x30>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a26      	ldr	r2, [pc, #152]	; (8003a50 <TIM_Base_SetConfig+0xbc>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d003      	beq.n	80039c4 <TIM_Base_SetConfig+0x30>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a25      	ldr	r2, [pc, #148]	; (8003a54 <TIM_Base_SetConfig+0xc0>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d108      	bne.n	80039d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a1c      	ldr	r2, [pc, #112]	; (8003a4c <TIM_Base_SetConfig+0xb8>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d00b      	beq.n	80039f6 <TIM_Base_SetConfig+0x62>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039e4:	d007      	beq.n	80039f6 <TIM_Base_SetConfig+0x62>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a19      	ldr	r2, [pc, #100]	; (8003a50 <TIM_Base_SetConfig+0xbc>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d003      	beq.n	80039f6 <TIM_Base_SetConfig+0x62>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a18      	ldr	r2, [pc, #96]	; (8003a54 <TIM_Base_SetConfig+0xc0>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d108      	bne.n	8003a08 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	68fa      	ldr	r2, [r7, #12]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68fa      	ldr	r2, [r7, #12]
 8003a1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a07      	ldr	r2, [pc, #28]	; (8003a4c <TIM_Base_SetConfig+0xb8>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d103      	bne.n	8003a3c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	691a      	ldr	r2, [r3, #16]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	615a      	str	r2, [r3, #20]
}
 8003a42:	bf00      	nop
 8003a44:	3714      	adds	r7, #20
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bc80      	pop	{r7}
 8003a4a:	4770      	bx	lr
 8003a4c:	40012c00 	.word	0x40012c00
 8003a50:	40000400 	.word	0x40000400
 8003a54:	40000800 	.word	0x40000800

08003a58 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a70:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	f023 0307 	bic.w	r3, r3, #7
 8003a82:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2b70      	cmp	r3, #112	; 0x70
 8003a9c:	d01a      	beq.n	8003ad4 <TIM_SlaveTimer_SetConfig+0x7c>
 8003a9e:	2b70      	cmp	r3, #112	; 0x70
 8003aa0:	d860      	bhi.n	8003b64 <TIM_SlaveTimer_SetConfig+0x10c>
 8003aa2:	2b60      	cmp	r3, #96	; 0x60
 8003aa4:	d054      	beq.n	8003b50 <TIM_SlaveTimer_SetConfig+0xf8>
 8003aa6:	2b60      	cmp	r3, #96	; 0x60
 8003aa8:	d85c      	bhi.n	8003b64 <TIM_SlaveTimer_SetConfig+0x10c>
 8003aaa:	2b50      	cmp	r3, #80	; 0x50
 8003aac:	d046      	beq.n	8003b3c <TIM_SlaveTimer_SetConfig+0xe4>
 8003aae:	2b50      	cmp	r3, #80	; 0x50
 8003ab0:	d858      	bhi.n	8003b64 <TIM_SlaveTimer_SetConfig+0x10c>
 8003ab2:	2b40      	cmp	r3, #64	; 0x40
 8003ab4:	d019      	beq.n	8003aea <TIM_SlaveTimer_SetConfig+0x92>
 8003ab6:	2b40      	cmp	r3, #64	; 0x40
 8003ab8:	d854      	bhi.n	8003b64 <TIM_SlaveTimer_SetConfig+0x10c>
 8003aba:	2b30      	cmp	r3, #48	; 0x30
 8003abc:	d054      	beq.n	8003b68 <TIM_SlaveTimer_SetConfig+0x110>
 8003abe:	2b30      	cmp	r3, #48	; 0x30
 8003ac0:	d850      	bhi.n	8003b64 <TIM_SlaveTimer_SetConfig+0x10c>
 8003ac2:	2b20      	cmp	r3, #32
 8003ac4:	d050      	beq.n	8003b68 <TIM_SlaveTimer_SetConfig+0x110>
 8003ac6:	2b20      	cmp	r3, #32
 8003ac8:	d84c      	bhi.n	8003b64 <TIM_SlaveTimer_SetConfig+0x10c>
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d04c      	beq.n	8003b68 <TIM_SlaveTimer_SetConfig+0x110>
 8003ace:	2b10      	cmp	r3, #16
 8003ad0:	d04a      	beq.n	8003b68 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8003ad2:	e047      	b.n	8003b64 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6818      	ldr	r0, [r3, #0]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	68d9      	ldr	r1, [r3, #12]
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	f000 f9b0 	bl	8003e48 <TIM_ETR_SetConfig>
      break;
 8003ae8:	e03f      	b.n	8003b6a <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2b05      	cmp	r3, #5
 8003af0:	d101      	bne.n	8003af6 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e03a      	b.n	8003b6c <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	6a1a      	ldr	r2, [r3, #32]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0201 	bic.w	r2, r2, #1
 8003b0c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b1c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	011b      	lsls	r3, r3, #4
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	621a      	str	r2, [r3, #32]
      break;
 8003b3a:	e016      	b.n	8003b6a <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6818      	ldr	r0, [r3, #0]
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	6899      	ldr	r1, [r3, #8]
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	461a      	mov	r2, r3
 8003b4a:	f000 f86d 	bl	8003c28 <TIM_TI1_ConfigInputStage>
      break;
 8003b4e:	e00c      	b.n	8003b6a <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6818      	ldr	r0, [r3, #0]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	6899      	ldr	r1, [r3, #8]
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	f000 f8cd 	bl	8003cfc <TIM_TI2_ConfigInputStage>
      break;
 8003b62:	e002      	b.n	8003b6a <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8003b64:	bf00      	nop
 8003b66:	e000      	b.n	8003b6a <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8003b68:	bf00      	nop
  }
  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b087      	sub	sp, #28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
 8003b80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	f023 0201 	bic.w	r2, r3, #1
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6a1b      	ldr	r3, [r3, #32]
 8003b98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	4a1f      	ldr	r2, [pc, #124]	; (8003c1c <TIM_TI1_SetConfig+0xa8>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d00b      	beq.n	8003bba <TIM_TI1_SetConfig+0x46>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ba8:	d007      	beq.n	8003bba <TIM_TI1_SetConfig+0x46>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	4a1c      	ldr	r2, [pc, #112]	; (8003c20 <TIM_TI1_SetConfig+0xac>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d003      	beq.n	8003bba <TIM_TI1_SetConfig+0x46>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	4a1b      	ldr	r2, [pc, #108]	; (8003c24 <TIM_TI1_SetConfig+0xb0>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d101      	bne.n	8003bbe <TIM_TI1_SetConfig+0x4a>
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e000      	b.n	8003bc0 <TIM_TI1_SetConfig+0x4c>
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d008      	beq.n	8003bd6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f023 0303 	bic.w	r3, r3, #3
 8003bca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	617b      	str	r3, [r7, #20]
 8003bd4:	e003      	b.n	8003bde <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	f043 0301 	orr.w	r3, r3, #1
 8003bdc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003be4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	f023 030a 	bic.w	r3, r3, #10
 8003bf8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	f003 030a 	and.w	r3, r3, #10
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	621a      	str	r2, [r3, #32]
}
 8003c12:	bf00      	nop
 8003c14:	371c      	adds	r7, #28
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bc80      	pop	{r7}
 8003c1a:	4770      	bx	lr
 8003c1c:	40012c00 	.word	0x40012c00
 8003c20:	40000400 	.word	0x40000400
 8003c24:	40000800 	.word	0x40000800

08003c28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b087      	sub	sp, #28
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6a1b      	ldr	r3, [r3, #32]
 8003c38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	f023 0201 	bic.w	r2, r3, #1
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	693a      	ldr	r2, [r7, #16]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f023 030a 	bic.w	r3, r3, #10
 8003c64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	621a      	str	r2, [r3, #32]
}
 8003c7a:	bf00      	nop
 8003c7c:	371c      	adds	r7, #28
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bc80      	pop	{r7}
 8003c82:	4770      	bx	lr

08003c84 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b087      	sub	sp, #28
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	607a      	str	r2, [r7, #4]
 8003c90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	f023 0210 	bic.w	r2, r3, #16
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cb0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	021b      	lsls	r3, r3, #8
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003cc2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	031b      	lsls	r3, r3, #12
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003cd6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	697a      	ldr	r2, [r7, #20]
 8003cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	621a      	str	r2, [r3, #32]
}
 8003cf2:	bf00      	nop
 8003cf4:	371c      	adds	r7, #28
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b087      	sub	sp, #28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6a1b      	ldr	r3, [r3, #32]
 8003d0c:	f023 0210 	bic.w	r2, r3, #16
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d26:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	031b      	lsls	r3, r3, #12
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d38:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	011b      	lsls	r3, r3, #4
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	697a      	ldr	r2, [r7, #20]
 8003d48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	621a      	str	r2, [r3, #32]
}
 8003d50:	bf00      	nop
 8003d52:	371c      	adds	r7, #28
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bc80      	pop	{r7}
 8003d58:	4770      	bx	lr

08003d5a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b087      	sub	sp, #28
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	60f8      	str	r0, [r7, #12]
 8003d62:	60b9      	str	r1, [r7, #8]
 8003d64:	607a      	str	r2, [r7, #4]
 8003d66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6a1b      	ldr	r3, [r3, #32]
 8003d6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	f023 0303 	bic.w	r3, r3, #3
 8003d86:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d96:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	011b      	lsls	r3, r3, #4
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003daa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	021b      	lsls	r3, r3, #8
 8003db0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	621a      	str	r2, [r3, #32]
}
 8003dc6:	bf00      	nop
 8003dc8:	371c      	adds	r7, #28
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bc80      	pop	{r7}
 8003dce:	4770      	bx	lr

08003dd0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b087      	sub	sp, #28
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
 8003ddc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dfc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	021b      	lsls	r3, r3, #8
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e0e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	031b      	lsls	r3, r3, #12
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e22:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	031b      	lsls	r3, r3, #12
 8003e28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	621a      	str	r2, [r3, #32]
}
 8003e3e:	bf00      	nop
 8003e40:	371c      	adds	r7, #28
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr

08003e48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b087      	sub	sp, #28
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
 8003e54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	021a      	lsls	r2, r3, #8
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	697a      	ldr	r2, [r7, #20]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	697a      	ldr	r2, [r7, #20]
 8003e7a:	609a      	str	r2, [r3, #8]
}
 8003e7c:	bf00      	nop
 8003e7e:	371c      	adds	r7, #28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr

08003e86 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b087      	sub	sp, #28
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	60b9      	str	r1, [r7, #8]
 8003e90:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	f003 031f 	and.w	r3, r3, #31
 8003e98:	2201      	movs	r2, #1
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6a1a      	ldr	r2, [r3, #32]
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	401a      	ands	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6a1a      	ldr	r2, [r3, #32]
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	f003 031f 	and.w	r3, r3, #31
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	fa01 f303 	lsl.w	r3, r1, r3
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	621a      	str	r2, [r3, #32]
}
 8003ec4:	bf00      	nop
 8003ec6:	371c      	adds	r7, #28
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bc80      	pop	{r7}
 8003ecc:	4770      	bx	lr
	...

08003ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d101      	bne.n	8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	e046      	b.n	8003f76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68fa      	ldr	r2, [r7, #12]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a16      	ldr	r2, [pc, #88]	; (8003f80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00e      	beq.n	8003f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f34:	d009      	beq.n	8003f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a12      	ldr	r2, [pc, #72]	; (8003f84 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d004      	beq.n	8003f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a10      	ldr	r2, [pc, #64]	; (8003f88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d10c      	bne.n	8003f64 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	68ba      	ldr	r2, [r7, #8]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bc80      	pop	{r7}
 8003f7e:	4770      	bx	lr
 8003f80:	40012c00 	.word	0x40012c00
 8003f84:	40000400 	.word	0x40000400
 8003f88:	40000800 	.word	0x40000800

08003f8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e03f      	b.n	800401e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d106      	bne.n	8003fb8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fd fcec 	bl	8001990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2224      	movs	r2, #36	; 0x24
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68da      	ldr	r2, [r3, #12]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 f905 	bl	80041e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	691a      	ldr	r2, [r3, #16]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fe4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695a      	ldr	r2, [r3, #20]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ff4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68da      	ldr	r2, [r3, #12]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004004:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2220      	movs	r2, #32
 8004010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2220      	movs	r2, #32
 8004018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3708      	adds	r7, #8
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b08a      	sub	sp, #40	; 0x28
 800402a:	af02      	add	r7, sp, #8
 800402c:	60f8      	str	r0, [r7, #12]
 800402e:	60b9      	str	r1, [r7, #8]
 8004030:	603b      	str	r3, [r7, #0]
 8004032:	4613      	mov	r3, r2
 8004034:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004036:	2300      	movs	r3, #0
 8004038:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b20      	cmp	r3, #32
 8004044:	d17c      	bne.n	8004140 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d002      	beq.n	8004052 <HAL_UART_Transmit+0x2c>
 800404c:	88fb      	ldrh	r3, [r7, #6]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e075      	b.n	8004142 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800405c:	2b01      	cmp	r3, #1
 800405e:	d101      	bne.n	8004064 <HAL_UART_Transmit+0x3e>
 8004060:	2302      	movs	r3, #2
 8004062:	e06e      	b.n	8004142 <HAL_UART_Transmit+0x11c>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2221      	movs	r2, #33	; 0x21
 8004076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800407a:	f7fd fe41 	bl	8001d00 <HAL_GetTick>
 800407e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	88fa      	ldrh	r2, [r7, #6]
 8004084:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	88fa      	ldrh	r2, [r7, #6]
 800408a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004094:	d108      	bne.n	80040a8 <HAL_UART_Transmit+0x82>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d104      	bne.n	80040a8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800409e:	2300      	movs	r3, #0
 80040a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	61bb      	str	r3, [r7, #24]
 80040a6:	e003      	b.n	80040b0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040ac:	2300      	movs	r3, #0
 80040ae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80040b8:	e02a      	b.n	8004110 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	2200      	movs	r2, #0
 80040c2:	2180      	movs	r1, #128	; 0x80
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f000 f840 	bl	800414a <UART_WaitOnFlagUntilTimeout>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d001      	beq.n	80040d4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e036      	b.n	8004142 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d10b      	bne.n	80040f2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	3302      	adds	r3, #2
 80040ee:	61bb      	str	r3, [r7, #24]
 80040f0:	e007      	b.n	8004102 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	781a      	ldrb	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	3301      	adds	r3, #1
 8004100:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004106:	b29b      	uxth	r3, r3
 8004108:	3b01      	subs	r3, #1
 800410a:	b29a      	uxth	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004114:	b29b      	uxth	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1cf      	bne.n	80040ba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	2200      	movs	r2, #0
 8004122:	2140      	movs	r1, #64	; 0x40
 8004124:	68f8      	ldr	r0, [r7, #12]
 8004126:	f000 f810 	bl	800414a <UART_WaitOnFlagUntilTimeout>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d001      	beq.n	8004134 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e006      	b.n	8004142 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800413c:	2300      	movs	r3, #0
 800413e:	e000      	b.n	8004142 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004140:	2302      	movs	r3, #2
  }
}
 8004142:	4618      	mov	r0, r3
 8004144:	3720      	adds	r7, #32
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b084      	sub	sp, #16
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	603b      	str	r3, [r7, #0]
 8004156:	4613      	mov	r3, r2
 8004158:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800415a:	e02c      	b.n	80041b6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004162:	d028      	beq.n	80041b6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d007      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0x30>
 800416a:	f7fd fdc9 	bl	8001d00 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	429a      	cmp	r2, r3
 8004178:	d21d      	bcs.n	80041b6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68da      	ldr	r2, [r3, #12]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004188:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695a      	ldr	r2, [r3, #20]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f022 0201 	bic.w	r2, r2, #1
 8004198:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2220      	movs	r2, #32
 800419e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e00f      	b.n	80041d6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	4013      	ands	r3, r2
 80041c0:	68ba      	ldr	r2, [r7, #8]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	bf0c      	ite	eq
 80041c6:	2301      	moveq	r3, #1
 80041c8:	2300      	movne	r3, #0
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	461a      	mov	r2, r3
 80041ce:	79fb      	ldrb	r3, [r7, #7]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d0c3      	beq.n	800415c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
	...

080041e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	430a      	orrs	r2, r1
 80041fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	431a      	orrs	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	4313      	orrs	r3, r2
 800420e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800421a:	f023 030c 	bic.w	r3, r3, #12
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	68b9      	ldr	r1, [r7, #8]
 8004224:	430b      	orrs	r3, r1
 8004226:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699a      	ldr	r2, [r3, #24]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a2c      	ldr	r2, [pc, #176]	; (80042f4 <UART_SetConfig+0x114>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d103      	bne.n	8004250 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004248:	f7ff f842 	bl	80032d0 <HAL_RCC_GetPCLK2Freq>
 800424c:	60f8      	str	r0, [r7, #12]
 800424e:	e002      	b.n	8004256 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004250:	f7ff f82a 	bl	80032a8 <HAL_RCC_GetPCLK1Freq>
 8004254:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004256:	68fa      	ldr	r2, [r7, #12]
 8004258:	4613      	mov	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	009a      	lsls	r2, r3, #2
 8004260:	441a      	add	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	fbb2 f3f3 	udiv	r3, r2, r3
 800426c:	4a22      	ldr	r2, [pc, #136]	; (80042f8 <UART_SetConfig+0x118>)
 800426e:	fba2 2303 	umull	r2, r3, r2, r3
 8004272:	095b      	lsrs	r3, r3, #5
 8004274:	0119      	lsls	r1, r3, #4
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	4613      	mov	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	009a      	lsls	r2, r3, #2
 8004280:	441a      	add	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	fbb2 f2f3 	udiv	r2, r2, r3
 800428c:	4b1a      	ldr	r3, [pc, #104]	; (80042f8 <UART_SetConfig+0x118>)
 800428e:	fba3 0302 	umull	r0, r3, r3, r2
 8004292:	095b      	lsrs	r3, r3, #5
 8004294:	2064      	movs	r0, #100	; 0x64
 8004296:	fb00 f303 	mul.w	r3, r0, r3
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	011b      	lsls	r3, r3, #4
 800429e:	3332      	adds	r3, #50	; 0x32
 80042a0:	4a15      	ldr	r2, [pc, #84]	; (80042f8 <UART_SetConfig+0x118>)
 80042a2:	fba2 2303 	umull	r2, r3, r2, r3
 80042a6:	095b      	lsrs	r3, r3, #5
 80042a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042ac:	4419      	add	r1, r3
 80042ae:	68fa      	ldr	r2, [r7, #12]
 80042b0:	4613      	mov	r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	4413      	add	r3, r2
 80042b6:	009a      	lsls	r2, r3, #2
 80042b8:	441a      	add	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80042c4:	4b0c      	ldr	r3, [pc, #48]	; (80042f8 <UART_SetConfig+0x118>)
 80042c6:	fba3 0302 	umull	r0, r3, r3, r2
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	2064      	movs	r0, #100	; 0x64
 80042ce:	fb00 f303 	mul.w	r3, r0, r3
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	011b      	lsls	r3, r3, #4
 80042d6:	3332      	adds	r3, #50	; 0x32
 80042d8:	4a07      	ldr	r2, [pc, #28]	; (80042f8 <UART_SetConfig+0x118>)
 80042da:	fba2 2303 	umull	r2, r3, r2, r3
 80042de:	095b      	lsrs	r3, r3, #5
 80042e0:	f003 020f 	and.w	r2, r3, #15
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	440a      	add	r2, r1
 80042ea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80042ec:	bf00      	nop
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40013800 	.word	0x40013800
 80042f8:	51eb851f 	.word	0x51eb851f

080042fc <hlw8012_getcurrent_multiplier>:
  float _power = 0;

// Check values every 2 seconds
#define UPDATE_TIME                     2000

  double hlw8012_getcurrent_multiplier() { return _current_multiplier; };
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
 8004300:	4b03      	ldr	r3, [pc, #12]	; (8004310 <hlw8012_getcurrent_multiplier+0x14>)
 8004302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004306:	4610      	mov	r0, r2
 8004308:	4619      	mov	r1, r3
 800430a:	46bd      	mov	sp, r7
 800430c:	bc80      	pop	{r7}
 800430e:	4770      	bx	lr
 8004310:	200007c0 	.word	0x200007c0

08004314 <hlw8012_getvoltage_multiplier>:
    double hlw8012_getvoltage_multiplier() { return _voltage_multiplier; };
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
 8004318:	4b03      	ldr	r3, [pc, #12]	; (8004328 <hlw8012_getvoltage_multiplier+0x14>)
 800431a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431e:	4610      	mov	r0, r2
 8004320:	4619      	mov	r1, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr
 8004328:	200007d0 	.word	0x200007d0

0800432c <hlw8012_getpower_multiplier>:

double hlw8012_getpower_multiplier() { return _power_multiplier; };
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <hlw8012_getpower_multiplier+0x14>)
 8004332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004336:	4610      	mov	r0, r2
 8004338:	4619      	mov	r1, r3
 800433a:	46bd      	mov	sp, r7
 800433c:	bc80      	pop	{r7}
 800433e:	4770      	bx	lr
 8004340:	200007c8 	.word	0x200007c8

08004344 <hlw8012_sel_high_current>:

void hlw8012_sel_high_current()
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOB, GPIO_Pin, PinState)
	GPIOB->ODR |= (GPIO_ODR_ODR7);
 8004348:	4b04      	ldr	r3, [pc, #16]	; (800435c <hlw8012_sel_high_current+0x18>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	4a03      	ldr	r2, [pc, #12]	; (800435c <hlw8012_sel_high_current+0x18>)
 800434e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004352:	60d3      	str	r3, [r2, #12]
	//GPIOC->ODR |= (GPIO_ODR_ODR13);
}
 8004354:	bf00      	nop
 8004356:	46bd      	mov	sp, r7
 8004358:	bc80      	pop	{r7}
 800435a:	4770      	bx	lr
 800435c:	40010c00 	.word	0x40010c00

08004360 <hlw8012_sel_low_volatge>:
void hlw8012_sel_low_volatge()
{
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~(GPIO_ODR_ODR7);
 8004364:	4b04      	ldr	r3, [pc, #16]	; (8004378 <hlw8012_sel_low_volatge+0x18>)
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	4a03      	ldr	r2, [pc, #12]	; (8004378 <hlw8012_sel_low_volatge+0x18>)
 800436a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800436e:	60d3      	str	r3, [r2, #12]
	//GPIOC->ODR &= ~(GPIO_ODR_ODR13);
}
 8004370:	bf00      	nop
 8004372:	46bd      	mov	sp, r7
 8004374:	bc80      	pop	{r7}
 8004376:	4770      	bx	lr
 8004378:	40010c00 	.word	0x40010c00

0800437c <hlw8012_getcurrent>:
	unsigned long gb_timeIn = HAL_GetTick();	// Timestamp coming into function
	while (HAL_GetTick() - gb_timeIn < mseconds) HAL_Delay(1); // While we haven't timed out
}

float hlw8012_getcurrent()
{
 800437c:	b5b0      	push	{r4, r5, r7, lr}
 800437e:	af00      	add	r7, sp, #0
	//if(_power == 0){
	//     _current_pulse_width = 0;
	//}
	//else
	{
	hlw8012_sel_high_current();
 8004380:	f7ff ffe0 	bl	8004344 <hlw8012_sel_high_current>
	_current_pulse_width = pulseIN_current();
 8004384:	f000 f838 	bl	80043f8 <pulseIN_current>
 8004388:	4603      	mov	r3, r0
 800438a:	4618      	mov	r0, r3
 800438c:	f7fc fec0 	bl	8001110 <__aeabi_f2uiz>
 8004390:	4603      	mov	r3, r0
 8004392:	4a16      	ldr	r2, [pc, #88]	; (80043ec <hlw8012_getcurrent+0x70>)
 8004394:	6013      	str	r3, [r2, #0]
	_current = (_current_pulse_width > 0) ? (_current_multiplier / _current_pulse_width )*2: 0;
 8004396:	4b15      	ldr	r3, [pc, #84]	; (80043ec <hlw8012_getcurrent+0x70>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d01d      	beq.n	80043da <hlw8012_getcurrent+0x5e>
 800439e:	4b14      	ldr	r3, [pc, #80]	; (80043f0 <hlw8012_getcurrent+0x74>)
 80043a0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80043a4:	4b11      	ldr	r3, [pc, #68]	; (80043ec <hlw8012_getcurrent+0x70>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7fc f81b 	bl	80003e4 <__aeabi_ui2d>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4620      	mov	r0, r4
 80043b4:	4629      	mov	r1, r5
 80043b6:	f7fc f9b9 	bl	800072c <__aeabi_ddiv>
 80043ba:	4602      	mov	r2, r0
 80043bc:	460b      	mov	r3, r1
 80043be:	4610      	mov	r0, r2
 80043c0:	4619      	mov	r1, r3
 80043c2:	4602      	mov	r2, r0
 80043c4:	460b      	mov	r3, r1
 80043c6:	f7fb fed1 	bl	800016c <__adddf3>
 80043ca:	4602      	mov	r2, r0
 80043cc:	460b      	mov	r3, r1
 80043ce:	4610      	mov	r0, r2
 80043d0:	4619      	mov	r1, r3
 80043d2:	f7fc fb79 	bl	8000ac8 <__aeabi_d2f>
 80043d6:	4603      	mov	r3, r0
 80043d8:	e001      	b.n	80043de <hlw8012_getcurrent+0x62>
 80043da:	f04f 0300 	mov.w	r3, #0
 80043de:	4a05      	ldr	r2, [pc, #20]	; (80043f4 <hlw8012_getcurrent+0x78>)
 80043e0:	6013      	str	r3, [r2, #0]
	//return _current;
	}
	return _current;
 80043e2:	4b04      	ldr	r3, [pc, #16]	; (80043f4 <hlw8012_getcurrent+0x78>)
 80043e4:	681b      	ldr	r3, [r3, #0]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	bdb0      	pop	{r4, r5, r7, pc}
 80043ea:	bf00      	nop
 80043ec:	20000228 	.word	0x20000228
 80043f0:	200007c0 	.word	0x200007c0
 80043f4:	20000230 	.word	0x20000230

080043f8 <pulseIN_current>:
/*
 * Period is taken from TIM4_IRQ
 *
 */
float pulseIN_current()
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
unsigned long gb_pulse_current = HAL_GetTick();	// Timestamp coming into function
 80043fe:	f7fd fc7f 	bl	8001d00 <HAL_GetTick>
 8004402:	6078      	str	r0, [r7, #4]
//tim4_ch1_capture_config();
	while (HAL_GetTick() - gb_pulse_current < 2000 )
 8004404:	e008      	b.n	8004418 <pulseIN_current+0x20>
	{
	tim3_ch2_capture_config();
 8004406:	f000 fc71 	bl	8004cec <tim3_ch2_capture_config>
		tim4_ch1_capture_config();
 800440a:	f000 fc2f 	bl	8004c6c <tim4_ch1_capture_config>
	//	 HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
	Current_Period = TIM3_getPeriod();
 800440e:	f000 fd25 	bl	8004e5c <TIM3_getPeriod>
 8004412:	4603      	mov	r3, r0
 8004414:	4a0a      	ldr	r2, [pc, #40]	; (8004440 <pulseIN_current+0x48>)
 8004416:	6013      	str	r3, [r2, #0]
	while (HAL_GetTick() - gb_pulse_current < 2000 )
 8004418:	f7fd fc72 	bl	8001d00 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004426:	d3ee      	bcc.n	8004406 <pulseIN_current+0xe>
	}
	//tim4_ch1_capture_unconfig();
	tim3_ch2_capture_unconfig();
 8004428:	f000 fc80 	bl	8004d2c <tim3_ch2_capture_unconfig>

	//reinitialise Period to 0
	TIM4_setPeriod(0);
 800442c:	2000      	movs	r0, #0
 800442e:	f000 fdb1 	bl	8004f94 <TIM4_setPeriod>
	//}
	return Current_Period;
 8004432:	4b03      	ldr	r3, [pc, #12]	; (8004440 <pulseIN_current+0x48>)
 8004434:	681b      	ldr	r3, [r3, #0]

}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	2000023c 	.word	0x2000023c

08004444 <hlw8012_getvoltage>:
float hlw8012_getvoltage()
{
 8004444:	b5b0      	push	{r4, r5, r7, lr}
 8004446:	af00      	add	r7, sp, #0
	hlw8012_sel_low_volatge();
 8004448:	f7ff ff8a 	bl	8004360 <hlw8012_sel_low_volatge>
	_voltage_pulse_width = pulseIN_voltage();
 800444c:	f000 f83a 	bl	80044c4 <pulseIN_voltage>
 8004450:	4603      	mov	r3, r0
 8004452:	4618      	mov	r0, r3
 8004454:	f7fc fe5c 	bl	8001110 <__aeabi_f2uiz>
 8004458:	4603      	mov	r3, r0
 800445a:	4a17      	ldr	r2, [pc, #92]	; (80044b8 <hlw8012_getvoltage+0x74>)
 800445c:	6013      	str	r3, [r2, #0]
	_voltage = (_voltage_pulse_width > 0) ? _voltage_multiplier / _voltage_pulse_width/2: 0;
 800445e:	4b16      	ldr	r3, [pc, #88]	; (80044b8 <hlw8012_getvoltage+0x74>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d01f      	beq.n	80044a6 <hlw8012_getvoltage+0x62>
 8004466:	4b15      	ldr	r3, [pc, #84]	; (80044bc <hlw8012_getvoltage+0x78>)
 8004468:	e9d3 4500 	ldrd	r4, r5, [r3]
 800446c:	4b12      	ldr	r3, [pc, #72]	; (80044b8 <hlw8012_getvoltage+0x74>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f7fb ffb7 	bl	80003e4 <__aeabi_ui2d>
 8004476:	4602      	mov	r2, r0
 8004478:	460b      	mov	r3, r1
 800447a:	4620      	mov	r0, r4
 800447c:	4629      	mov	r1, r5
 800447e:	f7fc f955 	bl	800072c <__aeabi_ddiv>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4610      	mov	r0, r2
 8004488:	4619      	mov	r1, r3
 800448a:	f04f 0200 	mov.w	r2, #0
 800448e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004492:	f7fc f94b 	bl	800072c <__aeabi_ddiv>
 8004496:	4602      	mov	r2, r0
 8004498:	460b      	mov	r3, r1
 800449a:	4610      	mov	r0, r2
 800449c:	4619      	mov	r1, r3
 800449e:	f7fc fb13 	bl	8000ac8 <__aeabi_d2f>
 80044a2:	4603      	mov	r3, r0
 80044a4:	e001      	b.n	80044aa <hlw8012_getvoltage+0x66>
 80044a6:	f04f 0300 	mov.w	r3, #0
 80044aa:	4a05      	ldr	r2, [pc, #20]	; (80044c0 <hlw8012_getvoltage+0x7c>)
 80044ac:	6013      	str	r3, [r2, #0]
	return _voltage;
 80044ae:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <hlw8012_getvoltage+0x7c>)
 80044b0:	681b      	ldr	r3, [r3, #0]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	bdb0      	pop	{r4, r5, r7, pc}
 80044b6:	bf00      	nop
 80044b8:	20000224 	.word	0x20000224
 80044bc:	200007d0 	.word	0x200007d0
 80044c0:	20000234 	.word	0x20000234

080044c4 <pulseIN_voltage>:
float voltage_Period = 0;
float pulseIN_voltage()
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
	unsigned long gb_pulse_voltage = HAL_GetTick();	// Timestamp coming into function
 80044ca:	f7fd fc19 	bl	8001d00 <HAL_GetTick>
 80044ce:	6078      	str	r0, [r7, #4]
		while (HAL_GetTick() - gb_pulse_voltage < 2000 )
 80044d0:	e006      	b.n	80044e0 <pulseIN_voltage+0x1c>
		{
		//	tim4_ch1_capture_config();
	tim3_ch2_capture_config();
 80044d2:	f000 fc0b 	bl	8004cec <tim3_ch2_capture_config>
		// HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
	voltage_Period = TIM3_getPeriod();
 80044d6:	f000 fcc1 	bl	8004e5c <TIM3_getPeriod>
 80044da:	4603      	mov	r3, r0
 80044dc:	4a0a      	ldr	r2, [pc, #40]	; (8004508 <pulseIN_voltage+0x44>)
 80044de:	6013      	str	r3, [r2, #0]
		while (HAL_GetTick() - gb_pulse_voltage < 2000 )
 80044e0:	f7fd fc0e 	bl	8001d00 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80044ee:	d3f0      	bcc.n	80044d2 <pulseIN_voltage+0xe>
		}
	//	tim4_ch1_capture_unconfig();
	tim3_ch2_capture_unconfig();
 80044f0:	f000 fc1c 	bl	8004d2c <tim3_ch2_capture_unconfig>

	//reinitilise Period to 0
	TIM4_setPeriod(0);
 80044f4:	2000      	movs	r0, #0
 80044f6:	f000 fd4d 	bl	8004f94 <TIM4_setPeriod>
	return voltage_Period;
 80044fa:	4b03      	ldr	r3, [pc, #12]	; (8004508 <pulseIN_voltage+0x44>)
 80044fc:	681b      	ldr	r3, [r3, #0]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	20000240 	.word	0x20000240

0800450c <hlw8012_getactivepower>:
float hlw8012_getactivepower()
{
 800450c:	b5b0      	push	{r4, r5, r7, lr}
 800450e:	af00      	add	r7, sp, #0
	_power_pulse_width = pulseIN_power();
 8004510:	f000 f83a 	bl	8004588 <pulseIN_power>
 8004514:	4603      	mov	r3, r0
 8004516:	4618      	mov	r0, r3
 8004518:	f7fc fdfa 	bl	8001110 <__aeabi_f2uiz>
 800451c:	4603      	mov	r3, r0
 800451e:	4a17      	ldr	r2, [pc, #92]	; (800457c <hlw8012_getactivepower+0x70>)
 8004520:	6013      	str	r3, [r2, #0]
	_power = (_power_pulse_width > 0) ? _power_multiplier / _power_pulse_width / 2 : 0;
 8004522:	4b16      	ldr	r3, [pc, #88]	; (800457c <hlw8012_getactivepower+0x70>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d01f      	beq.n	800456a <hlw8012_getactivepower+0x5e>
 800452a:	4b15      	ldr	r3, [pc, #84]	; (8004580 <hlw8012_getactivepower+0x74>)
 800452c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004530:	4b12      	ldr	r3, [pc, #72]	; (800457c <hlw8012_getactivepower+0x70>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4618      	mov	r0, r3
 8004536:	f7fb ff55 	bl	80003e4 <__aeabi_ui2d>
 800453a:	4602      	mov	r2, r0
 800453c:	460b      	mov	r3, r1
 800453e:	4620      	mov	r0, r4
 8004540:	4629      	mov	r1, r5
 8004542:	f7fc f8f3 	bl	800072c <__aeabi_ddiv>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	4610      	mov	r0, r2
 800454c:	4619      	mov	r1, r3
 800454e:	f04f 0200 	mov.w	r2, #0
 8004552:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004556:	f7fc f8e9 	bl	800072c <__aeabi_ddiv>
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	4610      	mov	r0, r2
 8004560:	4619      	mov	r1, r3
 8004562:	f7fc fab1 	bl	8000ac8 <__aeabi_d2f>
 8004566:	4603      	mov	r3, r0
 8004568:	e001      	b.n	800456e <hlw8012_getactivepower+0x62>
 800456a:	f04f 0300 	mov.w	r3, #0
 800456e:	4a05      	ldr	r2, [pc, #20]	; (8004584 <hlw8012_getactivepower+0x78>)
 8004570:	6013      	str	r3, [r2, #0]
	return _power;
 8004572:	4b04      	ldr	r3, [pc, #16]	; (8004584 <hlw8012_getactivepower+0x78>)
 8004574:	681b      	ldr	r3, [r3, #0]
}
 8004576:	4618      	mov	r0, r3
 8004578:	bdb0      	pop	{r4, r5, r7, pc}
 800457a:	bf00      	nop
 800457c:	2000022c 	.word	0x2000022c
 8004580:	200007c8 	.word	0x200007c8
 8004584:	20000238 	.word	0x20000238

08004588 <pulseIN_power>:

float Power_Period = 0;
float pulseIN_power()
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
	unsigned long gb_pulse_voltage = HAL_GetTick();	// Timestamp coming into function
 800458e:	f7fd fbb7 	bl	8001d00 <HAL_GetTick>
 8004592:	6078      	str	r0, [r7, #4]
			while (HAL_GetTick() - gb_pulse_voltage < 2000 )
 8004594:	e008      	b.n	80045a8 <pulseIN_power+0x20>
			{
	//tim4_ch1_capture_config();

				HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);   // main channel
 8004596:	2100      	movs	r1, #0
 8004598:	480d      	ldr	r0, [pc, #52]	; (80045d0 <pulseIN_power+0x48>)
 800459a:	f7fe ffdb 	bl	8003554 <HAL_TIM_IC_Start_IT>
	Power_Period = TIM4_getPeriod();
 800459e:	f000 fcef 	bl	8004f80 <TIM4_getPeriod>
 80045a2:	4603      	mov	r3, r0
 80045a4:	4a0b      	ldr	r2, [pc, #44]	; (80045d4 <pulseIN_power+0x4c>)
 80045a6:	6013      	str	r3, [r2, #0]
			while (HAL_GetTick() - gb_pulse_voltage < 2000 )
 80045a8:	f7fd fbaa 	bl	8001d00 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80045b6:	d3ee      	bcc.n	8004596 <pulseIN_power+0xe>
			}
	tim4_ch1_capture_unconfig();
 80045b8:	f000 fb78 	bl	8004cac <tim4_ch1_capture_unconfig>

	//reinitilise Period to 0
	TIM3_setPeriod(0);
 80045bc:	2000      	movs	r0, #0
 80045be:	f000 fc57 	bl	8004e70 <TIM3_setPeriod>
	return Power_Period;
 80045c2:	4b04      	ldr	r3, [pc, #16]	; (80045d4 <pulseIN_power+0x4c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	20000694 	.word	0x20000694
 80045d4:	20000244 	.word	0x20000244

080045d8 <hlw8012_expected_ActiveCurrent>:
void hlw8012_expected_ActiveCurrent( double value)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	e9c7 0100 	strd	r0, r1, [r7]
	if (_current == 0) _current = hlw8012_getcurrent();
 80045e2:	4b1b      	ldr	r3, [pc, #108]	; (8004650 <hlw8012_expected_ActiveCurrent+0x78>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f04f 0100 	mov.w	r1, #0
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fc fd5e 	bl	80010ac <__aeabi_fcmpeq>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d004      	beq.n	8004600 <hlw8012_expected_ActiveCurrent+0x28>
 80045f6:	f7ff fec1 	bl	800437c <hlw8012_getcurrent>
 80045fa:	4603      	mov	r3, r0
 80045fc:	4a14      	ldr	r2, [pc, #80]	; (8004650 <hlw8012_expected_ActiveCurrent+0x78>)
 80045fe:	6013      	str	r3, [r2, #0]
	if (_current > 0) _current_multiplier *= (value / _current);
 8004600:	4b13      	ldr	r3, [pc, #76]	; (8004650 <hlw8012_expected_ActiveCurrent+0x78>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f04f 0100 	mov.w	r1, #0
 8004608:	4618      	mov	r0, r3
 800460a:	f7fc fd77 	bl	80010fc <__aeabi_fcmpgt>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d100      	bne.n	8004616 <hlw8012_expected_ActiveCurrent+0x3e>
}
 8004614:	e018      	b.n	8004648 <hlw8012_expected_ActiveCurrent+0x70>
	if (_current > 0) _current_multiplier *= (value / _current);
 8004616:	4b0e      	ldr	r3, [pc, #56]	; (8004650 <hlw8012_expected_ActiveCurrent+0x78>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4618      	mov	r0, r3
 800461c:	f7fb ff04 	bl	8000428 <__aeabi_f2d>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004628:	f7fc f880 	bl	800072c <__aeabi_ddiv>
 800462c:	4602      	mov	r2, r0
 800462e:	460b      	mov	r3, r1
 8004630:	4610      	mov	r0, r2
 8004632:	4619      	mov	r1, r3
 8004634:	4b07      	ldr	r3, [pc, #28]	; (8004654 <hlw8012_expected_ActiveCurrent+0x7c>)
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	f7fb ff4d 	bl	80004d8 <__aeabi_dmul>
 800463e:	4602      	mov	r2, r0
 8004640:	460b      	mov	r3, r1
 8004642:	4904      	ldr	r1, [pc, #16]	; (8004654 <hlw8012_expected_ActiveCurrent+0x7c>)
 8004644:	e9c1 2300 	strd	r2, r3, [r1]
}
 8004648:	bf00      	nop
 800464a:	3708      	adds	r7, #8
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	20000230 	.word	0x20000230
 8004654:	200007c0 	.word	0x200007c0

08004658 <hlw8012_expected_Activevoltage>:
void hlw8012_expected_Activevoltage(double value)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	e9c7 0100 	strd	r0, r1, [r7]
	 if (_voltage == 0) hlw8012_getvoltage();
 8004662:	4b1a      	ldr	r3, [pc, #104]	; (80046cc <hlw8012_expected_Activevoltage+0x74>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f04f 0100 	mov.w	r1, #0
 800466a:	4618      	mov	r0, r3
 800466c:	f7fc fd1e 	bl	80010ac <__aeabi_fcmpeq>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <hlw8012_expected_Activevoltage+0x22>
 8004676:	f7ff fee5 	bl	8004444 <hlw8012_getvoltage>
	 if (_voltage > 0) _voltage_multiplier *= (((double) value / _voltage));
 800467a:	4b14      	ldr	r3, [pc, #80]	; (80046cc <hlw8012_expected_Activevoltage+0x74>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f04f 0100 	mov.w	r1, #0
 8004682:	4618      	mov	r0, r3
 8004684:	f7fc fd3a 	bl	80010fc <__aeabi_fcmpgt>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d100      	bne.n	8004690 <hlw8012_expected_Activevoltage+0x38>
}
 800468e:	e018      	b.n	80046c2 <hlw8012_expected_Activevoltage+0x6a>
	 if (_voltage > 0) _voltage_multiplier *= (((double) value / _voltage));
 8004690:	4b0e      	ldr	r3, [pc, #56]	; (80046cc <hlw8012_expected_Activevoltage+0x74>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7fb fec7 	bl	8000428 <__aeabi_f2d>
 800469a:	4602      	mov	r2, r0
 800469c:	460b      	mov	r3, r1
 800469e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046a2:	f7fc f843 	bl	800072c <__aeabi_ddiv>
 80046a6:	4602      	mov	r2, r0
 80046a8:	460b      	mov	r3, r1
 80046aa:	4610      	mov	r0, r2
 80046ac:	4619      	mov	r1, r3
 80046ae:	4b08      	ldr	r3, [pc, #32]	; (80046d0 <hlw8012_expected_Activevoltage+0x78>)
 80046b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b4:	f7fb ff10 	bl	80004d8 <__aeabi_dmul>
 80046b8:	4602      	mov	r2, r0
 80046ba:	460b      	mov	r3, r1
 80046bc:	4904      	ldr	r1, [pc, #16]	; (80046d0 <hlw8012_expected_Activevoltage+0x78>)
 80046be:	e9c1 2300 	strd	r2, r3, [r1]
}
 80046c2:	bf00      	nop
 80046c4:	3708      	adds	r7, #8
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	20000234 	.word	0x20000234
 80046d0:	200007d0 	.word	0x200007d0

080046d4 <hlw8012_expected_Activepower>:
void hlw8012_expected_Activepower(unsigned int value)
{
 80046d4:	b5b0      	push	{r4, r5, r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
	  if (_power == 0) hlw8012_getactivepower();
 80046dc:	4b1c      	ldr	r3, [pc, #112]	; (8004750 <hlw8012_expected_Activepower+0x7c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f04f 0100 	mov.w	r1, #0
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7fc fce1 	bl	80010ac <__aeabi_fcmpeq>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <hlw8012_expected_Activepower+0x20>
 80046f0:	f7ff ff0c 	bl	800450c <hlw8012_getactivepower>
	  if (_power > 0) _power_multiplier *= ((double) value / _power);
 80046f4:	4b16      	ldr	r3, [pc, #88]	; (8004750 <hlw8012_expected_Activepower+0x7c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f04f 0100 	mov.w	r1, #0
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7fc fcfd 	bl	80010fc <__aeabi_fcmpgt>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d100      	bne.n	800470a <hlw8012_expected_Activepower+0x36>
}
 8004708:	e01d      	b.n	8004746 <hlw8012_expected_Activepower+0x72>
	  if (_power > 0) _power_multiplier *= ((double) value / _power);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7fb fe6a 	bl	80003e4 <__aeabi_ui2d>
 8004710:	4604      	mov	r4, r0
 8004712:	460d      	mov	r5, r1
 8004714:	4b0e      	ldr	r3, [pc, #56]	; (8004750 <hlw8012_expected_Activepower+0x7c>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4618      	mov	r0, r3
 800471a:	f7fb fe85 	bl	8000428 <__aeabi_f2d>
 800471e:	4602      	mov	r2, r0
 8004720:	460b      	mov	r3, r1
 8004722:	4620      	mov	r0, r4
 8004724:	4629      	mov	r1, r5
 8004726:	f7fc f801 	bl	800072c <__aeabi_ddiv>
 800472a:	4602      	mov	r2, r0
 800472c:	460b      	mov	r3, r1
 800472e:	4610      	mov	r0, r2
 8004730:	4619      	mov	r1, r3
 8004732:	4b08      	ldr	r3, [pc, #32]	; (8004754 <hlw8012_expected_Activepower+0x80>)
 8004734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004738:	f7fb fece 	bl	80004d8 <__aeabi_dmul>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	4904      	ldr	r1, [pc, #16]	; (8004754 <hlw8012_expected_Activepower+0x80>)
 8004742:	e9c1 2300 	strd	r2, r3, [r1]
}
 8004746:	bf00      	nop
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bdb0      	pop	{r4, r5, r7, pc}
 800474e:	bf00      	nop
 8004750:	20000238 	.word	0x20000238
 8004754:	200007c8 	.word	0x200007c8

08004758 <hlw8012_calculate_default_multiplier>:
void hlw8012_calculate_default_multiplier()
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
	 _current_multiplier = ( 1000000.0 * 512 * V_REF / _current_resistor / 24.0 / F_OSC );
 800475c:	4b3a      	ldr	r3, [pc, #232]	; (8004848 <hlw8012_calculate_default_multiplier+0xf0>)
 800475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004762:	a133      	add	r1, pc, #204	; (adr r1, 8004830 <hlw8012_calculate_default_multiplier+0xd8>)
 8004764:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004768:	f7fb ffe0 	bl	800072c <__aeabi_ddiv>
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	4610      	mov	r0, r2
 8004772:	4619      	mov	r1, r3
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	4b34      	ldr	r3, [pc, #208]	; (800484c <hlw8012_calculate_default_multiplier+0xf4>)
 800477a:	f7fb ffd7 	bl	800072c <__aeabi_ddiv>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	4610      	mov	r0, r2
 8004784:	4619      	mov	r1, r3
 8004786:	a32c      	add	r3, pc, #176	; (adr r3, 8004838 <hlw8012_calculate_default_multiplier+0xe0>)
 8004788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478c:	f7fb ffce 	bl	800072c <__aeabi_ddiv>
 8004790:	4602      	mov	r2, r0
 8004792:	460b      	mov	r3, r1
 8004794:	492e      	ldr	r1, [pc, #184]	; (8004850 <hlw8012_calculate_default_multiplier+0xf8>)
 8004796:	e9c1 2300 	strd	r2, r3, [r1]
	 _voltage_multiplier = ( 1000000.0 * 512 * V_REF * _voltage_resistor / 2.0 / F_OSC );
 800479a:	4b2e      	ldr	r3, [pc, #184]	; (8004854 <hlw8012_calculate_default_multiplier+0xfc>)
 800479c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047a0:	a323      	add	r3, pc, #140	; (adr r3, 8004830 <hlw8012_calculate_default_multiplier+0xd8>)
 80047a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a6:	f7fb fe97 	bl	80004d8 <__aeabi_dmul>
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	4610      	mov	r0, r2
 80047b0:	4619      	mov	r1, r3
 80047b2:	f04f 0200 	mov.w	r2, #0
 80047b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80047ba:	f7fb ffb7 	bl	800072c <__aeabi_ddiv>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	4610      	mov	r0, r2
 80047c4:	4619      	mov	r1, r3
 80047c6:	a31c      	add	r3, pc, #112	; (adr r3, 8004838 <hlw8012_calculate_default_multiplier+0xe0>)
 80047c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047cc:	f7fb ffae 	bl	800072c <__aeabi_ddiv>
 80047d0:	4602      	mov	r2, r0
 80047d2:	460b      	mov	r3, r1
 80047d4:	4920      	ldr	r1, [pc, #128]	; (8004858 <hlw8012_calculate_default_multiplier+0x100>)
 80047d6:	e9c1 2300 	strd	r2, r3, [r1]
	 _power_multiplier = ( 1000000.0 * 128 * V_REF * V_REF * _voltage_resistor / _current_resistor / 48.0 / F_OSC );
 80047da:	4b1e      	ldr	r3, [pc, #120]	; (8004854 <hlw8012_calculate_default_multiplier+0xfc>)
 80047dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047e0:	a317      	add	r3, pc, #92	; (adr r3, 8004840 <hlw8012_calculate_default_multiplier+0xe8>)
 80047e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e6:	f7fb fe77 	bl	80004d8 <__aeabi_dmul>
 80047ea:	4602      	mov	r2, r0
 80047ec:	460b      	mov	r3, r1
 80047ee:	4610      	mov	r0, r2
 80047f0:	4619      	mov	r1, r3
 80047f2:	4b15      	ldr	r3, [pc, #84]	; (8004848 <hlw8012_calculate_default_multiplier+0xf0>)
 80047f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f8:	f7fb ff98 	bl	800072c <__aeabi_ddiv>
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	4610      	mov	r0, r2
 8004802:	4619      	mov	r1, r3
 8004804:	f04f 0200 	mov.w	r2, #0
 8004808:	4b14      	ldr	r3, [pc, #80]	; (800485c <hlw8012_calculate_default_multiplier+0x104>)
 800480a:	f7fb ff8f 	bl	800072c <__aeabi_ddiv>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	4610      	mov	r0, r2
 8004814:	4619      	mov	r1, r3
 8004816:	a308      	add	r3, pc, #32	; (adr r3, 8004838 <hlw8012_calculate_default_multiplier+0xe0>)
 8004818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481c:	f7fb ff86 	bl	800072c <__aeabi_ddiv>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	490e      	ldr	r1, [pc, #56]	; (8004860 <hlw8012_calculate_default_multiplier+0x108>)
 8004826:	e9c1 2300 	strd	r2, r3, [r1]
}
 800482a:	bf00      	nop
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	00000000 	.word	0x00000000
 8004834:	41d28a18 	.word	0x41d28a18
 8004838:	00000000 	.word	0x00000000
 800483c:	414b4e3c 	.word	0x414b4e3c
 8004840:	00000000 	.word	0x00000000
 8004844:	41c68681 	.word	0x41c68681
 8004848:	20000010 	.word	0x20000010
 800484c:	40380000 	.word	0x40380000
 8004850:	200007c0 	.word	0x200007c0
 8004854:	20000018 	.word	0x20000018
 8004858:	200007d0 	.word	0x200007d0
 800485c:	40480000 	.word	0x40480000
 8004860:	200007c8 	.word	0x200007c8

08004864 <hlw8012_setResistors>:

void hlw8012_setResistors( double current, double voltage_upstream, double voltage_downstream)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800486e:	e9c7 2300 	strd	r2, r3, [r7]
	if (voltage_downstream > 0) {
 8004872:	f04f 0200 	mov.w	r2, #0
 8004876:	f04f 0300 	mov.w	r3, #0
 800487a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800487e:	f7fc f8bb 	bl	80009f8 <__aeabi_dcmpgt>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d100      	bne.n	800488a <hlw8012_setResistors+0x26>
	        _current_resistor = current;
	        _voltage_resistor = (voltage_upstream + voltage_downstream) / voltage_downstream;
	        hlw8012_calculate_default_multiplier();
	    }
}
 8004888:	e019      	b.n	80048be <hlw8012_setResistors+0x5a>
	        _current_resistor = current;
 800488a:	490f      	ldr	r1, [pc, #60]	; (80048c8 <hlw8012_setResistors+0x64>)
 800488c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004890:	e9c1 2300 	strd	r2, r3, [r1]
	        _voltage_resistor = (voltage_upstream + voltage_downstream) / voltage_downstream;
 8004894:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004898:	e9d7 0100 	ldrd	r0, r1, [r7]
 800489c:	f7fb fc66 	bl	800016c <__adddf3>
 80048a0:	4602      	mov	r2, r0
 80048a2:	460b      	mov	r3, r1
 80048a4:	4610      	mov	r0, r2
 80048a6:	4619      	mov	r1, r3
 80048a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048ac:	f7fb ff3e 	bl	800072c <__aeabi_ddiv>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	4905      	ldr	r1, [pc, #20]	; (80048cc <hlw8012_setResistors+0x68>)
 80048b6:	e9c1 2300 	strd	r2, r3, [r1]
	        hlw8012_calculate_default_multiplier();
 80048ba:	f7ff ff4d 	bl	8004758 <hlw8012_calculate_default_multiplier>
}
 80048be:	bf00      	nop
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	20000010 	.word	0x20000010
 80048cc:	20000018 	.word	0x20000018

080048d0 <hlw8012_calibrate>:
float cur_voltage_multi = 0;
float cur_power_multi = 0;


void hlw8012_calibrate()
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0

//	hlw8012_sel_low_volatge();
//	gb_unblockingDelay(2000);
//	hlw8012_getvoltage();

	hlw8012_expected_Activepower(165.0);
 80048d4:	20a5      	movs	r0, #165	; 0xa5
 80048d6:	f7ff fefd 	bl	80046d4 <hlw8012_expected_Activepower>
 hlw8012_expected_Activevoltage(226.0);
 80048da:	f04f 0000 	mov.w	r0, #0
 80048de:	491c      	ldr	r1, [pc, #112]	; (8004950 <hlw8012_calibrate+0x80>)
 80048e0:	f7ff feba 	bl	8004658 <hlw8012_expected_Activevoltage>
	hlw8012_expected_ActiveCurrent(0.730);
 80048e4:	a118      	add	r1, pc, #96	; (adr r1, 8004948 <hlw8012_calibrate+0x78>)
 80048e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048ea:	f7ff fe75 	bl	80045d8 <hlw8012_expected_ActiveCurrent>

	GB_printString1(" New Current Multiplier");
 80048ee:	4819      	ldr	r0, [pc, #100]	; (8004954 <hlw8012_calibrate+0x84>)
 80048f0:	f7fc fc7e 	bl	80011f0 <GB_printString1>
	//GB_decimel1(hlw8012_getcurrent_multiplier());
	cur_current_multi = hlw8012_getcurrent_multiplier();
 80048f4:	f7ff fd02 	bl	80042fc <hlw8012_getcurrent_multiplier>
 80048f8:	4602      	mov	r2, r0
 80048fa:	460b      	mov	r3, r1
 80048fc:	4610      	mov	r0, r2
 80048fe:	4619      	mov	r1, r3
 8004900:	f7fc f8e2 	bl	8000ac8 <__aeabi_d2f>
 8004904:	4603      	mov	r3, r0
 8004906:	4a14      	ldr	r2, [pc, #80]	; (8004958 <hlw8012_calibrate+0x88>)
 8004908:	6013      	str	r3, [r2, #0]

	GB_printString1(" New Voltage Multiplier");
 800490a:	4814      	ldr	r0, [pc, #80]	; (800495c <hlw8012_calibrate+0x8c>)
 800490c:	f7fc fc70 	bl	80011f0 <GB_printString1>
	//GB_decimel1(hlw8012_getvoltage_multiplier());
	cur_voltage_multi = hlw8012_getvoltage_multiplier();
 8004910:	f7ff fd00 	bl	8004314 <hlw8012_getvoltage_multiplier>
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	4610      	mov	r0, r2
 800491a:	4619      	mov	r1, r3
 800491c:	f7fc f8d4 	bl	8000ac8 <__aeabi_d2f>
 8004920:	4603      	mov	r3, r0
 8004922:	4a0f      	ldr	r2, [pc, #60]	; (8004960 <hlw8012_calibrate+0x90>)
 8004924:	6013      	str	r3, [r2, #0]

	GB_printString1(" New Power Multiplier");
 8004926:	480f      	ldr	r0, [pc, #60]	; (8004964 <hlw8012_calibrate+0x94>)
 8004928:	f7fc fc62 	bl	80011f0 <GB_printString1>
	//GB_decimel1(hlw8012_getpower_multiplier());
	cur_power_multi = hlw8012_getpower_multiplier();
 800492c:	f7ff fcfe 	bl	800432c <hlw8012_getpower_multiplier>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	4610      	mov	r0, r2
 8004936:	4619      	mov	r1, r3
 8004938:	f7fc f8c6 	bl	8000ac8 <__aeabi_d2f>
 800493c:	4603      	mov	r3, r0
 800493e:	4a0a      	ldr	r2, [pc, #40]	; (8004968 <hlw8012_calibrate+0x98>)
 8004940:	6013      	str	r3, [r2, #0]

}
 8004942:	bf00      	nop
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	f5c28f5c 	.word	0xf5c28f5c
 800494c:	3fe75c28 	.word	0x3fe75c28
 8004950:	406c4000 	.word	0x406c4000
 8004954:	080098d0 	.word	0x080098d0
 8004958:	20000248 	.word	0x20000248
 800495c:	080098e8 	.word	0x080098e8
 8004960:	2000024c 	.word	0x2000024c
 8004964:	08009900 	.word	0x08009900
 8004968:	20000250 	.word	0x20000250

0800496c <I2C_Master_Send>:
static uint8_t GB_SSD1306_Buffer[GB_SSD1306_WIDTH * GB_SSD1306_HEIGHT / 8]; // buffer of 1024 bytes

I2C_HandleTypeDef hi2c2;

void I2C_Master_Send (uint8_t address, uint8_t *dt, uint16_t cnt)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af02      	add	r7, sp, #8
 8004972:	4603      	mov	r3, r0
 8004974:	6039      	str	r1, [r7, #0]
 8004976:	71fb      	strb	r3, [r7, #7]
 8004978:	4613      	mov	r3, r2
 800497a:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, cnt, 1000);
 800497c:	79fb      	ldrb	r3, [r7, #7]
 800497e:	b299      	uxth	r1, r3
 8004980:	88bb      	ldrh	r3, [r7, #4]
 8004982:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004986:	9200      	str	r2, [sp, #0]
 8004988:	683a      	ldr	r2, [r7, #0]
 800498a:	4803      	ldr	r0, [pc, #12]	; (8004998 <I2C_Master_Send+0x2c>)
 800498c:	f7fd fdb0 	bl	80024f0 <HAL_I2C_Master_Transmit>

}
 8004990:	bf00      	nop
 8004992:	3708      	adds	r7, #8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	200006dc 	.word	0x200006dc

0800499c <ssd1306_init>:

/* Private variable */
static GB_SSD1306_t GB_SSD1306;

void ssd1306_init()
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0

	ssd1306_sendcommand(GB_SSD1306_DISPLAY_OFF); //0xAE
 80049a0:	20ae      	movs	r0, #174	; 0xae
 80049a2:	f000 f855 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_CLOCK_DIV); //0xD5
 80049a6:	20d5      	movs	r0, #213	; 0xd5
 80049a8:	f000 f852 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x80);// A[7:4] = 1000, A[3:0] = 0000(clock divide ratio = 1)
 80049ac:	2080      	movs	r0, #128	; 0x80
 80049ae:	f000 f84f 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_MULTIPLEX_RATIO); //0xA8
 80049b2:	20a8      	movs	r0, #168	; 0xa8
 80049b4:	f000 f84c 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x3F);
 80049b8:	203f      	movs	r0, #63	; 0x3f
 80049ba:	f000 f849 	bl	8004a50 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_DISPLAY_OFFSET); //0xD3
 80049be:	20d3      	movs	r0, #211	; 0xd3
 80049c0:	f000 f846 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x00); //Display start line starts from COM0 only, that is from ROW0
 80049c4:	2000      	movs	r0, #0
 80049c6:	f000 f843 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x40 | 0x00); //Display Start line: starting address of display RAM, by selecting a value from 0 to 63.
 80049ca:	2040      	movs	r0, #64	; 0x40
 80049cc:	f000 f840 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_CHARGEUP);//0x8D We use internal charge pump
 80049d0:	208d      	movs	r0, #141	; 0x8d
 80049d2:	f000 f83d 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x14);
 80049d6:	2014      	movs	r0, #20
 80049d8:	f000 f83a 	bl	8004a50 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_SET_MEMORY_ADDRESSING_COMMAND); //0x20
 80049dc:	2020      	movs	r0, #32
 80049de:	f000 f837 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_HORIZONTAL_ADDRESSING); //0x00
 80049e2:	2000      	movs	r0, #0
 80049e4:	f000 f834 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_SEGMENT_REMAPPING_COM127_SEG0); //0xA0
 80049e8:	20a1      	movs	r0, #161	; 0xa1
 80049ea:	f000 f831 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COM_SCAN_DIRECTION_REMAPPED_MODE); //0xC8
 80049ee:	20c8      	movs	r0, #200	; 0xc8
 80049f0:	f000 f82e 	bl	8004a50 <ssd1306_sendcommand>


	ssd1306_sendcommand(GB_SSD1306_COM_HARDWARE_CONFIG_COMMAND); //0xDA
 80049f4:	20da      	movs	r0, #218	; 0xda
 80049f6:	f000 f82b 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COM_HARDWARE_CONFIG_ALTERNATE_DISABLE_REMAP);//0x02
 80049fa:	2012      	movs	r0, #18
 80049fc:	f000 f828 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_CONTRAST); //0x81
 8004a00:	2081      	movs	r0, #129	; 0x81
 8004a02:	f000 f825 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(0xCF);
 8004a06:	20cf      	movs	r0, #207	; 0xcf
 8004a08:	f000 f822 	bl	8004a50 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_PRECHARGE);//0xD9
 8004a0c:	20d9      	movs	r0, #217	; 0xd9
 8004a0e:	f000 f81f 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(0xF1);
 8004a12:	20f1      	movs	r0, #241	; 0xf1
 8004a14:	f000 f81c 	bl	8004a50 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_VCOMH_SELECT_COMMAND);
 8004a18:	20db      	movs	r0, #219	; 0xdb
 8004a1a:	f000 f819 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x40); // to be checked
 8004a1e:	2040      	movs	r0, #64	; 0x40
 8004a20:	f000 f816 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_RESUME);//0xA4
 8004a24:	20a4      	movs	r0, #164	; 0xa4
 8004a26:	f000 f813 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_NORMAL_DISPLAY); //0xA6
 8004a2a:	20a6      	movs	r0, #166	; 0xa6
 8004a2c:	f000 f810 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_ON);
 8004a30:	20af      	movs	r0, #175	; 0xaf
 8004a32:	f000 f80d 	bl	8004a50 <ssd1306_sendcommand>
//	gb_i2c_master_stop_generation(); // STOP Condition is generated
//	delay_ms(100);


	///Set default values /
		GB_SSD1306.CurrentX = 0;
 8004a36:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <ssd1306_init+0xb0>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	801a      	strh	r2, [r3, #0]
		GB_SSD1306.CurrentY = 0;
 8004a3c:	4b03      	ldr	r3, [pc, #12]	; (8004a4c <ssd1306_init+0xb0>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	805a      	strh	r2, [r3, #2]

	// Initialized OK
	GB_SSD1306.Initialized = 1;
 8004a42:	4b02      	ldr	r3, [pc, #8]	; (8004a4c <ssd1306_init+0xb0>)
 8004a44:	2201      	movs	r2, #1
 8004a46:	715a      	strb	r2, [r3, #5]

}
 8004a48:	bf00      	nop
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	20000654 	.word	0x20000654

08004a50 <ssd1306_sendcommand>:

void ssd1306_sendcommand(uint8_t command)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af02      	add	r7, sp, #8
 8004a56:	4603      	mov	r3, r0
 8004a58:	71fb      	strb	r3, [r7, #7]
	  uint8_t tx[2];
	  tx[0] = GB_SSD1306_CONTROL_BYTE_FOR_COMMAND;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	733b      	strb	r3, [r7, #12]
	  tx[1] = command;
 8004a5e:	79fb      	ldrb	r3, [r7, #7]
 8004a60:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, SSD1306_WA , tx, 2, HAL_MAX_DELAY);
 8004a62:	f107 020c 	add.w	r2, r7, #12
 8004a66:	f04f 33ff 	mov.w	r3, #4294967295
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	2178      	movs	r1, #120	; 0x78
 8004a70:	4803      	ldr	r0, [pc, #12]	; (8004a80 <ssd1306_sendcommand+0x30>)
 8004a72:	f7fd fd3d 	bl	80024f0 <HAL_I2C_Master_Transmit>
//	gb_i2c_address_send_w(SSD1306_WA); // INA219 I2C address is sent with Write bit
//	gb_i2c_master_send_byte(GB_SSD1306_CONTROL_BYTE_FOR_COMMAND); //0x00
//	gb_i2c_master_send_byte(command);
//	gb_i2c_master_stop_generation(); // STOP Condition is generated

}
 8004a76:	bf00      	nop
 8004a78:	3710      	adds	r7, #16
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	200006dc 	.word	0x200006dc

08004a84 <ssd1306_update_data>:
//	gb_i2c_master_send_byte(data);
//	gb_i2c_master_stop_generation(); // STOP Condition is generated
//
}
void ssd1306_update_data()
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
	ssd1306_sendcommand(GB_SSD1306_SET_COLUMN_ADDRESS_HV_ADDRESSING_MODE_COMMAND);
 8004a8a:	2021      	movs	r0, #33	; 0x21
 8004a8c:	f7ff ffe0 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COLUMN_START_ADDRESS_HV_ADDRESSING_MODE);
 8004a90:	2000      	movs	r0, #0
 8004a92:	f7ff ffdd 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COLUMN_END_ADDRESS_HV_ADDRESSING_MODE);
 8004a96:	207f      	movs	r0, #127	; 0x7f
 8004a98:	f7ff ffda 	bl	8004a50 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_PAGE_ADDRESS_HV_ADDRESSING_MODE_COMMAND);
 8004a9c:	2022      	movs	r0, #34	; 0x22
 8004a9e:	f7ff ffd7 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_PAGE_START_ADDRESS_HV_ADDRESSING_MODE);
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	f7ff ffd4 	bl	8004a50 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_PAGE_END_ADDRESS_HV_ADDRESSING_MODE);
 8004aa8:	207d      	movs	r0, #125	; 0x7d
 8004aaa:	f7ff ffd1 	bl	8004a50 <ssd1306_sendcommand>

	  for (uint8_t packet = 0; packet < GB_SSD1306_HEIGHT; packet++) {
 8004aae:	2300      	movs	r3, #0
 8004ab0:	71fb      	strb	r3, [r7, #7]
 8004ab2:	e01a      	b.n	8004aea <ssd1306_update_data+0x66>

		  uint8_t tx[2];
		  	tx[0] = GB_SSD1306_CONTROL_BYTE_FOR_DATA;
 8004ab4:	2340      	movs	r3, #64	; 0x40
 8004ab6:	713b      	strb	r3, [r7, #4]
		  	//tx[2] = data;

		 // gb_i2c_start_condition_w(); // Start Condition For Writing
		  //gb_i2c_address_send_w(SSD1306_WA); // INA219 I2C address is sent with Write bit
		  //gb_i2c_master_send_byte(GB_SSD1306_CONTROL_BYTE_FOR_DATA);
      for (uint8_t packet_byte = 0; packet_byte < 16; ++packet_byte) {
 8004ab8:	2300      	movs	r3, #0
 8004aba:	71bb      	strb	r3, [r7, #6]
 8004abc:	e00f      	b.n	8004ade <ssd1306_update_data+0x5a>
    	  tx[1] = GB_SSD1306_Buffer[packet*16+packet_byte];
 8004abe:	79fb      	ldrb	r3, [r7, #7]
 8004ac0:	011a      	lsls	r2, r3, #4
 8004ac2:	79bb      	ldrb	r3, [r7, #6]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	4a0d      	ldr	r2, [pc, #52]	; (8004afc <ssd1306_update_data+0x78>)
 8004ac8:	5cd3      	ldrb	r3, [r2, r3]
 8004aca:	717b      	strb	r3, [r7, #5]
		//	I2C_Master_Send(SSD1306_WA , &GB_SSD1306_Buffer[packet*16+packet_byte], 1);
   	  I2C_Master_Send(SSD1306_WA , tx, 2);
 8004acc:	1d3b      	adds	r3, r7, #4
 8004ace:	2202      	movs	r2, #2
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	2078      	movs	r0, #120	; 0x78
 8004ad4:	f7ff ff4a 	bl	800496c <I2C_Master_Send>
      for (uint8_t packet_byte = 0; packet_byte < 16; ++packet_byte) {
 8004ad8:	79bb      	ldrb	r3, [r7, #6]
 8004ada:	3301      	adds	r3, #1
 8004adc:	71bb      	strb	r3, [r7, #6]
 8004ade:	79bb      	ldrb	r3, [r7, #6]
 8004ae0:	2b0f      	cmp	r3, #15
 8004ae2:	d9ec      	bls.n	8004abe <ssd1306_update_data+0x3a>
	  for (uint8_t packet = 0; packet < GB_SSD1306_HEIGHT; packet++) {
 8004ae4:	79fb      	ldrb	r3, [r7, #7]
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	71fb      	strb	r3, [r7, #7]
 8004aea:	79fb      	ldrb	r3, [r7, #7]
 8004aec:	2b3f      	cmp	r3, #63	; 0x3f
 8004aee:	d9e1      	bls.n	8004ab4 <ssd1306_update_data+0x30>
	        //	HAL_I2C_Master_Transmit(&hi2c2, SSD1306_WA , GB_SSD1306_Buffer, sizeof(GB_SSD1306_Buffer), HAL_MAX_DELAY);
	        	//gb_i2c_master_send_byte(GB_SSD1306_Buffer[packet*16+packet_byte]);
	       }
	  }
	     //   gb_i2c_master_stop_generation(); // STOP Condition is generated
}
 8004af0:	bf00      	nop
 8004af2:	bf00      	nop
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	20000254 	.word	0x20000254

08004b00 <ssd1306_GotoXY>:
/*
 * x is column[0-127]
 * y is row[0-63]
 */
void ssd1306_GotoXY( uint16_t x,uint16_t y)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	4603      	mov	r3, r0
 8004b08:	460a      	mov	r2, r1
 8004b0a:	80fb      	strh	r3, [r7, #6]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
		GB_SSD1306.CurrentX = x;
 8004b10:	4a05      	ldr	r2, [pc, #20]	; (8004b28 <ssd1306_GotoXY+0x28>)
 8004b12:	88fb      	ldrh	r3, [r7, #6]
 8004b14:	8013      	strh	r3, [r2, #0]
		GB_SSD1306.CurrentY = y;
 8004b16:	4a04      	ldr	r2, [pc, #16]	; (8004b28 <ssd1306_GotoXY+0x28>)
 8004b18:	88bb      	ldrh	r3, [r7, #4]
 8004b1a:	8053      	strh	r3, [r2, #2]
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bc80      	pop	{r7}
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	20000654 	.word	0x20000654

08004b2c <ssd1306_clear>:
}
/*
 *  Fills entire LCD with desired color
 */
void ssd1306_clear(GB_SSD1306_COLOR_t color)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	4603      	mov	r3, r0
 8004b34:	71fb      	strb	r3, [r7, #7]
	memset(GB_SSD1306_Buffer, (color == GB_SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(GB_SSD1306_Buffer));
 8004b36:	79fb      	ldrb	r3, [r7, #7]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d101      	bne.n	8004b40 <ssd1306_clear+0x14>
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	e000      	b.n	8004b42 <ssd1306_clear+0x16>
 8004b40:	23ff      	movs	r3, #255	; 0xff
 8004b42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b46:	4619      	mov	r1, r3
 8004b48:	4803      	ldr	r0, [pc, #12]	; (8004b58 <ssd1306_clear+0x2c>)
 8004b4a:	f000 fa6b 	bl	8005024 <memset>
}
 8004b4e:	bf00      	nop
 8004b50:	3708      	adds	r7, #8
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	20000254 	.word	0x20000254

08004b5c <ssd1306_print_char>:
 * 5 is no of columns: font width // x is width : CurrentX :0-127
 * 8 is no of rows: font height   //y is height : CurrentY : 0-63
 *
 */
char ssd1306_print_char(char ch, GB_SSD1306_COLOR_t color)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	4603      	mov	r3, r0
 8004b64:	460a      	mov	r2, r1
 8004b66:	71fb      	strb	r3, [r7, #7]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	71bb      	strb	r3, [r7, #6]

	uint32_t Font_byte_value;

	for (uint32_t i = 0; i < 5 ; i++) // Font Width
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	e034      	b.n	8004bdc <ssd1306_print_char+0x80>
	{
			Font_byte_value = SSD1306_font5x8[(ch - 32)][i]; //mapping the vales of bits for rinting the character ch
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	f1a3 0220 	sub.w	r2, r3, #32
 8004b78:	491d      	ldr	r1, [pc, #116]	; (8004bf0 <ssd1306_print_char+0x94>)
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	18ca      	adds	r2, r1, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4413      	add	r3, r2
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	60bb      	str	r3, [r7, #8]

			if (color == GB_SSD1306_COLOR_WHITE)
 8004b8a:	79bb      	ldrb	r3, [r7, #6]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d10d      	bne.n	8004bac <ssd1306_print_char+0x50>
			{
				GB_SSD1306_Buffer[GB_SSD1306.CurrentX + (GB_SSD1306.CurrentY / 8) * GB_SSD1306_WIDTH] = Font_byte_value;
 8004b90:	4b18      	ldr	r3, [pc, #96]	; (8004bf4 <ssd1306_print_char+0x98>)
 8004b92:	881b      	ldrh	r3, [r3, #0]
 8004b94:	461a      	mov	r2, r3
 8004b96:	4b17      	ldr	r3, [pc, #92]	; (8004bf4 <ssd1306_print_char+0x98>)
 8004b98:	885b      	ldrh	r3, [r3, #2]
 8004b9a:	08db      	lsrs	r3, r3, #3
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	01db      	lsls	r3, r3, #7
 8004ba0:	4413      	add	r3, r2
 8004ba2:	68ba      	ldr	r2, [r7, #8]
 8004ba4:	b2d1      	uxtb	r1, r2
 8004ba6:	4a14      	ldr	r2, [pc, #80]	; (8004bf8 <ssd1306_print_char+0x9c>)
 8004ba8:	54d1      	strb	r1, [r2, r3]
 8004baa:	e00e      	b.n	8004bca <ssd1306_print_char+0x6e>
			}else
			{
				GB_SSD1306_Buffer[GB_SSD1306.CurrentX + (GB_SSD1306.CurrentY / 8) * GB_SSD1306_WIDTH] = ~Font_byte_value;
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	b2da      	uxtb	r2, r3
 8004bb0:	4b10      	ldr	r3, [pc, #64]	; (8004bf4 <ssd1306_print_char+0x98>)
 8004bb2:	881b      	ldrh	r3, [r3, #0]
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4b0f      	ldr	r3, [pc, #60]	; (8004bf4 <ssd1306_print_char+0x98>)
 8004bb8:	885b      	ldrh	r3, [r3, #2]
 8004bba:	08db      	lsrs	r3, r3, #3
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	01db      	lsls	r3, r3, #7
 8004bc0:	440b      	add	r3, r1
 8004bc2:	43d2      	mvns	r2, r2
 8004bc4:	b2d1      	uxtb	r1, r2
 8004bc6:	4a0c      	ldr	r2, [pc, #48]	; (8004bf8 <ssd1306_print_char+0x9c>)
 8004bc8:	54d1      	strb	r1, [r2, r3]
			}

		  GB_SSD1306.CurrentX ++;
 8004bca:	4b0a      	ldr	r3, [pc, #40]	; (8004bf4 <ssd1306_print_char+0x98>)
 8004bcc:	881b      	ldrh	r3, [r3, #0]
 8004bce:	3301      	adds	r3, #1
 8004bd0:	b29a      	uxth	r2, r3
 8004bd2:	4b08      	ldr	r3, [pc, #32]	; (8004bf4 <ssd1306_print_char+0x98>)
 8004bd4:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < 5 ; i++) // Font Width
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	3301      	adds	r3, #1
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d9c7      	bls.n	8004b72 <ssd1306_print_char+0x16>
		}

	/* Return character written */
		return ch;
 8004be2:	79fb      	ldrb	r3, [r7, #7]

}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bc80      	pop	{r7}
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	08009938 	.word	0x08009938
 8004bf4:	20000654 	.word	0x20000654
 8004bf8:	20000254 	.word	0x20000254

08004bfc <ssd1306_print_string>:

char ssd1306_print_string(char* str, GB_SSD1306_COLOR_t color)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	460b      	mov	r3, r1
 8004c06:	70fb      	strb	r3, [r7, #3]
	while (*str)
 8004c08:	e008      	b.n	8004c1c <ssd1306_print_string+0x20>
	{
		ssd1306_print_char(*str++, (GB_SSD1306_COLOR_t) color);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	607a      	str	r2, [r7, #4]
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	78fa      	ldrb	r2, [r7, #3]
 8004c14:	4611      	mov	r1, r2
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7ff ffa0 	bl	8004b5c <ssd1306_print_char>
	while (*str)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1f2      	bne.n	8004c0a <ssd1306_print_string+0xe>
	}
	/* Everything OK, zero should be returned */
		return *str;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	781b      	ldrb	r3, [r3, #0]
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <ssd1306_float>:
		ssd1306_print_char(gb_buf[gb_ptr], (GB_SSD1306_COLOR_t) color);
	}
}

void ssd1306_float(float gb_value, GB_SSD1306_COLOR_t color)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	70fb      	strb	r3, [r7, #3]
	char gb_float_buff[10];
	sprintf(gb_float_buff,"%.2f",gb_value);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f7fb fbf3 	bl	8000428 <__aeabi_f2d>
 8004c42:	4602      	mov	r2, r0
 8004c44:	460b      	mov	r3, r1
 8004c46:	f107 000c 	add.w	r0, r7, #12
 8004c4a:	4907      	ldr	r1, [pc, #28]	; (8004c68 <ssd1306_float+0x38>)
 8004c4c:	f001 f868 	bl	8005d20 <siprintf>
	ssd1306_print_string(gb_float_buff,(GB_SSD1306_COLOR_t) color );
 8004c50:	78fa      	ldrb	r2, [r7, #3]
 8004c52:	f107 030c 	add.w	r3, r7, #12
 8004c56:	4611      	mov	r1, r2
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f7ff ffcf 	bl	8004bfc <ssd1306_print_string>

}
 8004c5e:	bf00      	nop
 8004c60:	3718      	adds	r7, #24
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	08009918 	.word	0x08009918

08004c6c <tim4_ch1_capture_config>:
float TIM4_Period = 0;
float TIM4_Width = 0;
float TIM4_Period_Current = 0;

void tim4_ch1_capture_config()
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	af00      	add	r7, sp, #0
	   TIM4->DIER |= TIM_DIER_CC1IE; //capture interrupt enabled
 8004c70:	4b0d      	ldr	r3, [pc, #52]	; (8004ca8 <tim4_ch1_capture_config+0x3c>)
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	4a0c      	ldr	r2, [pc, #48]	; (8004ca8 <tim4_ch1_capture_config+0x3c>)
 8004c76:	f043 0302 	orr.w	r3, r3, #2
 8004c7a:	60d3      	str	r3, [r2, #12]
	   TIM4->CCER |= TIM_CCER_CC1E; // timer 4 channel1 configured for capture enabled
 8004c7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ca8 <tim4_ch1_capture_config+0x3c>)
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	4a09      	ldr	r2, [pc, #36]	; (8004ca8 <tim4_ch1_capture_config+0x3c>)
 8004c82:	f043 0301 	orr.w	r3, r3, #1
 8004c86:	6213      	str	r3, [r2, #32]
	   TIM4->CCER |= TIM_CCER_CC2E; // timer 4 channel1 configured for capture enabled
 8004c88:	4b07      	ldr	r3, [pc, #28]	; (8004ca8 <tim4_ch1_capture_config+0x3c>)
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	4a06      	ldr	r2, [pc, #24]	; (8004ca8 <tim4_ch1_capture_config+0x3c>)
 8004c8e:	f043 0310 	orr.w	r3, r3, #16
 8004c92:	6213      	str	r3, [r2, #32]
	   TIM4->CR1 |= TIM_CR1_CEN; //enable the time2
 8004c94:	4b04      	ldr	r3, [pc, #16]	; (8004ca8 <tim4_ch1_capture_config+0x3c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a03      	ldr	r2, [pc, #12]	; (8004ca8 <tim4_ch1_capture_config+0x3c>)
 8004c9a:	f043 0301 	orr.w	r3, r3, #1
 8004c9e:	6013      	str	r3, [r2, #0]
}
 8004ca0:	bf00      	nop
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bc80      	pop	{r7}
 8004ca6:	4770      	bx	lr
 8004ca8:	40000800 	.word	0x40000800

08004cac <tim4_ch1_capture_unconfig>:

void tim4_ch1_capture_unconfig()
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
		   TIM4->DIER &= ~TIM_DIER_CC1IE; //capture interrupt disabled
 8004cb0:	4b0d      	ldr	r3, [pc, #52]	; (8004ce8 <tim4_ch1_capture_unconfig+0x3c>)
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	4a0c      	ldr	r2, [pc, #48]	; (8004ce8 <tim4_ch1_capture_unconfig+0x3c>)
 8004cb6:	f023 0302 	bic.w	r3, r3, #2
 8004cba:	60d3      	str	r3, [r2, #12]
		   TIM4->CCER &= ~TIM_CCER_CC1E; // timer 4 channel1 unconfigured for capture enabled
 8004cbc:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <tim4_ch1_capture_unconfig+0x3c>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	4a09      	ldr	r2, [pc, #36]	; (8004ce8 <tim4_ch1_capture_unconfig+0x3c>)
 8004cc2:	f023 0301 	bic.w	r3, r3, #1
 8004cc6:	6213      	str	r3, [r2, #32]
		   TIM4->CCER &= ~TIM_CCER_CC2E; //timer 4 channel2 unconfigured for capture enabled
 8004cc8:	4b07      	ldr	r3, [pc, #28]	; (8004ce8 <tim4_ch1_capture_unconfig+0x3c>)
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	4a06      	ldr	r2, [pc, #24]	; (8004ce8 <tim4_ch1_capture_unconfig+0x3c>)
 8004cce:	f023 0310 	bic.w	r3, r3, #16
 8004cd2:	6213      	str	r3, [r2, #32]
		   TIM4->CR1 &= ~TIM_CR1_CEN; //disabled the timer
 8004cd4:	4b04      	ldr	r3, [pc, #16]	; (8004ce8 <tim4_ch1_capture_unconfig+0x3c>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a03      	ldr	r2, [pc, #12]	; (8004ce8 <tim4_ch1_capture_unconfig+0x3c>)
 8004cda:	f023 0301 	bic.w	r3, r3, #1
 8004cde:	6013      	str	r3, [r2, #0]
}
 8004ce0:	bf00      	nop
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr
 8004ce8:	40000800 	.word	0x40000800

08004cec <tim3_ch2_capture_config>:

void tim3_ch2_capture_config()
{
 8004cec:	b480      	push	{r7}
 8004cee:	af00      	add	r7, sp, #0
	   TIM3->DIER |= TIM_DIER_CC2IE; //capture interrupt enable
 8004cf0:	4b0d      	ldr	r3, [pc, #52]	; (8004d28 <tim3_ch2_capture_config+0x3c>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	4a0c      	ldr	r2, [pc, #48]	; (8004d28 <tim3_ch2_capture_config+0x3c>)
 8004cf6:	f043 0304 	orr.w	r3, r3, #4
 8004cfa:	60d3      	str	r3, [r2, #12]
	   TIM3->CCER |= TIM_CCER_CC1E; // timer 3 channel1 configured for capture enabled
 8004cfc:	4b0a      	ldr	r3, [pc, #40]	; (8004d28 <tim3_ch2_capture_config+0x3c>)
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	4a09      	ldr	r2, [pc, #36]	; (8004d28 <tim3_ch2_capture_config+0x3c>)
 8004d02:	f043 0301 	orr.w	r3, r3, #1
 8004d06:	6213      	str	r3, [r2, #32]
	   TIM3->CCER |= TIM_CCER_CC2E; //timer 3 channel2 configured for capture enabled
 8004d08:	4b07      	ldr	r3, [pc, #28]	; (8004d28 <tim3_ch2_capture_config+0x3c>)
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	4a06      	ldr	r2, [pc, #24]	; (8004d28 <tim3_ch2_capture_config+0x3c>)
 8004d0e:	f043 0310 	orr.w	r3, r3, #16
 8004d12:	6213      	str	r3, [r2, #32]
	   TIM3->CR1 |= TIM_CR1_CEN; //enable the timer
 8004d14:	4b04      	ldr	r3, [pc, #16]	; (8004d28 <tim3_ch2_capture_config+0x3c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a03      	ldr	r2, [pc, #12]	; (8004d28 <tim3_ch2_capture_config+0x3c>)
 8004d1a:	f043 0301 	orr.w	r3, r3, #1
 8004d1e:	6013      	str	r3, [r2, #0]
}
 8004d20:	bf00      	nop
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr
 8004d28:	40000400 	.word	0x40000400

08004d2c <tim3_ch2_capture_unconfig>:

void tim3_ch2_capture_unconfig()
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
		   TIM3->DIER &= ~TIM_DIER_CC2IE; //capture interrupt enable
 8004d30:	4b0d      	ldr	r3, [pc, #52]	; (8004d68 <tim3_ch2_capture_unconfig+0x3c>)
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	4a0c      	ldr	r2, [pc, #48]	; (8004d68 <tim3_ch2_capture_unconfig+0x3c>)
 8004d36:	f023 0304 	bic.w	r3, r3, #4
 8004d3a:	60d3      	str	r3, [r2, #12]
		   TIM3->CCER &= ~TIM_CCER_CC1E; // timer 3 channel1 unconfigured for capture enabled
 8004d3c:	4b0a      	ldr	r3, [pc, #40]	; (8004d68 <tim3_ch2_capture_unconfig+0x3c>)
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	4a09      	ldr	r2, [pc, #36]	; (8004d68 <tim3_ch2_capture_unconfig+0x3c>)
 8004d42:	f023 0301 	bic.w	r3, r3, #1
 8004d46:	6213      	str	r3, [r2, #32]
		   TIM3->CCER &= ~TIM_CCER_CC2E; ////timer 3 channel2 unconfigured for capture enabled
 8004d48:	4b07      	ldr	r3, [pc, #28]	; (8004d68 <tim3_ch2_capture_unconfig+0x3c>)
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	4a06      	ldr	r2, [pc, #24]	; (8004d68 <tim3_ch2_capture_unconfig+0x3c>)
 8004d4e:	f023 0310 	bic.w	r3, r3, #16
 8004d52:	6213      	str	r3, [r2, #32]
		   TIM3->CR1 &= ~TIM_CR1_CEN; //disable the timer
 8004d54:	4b04      	ldr	r3, [pc, #16]	; (8004d68 <tim3_ch2_capture_unconfig+0x3c>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a03      	ldr	r2, [pc, #12]	; (8004d68 <tim3_ch2_capture_unconfig+0x3c>)
 8004d5a:	f023 0301 	bic.w	r3, r3, #1
 8004d5e:	6013      	str	r3, [r2, #0]
}
 8004d60:	bf00      	nop
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr
 8004d68:	40000400 	.word	0x40000400

08004d6c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
	 if (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_CC2) != RESET)   // Capture Compare Event 1
 8004d70:	4b31      	ldr	r3, [pc, #196]	; (8004e38 <TIM3_IRQHandler+0xcc>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	2b04      	cmp	r3, #4
 8004d7c:	d15a      	bne.n	8004e34 <TIM3_IRQHandler+0xc8>
	  {
	    if (__HAL_TIM_GET_IT_SOURCE(&htim3, TIM_IT_CC2) != RESET)   // Cross check that whether source of Interrupt is configured
 8004d7e:	4b2e      	ldr	r3, [pc, #184]	; (8004e38 <TIM3_IRQHandler+0xcc>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	f003 0304 	and.w	r3, r3, #4
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d153      	bne.n	8004e34 <TIM3_IRQHandler+0xc8>
		// if(TIM3->DIER & TIM_DIER_CC1IE)
	    {
	        __HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC2);
 8004d8c:	4b2a      	ldr	r3, [pc, #168]	; (8004e38 <TIM3_IRQHandler+0xcc>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f06f 0204 	mvn.w	r2, #4
 8004d94:	611a      	str	r2, [r3, #16]
	        htim3.Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d96:	4b28      	ldr	r3, [pc, #160]	; (8004e38 <TIM3_IRQHandler+0xcc>)
 8004d98:	2202      	movs	r2, #2
 8004d9a:	771a      	strb	r2, [r3, #28]

	        /* Input capture event */
	        if ((htim3.Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U) // cross check that if Input Capture Interrupt is their, if input capture event is their
 8004d9c:	4b26      	ldr	r3, [pc, #152]	; (8004e38 <TIM3_IRQHandler+0xcc>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d044      	beq.n	8004e34 <TIM3_IRQHandler+0xc8>
	        {
	        	if (htim3.Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 2( for timer 3: pin PB5)
 8004daa:	4b23      	ldr	r3, [pc, #140]	; (8004e38 <TIM3_IRQHandler+0xcc>)
 8004dac:	7f1b      	ldrb	r3, [r3, #28]
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d140      	bne.n	8004e34 <TIM3_IRQHandler+0xc8>
	        						{
	        							// Read the IC value
	        							TIM3_IC2Value = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 8004db2:	2104      	movs	r1, #4
 8004db4:	4820      	ldr	r0, [pc, #128]	; (8004e38 <TIM3_IRQHandler+0xcc>)
 8004db6:	f7fe fda9 	bl	800390c <HAL_TIM_ReadCapturedValue>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	4a1f      	ldr	r2, [pc, #124]	; (8004e3c <TIM3_IRQHandler+0xd0>)
 8004dbe:	6013      	str	r3, [r2, #0]

	        							if (TIM3_IC2Value != 0)
 8004dc0:	4b1e      	ldr	r3, [pc, #120]	; (8004e3c <TIM3_IRQHandler+0xd0>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d035      	beq.n	8004e34 <TIM3_IRQHandler+0xc8>
	        							{
	        								TIM3_IC1Value = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8004dc8:	2100      	movs	r1, #0
 8004dca:	481b      	ldr	r0, [pc, #108]	; (8004e38 <TIM3_IRQHandler+0xcc>)
 8004dcc:	f7fe fd9e 	bl	800390c <HAL_TIM_ReadCapturedValue>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	4a1b      	ldr	r2, [pc, #108]	; (8004e40 <TIM3_IRQHandler+0xd4>)
 8004dd4:	6013      	str	r3, [r2, #0]
	        								// calculate the Duty Cycle
	        								TIM3_Duty = (TIM3_IC1Value *100)/TIM3_IC2Value;
 8004dd6:	4b1a      	ldr	r3, [pc, #104]	; (8004e40 <TIM3_IRQHandler+0xd4>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2264      	movs	r2, #100	; 0x64
 8004ddc:	fb02 f203 	mul.w	r2, r2, r3
 8004de0:	4b16      	ldr	r3, [pc, #88]	; (8004e3c <TIM3_IRQHandler+0xd0>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7fb ff73 	bl	8000cd4 <__aeabi_ui2f>
 8004dee:	4603      	mov	r3, r0
 8004df0:	4a14      	ldr	r2, [pc, #80]	; (8004e44 <TIM3_IRQHandler+0xd8>)
 8004df2:	6013      	str	r3, [r2, #0]
	        								TIM3_Frequency = 100000/TIM3_IC2Value;
 8004df4:	4b11      	ldr	r3, [pc, #68]	; (8004e3c <TIM3_IRQHandler+0xd0>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a13      	ldr	r2, [pc, #76]	; (8004e48 <TIM3_IRQHandler+0xdc>)
 8004dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7fb ff68 	bl	8000cd4 <__aeabi_ui2f>
 8004e04:	4603      	mov	r3, r0
 8004e06:	4a11      	ldr	r2, [pc, #68]	; (8004e4c <TIM3_IRQHandler+0xe0>)
 8004e08:	6013      	str	r3, [r2, #0]
	        								TIM3_Period = 1000000/TIM3_Frequency;//(Perid is in microseconds)
 8004e0a:	4b10      	ldr	r3, [pc, #64]	; (8004e4c <TIM3_IRQHandler+0xe0>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4619      	mov	r1, r3
 8004e10:	480f      	ldr	r0, [pc, #60]	; (8004e50 <TIM3_IRQHandler+0xe4>)
 8004e12:	f7fc f86b 	bl	8000eec <__aeabi_fdiv>
 8004e16:	4603      	mov	r3, r0
 8004e18:	461a      	mov	r2, r3
 8004e1a:	4b0e      	ldr	r3, [pc, #56]	; (8004e54 <TIM3_IRQHandler+0xe8>)
 8004e1c:	601a      	str	r2, [r3, #0]
	        								TIM3_Width = TIM3_Period/2;  //(in microseconds)
 8004e1e:	4b0d      	ldr	r3, [pc, #52]	; (8004e54 <TIM3_IRQHandler+0xe8>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fc f860 	bl	8000eec <__aeabi_fdiv>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	461a      	mov	r2, r3
 8004e30:	4b09      	ldr	r3, [pc, #36]	; (8004e58 <TIM3_IRQHandler+0xec>)
 8004e32:	601a      	str	r2, [r3, #0]
	        }
	    }
	  }

  /* USER CODE END TIM3_IRQn 1 */
}
 8004e34:	bf00      	nop
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	20000730 	.word	0x20000730
 8004e3c:	20000660 	.word	0x20000660
 8004e40:	2000065c 	.word	0x2000065c
 8004e44:	20000668 	.word	0x20000668
 8004e48:	000186a0 	.word	0x000186a0
 8004e4c:	20000664 	.word	0x20000664
 8004e50:	49742400 	.word	0x49742400
 8004e54:	2000066c 	.word	0x2000066c
 8004e58:	20000670 	.word	0x20000670

08004e5c <TIM3_getPeriod>:

float TIM3_getPeriod()
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
	return TIM3_Period;
 8004e60:	4b02      	ldr	r3, [pc, #8]	; (8004e6c <TIM3_getPeriod+0x10>)
 8004e62:	681b      	ldr	r3, [r3, #0]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bc80      	pop	{r7}
 8004e6a:	4770      	bx	lr
 8004e6c:	2000066c 	.word	0x2000066c

08004e70 <TIM3_setPeriod>:
	return TIM3_Frequency;

}

void TIM3_setPeriod(uint32_t value)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
	TIM3_Period = value;
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f7fb ff2b 	bl	8000cd4 <__aeabi_ui2f>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	4a02      	ldr	r2, [pc, #8]	; (8004e8c <TIM3_setPeriod+0x1c>)
 8004e82:	6013      	str	r3, [r2, #0]

}
 8004e84:	bf00      	nop
 8004e86:	3708      	adds	r7, #8
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	2000066c 	.word	0x2000066c

08004e90 <TIM4_IRQHandler>:
/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
	 if (__HAL_TIM_GET_FLAG(&htim4, TIM_FLAG_CC1) != RESET)   // Capture Compare Event 1
 8004e94:	4b31      	ldr	r3, [pc, #196]	; (8004f5c <TIM4_IRQHandler+0xcc>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d15a      	bne.n	8004f58 <TIM4_IRQHandler+0xc8>
			  {
			    if (__HAL_TIM_GET_IT_SOURCE(&htim4, TIM_IT_CC1) != RESET)   // Cross check that whether source of Interrupt is configured
 8004ea2:	4b2e      	ldr	r3, [pc, #184]	; (8004f5c <TIM4_IRQHandler+0xcc>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f003 0302 	and.w	r3, r3, #2
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d153      	bne.n	8004f58 <TIM4_IRQHandler+0xc8>
				// if(TIM3->DIER & TIM_DIER_CC1IE)
			    {
			        __HAL_TIM_CLEAR_IT(&htim4, TIM_IT_CC1);
 8004eb0:	4b2a      	ldr	r3, [pc, #168]	; (8004f5c <TIM4_IRQHandler+0xcc>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f06f 0202 	mvn.w	r2, #2
 8004eb8:	611a      	str	r2, [r3, #16]
			        htim4.Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eba:	4b28      	ldr	r3, [pc, #160]	; (8004f5c <TIM4_IRQHandler+0xcc>)
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	771a      	strb	r2, [r3, #28]

			        /* Input capture event */
			        if ((htim4.Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U) // cross check that if Input Capture Interrupt is their, if input capture event is their
 8004ec0:	4b26      	ldr	r3, [pc, #152]	; (8004f5c <TIM4_IRQHandler+0xcc>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	f003 0303 	and.w	r3, r3, #3
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d044      	beq.n	8004f58 <TIM4_IRQHandler+0xc8>
			        {
			        	if (htim4.Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // If the interrupt is triggered by channel 1( for timer 4: pin PB6)
 8004ece:	4b23      	ldr	r3, [pc, #140]	; (8004f5c <TIM4_IRQHandler+0xcc>)
 8004ed0:	7f1b      	ldrb	r3, [r3, #28]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d140      	bne.n	8004f58 <TIM4_IRQHandler+0xc8>
							{
								// Read the IC value
								TIM4_IC1Value = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	4820      	ldr	r0, [pc, #128]	; (8004f5c <TIM4_IRQHandler+0xcc>)
 8004eda:	f7fe fd17 	bl	800390c <HAL_TIM_ReadCapturedValue>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	4a1f      	ldr	r2, [pc, #124]	; (8004f60 <TIM4_IRQHandler+0xd0>)
 8004ee2:	6013      	str	r3, [r2, #0]

								if (TIM4_IC1Value != 0)
 8004ee4:	4b1e      	ldr	r3, [pc, #120]	; (8004f60 <TIM4_IRQHandler+0xd0>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d035      	beq.n	8004f58 <TIM4_IRQHandler+0xc8>
								{
									TIM4_IC2Value = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_2);
 8004eec:	2104      	movs	r1, #4
 8004eee:	481b      	ldr	r0, [pc, #108]	; (8004f5c <TIM4_IRQHandler+0xcc>)
 8004ef0:	f7fe fd0c 	bl	800390c <HAL_TIM_ReadCapturedValue>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	4a1b      	ldr	r2, [pc, #108]	; (8004f64 <TIM4_IRQHandler+0xd4>)
 8004ef8:	6013      	str	r3, [r2, #0]
									// calculate the Duty Cycle
									TIM4_Duty = (TIM4_IC2Value *100)/TIM4_IC1Value;
 8004efa:	4b1a      	ldr	r3, [pc, #104]	; (8004f64 <TIM4_IRQHandler+0xd4>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2264      	movs	r2, #100	; 0x64
 8004f00:	fb02 f203 	mul.w	r2, r2, r3
 8004f04:	4b16      	ldr	r3, [pc, #88]	; (8004f60 <TIM4_IRQHandler+0xd0>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f7fb fee1 	bl	8000cd4 <__aeabi_ui2f>
 8004f12:	4603      	mov	r3, r0
 8004f14:	4a14      	ldr	r2, [pc, #80]	; (8004f68 <TIM4_IRQHandler+0xd8>)
 8004f16:	6013      	str	r3, [r2, #0]
									TIM4_Frequency = 100000/TIM4_IC1Value;
 8004f18:	4b11      	ldr	r3, [pc, #68]	; (8004f60 <TIM4_IRQHandler+0xd0>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a13      	ldr	r2, [pc, #76]	; (8004f6c <TIM4_IRQHandler+0xdc>)
 8004f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7fb fed6 	bl	8000cd4 <__aeabi_ui2f>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	4a11      	ldr	r2, [pc, #68]	; (8004f70 <TIM4_IRQHandler+0xe0>)
 8004f2c:	6013      	str	r3, [r2, #0]
									TIM4_Period = 1000000/TIM4_Frequency;//(Perid is in microseconds)
 8004f2e:	4b10      	ldr	r3, [pc, #64]	; (8004f70 <TIM4_IRQHandler+0xe0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4619      	mov	r1, r3
 8004f34:	480f      	ldr	r0, [pc, #60]	; (8004f74 <TIM4_IRQHandler+0xe4>)
 8004f36:	f7fb ffd9 	bl	8000eec <__aeabi_fdiv>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	4b0e      	ldr	r3, [pc, #56]	; (8004f78 <TIM4_IRQHandler+0xe8>)
 8004f40:	601a      	str	r2, [r3, #0]
									TIM4_Width = TIM4_Period/2;  //(in microseconds)
 8004f42:	4b0d      	ldr	r3, [pc, #52]	; (8004f78 <TIM4_IRQHandler+0xe8>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7fb ffce 	bl	8000eec <__aeabi_fdiv>
 8004f50:	4603      	mov	r3, r0
 8004f52:	461a      	mov	r2, r3
 8004f54:	4b09      	ldr	r3, [pc, #36]	; (8004f7c <TIM4_IRQHandler+0xec>)
 8004f56:	601a      	str	r2, [r3, #0]
							}
			        }
			    }
			  }
  /* USER CODE END TIM4_IRQn 1 */
}
 8004f58:	bf00      	nop
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	20000694 	.word	0x20000694
 8004f60:	20000674 	.word	0x20000674
 8004f64:	20000678 	.word	0x20000678
 8004f68:	20000680 	.word	0x20000680
 8004f6c:	000186a0 	.word	0x000186a0
 8004f70:	2000067c 	.word	0x2000067c
 8004f74:	49742400 	.word	0x49742400
 8004f78:	20000684 	.word	0x20000684
 8004f7c:	20000688 	.word	0x20000688

08004f80 <TIM4_getPeriod>:

float TIM4_getPeriod()
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0
	return TIM4_Period;
 8004f84:	4b02      	ldr	r3, [pc, #8]	; (8004f90 <TIM4_getPeriod+0x10>)
 8004f86:	681b      	ldr	r3, [r3, #0]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bc80      	pop	{r7}
 8004f8e:	4770      	bx	lr
 8004f90:	20000684 	.word	0x20000684

08004f94 <TIM4_setPeriod>:
	return TIM4_Frequency;

}

void TIM4_setPeriod(uint32_t value)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
	TIM4_Period = value;
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7fb fe99 	bl	8000cd4 <__aeabi_ui2f>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	4a02      	ldr	r2, [pc, #8]	; (8004fb0 <TIM4_setPeriod+0x1c>)
 8004fa6:	6013      	str	r3, [r2, #0]

}
 8004fa8:	bf00      	nop
 8004faa:	3708      	adds	r7, #8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	20000684 	.word	0x20000684

08004fb4 <__errno>:
 8004fb4:	4b01      	ldr	r3, [pc, #4]	; (8004fbc <__errno+0x8>)
 8004fb6:	6818      	ldr	r0, [r3, #0]
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	20000020 	.word	0x20000020

08004fc0 <__libc_init_array>:
 8004fc0:	b570      	push	{r4, r5, r6, lr}
 8004fc2:	2600      	movs	r6, #0
 8004fc4:	4d0c      	ldr	r5, [pc, #48]	; (8004ff8 <__libc_init_array+0x38>)
 8004fc6:	4c0d      	ldr	r4, [pc, #52]	; (8004ffc <__libc_init_array+0x3c>)
 8004fc8:	1b64      	subs	r4, r4, r5
 8004fca:	10a4      	asrs	r4, r4, #2
 8004fcc:	42a6      	cmp	r6, r4
 8004fce:	d109      	bne.n	8004fe4 <__libc_init_array+0x24>
 8004fd0:	f004 fc2a 	bl	8009828 <_init>
 8004fd4:	2600      	movs	r6, #0
 8004fd6:	4d0a      	ldr	r5, [pc, #40]	; (8005000 <__libc_init_array+0x40>)
 8004fd8:	4c0a      	ldr	r4, [pc, #40]	; (8005004 <__libc_init_array+0x44>)
 8004fda:	1b64      	subs	r4, r4, r5
 8004fdc:	10a4      	asrs	r4, r4, #2
 8004fde:	42a6      	cmp	r6, r4
 8004fe0:	d105      	bne.n	8004fee <__libc_init_array+0x2e>
 8004fe2:	bd70      	pop	{r4, r5, r6, pc}
 8004fe4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fe8:	4798      	blx	r3
 8004fea:	3601      	adds	r6, #1
 8004fec:	e7ee      	b.n	8004fcc <__libc_init_array+0xc>
 8004fee:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ff2:	4798      	blx	r3
 8004ff4:	3601      	adds	r6, #1
 8004ff6:	e7f2      	b.n	8004fde <__libc_init_array+0x1e>
 8004ff8:	08009fcc 	.word	0x08009fcc
 8004ffc:	08009fcc 	.word	0x08009fcc
 8005000:	08009fcc 	.word	0x08009fcc
 8005004:	08009fd0 	.word	0x08009fd0

08005008 <memcpy>:
 8005008:	440a      	add	r2, r1
 800500a:	4291      	cmp	r1, r2
 800500c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005010:	d100      	bne.n	8005014 <memcpy+0xc>
 8005012:	4770      	bx	lr
 8005014:	b510      	push	{r4, lr}
 8005016:	f811 4b01 	ldrb.w	r4, [r1], #1
 800501a:	4291      	cmp	r1, r2
 800501c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005020:	d1f9      	bne.n	8005016 <memcpy+0xe>
 8005022:	bd10      	pop	{r4, pc}

08005024 <memset>:
 8005024:	4603      	mov	r3, r0
 8005026:	4402      	add	r2, r0
 8005028:	4293      	cmp	r3, r2
 800502a:	d100      	bne.n	800502e <memset+0xa>
 800502c:	4770      	bx	lr
 800502e:	f803 1b01 	strb.w	r1, [r3], #1
 8005032:	e7f9      	b.n	8005028 <memset+0x4>

08005034 <__cvt>:
 8005034:	2b00      	cmp	r3, #0
 8005036:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800503a:	461f      	mov	r7, r3
 800503c:	bfbb      	ittet	lt
 800503e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005042:	461f      	movlt	r7, r3
 8005044:	2300      	movge	r3, #0
 8005046:	232d      	movlt	r3, #45	; 0x2d
 8005048:	b088      	sub	sp, #32
 800504a:	4614      	mov	r4, r2
 800504c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800504e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005050:	7013      	strb	r3, [r2, #0]
 8005052:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005054:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005058:	f023 0820 	bic.w	r8, r3, #32
 800505c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005060:	d005      	beq.n	800506e <__cvt+0x3a>
 8005062:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005066:	d100      	bne.n	800506a <__cvt+0x36>
 8005068:	3501      	adds	r5, #1
 800506a:	2302      	movs	r3, #2
 800506c:	e000      	b.n	8005070 <__cvt+0x3c>
 800506e:	2303      	movs	r3, #3
 8005070:	aa07      	add	r2, sp, #28
 8005072:	9204      	str	r2, [sp, #16]
 8005074:	aa06      	add	r2, sp, #24
 8005076:	e9cd a202 	strd	sl, r2, [sp, #8]
 800507a:	e9cd 3500 	strd	r3, r5, [sp]
 800507e:	4622      	mov	r2, r4
 8005080:	463b      	mov	r3, r7
 8005082:	f001 fda1 	bl	8006bc8 <_dtoa_r>
 8005086:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800508a:	4606      	mov	r6, r0
 800508c:	d102      	bne.n	8005094 <__cvt+0x60>
 800508e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005090:	07db      	lsls	r3, r3, #31
 8005092:	d522      	bpl.n	80050da <__cvt+0xa6>
 8005094:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005098:	eb06 0905 	add.w	r9, r6, r5
 800509c:	d110      	bne.n	80050c0 <__cvt+0x8c>
 800509e:	7833      	ldrb	r3, [r6, #0]
 80050a0:	2b30      	cmp	r3, #48	; 0x30
 80050a2:	d10a      	bne.n	80050ba <__cvt+0x86>
 80050a4:	2200      	movs	r2, #0
 80050a6:	2300      	movs	r3, #0
 80050a8:	4620      	mov	r0, r4
 80050aa:	4639      	mov	r1, r7
 80050ac:	f7fb fc7c 	bl	80009a8 <__aeabi_dcmpeq>
 80050b0:	b918      	cbnz	r0, 80050ba <__cvt+0x86>
 80050b2:	f1c5 0501 	rsb	r5, r5, #1
 80050b6:	f8ca 5000 	str.w	r5, [sl]
 80050ba:	f8da 3000 	ldr.w	r3, [sl]
 80050be:	4499      	add	r9, r3
 80050c0:	2200      	movs	r2, #0
 80050c2:	2300      	movs	r3, #0
 80050c4:	4620      	mov	r0, r4
 80050c6:	4639      	mov	r1, r7
 80050c8:	f7fb fc6e 	bl	80009a8 <__aeabi_dcmpeq>
 80050cc:	b108      	cbz	r0, 80050d2 <__cvt+0x9e>
 80050ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80050d2:	2230      	movs	r2, #48	; 0x30
 80050d4:	9b07      	ldr	r3, [sp, #28]
 80050d6:	454b      	cmp	r3, r9
 80050d8:	d307      	bcc.n	80050ea <__cvt+0xb6>
 80050da:	4630      	mov	r0, r6
 80050dc:	9b07      	ldr	r3, [sp, #28]
 80050de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80050e0:	1b9b      	subs	r3, r3, r6
 80050e2:	6013      	str	r3, [r2, #0]
 80050e4:	b008      	add	sp, #32
 80050e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ea:	1c59      	adds	r1, r3, #1
 80050ec:	9107      	str	r1, [sp, #28]
 80050ee:	701a      	strb	r2, [r3, #0]
 80050f0:	e7f0      	b.n	80050d4 <__cvt+0xa0>

080050f2 <__exponent>:
 80050f2:	4603      	mov	r3, r0
 80050f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050f6:	2900      	cmp	r1, #0
 80050f8:	f803 2b02 	strb.w	r2, [r3], #2
 80050fc:	bfb6      	itet	lt
 80050fe:	222d      	movlt	r2, #45	; 0x2d
 8005100:	222b      	movge	r2, #43	; 0x2b
 8005102:	4249      	neglt	r1, r1
 8005104:	2909      	cmp	r1, #9
 8005106:	7042      	strb	r2, [r0, #1]
 8005108:	dd2b      	ble.n	8005162 <__exponent+0x70>
 800510a:	f10d 0407 	add.w	r4, sp, #7
 800510e:	46a4      	mov	ip, r4
 8005110:	270a      	movs	r7, #10
 8005112:	fb91 f6f7 	sdiv	r6, r1, r7
 8005116:	460a      	mov	r2, r1
 8005118:	46a6      	mov	lr, r4
 800511a:	fb07 1516 	mls	r5, r7, r6, r1
 800511e:	2a63      	cmp	r2, #99	; 0x63
 8005120:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005124:	4631      	mov	r1, r6
 8005126:	f104 34ff 	add.w	r4, r4, #4294967295
 800512a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800512e:	dcf0      	bgt.n	8005112 <__exponent+0x20>
 8005130:	3130      	adds	r1, #48	; 0x30
 8005132:	f1ae 0502 	sub.w	r5, lr, #2
 8005136:	f804 1c01 	strb.w	r1, [r4, #-1]
 800513a:	4629      	mov	r1, r5
 800513c:	1c44      	adds	r4, r0, #1
 800513e:	4561      	cmp	r1, ip
 8005140:	d30a      	bcc.n	8005158 <__exponent+0x66>
 8005142:	f10d 0209 	add.w	r2, sp, #9
 8005146:	eba2 020e 	sub.w	r2, r2, lr
 800514a:	4565      	cmp	r5, ip
 800514c:	bf88      	it	hi
 800514e:	2200      	movhi	r2, #0
 8005150:	4413      	add	r3, r2
 8005152:	1a18      	subs	r0, r3, r0
 8005154:	b003      	add	sp, #12
 8005156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005158:	f811 2b01 	ldrb.w	r2, [r1], #1
 800515c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005160:	e7ed      	b.n	800513e <__exponent+0x4c>
 8005162:	2330      	movs	r3, #48	; 0x30
 8005164:	3130      	adds	r1, #48	; 0x30
 8005166:	7083      	strb	r3, [r0, #2]
 8005168:	70c1      	strb	r1, [r0, #3]
 800516a:	1d03      	adds	r3, r0, #4
 800516c:	e7f1      	b.n	8005152 <__exponent+0x60>
	...

08005170 <_printf_float>:
 8005170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005174:	b091      	sub	sp, #68	; 0x44
 8005176:	460c      	mov	r4, r1
 8005178:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800517c:	4616      	mov	r6, r2
 800517e:	461f      	mov	r7, r3
 8005180:	4605      	mov	r5, r0
 8005182:	f002 fe75 	bl	8007e70 <_localeconv_r>
 8005186:	6803      	ldr	r3, [r0, #0]
 8005188:	4618      	mov	r0, r3
 800518a:	9309      	str	r3, [sp, #36]	; 0x24
 800518c:	f7fa ffe0 	bl	8000150 <strlen>
 8005190:	2300      	movs	r3, #0
 8005192:	930e      	str	r3, [sp, #56]	; 0x38
 8005194:	f8d8 3000 	ldr.w	r3, [r8]
 8005198:	900a      	str	r0, [sp, #40]	; 0x28
 800519a:	3307      	adds	r3, #7
 800519c:	f023 0307 	bic.w	r3, r3, #7
 80051a0:	f103 0208 	add.w	r2, r3, #8
 80051a4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80051a8:	f8d4 b000 	ldr.w	fp, [r4]
 80051ac:	f8c8 2000 	str.w	r2, [r8]
 80051b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80051b8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80051bc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80051c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80051c2:	f04f 32ff 	mov.w	r2, #4294967295
 80051c6:	4640      	mov	r0, r8
 80051c8:	4b9c      	ldr	r3, [pc, #624]	; (800543c <_printf_float+0x2cc>)
 80051ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051cc:	f7fb fc1e 	bl	8000a0c <__aeabi_dcmpun>
 80051d0:	bb70      	cbnz	r0, 8005230 <_printf_float+0xc0>
 80051d2:	f04f 32ff 	mov.w	r2, #4294967295
 80051d6:	4640      	mov	r0, r8
 80051d8:	4b98      	ldr	r3, [pc, #608]	; (800543c <_printf_float+0x2cc>)
 80051da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051dc:	f7fb fbf8 	bl	80009d0 <__aeabi_dcmple>
 80051e0:	bb30      	cbnz	r0, 8005230 <_printf_float+0xc0>
 80051e2:	2200      	movs	r2, #0
 80051e4:	2300      	movs	r3, #0
 80051e6:	4640      	mov	r0, r8
 80051e8:	4651      	mov	r1, sl
 80051ea:	f7fb fbe7 	bl	80009bc <__aeabi_dcmplt>
 80051ee:	b110      	cbz	r0, 80051f6 <_printf_float+0x86>
 80051f0:	232d      	movs	r3, #45	; 0x2d
 80051f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051f6:	4b92      	ldr	r3, [pc, #584]	; (8005440 <_printf_float+0x2d0>)
 80051f8:	4892      	ldr	r0, [pc, #584]	; (8005444 <_printf_float+0x2d4>)
 80051fa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80051fe:	bf94      	ite	ls
 8005200:	4698      	movls	r8, r3
 8005202:	4680      	movhi	r8, r0
 8005204:	2303      	movs	r3, #3
 8005206:	f04f 0a00 	mov.w	sl, #0
 800520a:	6123      	str	r3, [r4, #16]
 800520c:	f02b 0304 	bic.w	r3, fp, #4
 8005210:	6023      	str	r3, [r4, #0]
 8005212:	4633      	mov	r3, r6
 8005214:	4621      	mov	r1, r4
 8005216:	4628      	mov	r0, r5
 8005218:	9700      	str	r7, [sp, #0]
 800521a:	aa0f      	add	r2, sp, #60	; 0x3c
 800521c:	f000 f9d4 	bl	80055c8 <_printf_common>
 8005220:	3001      	adds	r0, #1
 8005222:	f040 8090 	bne.w	8005346 <_printf_float+0x1d6>
 8005226:	f04f 30ff 	mov.w	r0, #4294967295
 800522a:	b011      	add	sp, #68	; 0x44
 800522c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005230:	4642      	mov	r2, r8
 8005232:	4653      	mov	r3, sl
 8005234:	4640      	mov	r0, r8
 8005236:	4651      	mov	r1, sl
 8005238:	f7fb fbe8 	bl	8000a0c <__aeabi_dcmpun>
 800523c:	b148      	cbz	r0, 8005252 <_printf_float+0xe2>
 800523e:	f1ba 0f00 	cmp.w	sl, #0
 8005242:	bfb8      	it	lt
 8005244:	232d      	movlt	r3, #45	; 0x2d
 8005246:	4880      	ldr	r0, [pc, #512]	; (8005448 <_printf_float+0x2d8>)
 8005248:	bfb8      	it	lt
 800524a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800524e:	4b7f      	ldr	r3, [pc, #508]	; (800544c <_printf_float+0x2dc>)
 8005250:	e7d3      	b.n	80051fa <_printf_float+0x8a>
 8005252:	6863      	ldr	r3, [r4, #4]
 8005254:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	d142      	bne.n	80052e2 <_printf_float+0x172>
 800525c:	2306      	movs	r3, #6
 800525e:	6063      	str	r3, [r4, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	9206      	str	r2, [sp, #24]
 8005264:	aa0e      	add	r2, sp, #56	; 0x38
 8005266:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800526a:	aa0d      	add	r2, sp, #52	; 0x34
 800526c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005270:	9203      	str	r2, [sp, #12]
 8005272:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005276:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800527a:	6023      	str	r3, [r4, #0]
 800527c:	6863      	ldr	r3, [r4, #4]
 800527e:	4642      	mov	r2, r8
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	4628      	mov	r0, r5
 8005284:	4653      	mov	r3, sl
 8005286:	910b      	str	r1, [sp, #44]	; 0x2c
 8005288:	f7ff fed4 	bl	8005034 <__cvt>
 800528c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800528e:	4680      	mov	r8, r0
 8005290:	2947      	cmp	r1, #71	; 0x47
 8005292:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005294:	d108      	bne.n	80052a8 <_printf_float+0x138>
 8005296:	1cc8      	adds	r0, r1, #3
 8005298:	db02      	blt.n	80052a0 <_printf_float+0x130>
 800529a:	6863      	ldr	r3, [r4, #4]
 800529c:	4299      	cmp	r1, r3
 800529e:	dd40      	ble.n	8005322 <_printf_float+0x1b2>
 80052a0:	f1a9 0902 	sub.w	r9, r9, #2
 80052a4:	fa5f f989 	uxtb.w	r9, r9
 80052a8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80052ac:	d81f      	bhi.n	80052ee <_printf_float+0x17e>
 80052ae:	464a      	mov	r2, r9
 80052b0:	3901      	subs	r1, #1
 80052b2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80052b6:	910d      	str	r1, [sp, #52]	; 0x34
 80052b8:	f7ff ff1b 	bl	80050f2 <__exponent>
 80052bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80052be:	4682      	mov	sl, r0
 80052c0:	1813      	adds	r3, r2, r0
 80052c2:	2a01      	cmp	r2, #1
 80052c4:	6123      	str	r3, [r4, #16]
 80052c6:	dc02      	bgt.n	80052ce <_printf_float+0x15e>
 80052c8:	6822      	ldr	r2, [r4, #0]
 80052ca:	07d2      	lsls	r2, r2, #31
 80052cc:	d501      	bpl.n	80052d2 <_printf_float+0x162>
 80052ce:	3301      	adds	r3, #1
 80052d0:	6123      	str	r3, [r4, #16]
 80052d2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d09b      	beq.n	8005212 <_printf_float+0xa2>
 80052da:	232d      	movs	r3, #45	; 0x2d
 80052dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052e0:	e797      	b.n	8005212 <_printf_float+0xa2>
 80052e2:	2947      	cmp	r1, #71	; 0x47
 80052e4:	d1bc      	bne.n	8005260 <_printf_float+0xf0>
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1ba      	bne.n	8005260 <_printf_float+0xf0>
 80052ea:	2301      	movs	r3, #1
 80052ec:	e7b7      	b.n	800525e <_printf_float+0xee>
 80052ee:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80052f2:	d118      	bne.n	8005326 <_printf_float+0x1b6>
 80052f4:	2900      	cmp	r1, #0
 80052f6:	6863      	ldr	r3, [r4, #4]
 80052f8:	dd0b      	ble.n	8005312 <_printf_float+0x1a2>
 80052fa:	6121      	str	r1, [r4, #16]
 80052fc:	b913      	cbnz	r3, 8005304 <_printf_float+0x194>
 80052fe:	6822      	ldr	r2, [r4, #0]
 8005300:	07d0      	lsls	r0, r2, #31
 8005302:	d502      	bpl.n	800530a <_printf_float+0x19a>
 8005304:	3301      	adds	r3, #1
 8005306:	440b      	add	r3, r1
 8005308:	6123      	str	r3, [r4, #16]
 800530a:	f04f 0a00 	mov.w	sl, #0
 800530e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005310:	e7df      	b.n	80052d2 <_printf_float+0x162>
 8005312:	b913      	cbnz	r3, 800531a <_printf_float+0x1aa>
 8005314:	6822      	ldr	r2, [r4, #0]
 8005316:	07d2      	lsls	r2, r2, #31
 8005318:	d501      	bpl.n	800531e <_printf_float+0x1ae>
 800531a:	3302      	adds	r3, #2
 800531c:	e7f4      	b.n	8005308 <_printf_float+0x198>
 800531e:	2301      	movs	r3, #1
 8005320:	e7f2      	b.n	8005308 <_printf_float+0x198>
 8005322:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005326:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005328:	4299      	cmp	r1, r3
 800532a:	db05      	blt.n	8005338 <_printf_float+0x1c8>
 800532c:	6823      	ldr	r3, [r4, #0]
 800532e:	6121      	str	r1, [r4, #16]
 8005330:	07d8      	lsls	r0, r3, #31
 8005332:	d5ea      	bpl.n	800530a <_printf_float+0x19a>
 8005334:	1c4b      	adds	r3, r1, #1
 8005336:	e7e7      	b.n	8005308 <_printf_float+0x198>
 8005338:	2900      	cmp	r1, #0
 800533a:	bfcc      	ite	gt
 800533c:	2201      	movgt	r2, #1
 800533e:	f1c1 0202 	rsble	r2, r1, #2
 8005342:	4413      	add	r3, r2
 8005344:	e7e0      	b.n	8005308 <_printf_float+0x198>
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	055a      	lsls	r2, r3, #21
 800534a:	d407      	bmi.n	800535c <_printf_float+0x1ec>
 800534c:	6923      	ldr	r3, [r4, #16]
 800534e:	4642      	mov	r2, r8
 8005350:	4631      	mov	r1, r6
 8005352:	4628      	mov	r0, r5
 8005354:	47b8      	blx	r7
 8005356:	3001      	adds	r0, #1
 8005358:	d12b      	bne.n	80053b2 <_printf_float+0x242>
 800535a:	e764      	b.n	8005226 <_printf_float+0xb6>
 800535c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005360:	f240 80dd 	bls.w	800551e <_printf_float+0x3ae>
 8005364:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005368:	2200      	movs	r2, #0
 800536a:	2300      	movs	r3, #0
 800536c:	f7fb fb1c 	bl	80009a8 <__aeabi_dcmpeq>
 8005370:	2800      	cmp	r0, #0
 8005372:	d033      	beq.n	80053dc <_printf_float+0x26c>
 8005374:	2301      	movs	r3, #1
 8005376:	4631      	mov	r1, r6
 8005378:	4628      	mov	r0, r5
 800537a:	4a35      	ldr	r2, [pc, #212]	; (8005450 <_printf_float+0x2e0>)
 800537c:	47b8      	blx	r7
 800537e:	3001      	adds	r0, #1
 8005380:	f43f af51 	beq.w	8005226 <_printf_float+0xb6>
 8005384:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005388:	429a      	cmp	r2, r3
 800538a:	db02      	blt.n	8005392 <_printf_float+0x222>
 800538c:	6823      	ldr	r3, [r4, #0]
 800538e:	07d8      	lsls	r0, r3, #31
 8005390:	d50f      	bpl.n	80053b2 <_printf_float+0x242>
 8005392:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005396:	4631      	mov	r1, r6
 8005398:	4628      	mov	r0, r5
 800539a:	47b8      	blx	r7
 800539c:	3001      	adds	r0, #1
 800539e:	f43f af42 	beq.w	8005226 <_printf_float+0xb6>
 80053a2:	f04f 0800 	mov.w	r8, #0
 80053a6:	f104 091a 	add.w	r9, r4, #26
 80053aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053ac:	3b01      	subs	r3, #1
 80053ae:	4543      	cmp	r3, r8
 80053b0:	dc09      	bgt.n	80053c6 <_printf_float+0x256>
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	079b      	lsls	r3, r3, #30
 80053b6:	f100 8102 	bmi.w	80055be <_printf_float+0x44e>
 80053ba:	68e0      	ldr	r0, [r4, #12]
 80053bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053be:	4298      	cmp	r0, r3
 80053c0:	bfb8      	it	lt
 80053c2:	4618      	movlt	r0, r3
 80053c4:	e731      	b.n	800522a <_printf_float+0xba>
 80053c6:	2301      	movs	r3, #1
 80053c8:	464a      	mov	r2, r9
 80053ca:	4631      	mov	r1, r6
 80053cc:	4628      	mov	r0, r5
 80053ce:	47b8      	blx	r7
 80053d0:	3001      	adds	r0, #1
 80053d2:	f43f af28 	beq.w	8005226 <_printf_float+0xb6>
 80053d6:	f108 0801 	add.w	r8, r8, #1
 80053da:	e7e6      	b.n	80053aa <_printf_float+0x23a>
 80053dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053de:	2b00      	cmp	r3, #0
 80053e0:	dc38      	bgt.n	8005454 <_printf_float+0x2e4>
 80053e2:	2301      	movs	r3, #1
 80053e4:	4631      	mov	r1, r6
 80053e6:	4628      	mov	r0, r5
 80053e8:	4a19      	ldr	r2, [pc, #100]	; (8005450 <_printf_float+0x2e0>)
 80053ea:	47b8      	blx	r7
 80053ec:	3001      	adds	r0, #1
 80053ee:	f43f af1a 	beq.w	8005226 <_printf_float+0xb6>
 80053f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80053f6:	4313      	orrs	r3, r2
 80053f8:	d102      	bne.n	8005400 <_printf_float+0x290>
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	07d9      	lsls	r1, r3, #31
 80053fe:	d5d8      	bpl.n	80053b2 <_printf_float+0x242>
 8005400:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005404:	4631      	mov	r1, r6
 8005406:	4628      	mov	r0, r5
 8005408:	47b8      	blx	r7
 800540a:	3001      	adds	r0, #1
 800540c:	f43f af0b 	beq.w	8005226 <_printf_float+0xb6>
 8005410:	f04f 0900 	mov.w	r9, #0
 8005414:	f104 0a1a 	add.w	sl, r4, #26
 8005418:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800541a:	425b      	negs	r3, r3
 800541c:	454b      	cmp	r3, r9
 800541e:	dc01      	bgt.n	8005424 <_printf_float+0x2b4>
 8005420:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005422:	e794      	b.n	800534e <_printf_float+0x1de>
 8005424:	2301      	movs	r3, #1
 8005426:	4652      	mov	r2, sl
 8005428:	4631      	mov	r1, r6
 800542a:	4628      	mov	r0, r5
 800542c:	47b8      	blx	r7
 800542e:	3001      	adds	r0, #1
 8005430:	f43f aef9 	beq.w	8005226 <_printf_float+0xb6>
 8005434:	f109 0901 	add.w	r9, r9, #1
 8005438:	e7ee      	b.n	8005418 <_printf_float+0x2a8>
 800543a:	bf00      	nop
 800543c:	7fefffff 	.word	0x7fefffff
 8005440:	08009b18 	.word	0x08009b18
 8005444:	08009b1c 	.word	0x08009b1c
 8005448:	08009b24 	.word	0x08009b24
 800544c:	08009b20 	.word	0x08009b20
 8005450:	08009b28 	.word	0x08009b28
 8005454:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005456:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005458:	429a      	cmp	r2, r3
 800545a:	bfa8      	it	ge
 800545c:	461a      	movge	r2, r3
 800545e:	2a00      	cmp	r2, #0
 8005460:	4691      	mov	r9, r2
 8005462:	dc37      	bgt.n	80054d4 <_printf_float+0x364>
 8005464:	f04f 0b00 	mov.w	fp, #0
 8005468:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800546c:	f104 021a 	add.w	r2, r4, #26
 8005470:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005474:	ebaa 0309 	sub.w	r3, sl, r9
 8005478:	455b      	cmp	r3, fp
 800547a:	dc33      	bgt.n	80054e4 <_printf_float+0x374>
 800547c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005480:	429a      	cmp	r2, r3
 8005482:	db3b      	blt.n	80054fc <_printf_float+0x38c>
 8005484:	6823      	ldr	r3, [r4, #0]
 8005486:	07da      	lsls	r2, r3, #31
 8005488:	d438      	bmi.n	80054fc <_printf_float+0x38c>
 800548a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800548c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800548e:	eba2 030a 	sub.w	r3, r2, sl
 8005492:	eba2 0901 	sub.w	r9, r2, r1
 8005496:	4599      	cmp	r9, r3
 8005498:	bfa8      	it	ge
 800549a:	4699      	movge	r9, r3
 800549c:	f1b9 0f00 	cmp.w	r9, #0
 80054a0:	dc34      	bgt.n	800550c <_printf_float+0x39c>
 80054a2:	f04f 0800 	mov.w	r8, #0
 80054a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054aa:	f104 0a1a 	add.w	sl, r4, #26
 80054ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80054b2:	1a9b      	subs	r3, r3, r2
 80054b4:	eba3 0309 	sub.w	r3, r3, r9
 80054b8:	4543      	cmp	r3, r8
 80054ba:	f77f af7a 	ble.w	80053b2 <_printf_float+0x242>
 80054be:	2301      	movs	r3, #1
 80054c0:	4652      	mov	r2, sl
 80054c2:	4631      	mov	r1, r6
 80054c4:	4628      	mov	r0, r5
 80054c6:	47b8      	blx	r7
 80054c8:	3001      	adds	r0, #1
 80054ca:	f43f aeac 	beq.w	8005226 <_printf_float+0xb6>
 80054ce:	f108 0801 	add.w	r8, r8, #1
 80054d2:	e7ec      	b.n	80054ae <_printf_float+0x33e>
 80054d4:	4613      	mov	r3, r2
 80054d6:	4631      	mov	r1, r6
 80054d8:	4642      	mov	r2, r8
 80054da:	4628      	mov	r0, r5
 80054dc:	47b8      	blx	r7
 80054de:	3001      	adds	r0, #1
 80054e0:	d1c0      	bne.n	8005464 <_printf_float+0x2f4>
 80054e2:	e6a0      	b.n	8005226 <_printf_float+0xb6>
 80054e4:	2301      	movs	r3, #1
 80054e6:	4631      	mov	r1, r6
 80054e8:	4628      	mov	r0, r5
 80054ea:	920b      	str	r2, [sp, #44]	; 0x2c
 80054ec:	47b8      	blx	r7
 80054ee:	3001      	adds	r0, #1
 80054f0:	f43f ae99 	beq.w	8005226 <_printf_float+0xb6>
 80054f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054f6:	f10b 0b01 	add.w	fp, fp, #1
 80054fa:	e7b9      	b.n	8005470 <_printf_float+0x300>
 80054fc:	4631      	mov	r1, r6
 80054fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005502:	4628      	mov	r0, r5
 8005504:	47b8      	blx	r7
 8005506:	3001      	adds	r0, #1
 8005508:	d1bf      	bne.n	800548a <_printf_float+0x31a>
 800550a:	e68c      	b.n	8005226 <_printf_float+0xb6>
 800550c:	464b      	mov	r3, r9
 800550e:	4631      	mov	r1, r6
 8005510:	4628      	mov	r0, r5
 8005512:	eb08 020a 	add.w	r2, r8, sl
 8005516:	47b8      	blx	r7
 8005518:	3001      	adds	r0, #1
 800551a:	d1c2      	bne.n	80054a2 <_printf_float+0x332>
 800551c:	e683      	b.n	8005226 <_printf_float+0xb6>
 800551e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005520:	2a01      	cmp	r2, #1
 8005522:	dc01      	bgt.n	8005528 <_printf_float+0x3b8>
 8005524:	07db      	lsls	r3, r3, #31
 8005526:	d537      	bpl.n	8005598 <_printf_float+0x428>
 8005528:	2301      	movs	r3, #1
 800552a:	4642      	mov	r2, r8
 800552c:	4631      	mov	r1, r6
 800552e:	4628      	mov	r0, r5
 8005530:	47b8      	blx	r7
 8005532:	3001      	adds	r0, #1
 8005534:	f43f ae77 	beq.w	8005226 <_printf_float+0xb6>
 8005538:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800553c:	4631      	mov	r1, r6
 800553e:	4628      	mov	r0, r5
 8005540:	47b8      	blx	r7
 8005542:	3001      	adds	r0, #1
 8005544:	f43f ae6f 	beq.w	8005226 <_printf_float+0xb6>
 8005548:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800554c:	2200      	movs	r2, #0
 800554e:	2300      	movs	r3, #0
 8005550:	f7fb fa2a 	bl	80009a8 <__aeabi_dcmpeq>
 8005554:	b9d8      	cbnz	r0, 800558e <_printf_float+0x41e>
 8005556:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005558:	f108 0201 	add.w	r2, r8, #1
 800555c:	3b01      	subs	r3, #1
 800555e:	4631      	mov	r1, r6
 8005560:	4628      	mov	r0, r5
 8005562:	47b8      	blx	r7
 8005564:	3001      	adds	r0, #1
 8005566:	d10e      	bne.n	8005586 <_printf_float+0x416>
 8005568:	e65d      	b.n	8005226 <_printf_float+0xb6>
 800556a:	2301      	movs	r3, #1
 800556c:	464a      	mov	r2, r9
 800556e:	4631      	mov	r1, r6
 8005570:	4628      	mov	r0, r5
 8005572:	47b8      	blx	r7
 8005574:	3001      	adds	r0, #1
 8005576:	f43f ae56 	beq.w	8005226 <_printf_float+0xb6>
 800557a:	f108 0801 	add.w	r8, r8, #1
 800557e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005580:	3b01      	subs	r3, #1
 8005582:	4543      	cmp	r3, r8
 8005584:	dcf1      	bgt.n	800556a <_printf_float+0x3fa>
 8005586:	4653      	mov	r3, sl
 8005588:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800558c:	e6e0      	b.n	8005350 <_printf_float+0x1e0>
 800558e:	f04f 0800 	mov.w	r8, #0
 8005592:	f104 091a 	add.w	r9, r4, #26
 8005596:	e7f2      	b.n	800557e <_printf_float+0x40e>
 8005598:	2301      	movs	r3, #1
 800559a:	4642      	mov	r2, r8
 800559c:	e7df      	b.n	800555e <_printf_float+0x3ee>
 800559e:	2301      	movs	r3, #1
 80055a0:	464a      	mov	r2, r9
 80055a2:	4631      	mov	r1, r6
 80055a4:	4628      	mov	r0, r5
 80055a6:	47b8      	blx	r7
 80055a8:	3001      	adds	r0, #1
 80055aa:	f43f ae3c 	beq.w	8005226 <_printf_float+0xb6>
 80055ae:	f108 0801 	add.w	r8, r8, #1
 80055b2:	68e3      	ldr	r3, [r4, #12]
 80055b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80055b6:	1a5b      	subs	r3, r3, r1
 80055b8:	4543      	cmp	r3, r8
 80055ba:	dcf0      	bgt.n	800559e <_printf_float+0x42e>
 80055bc:	e6fd      	b.n	80053ba <_printf_float+0x24a>
 80055be:	f04f 0800 	mov.w	r8, #0
 80055c2:	f104 0919 	add.w	r9, r4, #25
 80055c6:	e7f4      	b.n	80055b2 <_printf_float+0x442>

080055c8 <_printf_common>:
 80055c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055cc:	4616      	mov	r6, r2
 80055ce:	4699      	mov	r9, r3
 80055d0:	688a      	ldr	r2, [r1, #8]
 80055d2:	690b      	ldr	r3, [r1, #16]
 80055d4:	4607      	mov	r7, r0
 80055d6:	4293      	cmp	r3, r2
 80055d8:	bfb8      	it	lt
 80055da:	4613      	movlt	r3, r2
 80055dc:	6033      	str	r3, [r6, #0]
 80055de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055e2:	460c      	mov	r4, r1
 80055e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055e8:	b10a      	cbz	r2, 80055ee <_printf_common+0x26>
 80055ea:	3301      	adds	r3, #1
 80055ec:	6033      	str	r3, [r6, #0]
 80055ee:	6823      	ldr	r3, [r4, #0]
 80055f0:	0699      	lsls	r1, r3, #26
 80055f2:	bf42      	ittt	mi
 80055f4:	6833      	ldrmi	r3, [r6, #0]
 80055f6:	3302      	addmi	r3, #2
 80055f8:	6033      	strmi	r3, [r6, #0]
 80055fa:	6825      	ldr	r5, [r4, #0]
 80055fc:	f015 0506 	ands.w	r5, r5, #6
 8005600:	d106      	bne.n	8005610 <_printf_common+0x48>
 8005602:	f104 0a19 	add.w	sl, r4, #25
 8005606:	68e3      	ldr	r3, [r4, #12]
 8005608:	6832      	ldr	r2, [r6, #0]
 800560a:	1a9b      	subs	r3, r3, r2
 800560c:	42ab      	cmp	r3, r5
 800560e:	dc28      	bgt.n	8005662 <_printf_common+0x9a>
 8005610:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005614:	1e13      	subs	r3, r2, #0
 8005616:	6822      	ldr	r2, [r4, #0]
 8005618:	bf18      	it	ne
 800561a:	2301      	movne	r3, #1
 800561c:	0692      	lsls	r2, r2, #26
 800561e:	d42d      	bmi.n	800567c <_printf_common+0xb4>
 8005620:	4649      	mov	r1, r9
 8005622:	4638      	mov	r0, r7
 8005624:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005628:	47c0      	blx	r8
 800562a:	3001      	adds	r0, #1
 800562c:	d020      	beq.n	8005670 <_printf_common+0xa8>
 800562e:	6823      	ldr	r3, [r4, #0]
 8005630:	68e5      	ldr	r5, [r4, #12]
 8005632:	f003 0306 	and.w	r3, r3, #6
 8005636:	2b04      	cmp	r3, #4
 8005638:	bf18      	it	ne
 800563a:	2500      	movne	r5, #0
 800563c:	6832      	ldr	r2, [r6, #0]
 800563e:	f04f 0600 	mov.w	r6, #0
 8005642:	68a3      	ldr	r3, [r4, #8]
 8005644:	bf08      	it	eq
 8005646:	1aad      	subeq	r5, r5, r2
 8005648:	6922      	ldr	r2, [r4, #16]
 800564a:	bf08      	it	eq
 800564c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005650:	4293      	cmp	r3, r2
 8005652:	bfc4      	itt	gt
 8005654:	1a9b      	subgt	r3, r3, r2
 8005656:	18ed      	addgt	r5, r5, r3
 8005658:	341a      	adds	r4, #26
 800565a:	42b5      	cmp	r5, r6
 800565c:	d11a      	bne.n	8005694 <_printf_common+0xcc>
 800565e:	2000      	movs	r0, #0
 8005660:	e008      	b.n	8005674 <_printf_common+0xac>
 8005662:	2301      	movs	r3, #1
 8005664:	4652      	mov	r2, sl
 8005666:	4649      	mov	r1, r9
 8005668:	4638      	mov	r0, r7
 800566a:	47c0      	blx	r8
 800566c:	3001      	adds	r0, #1
 800566e:	d103      	bne.n	8005678 <_printf_common+0xb0>
 8005670:	f04f 30ff 	mov.w	r0, #4294967295
 8005674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005678:	3501      	adds	r5, #1
 800567a:	e7c4      	b.n	8005606 <_printf_common+0x3e>
 800567c:	2030      	movs	r0, #48	; 0x30
 800567e:	18e1      	adds	r1, r4, r3
 8005680:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800568a:	4422      	add	r2, r4
 800568c:	3302      	adds	r3, #2
 800568e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005692:	e7c5      	b.n	8005620 <_printf_common+0x58>
 8005694:	2301      	movs	r3, #1
 8005696:	4622      	mov	r2, r4
 8005698:	4649      	mov	r1, r9
 800569a:	4638      	mov	r0, r7
 800569c:	47c0      	blx	r8
 800569e:	3001      	adds	r0, #1
 80056a0:	d0e6      	beq.n	8005670 <_printf_common+0xa8>
 80056a2:	3601      	adds	r6, #1
 80056a4:	e7d9      	b.n	800565a <_printf_common+0x92>
	...

080056a8 <_printf_i>:
 80056a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056ac:	460c      	mov	r4, r1
 80056ae:	7e27      	ldrb	r7, [r4, #24]
 80056b0:	4691      	mov	r9, r2
 80056b2:	2f78      	cmp	r7, #120	; 0x78
 80056b4:	4680      	mov	r8, r0
 80056b6:	469a      	mov	sl, r3
 80056b8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80056ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056be:	d807      	bhi.n	80056d0 <_printf_i+0x28>
 80056c0:	2f62      	cmp	r7, #98	; 0x62
 80056c2:	d80a      	bhi.n	80056da <_printf_i+0x32>
 80056c4:	2f00      	cmp	r7, #0
 80056c6:	f000 80d9 	beq.w	800587c <_printf_i+0x1d4>
 80056ca:	2f58      	cmp	r7, #88	; 0x58
 80056cc:	f000 80a4 	beq.w	8005818 <_printf_i+0x170>
 80056d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80056d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80056d8:	e03a      	b.n	8005750 <_printf_i+0xa8>
 80056da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80056de:	2b15      	cmp	r3, #21
 80056e0:	d8f6      	bhi.n	80056d0 <_printf_i+0x28>
 80056e2:	a001      	add	r0, pc, #4	; (adr r0, 80056e8 <_printf_i+0x40>)
 80056e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80056e8:	08005741 	.word	0x08005741
 80056ec:	08005755 	.word	0x08005755
 80056f0:	080056d1 	.word	0x080056d1
 80056f4:	080056d1 	.word	0x080056d1
 80056f8:	080056d1 	.word	0x080056d1
 80056fc:	080056d1 	.word	0x080056d1
 8005700:	08005755 	.word	0x08005755
 8005704:	080056d1 	.word	0x080056d1
 8005708:	080056d1 	.word	0x080056d1
 800570c:	080056d1 	.word	0x080056d1
 8005710:	080056d1 	.word	0x080056d1
 8005714:	08005863 	.word	0x08005863
 8005718:	08005785 	.word	0x08005785
 800571c:	08005845 	.word	0x08005845
 8005720:	080056d1 	.word	0x080056d1
 8005724:	080056d1 	.word	0x080056d1
 8005728:	08005885 	.word	0x08005885
 800572c:	080056d1 	.word	0x080056d1
 8005730:	08005785 	.word	0x08005785
 8005734:	080056d1 	.word	0x080056d1
 8005738:	080056d1 	.word	0x080056d1
 800573c:	0800584d 	.word	0x0800584d
 8005740:	680b      	ldr	r3, [r1, #0]
 8005742:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005746:	1d1a      	adds	r2, r3, #4
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	600a      	str	r2, [r1, #0]
 800574c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005750:	2301      	movs	r3, #1
 8005752:	e0a4      	b.n	800589e <_printf_i+0x1f6>
 8005754:	6825      	ldr	r5, [r4, #0]
 8005756:	6808      	ldr	r0, [r1, #0]
 8005758:	062e      	lsls	r6, r5, #24
 800575a:	f100 0304 	add.w	r3, r0, #4
 800575e:	d50a      	bpl.n	8005776 <_printf_i+0xce>
 8005760:	6805      	ldr	r5, [r0, #0]
 8005762:	600b      	str	r3, [r1, #0]
 8005764:	2d00      	cmp	r5, #0
 8005766:	da03      	bge.n	8005770 <_printf_i+0xc8>
 8005768:	232d      	movs	r3, #45	; 0x2d
 800576a:	426d      	negs	r5, r5
 800576c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005770:	230a      	movs	r3, #10
 8005772:	485e      	ldr	r0, [pc, #376]	; (80058ec <_printf_i+0x244>)
 8005774:	e019      	b.n	80057aa <_printf_i+0x102>
 8005776:	f015 0f40 	tst.w	r5, #64	; 0x40
 800577a:	6805      	ldr	r5, [r0, #0]
 800577c:	600b      	str	r3, [r1, #0]
 800577e:	bf18      	it	ne
 8005780:	b22d      	sxthne	r5, r5
 8005782:	e7ef      	b.n	8005764 <_printf_i+0xbc>
 8005784:	680b      	ldr	r3, [r1, #0]
 8005786:	6825      	ldr	r5, [r4, #0]
 8005788:	1d18      	adds	r0, r3, #4
 800578a:	6008      	str	r0, [r1, #0]
 800578c:	0628      	lsls	r0, r5, #24
 800578e:	d501      	bpl.n	8005794 <_printf_i+0xec>
 8005790:	681d      	ldr	r5, [r3, #0]
 8005792:	e002      	b.n	800579a <_printf_i+0xf2>
 8005794:	0669      	lsls	r1, r5, #25
 8005796:	d5fb      	bpl.n	8005790 <_printf_i+0xe8>
 8005798:	881d      	ldrh	r5, [r3, #0]
 800579a:	2f6f      	cmp	r7, #111	; 0x6f
 800579c:	bf0c      	ite	eq
 800579e:	2308      	moveq	r3, #8
 80057a0:	230a      	movne	r3, #10
 80057a2:	4852      	ldr	r0, [pc, #328]	; (80058ec <_printf_i+0x244>)
 80057a4:	2100      	movs	r1, #0
 80057a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80057aa:	6866      	ldr	r6, [r4, #4]
 80057ac:	2e00      	cmp	r6, #0
 80057ae:	bfa8      	it	ge
 80057b0:	6821      	ldrge	r1, [r4, #0]
 80057b2:	60a6      	str	r6, [r4, #8]
 80057b4:	bfa4      	itt	ge
 80057b6:	f021 0104 	bicge.w	r1, r1, #4
 80057ba:	6021      	strge	r1, [r4, #0]
 80057bc:	b90d      	cbnz	r5, 80057c2 <_printf_i+0x11a>
 80057be:	2e00      	cmp	r6, #0
 80057c0:	d04d      	beq.n	800585e <_printf_i+0x1b6>
 80057c2:	4616      	mov	r6, r2
 80057c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80057c8:	fb03 5711 	mls	r7, r3, r1, r5
 80057cc:	5dc7      	ldrb	r7, [r0, r7]
 80057ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057d2:	462f      	mov	r7, r5
 80057d4:	42bb      	cmp	r3, r7
 80057d6:	460d      	mov	r5, r1
 80057d8:	d9f4      	bls.n	80057c4 <_printf_i+0x11c>
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d10b      	bne.n	80057f6 <_printf_i+0x14e>
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	07df      	lsls	r7, r3, #31
 80057e2:	d508      	bpl.n	80057f6 <_printf_i+0x14e>
 80057e4:	6923      	ldr	r3, [r4, #16]
 80057e6:	6861      	ldr	r1, [r4, #4]
 80057e8:	4299      	cmp	r1, r3
 80057ea:	bfde      	ittt	le
 80057ec:	2330      	movle	r3, #48	; 0x30
 80057ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057f6:	1b92      	subs	r2, r2, r6
 80057f8:	6122      	str	r2, [r4, #16]
 80057fa:	464b      	mov	r3, r9
 80057fc:	4621      	mov	r1, r4
 80057fe:	4640      	mov	r0, r8
 8005800:	f8cd a000 	str.w	sl, [sp]
 8005804:	aa03      	add	r2, sp, #12
 8005806:	f7ff fedf 	bl	80055c8 <_printf_common>
 800580a:	3001      	adds	r0, #1
 800580c:	d14c      	bne.n	80058a8 <_printf_i+0x200>
 800580e:	f04f 30ff 	mov.w	r0, #4294967295
 8005812:	b004      	add	sp, #16
 8005814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005818:	4834      	ldr	r0, [pc, #208]	; (80058ec <_printf_i+0x244>)
 800581a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800581e:	680e      	ldr	r6, [r1, #0]
 8005820:	6823      	ldr	r3, [r4, #0]
 8005822:	f856 5b04 	ldr.w	r5, [r6], #4
 8005826:	061f      	lsls	r7, r3, #24
 8005828:	600e      	str	r6, [r1, #0]
 800582a:	d514      	bpl.n	8005856 <_printf_i+0x1ae>
 800582c:	07d9      	lsls	r1, r3, #31
 800582e:	bf44      	itt	mi
 8005830:	f043 0320 	orrmi.w	r3, r3, #32
 8005834:	6023      	strmi	r3, [r4, #0]
 8005836:	b91d      	cbnz	r5, 8005840 <_printf_i+0x198>
 8005838:	6823      	ldr	r3, [r4, #0]
 800583a:	f023 0320 	bic.w	r3, r3, #32
 800583e:	6023      	str	r3, [r4, #0]
 8005840:	2310      	movs	r3, #16
 8005842:	e7af      	b.n	80057a4 <_printf_i+0xfc>
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	f043 0320 	orr.w	r3, r3, #32
 800584a:	6023      	str	r3, [r4, #0]
 800584c:	2378      	movs	r3, #120	; 0x78
 800584e:	4828      	ldr	r0, [pc, #160]	; (80058f0 <_printf_i+0x248>)
 8005850:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005854:	e7e3      	b.n	800581e <_printf_i+0x176>
 8005856:	065e      	lsls	r6, r3, #25
 8005858:	bf48      	it	mi
 800585a:	b2ad      	uxthmi	r5, r5
 800585c:	e7e6      	b.n	800582c <_printf_i+0x184>
 800585e:	4616      	mov	r6, r2
 8005860:	e7bb      	b.n	80057da <_printf_i+0x132>
 8005862:	680b      	ldr	r3, [r1, #0]
 8005864:	6826      	ldr	r6, [r4, #0]
 8005866:	1d1d      	adds	r5, r3, #4
 8005868:	6960      	ldr	r0, [r4, #20]
 800586a:	600d      	str	r5, [r1, #0]
 800586c:	0635      	lsls	r5, r6, #24
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	d501      	bpl.n	8005876 <_printf_i+0x1ce>
 8005872:	6018      	str	r0, [r3, #0]
 8005874:	e002      	b.n	800587c <_printf_i+0x1d4>
 8005876:	0671      	lsls	r1, r6, #25
 8005878:	d5fb      	bpl.n	8005872 <_printf_i+0x1ca>
 800587a:	8018      	strh	r0, [r3, #0]
 800587c:	2300      	movs	r3, #0
 800587e:	4616      	mov	r6, r2
 8005880:	6123      	str	r3, [r4, #16]
 8005882:	e7ba      	b.n	80057fa <_printf_i+0x152>
 8005884:	680b      	ldr	r3, [r1, #0]
 8005886:	1d1a      	adds	r2, r3, #4
 8005888:	600a      	str	r2, [r1, #0]
 800588a:	681e      	ldr	r6, [r3, #0]
 800588c:	2100      	movs	r1, #0
 800588e:	4630      	mov	r0, r6
 8005890:	6862      	ldr	r2, [r4, #4]
 8005892:	f002 fb0b 	bl	8007eac <memchr>
 8005896:	b108      	cbz	r0, 800589c <_printf_i+0x1f4>
 8005898:	1b80      	subs	r0, r0, r6
 800589a:	6060      	str	r0, [r4, #4]
 800589c:	6863      	ldr	r3, [r4, #4]
 800589e:	6123      	str	r3, [r4, #16]
 80058a0:	2300      	movs	r3, #0
 80058a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058a6:	e7a8      	b.n	80057fa <_printf_i+0x152>
 80058a8:	4632      	mov	r2, r6
 80058aa:	4649      	mov	r1, r9
 80058ac:	4640      	mov	r0, r8
 80058ae:	6923      	ldr	r3, [r4, #16]
 80058b0:	47d0      	blx	sl
 80058b2:	3001      	adds	r0, #1
 80058b4:	d0ab      	beq.n	800580e <_printf_i+0x166>
 80058b6:	6823      	ldr	r3, [r4, #0]
 80058b8:	079b      	lsls	r3, r3, #30
 80058ba:	d413      	bmi.n	80058e4 <_printf_i+0x23c>
 80058bc:	68e0      	ldr	r0, [r4, #12]
 80058be:	9b03      	ldr	r3, [sp, #12]
 80058c0:	4298      	cmp	r0, r3
 80058c2:	bfb8      	it	lt
 80058c4:	4618      	movlt	r0, r3
 80058c6:	e7a4      	b.n	8005812 <_printf_i+0x16a>
 80058c8:	2301      	movs	r3, #1
 80058ca:	4632      	mov	r2, r6
 80058cc:	4649      	mov	r1, r9
 80058ce:	4640      	mov	r0, r8
 80058d0:	47d0      	blx	sl
 80058d2:	3001      	adds	r0, #1
 80058d4:	d09b      	beq.n	800580e <_printf_i+0x166>
 80058d6:	3501      	adds	r5, #1
 80058d8:	68e3      	ldr	r3, [r4, #12]
 80058da:	9903      	ldr	r1, [sp, #12]
 80058dc:	1a5b      	subs	r3, r3, r1
 80058de:	42ab      	cmp	r3, r5
 80058e0:	dcf2      	bgt.n	80058c8 <_printf_i+0x220>
 80058e2:	e7eb      	b.n	80058bc <_printf_i+0x214>
 80058e4:	2500      	movs	r5, #0
 80058e6:	f104 0619 	add.w	r6, r4, #25
 80058ea:	e7f5      	b.n	80058d8 <_printf_i+0x230>
 80058ec:	08009b2a 	.word	0x08009b2a
 80058f0:	08009b3b 	.word	0x08009b3b

080058f4 <_scanf_float>:
 80058f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058f8:	b087      	sub	sp, #28
 80058fa:	9303      	str	r3, [sp, #12]
 80058fc:	688b      	ldr	r3, [r1, #8]
 80058fe:	4617      	mov	r7, r2
 8005900:	1e5a      	subs	r2, r3, #1
 8005902:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005906:	bf85      	ittet	hi
 8005908:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800590c:	195b      	addhi	r3, r3, r5
 800590e:	2300      	movls	r3, #0
 8005910:	9302      	strhi	r3, [sp, #8]
 8005912:	bf88      	it	hi
 8005914:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005918:	468b      	mov	fp, r1
 800591a:	f04f 0500 	mov.w	r5, #0
 800591e:	bf8c      	ite	hi
 8005920:	608b      	strhi	r3, [r1, #8]
 8005922:	9302      	strls	r3, [sp, #8]
 8005924:	680b      	ldr	r3, [r1, #0]
 8005926:	4680      	mov	r8, r0
 8005928:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800592c:	f84b 3b1c 	str.w	r3, [fp], #28
 8005930:	460c      	mov	r4, r1
 8005932:	465e      	mov	r6, fp
 8005934:	46aa      	mov	sl, r5
 8005936:	46a9      	mov	r9, r5
 8005938:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800593c:	9501      	str	r5, [sp, #4]
 800593e:	68a2      	ldr	r2, [r4, #8]
 8005940:	b152      	cbz	r2, 8005958 <_scanf_float+0x64>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	2b4e      	cmp	r3, #78	; 0x4e
 8005948:	d864      	bhi.n	8005a14 <_scanf_float+0x120>
 800594a:	2b40      	cmp	r3, #64	; 0x40
 800594c:	d83c      	bhi.n	80059c8 <_scanf_float+0xd4>
 800594e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005952:	b2c8      	uxtb	r0, r1
 8005954:	280e      	cmp	r0, #14
 8005956:	d93a      	bls.n	80059ce <_scanf_float+0xda>
 8005958:	f1b9 0f00 	cmp.w	r9, #0
 800595c:	d003      	beq.n	8005966 <_scanf_float+0x72>
 800595e:	6823      	ldr	r3, [r4, #0]
 8005960:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005964:	6023      	str	r3, [r4, #0]
 8005966:	f10a 3aff 	add.w	sl, sl, #4294967295
 800596a:	f1ba 0f01 	cmp.w	sl, #1
 800596e:	f200 8113 	bhi.w	8005b98 <_scanf_float+0x2a4>
 8005972:	455e      	cmp	r6, fp
 8005974:	f200 8105 	bhi.w	8005b82 <_scanf_float+0x28e>
 8005978:	2501      	movs	r5, #1
 800597a:	4628      	mov	r0, r5
 800597c:	b007      	add	sp, #28
 800597e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005982:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005986:	2a0d      	cmp	r2, #13
 8005988:	d8e6      	bhi.n	8005958 <_scanf_float+0x64>
 800598a:	a101      	add	r1, pc, #4	; (adr r1, 8005990 <_scanf_float+0x9c>)
 800598c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005990:	08005acf 	.word	0x08005acf
 8005994:	08005959 	.word	0x08005959
 8005998:	08005959 	.word	0x08005959
 800599c:	08005959 	.word	0x08005959
 80059a0:	08005b2f 	.word	0x08005b2f
 80059a4:	08005b07 	.word	0x08005b07
 80059a8:	08005959 	.word	0x08005959
 80059ac:	08005959 	.word	0x08005959
 80059b0:	08005add 	.word	0x08005add
 80059b4:	08005959 	.word	0x08005959
 80059b8:	08005959 	.word	0x08005959
 80059bc:	08005959 	.word	0x08005959
 80059c0:	08005959 	.word	0x08005959
 80059c4:	08005a95 	.word	0x08005a95
 80059c8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80059cc:	e7db      	b.n	8005986 <_scanf_float+0x92>
 80059ce:	290e      	cmp	r1, #14
 80059d0:	d8c2      	bhi.n	8005958 <_scanf_float+0x64>
 80059d2:	a001      	add	r0, pc, #4	; (adr r0, 80059d8 <_scanf_float+0xe4>)
 80059d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80059d8:	08005a87 	.word	0x08005a87
 80059dc:	08005959 	.word	0x08005959
 80059e0:	08005a87 	.word	0x08005a87
 80059e4:	08005b1b 	.word	0x08005b1b
 80059e8:	08005959 	.word	0x08005959
 80059ec:	08005a35 	.word	0x08005a35
 80059f0:	08005a71 	.word	0x08005a71
 80059f4:	08005a71 	.word	0x08005a71
 80059f8:	08005a71 	.word	0x08005a71
 80059fc:	08005a71 	.word	0x08005a71
 8005a00:	08005a71 	.word	0x08005a71
 8005a04:	08005a71 	.word	0x08005a71
 8005a08:	08005a71 	.word	0x08005a71
 8005a0c:	08005a71 	.word	0x08005a71
 8005a10:	08005a71 	.word	0x08005a71
 8005a14:	2b6e      	cmp	r3, #110	; 0x6e
 8005a16:	d809      	bhi.n	8005a2c <_scanf_float+0x138>
 8005a18:	2b60      	cmp	r3, #96	; 0x60
 8005a1a:	d8b2      	bhi.n	8005982 <_scanf_float+0x8e>
 8005a1c:	2b54      	cmp	r3, #84	; 0x54
 8005a1e:	d077      	beq.n	8005b10 <_scanf_float+0x21c>
 8005a20:	2b59      	cmp	r3, #89	; 0x59
 8005a22:	d199      	bne.n	8005958 <_scanf_float+0x64>
 8005a24:	2d07      	cmp	r5, #7
 8005a26:	d197      	bne.n	8005958 <_scanf_float+0x64>
 8005a28:	2508      	movs	r5, #8
 8005a2a:	e029      	b.n	8005a80 <_scanf_float+0x18c>
 8005a2c:	2b74      	cmp	r3, #116	; 0x74
 8005a2e:	d06f      	beq.n	8005b10 <_scanf_float+0x21c>
 8005a30:	2b79      	cmp	r3, #121	; 0x79
 8005a32:	e7f6      	b.n	8005a22 <_scanf_float+0x12e>
 8005a34:	6821      	ldr	r1, [r4, #0]
 8005a36:	05c8      	lsls	r0, r1, #23
 8005a38:	d51a      	bpl.n	8005a70 <_scanf_float+0x17c>
 8005a3a:	9b02      	ldr	r3, [sp, #8]
 8005a3c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005a40:	6021      	str	r1, [r4, #0]
 8005a42:	f109 0901 	add.w	r9, r9, #1
 8005a46:	b11b      	cbz	r3, 8005a50 <_scanf_float+0x15c>
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	3201      	adds	r2, #1
 8005a4c:	9302      	str	r3, [sp, #8]
 8005a4e:	60a2      	str	r2, [r4, #8]
 8005a50:	68a3      	ldr	r3, [r4, #8]
 8005a52:	3b01      	subs	r3, #1
 8005a54:	60a3      	str	r3, [r4, #8]
 8005a56:	6923      	ldr	r3, [r4, #16]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	6123      	str	r3, [r4, #16]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	607b      	str	r3, [r7, #4]
 8005a64:	f340 8084 	ble.w	8005b70 <_scanf_float+0x27c>
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	603b      	str	r3, [r7, #0]
 8005a6e:	e766      	b.n	800593e <_scanf_float+0x4a>
 8005a70:	eb1a 0f05 	cmn.w	sl, r5
 8005a74:	f47f af70 	bne.w	8005958 <_scanf_float+0x64>
 8005a78:	6822      	ldr	r2, [r4, #0]
 8005a7a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005a7e:	6022      	str	r2, [r4, #0]
 8005a80:	f806 3b01 	strb.w	r3, [r6], #1
 8005a84:	e7e4      	b.n	8005a50 <_scanf_float+0x15c>
 8005a86:	6822      	ldr	r2, [r4, #0]
 8005a88:	0610      	lsls	r0, r2, #24
 8005a8a:	f57f af65 	bpl.w	8005958 <_scanf_float+0x64>
 8005a8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a92:	e7f4      	b.n	8005a7e <_scanf_float+0x18a>
 8005a94:	f1ba 0f00 	cmp.w	sl, #0
 8005a98:	d10e      	bne.n	8005ab8 <_scanf_float+0x1c4>
 8005a9a:	f1b9 0f00 	cmp.w	r9, #0
 8005a9e:	d10e      	bne.n	8005abe <_scanf_float+0x1ca>
 8005aa0:	6822      	ldr	r2, [r4, #0]
 8005aa2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005aa6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005aaa:	d108      	bne.n	8005abe <_scanf_float+0x1ca>
 8005aac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005ab0:	f04f 0a01 	mov.w	sl, #1
 8005ab4:	6022      	str	r2, [r4, #0]
 8005ab6:	e7e3      	b.n	8005a80 <_scanf_float+0x18c>
 8005ab8:	f1ba 0f02 	cmp.w	sl, #2
 8005abc:	d055      	beq.n	8005b6a <_scanf_float+0x276>
 8005abe:	2d01      	cmp	r5, #1
 8005ac0:	d002      	beq.n	8005ac8 <_scanf_float+0x1d4>
 8005ac2:	2d04      	cmp	r5, #4
 8005ac4:	f47f af48 	bne.w	8005958 <_scanf_float+0x64>
 8005ac8:	3501      	adds	r5, #1
 8005aca:	b2ed      	uxtb	r5, r5
 8005acc:	e7d8      	b.n	8005a80 <_scanf_float+0x18c>
 8005ace:	f1ba 0f01 	cmp.w	sl, #1
 8005ad2:	f47f af41 	bne.w	8005958 <_scanf_float+0x64>
 8005ad6:	f04f 0a02 	mov.w	sl, #2
 8005ada:	e7d1      	b.n	8005a80 <_scanf_float+0x18c>
 8005adc:	b97d      	cbnz	r5, 8005afe <_scanf_float+0x20a>
 8005ade:	f1b9 0f00 	cmp.w	r9, #0
 8005ae2:	f47f af3c 	bne.w	800595e <_scanf_float+0x6a>
 8005ae6:	6822      	ldr	r2, [r4, #0]
 8005ae8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005aec:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005af0:	f47f af39 	bne.w	8005966 <_scanf_float+0x72>
 8005af4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005af8:	2501      	movs	r5, #1
 8005afa:	6022      	str	r2, [r4, #0]
 8005afc:	e7c0      	b.n	8005a80 <_scanf_float+0x18c>
 8005afe:	2d03      	cmp	r5, #3
 8005b00:	d0e2      	beq.n	8005ac8 <_scanf_float+0x1d4>
 8005b02:	2d05      	cmp	r5, #5
 8005b04:	e7de      	b.n	8005ac4 <_scanf_float+0x1d0>
 8005b06:	2d02      	cmp	r5, #2
 8005b08:	f47f af26 	bne.w	8005958 <_scanf_float+0x64>
 8005b0c:	2503      	movs	r5, #3
 8005b0e:	e7b7      	b.n	8005a80 <_scanf_float+0x18c>
 8005b10:	2d06      	cmp	r5, #6
 8005b12:	f47f af21 	bne.w	8005958 <_scanf_float+0x64>
 8005b16:	2507      	movs	r5, #7
 8005b18:	e7b2      	b.n	8005a80 <_scanf_float+0x18c>
 8005b1a:	6822      	ldr	r2, [r4, #0]
 8005b1c:	0591      	lsls	r1, r2, #22
 8005b1e:	f57f af1b 	bpl.w	8005958 <_scanf_float+0x64>
 8005b22:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005b26:	6022      	str	r2, [r4, #0]
 8005b28:	f8cd 9004 	str.w	r9, [sp, #4]
 8005b2c:	e7a8      	b.n	8005a80 <_scanf_float+0x18c>
 8005b2e:	6822      	ldr	r2, [r4, #0]
 8005b30:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005b34:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005b38:	d006      	beq.n	8005b48 <_scanf_float+0x254>
 8005b3a:	0550      	lsls	r0, r2, #21
 8005b3c:	f57f af0c 	bpl.w	8005958 <_scanf_float+0x64>
 8005b40:	f1b9 0f00 	cmp.w	r9, #0
 8005b44:	f43f af0f 	beq.w	8005966 <_scanf_float+0x72>
 8005b48:	0591      	lsls	r1, r2, #22
 8005b4a:	bf58      	it	pl
 8005b4c:	9901      	ldrpl	r1, [sp, #4]
 8005b4e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005b52:	bf58      	it	pl
 8005b54:	eba9 0101 	subpl.w	r1, r9, r1
 8005b58:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005b5c:	f04f 0900 	mov.w	r9, #0
 8005b60:	bf58      	it	pl
 8005b62:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005b66:	6022      	str	r2, [r4, #0]
 8005b68:	e78a      	b.n	8005a80 <_scanf_float+0x18c>
 8005b6a:	f04f 0a03 	mov.w	sl, #3
 8005b6e:	e787      	b.n	8005a80 <_scanf_float+0x18c>
 8005b70:	4639      	mov	r1, r7
 8005b72:	4640      	mov	r0, r8
 8005b74:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005b78:	4798      	blx	r3
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	f43f aedf 	beq.w	800593e <_scanf_float+0x4a>
 8005b80:	e6ea      	b.n	8005958 <_scanf_float+0x64>
 8005b82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005b86:	463a      	mov	r2, r7
 8005b88:	4640      	mov	r0, r8
 8005b8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005b8e:	4798      	blx	r3
 8005b90:	6923      	ldr	r3, [r4, #16]
 8005b92:	3b01      	subs	r3, #1
 8005b94:	6123      	str	r3, [r4, #16]
 8005b96:	e6ec      	b.n	8005972 <_scanf_float+0x7e>
 8005b98:	1e6b      	subs	r3, r5, #1
 8005b9a:	2b06      	cmp	r3, #6
 8005b9c:	d825      	bhi.n	8005bea <_scanf_float+0x2f6>
 8005b9e:	2d02      	cmp	r5, #2
 8005ba0:	d836      	bhi.n	8005c10 <_scanf_float+0x31c>
 8005ba2:	455e      	cmp	r6, fp
 8005ba4:	f67f aee8 	bls.w	8005978 <_scanf_float+0x84>
 8005ba8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005bac:	463a      	mov	r2, r7
 8005bae:	4640      	mov	r0, r8
 8005bb0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005bb4:	4798      	blx	r3
 8005bb6:	6923      	ldr	r3, [r4, #16]
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	6123      	str	r3, [r4, #16]
 8005bbc:	e7f1      	b.n	8005ba2 <_scanf_float+0x2ae>
 8005bbe:	9802      	ldr	r0, [sp, #8]
 8005bc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005bc4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005bc8:	463a      	mov	r2, r7
 8005bca:	9002      	str	r0, [sp, #8]
 8005bcc:	4640      	mov	r0, r8
 8005bce:	4798      	blx	r3
 8005bd0:	6923      	ldr	r3, [r4, #16]
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	6123      	str	r3, [r4, #16]
 8005bd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005bda:	fa5f fa8a 	uxtb.w	sl, sl
 8005bde:	f1ba 0f02 	cmp.w	sl, #2
 8005be2:	d1ec      	bne.n	8005bbe <_scanf_float+0x2ca>
 8005be4:	3d03      	subs	r5, #3
 8005be6:	b2ed      	uxtb	r5, r5
 8005be8:	1b76      	subs	r6, r6, r5
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	05da      	lsls	r2, r3, #23
 8005bee:	d52f      	bpl.n	8005c50 <_scanf_float+0x35c>
 8005bf0:	055b      	lsls	r3, r3, #21
 8005bf2:	d510      	bpl.n	8005c16 <_scanf_float+0x322>
 8005bf4:	455e      	cmp	r6, fp
 8005bf6:	f67f aebf 	bls.w	8005978 <_scanf_float+0x84>
 8005bfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005bfe:	463a      	mov	r2, r7
 8005c00:	4640      	mov	r0, r8
 8005c02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c06:	4798      	blx	r3
 8005c08:	6923      	ldr	r3, [r4, #16]
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	6123      	str	r3, [r4, #16]
 8005c0e:	e7f1      	b.n	8005bf4 <_scanf_float+0x300>
 8005c10:	46aa      	mov	sl, r5
 8005c12:	9602      	str	r6, [sp, #8]
 8005c14:	e7df      	b.n	8005bd6 <_scanf_float+0x2e2>
 8005c16:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005c1a:	6923      	ldr	r3, [r4, #16]
 8005c1c:	2965      	cmp	r1, #101	; 0x65
 8005c1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c22:	f106 35ff 	add.w	r5, r6, #4294967295
 8005c26:	6123      	str	r3, [r4, #16]
 8005c28:	d00c      	beq.n	8005c44 <_scanf_float+0x350>
 8005c2a:	2945      	cmp	r1, #69	; 0x45
 8005c2c:	d00a      	beq.n	8005c44 <_scanf_float+0x350>
 8005c2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c32:	463a      	mov	r2, r7
 8005c34:	4640      	mov	r0, r8
 8005c36:	4798      	blx	r3
 8005c38:	6923      	ldr	r3, [r4, #16]
 8005c3a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	1eb5      	subs	r5, r6, #2
 8005c42:	6123      	str	r3, [r4, #16]
 8005c44:	463a      	mov	r2, r7
 8005c46:	4640      	mov	r0, r8
 8005c48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c4c:	4798      	blx	r3
 8005c4e:	462e      	mov	r6, r5
 8005c50:	6825      	ldr	r5, [r4, #0]
 8005c52:	f015 0510 	ands.w	r5, r5, #16
 8005c56:	d159      	bne.n	8005d0c <_scanf_float+0x418>
 8005c58:	7035      	strb	r5, [r6, #0]
 8005c5a:	6823      	ldr	r3, [r4, #0]
 8005c5c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c64:	d11c      	bne.n	8005ca0 <_scanf_float+0x3ac>
 8005c66:	9b01      	ldr	r3, [sp, #4]
 8005c68:	454b      	cmp	r3, r9
 8005c6a:	eba3 0209 	sub.w	r2, r3, r9
 8005c6e:	d124      	bne.n	8005cba <_scanf_float+0x3c6>
 8005c70:	2200      	movs	r2, #0
 8005c72:	4659      	mov	r1, fp
 8005c74:	4640      	mov	r0, r8
 8005c76:	f000 fe8b 	bl	8006990 <_strtod_r>
 8005c7a:	f8d4 c000 	ldr.w	ip, [r4]
 8005c7e:	9b03      	ldr	r3, [sp, #12]
 8005c80:	f01c 0f02 	tst.w	ip, #2
 8005c84:	4606      	mov	r6, r0
 8005c86:	460f      	mov	r7, r1
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	d021      	beq.n	8005cd0 <_scanf_float+0x3dc>
 8005c8c:	9903      	ldr	r1, [sp, #12]
 8005c8e:	1d1a      	adds	r2, r3, #4
 8005c90:	600a      	str	r2, [r1, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	e9c3 6700 	strd	r6, r7, [r3]
 8005c98:	68e3      	ldr	r3, [r4, #12]
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	60e3      	str	r3, [r4, #12]
 8005c9e:	e66c      	b.n	800597a <_scanf_float+0x86>
 8005ca0:	9b04      	ldr	r3, [sp, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d0e4      	beq.n	8005c70 <_scanf_float+0x37c>
 8005ca6:	9905      	ldr	r1, [sp, #20]
 8005ca8:	230a      	movs	r3, #10
 8005caa:	462a      	mov	r2, r5
 8005cac:	4640      	mov	r0, r8
 8005cae:	3101      	adds	r1, #1
 8005cb0:	f000 fefa 	bl	8006aa8 <_strtol_r>
 8005cb4:	9b04      	ldr	r3, [sp, #16]
 8005cb6:	9e05      	ldr	r6, [sp, #20]
 8005cb8:	1ac2      	subs	r2, r0, r3
 8005cba:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005cbe:	429e      	cmp	r6, r3
 8005cc0:	bf28      	it	cs
 8005cc2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005cc6:	4630      	mov	r0, r6
 8005cc8:	4911      	ldr	r1, [pc, #68]	; (8005d10 <_scanf_float+0x41c>)
 8005cca:	f000 f829 	bl	8005d20 <siprintf>
 8005cce:	e7cf      	b.n	8005c70 <_scanf_float+0x37c>
 8005cd0:	f01c 0f04 	tst.w	ip, #4
 8005cd4:	f103 0e04 	add.w	lr, r3, #4
 8005cd8:	d003      	beq.n	8005ce2 <_scanf_float+0x3ee>
 8005cda:	9903      	ldr	r1, [sp, #12]
 8005cdc:	f8c1 e000 	str.w	lr, [r1]
 8005ce0:	e7d7      	b.n	8005c92 <_scanf_float+0x39e>
 8005ce2:	9a03      	ldr	r2, [sp, #12]
 8005ce4:	f8c2 e000 	str.w	lr, [r2]
 8005ce8:	f8d3 8000 	ldr.w	r8, [r3]
 8005cec:	4602      	mov	r2, r0
 8005cee:	460b      	mov	r3, r1
 8005cf0:	f7fa fe8c 	bl	8000a0c <__aeabi_dcmpun>
 8005cf4:	b128      	cbz	r0, 8005d02 <_scanf_float+0x40e>
 8005cf6:	4807      	ldr	r0, [pc, #28]	; (8005d14 <_scanf_float+0x420>)
 8005cf8:	f000 f80e 	bl	8005d18 <nanf>
 8005cfc:	f8c8 0000 	str.w	r0, [r8]
 8005d00:	e7ca      	b.n	8005c98 <_scanf_float+0x3a4>
 8005d02:	4630      	mov	r0, r6
 8005d04:	4639      	mov	r1, r7
 8005d06:	f7fa fedf 	bl	8000ac8 <__aeabi_d2f>
 8005d0a:	e7f7      	b.n	8005cfc <_scanf_float+0x408>
 8005d0c:	2500      	movs	r5, #0
 8005d0e:	e634      	b.n	800597a <_scanf_float+0x86>
 8005d10:	08009b4c 	.word	0x08009b4c
 8005d14:	08009f68 	.word	0x08009f68

08005d18 <nanf>:
 8005d18:	4800      	ldr	r0, [pc, #0]	; (8005d1c <nanf+0x4>)
 8005d1a:	4770      	bx	lr
 8005d1c:	7fc00000 	.word	0x7fc00000

08005d20 <siprintf>:
 8005d20:	b40e      	push	{r1, r2, r3}
 8005d22:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005d26:	b500      	push	{lr}
 8005d28:	b09c      	sub	sp, #112	; 0x70
 8005d2a:	ab1d      	add	r3, sp, #116	; 0x74
 8005d2c:	9002      	str	r0, [sp, #8]
 8005d2e:	9006      	str	r0, [sp, #24]
 8005d30:	9107      	str	r1, [sp, #28]
 8005d32:	9104      	str	r1, [sp, #16]
 8005d34:	4808      	ldr	r0, [pc, #32]	; (8005d58 <siprintf+0x38>)
 8005d36:	4909      	ldr	r1, [pc, #36]	; (8005d5c <siprintf+0x3c>)
 8005d38:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d3c:	9105      	str	r1, [sp, #20]
 8005d3e:	6800      	ldr	r0, [r0, #0]
 8005d40:	a902      	add	r1, sp, #8
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	f002 fe88 	bl	8008a58 <_svfiprintf_r>
 8005d48:	2200      	movs	r2, #0
 8005d4a:	9b02      	ldr	r3, [sp, #8]
 8005d4c:	701a      	strb	r2, [r3, #0]
 8005d4e:	b01c      	add	sp, #112	; 0x70
 8005d50:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d54:	b003      	add	sp, #12
 8005d56:	4770      	bx	lr
 8005d58:	20000020 	.word	0x20000020
 8005d5c:	ffff0208 	.word	0xffff0208

08005d60 <sulp>:
 8005d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d64:	460f      	mov	r7, r1
 8005d66:	4690      	mov	r8, r2
 8005d68:	f002 fc1e 	bl	80085a8 <__ulp>
 8005d6c:	4604      	mov	r4, r0
 8005d6e:	460d      	mov	r5, r1
 8005d70:	f1b8 0f00 	cmp.w	r8, #0
 8005d74:	d011      	beq.n	8005d9a <sulp+0x3a>
 8005d76:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005d7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	dd0b      	ble.n	8005d9a <sulp+0x3a>
 8005d82:	2400      	movs	r4, #0
 8005d84:	051b      	lsls	r3, r3, #20
 8005d86:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005d8a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005d8e:	4622      	mov	r2, r4
 8005d90:	462b      	mov	r3, r5
 8005d92:	f7fa fba1 	bl	80004d8 <__aeabi_dmul>
 8005d96:	4604      	mov	r4, r0
 8005d98:	460d      	mov	r5, r1
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	4629      	mov	r1, r5
 8005d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005da2:	0000      	movs	r0, r0
 8005da4:	0000      	movs	r0, r0
	...

08005da8 <_strtod_l>:
 8005da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dac:	469b      	mov	fp, r3
 8005dae:	2300      	movs	r3, #0
 8005db0:	b0a1      	sub	sp, #132	; 0x84
 8005db2:	931c      	str	r3, [sp, #112]	; 0x70
 8005db4:	4ba1      	ldr	r3, [pc, #644]	; (800603c <_strtod_l+0x294>)
 8005db6:	4682      	mov	sl, r0
 8005db8:	681f      	ldr	r7, [r3, #0]
 8005dba:	460e      	mov	r6, r1
 8005dbc:	4638      	mov	r0, r7
 8005dbe:	9217      	str	r2, [sp, #92]	; 0x5c
 8005dc0:	f7fa f9c6 	bl	8000150 <strlen>
 8005dc4:	f04f 0800 	mov.w	r8, #0
 8005dc8:	4604      	mov	r4, r0
 8005dca:	f04f 0900 	mov.w	r9, #0
 8005dce:	961b      	str	r6, [sp, #108]	; 0x6c
 8005dd0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005dd2:	781a      	ldrb	r2, [r3, #0]
 8005dd4:	2a2b      	cmp	r2, #43	; 0x2b
 8005dd6:	d04c      	beq.n	8005e72 <_strtod_l+0xca>
 8005dd8:	d83a      	bhi.n	8005e50 <_strtod_l+0xa8>
 8005dda:	2a0d      	cmp	r2, #13
 8005ddc:	d833      	bhi.n	8005e46 <_strtod_l+0x9e>
 8005dde:	2a08      	cmp	r2, #8
 8005de0:	d833      	bhi.n	8005e4a <_strtod_l+0xa2>
 8005de2:	2a00      	cmp	r2, #0
 8005de4:	d03d      	beq.n	8005e62 <_strtod_l+0xba>
 8005de6:	2300      	movs	r3, #0
 8005de8:	930c      	str	r3, [sp, #48]	; 0x30
 8005dea:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005dec:	782b      	ldrb	r3, [r5, #0]
 8005dee:	2b30      	cmp	r3, #48	; 0x30
 8005df0:	f040 80af 	bne.w	8005f52 <_strtod_l+0x1aa>
 8005df4:	786b      	ldrb	r3, [r5, #1]
 8005df6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005dfa:	2b58      	cmp	r3, #88	; 0x58
 8005dfc:	d16c      	bne.n	8005ed8 <_strtod_l+0x130>
 8005dfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e00:	4650      	mov	r0, sl
 8005e02:	9301      	str	r3, [sp, #4]
 8005e04:	ab1c      	add	r3, sp, #112	; 0x70
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	4a8d      	ldr	r2, [pc, #564]	; (8006040 <_strtod_l+0x298>)
 8005e0a:	f8cd b008 	str.w	fp, [sp, #8]
 8005e0e:	ab1d      	add	r3, sp, #116	; 0x74
 8005e10:	a91b      	add	r1, sp, #108	; 0x6c
 8005e12:	f001 fd2f 	bl	8007874 <__gethex>
 8005e16:	f010 0607 	ands.w	r6, r0, #7
 8005e1a:	4604      	mov	r4, r0
 8005e1c:	d005      	beq.n	8005e2a <_strtod_l+0x82>
 8005e1e:	2e06      	cmp	r6, #6
 8005e20:	d129      	bne.n	8005e76 <_strtod_l+0xce>
 8005e22:	2300      	movs	r3, #0
 8005e24:	3501      	adds	r5, #1
 8005e26:	951b      	str	r5, [sp, #108]	; 0x6c
 8005e28:	930c      	str	r3, [sp, #48]	; 0x30
 8005e2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f040 8596 	bne.w	800695e <_strtod_l+0xbb6>
 8005e32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e34:	b1d3      	cbz	r3, 8005e6c <_strtod_l+0xc4>
 8005e36:	4642      	mov	r2, r8
 8005e38:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005e3c:	4610      	mov	r0, r2
 8005e3e:	4619      	mov	r1, r3
 8005e40:	b021      	add	sp, #132	; 0x84
 8005e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e46:	2a20      	cmp	r2, #32
 8005e48:	d1cd      	bne.n	8005de6 <_strtod_l+0x3e>
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	931b      	str	r3, [sp, #108]	; 0x6c
 8005e4e:	e7bf      	b.n	8005dd0 <_strtod_l+0x28>
 8005e50:	2a2d      	cmp	r2, #45	; 0x2d
 8005e52:	d1c8      	bne.n	8005de6 <_strtod_l+0x3e>
 8005e54:	2201      	movs	r2, #1
 8005e56:	920c      	str	r2, [sp, #48]	; 0x30
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	921b      	str	r2, [sp, #108]	; 0x6c
 8005e5c:	785b      	ldrb	r3, [r3, #1]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1c3      	bne.n	8005dea <_strtod_l+0x42>
 8005e62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005e64:	961b      	str	r6, [sp, #108]	; 0x6c
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f040 8577 	bne.w	800695a <_strtod_l+0xbb2>
 8005e6c:	4642      	mov	r2, r8
 8005e6e:	464b      	mov	r3, r9
 8005e70:	e7e4      	b.n	8005e3c <_strtod_l+0x94>
 8005e72:	2200      	movs	r2, #0
 8005e74:	e7ef      	b.n	8005e56 <_strtod_l+0xae>
 8005e76:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005e78:	b13a      	cbz	r2, 8005e8a <_strtod_l+0xe2>
 8005e7a:	2135      	movs	r1, #53	; 0x35
 8005e7c:	a81e      	add	r0, sp, #120	; 0x78
 8005e7e:	f002 fc97 	bl	80087b0 <__copybits>
 8005e82:	4650      	mov	r0, sl
 8005e84:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005e86:	f002 f85f 	bl	8007f48 <_Bfree>
 8005e8a:	3e01      	subs	r6, #1
 8005e8c:	2e05      	cmp	r6, #5
 8005e8e:	d807      	bhi.n	8005ea0 <_strtod_l+0xf8>
 8005e90:	e8df f006 	tbb	[pc, r6]
 8005e94:	1d180b0e 	.word	0x1d180b0e
 8005e98:	030e      	.short	0x030e
 8005e9a:	f04f 0900 	mov.w	r9, #0
 8005e9e:	46c8      	mov	r8, r9
 8005ea0:	0721      	lsls	r1, r4, #28
 8005ea2:	d5c2      	bpl.n	8005e2a <_strtod_l+0x82>
 8005ea4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005ea8:	e7bf      	b.n	8005e2a <_strtod_l+0x82>
 8005eaa:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8005eae:	e7f7      	b.n	8005ea0 <_strtod_l+0xf8>
 8005eb0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005eb2:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8005eb6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005eba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005ebe:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005ec2:	e7ed      	b.n	8005ea0 <_strtod_l+0xf8>
 8005ec4:	f04f 0800 	mov.w	r8, #0
 8005ec8:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006044 <_strtod_l+0x29c>
 8005ecc:	e7e8      	b.n	8005ea0 <_strtod_l+0xf8>
 8005ece:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005ed2:	f04f 38ff 	mov.w	r8, #4294967295
 8005ed6:	e7e3      	b.n	8005ea0 <_strtod_l+0xf8>
 8005ed8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005eda:	1c5a      	adds	r2, r3, #1
 8005edc:	921b      	str	r2, [sp, #108]	; 0x6c
 8005ede:	785b      	ldrb	r3, [r3, #1]
 8005ee0:	2b30      	cmp	r3, #48	; 0x30
 8005ee2:	d0f9      	beq.n	8005ed8 <_strtod_l+0x130>
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0a0      	beq.n	8005e2a <_strtod_l+0x82>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	9307      	str	r3, [sp, #28]
 8005eec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005eee:	220a      	movs	r2, #10
 8005ef0:	9308      	str	r3, [sp, #32]
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	469b      	mov	fp, r3
 8005ef6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005efa:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005efc:	7805      	ldrb	r5, [r0, #0]
 8005efe:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8005f02:	b2d9      	uxtb	r1, r3
 8005f04:	2909      	cmp	r1, #9
 8005f06:	d926      	bls.n	8005f56 <_strtod_l+0x1ae>
 8005f08:	4622      	mov	r2, r4
 8005f0a:	4639      	mov	r1, r7
 8005f0c:	f002 feba 	bl	8008c84 <strncmp>
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d032      	beq.n	8005f7a <_strtod_l+0x1d2>
 8005f14:	2000      	movs	r0, #0
 8005f16:	462b      	mov	r3, r5
 8005f18:	465c      	mov	r4, fp
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	9004      	str	r0, [sp, #16]
 8005f1e:	2b65      	cmp	r3, #101	; 0x65
 8005f20:	d001      	beq.n	8005f26 <_strtod_l+0x17e>
 8005f22:	2b45      	cmp	r3, #69	; 0x45
 8005f24:	d113      	bne.n	8005f4e <_strtod_l+0x1a6>
 8005f26:	b91c      	cbnz	r4, 8005f30 <_strtod_l+0x188>
 8005f28:	9b07      	ldr	r3, [sp, #28]
 8005f2a:	4303      	orrs	r3, r0
 8005f2c:	d099      	beq.n	8005e62 <_strtod_l+0xba>
 8005f2e:	2400      	movs	r4, #0
 8005f30:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005f32:	1c73      	adds	r3, r6, #1
 8005f34:	931b      	str	r3, [sp, #108]	; 0x6c
 8005f36:	7873      	ldrb	r3, [r6, #1]
 8005f38:	2b2b      	cmp	r3, #43	; 0x2b
 8005f3a:	d078      	beq.n	800602e <_strtod_l+0x286>
 8005f3c:	2b2d      	cmp	r3, #45	; 0x2d
 8005f3e:	d07b      	beq.n	8006038 <_strtod_l+0x290>
 8005f40:	2700      	movs	r7, #0
 8005f42:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005f46:	2909      	cmp	r1, #9
 8005f48:	f240 8082 	bls.w	8006050 <_strtod_l+0x2a8>
 8005f4c:	961b      	str	r6, [sp, #108]	; 0x6c
 8005f4e:	2500      	movs	r5, #0
 8005f50:	e09e      	b.n	8006090 <_strtod_l+0x2e8>
 8005f52:	2300      	movs	r3, #0
 8005f54:	e7c9      	b.n	8005eea <_strtod_l+0x142>
 8005f56:	f1bb 0f08 	cmp.w	fp, #8
 8005f5a:	bfd5      	itete	le
 8005f5c:	9906      	ldrle	r1, [sp, #24]
 8005f5e:	9905      	ldrgt	r1, [sp, #20]
 8005f60:	fb02 3301 	mlale	r3, r2, r1, r3
 8005f64:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005f68:	f100 0001 	add.w	r0, r0, #1
 8005f6c:	bfd4      	ite	le
 8005f6e:	9306      	strle	r3, [sp, #24]
 8005f70:	9305      	strgt	r3, [sp, #20]
 8005f72:	f10b 0b01 	add.w	fp, fp, #1
 8005f76:	901b      	str	r0, [sp, #108]	; 0x6c
 8005f78:	e7bf      	b.n	8005efa <_strtod_l+0x152>
 8005f7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005f7c:	191a      	adds	r2, r3, r4
 8005f7e:	921b      	str	r2, [sp, #108]	; 0x6c
 8005f80:	5d1b      	ldrb	r3, [r3, r4]
 8005f82:	f1bb 0f00 	cmp.w	fp, #0
 8005f86:	d036      	beq.n	8005ff6 <_strtod_l+0x24e>
 8005f88:	465c      	mov	r4, fp
 8005f8a:	9004      	str	r0, [sp, #16]
 8005f8c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005f90:	2a09      	cmp	r2, #9
 8005f92:	d912      	bls.n	8005fba <_strtod_l+0x212>
 8005f94:	2201      	movs	r2, #1
 8005f96:	e7c2      	b.n	8005f1e <_strtod_l+0x176>
 8005f98:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	921b      	str	r2, [sp, #108]	; 0x6c
 8005fa0:	785b      	ldrb	r3, [r3, #1]
 8005fa2:	2b30      	cmp	r3, #48	; 0x30
 8005fa4:	d0f8      	beq.n	8005f98 <_strtod_l+0x1f0>
 8005fa6:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005faa:	2a08      	cmp	r2, #8
 8005fac:	f200 84dc 	bhi.w	8006968 <_strtod_l+0xbc0>
 8005fb0:	9004      	str	r0, [sp, #16]
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	4604      	mov	r4, r0
 8005fb6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005fb8:	9208      	str	r2, [sp, #32]
 8005fba:	3b30      	subs	r3, #48	; 0x30
 8005fbc:	f100 0201 	add.w	r2, r0, #1
 8005fc0:	d013      	beq.n	8005fea <_strtod_l+0x242>
 8005fc2:	9904      	ldr	r1, [sp, #16]
 8005fc4:	1905      	adds	r5, r0, r4
 8005fc6:	4411      	add	r1, r2
 8005fc8:	9104      	str	r1, [sp, #16]
 8005fca:	4622      	mov	r2, r4
 8005fcc:	210a      	movs	r1, #10
 8005fce:	42aa      	cmp	r2, r5
 8005fd0:	d113      	bne.n	8005ffa <_strtod_l+0x252>
 8005fd2:	1822      	adds	r2, r4, r0
 8005fd4:	2a08      	cmp	r2, #8
 8005fd6:	f104 0401 	add.w	r4, r4, #1
 8005fda:	4404      	add	r4, r0
 8005fdc:	dc1b      	bgt.n	8006016 <_strtod_l+0x26e>
 8005fde:	220a      	movs	r2, #10
 8005fe0:	9906      	ldr	r1, [sp, #24]
 8005fe2:	fb02 3301 	mla	r3, r2, r1, r3
 8005fe6:	9306      	str	r3, [sp, #24]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005fec:	4610      	mov	r0, r2
 8005fee:	1c59      	adds	r1, r3, #1
 8005ff0:	911b      	str	r1, [sp, #108]	; 0x6c
 8005ff2:	785b      	ldrb	r3, [r3, #1]
 8005ff4:	e7ca      	b.n	8005f8c <_strtod_l+0x1e4>
 8005ff6:	4658      	mov	r0, fp
 8005ff8:	e7d3      	b.n	8005fa2 <_strtod_l+0x1fa>
 8005ffa:	2a08      	cmp	r2, #8
 8005ffc:	dc04      	bgt.n	8006008 <_strtod_l+0x260>
 8005ffe:	9f06      	ldr	r7, [sp, #24]
 8006000:	434f      	muls	r7, r1
 8006002:	9706      	str	r7, [sp, #24]
 8006004:	3201      	adds	r2, #1
 8006006:	e7e2      	b.n	8005fce <_strtod_l+0x226>
 8006008:	1c57      	adds	r7, r2, #1
 800600a:	2f10      	cmp	r7, #16
 800600c:	bfde      	ittt	le
 800600e:	9f05      	ldrle	r7, [sp, #20]
 8006010:	434f      	mulle	r7, r1
 8006012:	9705      	strle	r7, [sp, #20]
 8006014:	e7f6      	b.n	8006004 <_strtod_l+0x25c>
 8006016:	2c10      	cmp	r4, #16
 8006018:	bfdf      	itttt	le
 800601a:	220a      	movle	r2, #10
 800601c:	9905      	ldrle	r1, [sp, #20]
 800601e:	fb02 3301 	mlale	r3, r2, r1, r3
 8006022:	9305      	strle	r3, [sp, #20]
 8006024:	e7e0      	b.n	8005fe8 <_strtod_l+0x240>
 8006026:	2300      	movs	r3, #0
 8006028:	2201      	movs	r2, #1
 800602a:	9304      	str	r3, [sp, #16]
 800602c:	e77c      	b.n	8005f28 <_strtod_l+0x180>
 800602e:	2700      	movs	r7, #0
 8006030:	1cb3      	adds	r3, r6, #2
 8006032:	931b      	str	r3, [sp, #108]	; 0x6c
 8006034:	78b3      	ldrb	r3, [r6, #2]
 8006036:	e784      	b.n	8005f42 <_strtod_l+0x19a>
 8006038:	2701      	movs	r7, #1
 800603a:	e7f9      	b.n	8006030 <_strtod_l+0x288>
 800603c:	08009da8 	.word	0x08009da8
 8006040:	08009b54 	.word	0x08009b54
 8006044:	7ff00000 	.word	0x7ff00000
 8006048:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800604a:	1c59      	adds	r1, r3, #1
 800604c:	911b      	str	r1, [sp, #108]	; 0x6c
 800604e:	785b      	ldrb	r3, [r3, #1]
 8006050:	2b30      	cmp	r3, #48	; 0x30
 8006052:	d0f9      	beq.n	8006048 <_strtod_l+0x2a0>
 8006054:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006058:	2908      	cmp	r1, #8
 800605a:	f63f af78 	bhi.w	8005f4e <_strtod_l+0x1a6>
 800605e:	f04f 0e0a 	mov.w	lr, #10
 8006062:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8006066:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006068:	9309      	str	r3, [sp, #36]	; 0x24
 800606a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800606c:	1c59      	adds	r1, r3, #1
 800606e:	911b      	str	r1, [sp, #108]	; 0x6c
 8006070:	785b      	ldrb	r3, [r3, #1]
 8006072:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8006076:	2d09      	cmp	r5, #9
 8006078:	d935      	bls.n	80060e6 <_strtod_l+0x33e>
 800607a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800607c:	1b49      	subs	r1, r1, r5
 800607e:	2908      	cmp	r1, #8
 8006080:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006084:	dc02      	bgt.n	800608c <_strtod_l+0x2e4>
 8006086:	4565      	cmp	r5, ip
 8006088:	bfa8      	it	ge
 800608a:	4665      	movge	r5, ip
 800608c:	b107      	cbz	r7, 8006090 <_strtod_l+0x2e8>
 800608e:	426d      	negs	r5, r5
 8006090:	2c00      	cmp	r4, #0
 8006092:	d14c      	bne.n	800612e <_strtod_l+0x386>
 8006094:	9907      	ldr	r1, [sp, #28]
 8006096:	4301      	orrs	r1, r0
 8006098:	f47f aec7 	bne.w	8005e2a <_strtod_l+0x82>
 800609c:	2a00      	cmp	r2, #0
 800609e:	f47f aee0 	bne.w	8005e62 <_strtod_l+0xba>
 80060a2:	2b69      	cmp	r3, #105	; 0x69
 80060a4:	d026      	beq.n	80060f4 <_strtod_l+0x34c>
 80060a6:	dc23      	bgt.n	80060f0 <_strtod_l+0x348>
 80060a8:	2b49      	cmp	r3, #73	; 0x49
 80060aa:	d023      	beq.n	80060f4 <_strtod_l+0x34c>
 80060ac:	2b4e      	cmp	r3, #78	; 0x4e
 80060ae:	f47f aed8 	bne.w	8005e62 <_strtod_l+0xba>
 80060b2:	499c      	ldr	r1, [pc, #624]	; (8006324 <_strtod_l+0x57c>)
 80060b4:	a81b      	add	r0, sp, #108	; 0x6c
 80060b6:	f001 fe2b 	bl	8007d10 <__match>
 80060ba:	2800      	cmp	r0, #0
 80060bc:	f43f aed1 	beq.w	8005e62 <_strtod_l+0xba>
 80060c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	2b28      	cmp	r3, #40	; 0x28
 80060c6:	d12c      	bne.n	8006122 <_strtod_l+0x37a>
 80060c8:	4997      	ldr	r1, [pc, #604]	; (8006328 <_strtod_l+0x580>)
 80060ca:	aa1e      	add	r2, sp, #120	; 0x78
 80060cc:	a81b      	add	r0, sp, #108	; 0x6c
 80060ce:	f001 fe33 	bl	8007d38 <__hexnan>
 80060d2:	2805      	cmp	r0, #5
 80060d4:	d125      	bne.n	8006122 <_strtod_l+0x37a>
 80060d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80060d8:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80060dc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80060e0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80060e4:	e6a1      	b.n	8005e2a <_strtod_l+0x82>
 80060e6:	fb0e 3c0c 	mla	ip, lr, ip, r3
 80060ea:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80060ee:	e7bc      	b.n	800606a <_strtod_l+0x2c2>
 80060f0:	2b6e      	cmp	r3, #110	; 0x6e
 80060f2:	e7dc      	b.n	80060ae <_strtod_l+0x306>
 80060f4:	498d      	ldr	r1, [pc, #564]	; (800632c <_strtod_l+0x584>)
 80060f6:	a81b      	add	r0, sp, #108	; 0x6c
 80060f8:	f001 fe0a 	bl	8007d10 <__match>
 80060fc:	2800      	cmp	r0, #0
 80060fe:	f43f aeb0 	beq.w	8005e62 <_strtod_l+0xba>
 8006102:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006104:	498a      	ldr	r1, [pc, #552]	; (8006330 <_strtod_l+0x588>)
 8006106:	3b01      	subs	r3, #1
 8006108:	a81b      	add	r0, sp, #108	; 0x6c
 800610a:	931b      	str	r3, [sp, #108]	; 0x6c
 800610c:	f001 fe00 	bl	8007d10 <__match>
 8006110:	b910      	cbnz	r0, 8006118 <_strtod_l+0x370>
 8006112:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006114:	3301      	adds	r3, #1
 8006116:	931b      	str	r3, [sp, #108]	; 0x6c
 8006118:	f04f 0800 	mov.w	r8, #0
 800611c:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8006340 <_strtod_l+0x598>
 8006120:	e683      	b.n	8005e2a <_strtod_l+0x82>
 8006122:	4884      	ldr	r0, [pc, #528]	; (8006334 <_strtod_l+0x58c>)
 8006124:	f002 fd98 	bl	8008c58 <nan>
 8006128:	4680      	mov	r8, r0
 800612a:	4689      	mov	r9, r1
 800612c:	e67d      	b.n	8005e2a <_strtod_l+0x82>
 800612e:	9b04      	ldr	r3, [sp, #16]
 8006130:	f1bb 0f00 	cmp.w	fp, #0
 8006134:	bf08      	it	eq
 8006136:	46a3      	moveq	fp, r4
 8006138:	1aeb      	subs	r3, r5, r3
 800613a:	2c10      	cmp	r4, #16
 800613c:	9806      	ldr	r0, [sp, #24]
 800613e:	4626      	mov	r6, r4
 8006140:	9307      	str	r3, [sp, #28]
 8006142:	bfa8      	it	ge
 8006144:	2610      	movge	r6, #16
 8006146:	f7fa f94d 	bl	80003e4 <__aeabi_ui2d>
 800614a:	2c09      	cmp	r4, #9
 800614c:	4680      	mov	r8, r0
 800614e:	4689      	mov	r9, r1
 8006150:	dd13      	ble.n	800617a <_strtod_l+0x3d2>
 8006152:	4b79      	ldr	r3, [pc, #484]	; (8006338 <_strtod_l+0x590>)
 8006154:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006158:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800615c:	f7fa f9bc 	bl	80004d8 <__aeabi_dmul>
 8006160:	4680      	mov	r8, r0
 8006162:	9805      	ldr	r0, [sp, #20]
 8006164:	4689      	mov	r9, r1
 8006166:	f7fa f93d 	bl	80003e4 <__aeabi_ui2d>
 800616a:	4602      	mov	r2, r0
 800616c:	460b      	mov	r3, r1
 800616e:	4640      	mov	r0, r8
 8006170:	4649      	mov	r1, r9
 8006172:	f7f9 fffb 	bl	800016c <__adddf3>
 8006176:	4680      	mov	r8, r0
 8006178:	4689      	mov	r9, r1
 800617a:	2c0f      	cmp	r4, #15
 800617c:	dc36      	bgt.n	80061ec <_strtod_l+0x444>
 800617e:	9b07      	ldr	r3, [sp, #28]
 8006180:	2b00      	cmp	r3, #0
 8006182:	f43f ae52 	beq.w	8005e2a <_strtod_l+0x82>
 8006186:	dd22      	ble.n	80061ce <_strtod_l+0x426>
 8006188:	2b16      	cmp	r3, #22
 800618a:	dc09      	bgt.n	80061a0 <_strtod_l+0x3f8>
 800618c:	4c6a      	ldr	r4, [pc, #424]	; (8006338 <_strtod_l+0x590>)
 800618e:	4642      	mov	r2, r8
 8006190:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8006194:	464b      	mov	r3, r9
 8006196:	e9d4 0100 	ldrd	r0, r1, [r4]
 800619a:	f7fa f99d 	bl	80004d8 <__aeabi_dmul>
 800619e:	e7c3      	b.n	8006128 <_strtod_l+0x380>
 80061a0:	9a07      	ldr	r2, [sp, #28]
 80061a2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80061a6:	4293      	cmp	r3, r2
 80061a8:	db20      	blt.n	80061ec <_strtod_l+0x444>
 80061aa:	4d63      	ldr	r5, [pc, #396]	; (8006338 <_strtod_l+0x590>)
 80061ac:	f1c4 040f 	rsb	r4, r4, #15
 80061b0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80061b4:	4642      	mov	r2, r8
 80061b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061ba:	464b      	mov	r3, r9
 80061bc:	f7fa f98c 	bl	80004d8 <__aeabi_dmul>
 80061c0:	9b07      	ldr	r3, [sp, #28]
 80061c2:	1b1c      	subs	r4, r3, r4
 80061c4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80061c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80061cc:	e7e5      	b.n	800619a <_strtod_l+0x3f2>
 80061ce:	9b07      	ldr	r3, [sp, #28]
 80061d0:	3316      	adds	r3, #22
 80061d2:	db0b      	blt.n	80061ec <_strtod_l+0x444>
 80061d4:	9b04      	ldr	r3, [sp, #16]
 80061d6:	4a58      	ldr	r2, [pc, #352]	; (8006338 <_strtod_l+0x590>)
 80061d8:	1b5d      	subs	r5, r3, r5
 80061da:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80061de:	4640      	mov	r0, r8
 80061e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80061e4:	4649      	mov	r1, r9
 80061e6:	f7fa faa1 	bl	800072c <__aeabi_ddiv>
 80061ea:	e79d      	b.n	8006128 <_strtod_l+0x380>
 80061ec:	9b07      	ldr	r3, [sp, #28]
 80061ee:	1ba6      	subs	r6, r4, r6
 80061f0:	441e      	add	r6, r3
 80061f2:	2e00      	cmp	r6, #0
 80061f4:	dd71      	ble.n	80062da <_strtod_l+0x532>
 80061f6:	f016 030f 	ands.w	r3, r6, #15
 80061fa:	d00a      	beq.n	8006212 <_strtod_l+0x46a>
 80061fc:	494e      	ldr	r1, [pc, #312]	; (8006338 <_strtod_l+0x590>)
 80061fe:	4642      	mov	r2, r8
 8006200:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006204:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006208:	464b      	mov	r3, r9
 800620a:	f7fa f965 	bl	80004d8 <__aeabi_dmul>
 800620e:	4680      	mov	r8, r0
 8006210:	4689      	mov	r9, r1
 8006212:	f036 060f 	bics.w	r6, r6, #15
 8006216:	d050      	beq.n	80062ba <_strtod_l+0x512>
 8006218:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800621c:	dd27      	ble.n	800626e <_strtod_l+0x4c6>
 800621e:	f04f 0b00 	mov.w	fp, #0
 8006222:	f8cd b010 	str.w	fp, [sp, #16]
 8006226:	f8cd b020 	str.w	fp, [sp, #32]
 800622a:	f8cd b018 	str.w	fp, [sp, #24]
 800622e:	2322      	movs	r3, #34	; 0x22
 8006230:	f04f 0800 	mov.w	r8, #0
 8006234:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006340 <_strtod_l+0x598>
 8006238:	f8ca 3000 	str.w	r3, [sl]
 800623c:	9b08      	ldr	r3, [sp, #32]
 800623e:	2b00      	cmp	r3, #0
 8006240:	f43f adf3 	beq.w	8005e2a <_strtod_l+0x82>
 8006244:	4650      	mov	r0, sl
 8006246:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006248:	f001 fe7e 	bl	8007f48 <_Bfree>
 800624c:	4650      	mov	r0, sl
 800624e:	9906      	ldr	r1, [sp, #24]
 8006250:	f001 fe7a 	bl	8007f48 <_Bfree>
 8006254:	4650      	mov	r0, sl
 8006256:	9904      	ldr	r1, [sp, #16]
 8006258:	f001 fe76 	bl	8007f48 <_Bfree>
 800625c:	4650      	mov	r0, sl
 800625e:	9908      	ldr	r1, [sp, #32]
 8006260:	f001 fe72 	bl	8007f48 <_Bfree>
 8006264:	4659      	mov	r1, fp
 8006266:	4650      	mov	r0, sl
 8006268:	f001 fe6e 	bl	8007f48 <_Bfree>
 800626c:	e5dd      	b.n	8005e2a <_strtod_l+0x82>
 800626e:	2300      	movs	r3, #0
 8006270:	4640      	mov	r0, r8
 8006272:	4649      	mov	r1, r9
 8006274:	461f      	mov	r7, r3
 8006276:	1136      	asrs	r6, r6, #4
 8006278:	2e01      	cmp	r6, #1
 800627a:	dc21      	bgt.n	80062c0 <_strtod_l+0x518>
 800627c:	b10b      	cbz	r3, 8006282 <_strtod_l+0x4da>
 800627e:	4680      	mov	r8, r0
 8006280:	4689      	mov	r9, r1
 8006282:	4b2e      	ldr	r3, [pc, #184]	; (800633c <_strtod_l+0x594>)
 8006284:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006288:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800628c:	4642      	mov	r2, r8
 800628e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006292:	464b      	mov	r3, r9
 8006294:	f7fa f920 	bl	80004d8 <__aeabi_dmul>
 8006298:	4b29      	ldr	r3, [pc, #164]	; (8006340 <_strtod_l+0x598>)
 800629a:	460a      	mov	r2, r1
 800629c:	400b      	ands	r3, r1
 800629e:	4929      	ldr	r1, [pc, #164]	; (8006344 <_strtod_l+0x59c>)
 80062a0:	4680      	mov	r8, r0
 80062a2:	428b      	cmp	r3, r1
 80062a4:	d8bb      	bhi.n	800621e <_strtod_l+0x476>
 80062a6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80062aa:	428b      	cmp	r3, r1
 80062ac:	bf86      	itte	hi
 80062ae:	f04f 38ff 	movhi.w	r8, #4294967295
 80062b2:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8006348 <_strtod_l+0x5a0>
 80062b6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80062ba:	2300      	movs	r3, #0
 80062bc:	9305      	str	r3, [sp, #20]
 80062be:	e07e      	b.n	80063be <_strtod_l+0x616>
 80062c0:	07f2      	lsls	r2, r6, #31
 80062c2:	d507      	bpl.n	80062d4 <_strtod_l+0x52c>
 80062c4:	4b1d      	ldr	r3, [pc, #116]	; (800633c <_strtod_l+0x594>)
 80062c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80062ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ce:	f7fa f903 	bl	80004d8 <__aeabi_dmul>
 80062d2:	2301      	movs	r3, #1
 80062d4:	3701      	adds	r7, #1
 80062d6:	1076      	asrs	r6, r6, #1
 80062d8:	e7ce      	b.n	8006278 <_strtod_l+0x4d0>
 80062da:	d0ee      	beq.n	80062ba <_strtod_l+0x512>
 80062dc:	4276      	negs	r6, r6
 80062de:	f016 020f 	ands.w	r2, r6, #15
 80062e2:	d00a      	beq.n	80062fa <_strtod_l+0x552>
 80062e4:	4b14      	ldr	r3, [pc, #80]	; (8006338 <_strtod_l+0x590>)
 80062e6:	4640      	mov	r0, r8
 80062e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062ec:	4649      	mov	r1, r9
 80062ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f2:	f7fa fa1b 	bl	800072c <__aeabi_ddiv>
 80062f6:	4680      	mov	r8, r0
 80062f8:	4689      	mov	r9, r1
 80062fa:	1136      	asrs	r6, r6, #4
 80062fc:	d0dd      	beq.n	80062ba <_strtod_l+0x512>
 80062fe:	2e1f      	cmp	r6, #31
 8006300:	dd24      	ble.n	800634c <_strtod_l+0x5a4>
 8006302:	f04f 0b00 	mov.w	fp, #0
 8006306:	f8cd b010 	str.w	fp, [sp, #16]
 800630a:	f8cd b020 	str.w	fp, [sp, #32]
 800630e:	f8cd b018 	str.w	fp, [sp, #24]
 8006312:	2322      	movs	r3, #34	; 0x22
 8006314:	f04f 0800 	mov.w	r8, #0
 8006318:	f04f 0900 	mov.w	r9, #0
 800631c:	f8ca 3000 	str.w	r3, [sl]
 8006320:	e78c      	b.n	800623c <_strtod_l+0x494>
 8006322:	bf00      	nop
 8006324:	08009b25 	.word	0x08009b25
 8006328:	08009b68 	.word	0x08009b68
 800632c:	08009b1d 	.word	0x08009b1d
 8006330:	08009cac 	.word	0x08009cac
 8006334:	08009f68 	.word	0x08009f68
 8006338:	08009e48 	.word	0x08009e48
 800633c:	08009e20 	.word	0x08009e20
 8006340:	7ff00000 	.word	0x7ff00000
 8006344:	7ca00000 	.word	0x7ca00000
 8006348:	7fefffff 	.word	0x7fefffff
 800634c:	f016 0310 	ands.w	r3, r6, #16
 8006350:	bf18      	it	ne
 8006352:	236a      	movne	r3, #106	; 0x6a
 8006354:	4640      	mov	r0, r8
 8006356:	9305      	str	r3, [sp, #20]
 8006358:	4649      	mov	r1, r9
 800635a:	2300      	movs	r3, #0
 800635c:	4fb2      	ldr	r7, [pc, #712]	; (8006628 <_strtod_l+0x880>)
 800635e:	07f2      	lsls	r2, r6, #31
 8006360:	d504      	bpl.n	800636c <_strtod_l+0x5c4>
 8006362:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006366:	f7fa f8b7 	bl	80004d8 <__aeabi_dmul>
 800636a:	2301      	movs	r3, #1
 800636c:	1076      	asrs	r6, r6, #1
 800636e:	f107 0708 	add.w	r7, r7, #8
 8006372:	d1f4      	bne.n	800635e <_strtod_l+0x5b6>
 8006374:	b10b      	cbz	r3, 800637a <_strtod_l+0x5d2>
 8006376:	4680      	mov	r8, r0
 8006378:	4689      	mov	r9, r1
 800637a:	9b05      	ldr	r3, [sp, #20]
 800637c:	b1bb      	cbz	r3, 80063ae <_strtod_l+0x606>
 800637e:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8006382:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006386:	2b00      	cmp	r3, #0
 8006388:	4649      	mov	r1, r9
 800638a:	dd10      	ble.n	80063ae <_strtod_l+0x606>
 800638c:	2b1f      	cmp	r3, #31
 800638e:	f340 812b 	ble.w	80065e8 <_strtod_l+0x840>
 8006392:	2b34      	cmp	r3, #52	; 0x34
 8006394:	bfd8      	it	le
 8006396:	f04f 32ff 	movle.w	r2, #4294967295
 800639a:	f04f 0800 	mov.w	r8, #0
 800639e:	bfcf      	iteee	gt
 80063a0:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80063a4:	3b20      	suble	r3, #32
 80063a6:	fa02 f303 	lslle.w	r3, r2, r3
 80063aa:	ea03 0901 	andle.w	r9, r3, r1
 80063ae:	2200      	movs	r2, #0
 80063b0:	2300      	movs	r3, #0
 80063b2:	4640      	mov	r0, r8
 80063b4:	4649      	mov	r1, r9
 80063b6:	f7fa faf7 	bl	80009a8 <__aeabi_dcmpeq>
 80063ba:	2800      	cmp	r0, #0
 80063bc:	d1a1      	bne.n	8006302 <_strtod_l+0x55a>
 80063be:	9b06      	ldr	r3, [sp, #24]
 80063c0:	465a      	mov	r2, fp
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	4650      	mov	r0, sl
 80063c6:	4623      	mov	r3, r4
 80063c8:	9908      	ldr	r1, [sp, #32]
 80063ca:	f001 fe29 	bl	8008020 <__s2b>
 80063ce:	9008      	str	r0, [sp, #32]
 80063d0:	2800      	cmp	r0, #0
 80063d2:	f43f af24 	beq.w	800621e <_strtod_l+0x476>
 80063d6:	9b04      	ldr	r3, [sp, #16]
 80063d8:	f04f 0b00 	mov.w	fp, #0
 80063dc:	1b5d      	subs	r5, r3, r5
 80063de:	9b07      	ldr	r3, [sp, #28]
 80063e0:	f8cd b010 	str.w	fp, [sp, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	bfb4      	ite	lt
 80063e8:	462b      	movlt	r3, r5
 80063ea:	2300      	movge	r3, #0
 80063ec:	930e      	str	r3, [sp, #56]	; 0x38
 80063ee:	9b07      	ldr	r3, [sp, #28]
 80063f0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80063f4:	9316      	str	r3, [sp, #88]	; 0x58
 80063f6:	9b08      	ldr	r3, [sp, #32]
 80063f8:	4650      	mov	r0, sl
 80063fa:	6859      	ldr	r1, [r3, #4]
 80063fc:	f001 fd64 	bl	8007ec8 <_Balloc>
 8006400:	9006      	str	r0, [sp, #24]
 8006402:	2800      	cmp	r0, #0
 8006404:	f43f af13 	beq.w	800622e <_strtod_l+0x486>
 8006408:	9b08      	ldr	r3, [sp, #32]
 800640a:	300c      	adds	r0, #12
 800640c:	691a      	ldr	r2, [r3, #16]
 800640e:	f103 010c 	add.w	r1, r3, #12
 8006412:	3202      	adds	r2, #2
 8006414:	0092      	lsls	r2, r2, #2
 8006416:	f7fe fdf7 	bl	8005008 <memcpy>
 800641a:	ab1e      	add	r3, sp, #120	; 0x78
 800641c:	9301      	str	r3, [sp, #4]
 800641e:	ab1d      	add	r3, sp, #116	; 0x74
 8006420:	9300      	str	r3, [sp, #0]
 8006422:	4642      	mov	r2, r8
 8006424:	464b      	mov	r3, r9
 8006426:	4650      	mov	r0, sl
 8006428:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 800642c:	f002 f936 	bl	800869c <__d2b>
 8006430:	901c      	str	r0, [sp, #112]	; 0x70
 8006432:	2800      	cmp	r0, #0
 8006434:	f43f aefb 	beq.w	800622e <_strtod_l+0x486>
 8006438:	2101      	movs	r1, #1
 800643a:	4650      	mov	r0, sl
 800643c:	f001 fe88 	bl	8008150 <__i2b>
 8006440:	4603      	mov	r3, r0
 8006442:	9004      	str	r0, [sp, #16]
 8006444:	2800      	cmp	r0, #0
 8006446:	f43f aef2 	beq.w	800622e <_strtod_l+0x486>
 800644a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800644c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800644e:	2d00      	cmp	r5, #0
 8006450:	bfab      	itete	ge
 8006452:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006454:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006456:	18ee      	addge	r6, r5, r3
 8006458:	1b5c      	sublt	r4, r3, r5
 800645a:	9b05      	ldr	r3, [sp, #20]
 800645c:	bfa8      	it	ge
 800645e:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8006460:	eba5 0503 	sub.w	r5, r5, r3
 8006464:	4415      	add	r5, r2
 8006466:	4b71      	ldr	r3, [pc, #452]	; (800662c <_strtod_l+0x884>)
 8006468:	f105 35ff 	add.w	r5, r5, #4294967295
 800646c:	bfb8      	it	lt
 800646e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8006470:	429d      	cmp	r5, r3
 8006472:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006476:	f280 80c9 	bge.w	800660c <_strtod_l+0x864>
 800647a:	1b5b      	subs	r3, r3, r5
 800647c:	2b1f      	cmp	r3, #31
 800647e:	f04f 0701 	mov.w	r7, #1
 8006482:	eba2 0203 	sub.w	r2, r2, r3
 8006486:	f300 80b6 	bgt.w	80065f6 <_strtod_l+0x84e>
 800648a:	2500      	movs	r5, #0
 800648c:	fa07 f303 	lsl.w	r3, r7, r3
 8006490:	930f      	str	r3, [sp, #60]	; 0x3c
 8006492:	18b7      	adds	r7, r6, r2
 8006494:	9b05      	ldr	r3, [sp, #20]
 8006496:	42be      	cmp	r6, r7
 8006498:	4414      	add	r4, r2
 800649a:	441c      	add	r4, r3
 800649c:	4633      	mov	r3, r6
 800649e:	bfa8      	it	ge
 80064a0:	463b      	movge	r3, r7
 80064a2:	42a3      	cmp	r3, r4
 80064a4:	bfa8      	it	ge
 80064a6:	4623      	movge	r3, r4
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	bfc2      	ittt	gt
 80064ac:	1aff      	subgt	r7, r7, r3
 80064ae:	1ae4      	subgt	r4, r4, r3
 80064b0:	1af6      	subgt	r6, r6, r3
 80064b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	dd17      	ble.n	80064e8 <_strtod_l+0x740>
 80064b8:	461a      	mov	r2, r3
 80064ba:	4650      	mov	r0, sl
 80064bc:	9904      	ldr	r1, [sp, #16]
 80064be:	f001 ff01 	bl	80082c4 <__pow5mult>
 80064c2:	9004      	str	r0, [sp, #16]
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f43f aeb2 	beq.w	800622e <_strtod_l+0x486>
 80064ca:	4601      	mov	r1, r0
 80064cc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80064ce:	4650      	mov	r0, sl
 80064d0:	f001 fe54 	bl	800817c <__multiply>
 80064d4:	9009      	str	r0, [sp, #36]	; 0x24
 80064d6:	2800      	cmp	r0, #0
 80064d8:	f43f aea9 	beq.w	800622e <_strtod_l+0x486>
 80064dc:	4650      	mov	r0, sl
 80064de:	991c      	ldr	r1, [sp, #112]	; 0x70
 80064e0:	f001 fd32 	bl	8007f48 <_Bfree>
 80064e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064e6:	931c      	str	r3, [sp, #112]	; 0x70
 80064e8:	2f00      	cmp	r7, #0
 80064ea:	f300 8093 	bgt.w	8006614 <_strtod_l+0x86c>
 80064ee:	9b07      	ldr	r3, [sp, #28]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	dd08      	ble.n	8006506 <_strtod_l+0x75e>
 80064f4:	4650      	mov	r0, sl
 80064f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80064f8:	9906      	ldr	r1, [sp, #24]
 80064fa:	f001 fee3 	bl	80082c4 <__pow5mult>
 80064fe:	9006      	str	r0, [sp, #24]
 8006500:	2800      	cmp	r0, #0
 8006502:	f43f ae94 	beq.w	800622e <_strtod_l+0x486>
 8006506:	2c00      	cmp	r4, #0
 8006508:	dd08      	ble.n	800651c <_strtod_l+0x774>
 800650a:	4622      	mov	r2, r4
 800650c:	4650      	mov	r0, sl
 800650e:	9906      	ldr	r1, [sp, #24]
 8006510:	f001 ff32 	bl	8008378 <__lshift>
 8006514:	9006      	str	r0, [sp, #24]
 8006516:	2800      	cmp	r0, #0
 8006518:	f43f ae89 	beq.w	800622e <_strtod_l+0x486>
 800651c:	2e00      	cmp	r6, #0
 800651e:	dd08      	ble.n	8006532 <_strtod_l+0x78a>
 8006520:	4632      	mov	r2, r6
 8006522:	4650      	mov	r0, sl
 8006524:	9904      	ldr	r1, [sp, #16]
 8006526:	f001 ff27 	bl	8008378 <__lshift>
 800652a:	9004      	str	r0, [sp, #16]
 800652c:	2800      	cmp	r0, #0
 800652e:	f43f ae7e 	beq.w	800622e <_strtod_l+0x486>
 8006532:	4650      	mov	r0, sl
 8006534:	9a06      	ldr	r2, [sp, #24]
 8006536:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006538:	f001 ffa6 	bl	8008488 <__mdiff>
 800653c:	4683      	mov	fp, r0
 800653e:	2800      	cmp	r0, #0
 8006540:	f43f ae75 	beq.w	800622e <_strtod_l+0x486>
 8006544:	2400      	movs	r4, #0
 8006546:	68c3      	ldr	r3, [r0, #12]
 8006548:	9904      	ldr	r1, [sp, #16]
 800654a:	60c4      	str	r4, [r0, #12]
 800654c:	930d      	str	r3, [sp, #52]	; 0x34
 800654e:	f001 ff7f 	bl	8008450 <__mcmp>
 8006552:	42a0      	cmp	r0, r4
 8006554:	da70      	bge.n	8006638 <_strtod_l+0x890>
 8006556:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006558:	ea53 0308 	orrs.w	r3, r3, r8
 800655c:	f040 8096 	bne.w	800668c <_strtod_l+0x8e4>
 8006560:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006564:	2b00      	cmp	r3, #0
 8006566:	f040 8091 	bne.w	800668c <_strtod_l+0x8e4>
 800656a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800656e:	0d1b      	lsrs	r3, r3, #20
 8006570:	051b      	lsls	r3, r3, #20
 8006572:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006576:	f240 8089 	bls.w	800668c <_strtod_l+0x8e4>
 800657a:	f8db 3014 	ldr.w	r3, [fp, #20]
 800657e:	b923      	cbnz	r3, 800658a <_strtod_l+0x7e2>
 8006580:	f8db 3010 	ldr.w	r3, [fp, #16]
 8006584:	2b01      	cmp	r3, #1
 8006586:	f340 8081 	ble.w	800668c <_strtod_l+0x8e4>
 800658a:	4659      	mov	r1, fp
 800658c:	2201      	movs	r2, #1
 800658e:	4650      	mov	r0, sl
 8006590:	f001 fef2 	bl	8008378 <__lshift>
 8006594:	9904      	ldr	r1, [sp, #16]
 8006596:	4683      	mov	fp, r0
 8006598:	f001 ff5a 	bl	8008450 <__mcmp>
 800659c:	2800      	cmp	r0, #0
 800659e:	dd75      	ble.n	800668c <_strtod_l+0x8e4>
 80065a0:	9905      	ldr	r1, [sp, #20]
 80065a2:	464b      	mov	r3, r9
 80065a4:	4a22      	ldr	r2, [pc, #136]	; (8006630 <_strtod_l+0x888>)
 80065a6:	2900      	cmp	r1, #0
 80065a8:	f000 8091 	beq.w	80066ce <_strtod_l+0x926>
 80065ac:	ea02 0109 	and.w	r1, r2, r9
 80065b0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80065b4:	f300 808b 	bgt.w	80066ce <_strtod_l+0x926>
 80065b8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80065bc:	f77f aea9 	ble.w	8006312 <_strtod_l+0x56a>
 80065c0:	2300      	movs	r3, #0
 80065c2:	4a1c      	ldr	r2, [pc, #112]	; (8006634 <_strtod_l+0x88c>)
 80065c4:	4640      	mov	r0, r8
 80065c6:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80065ca:	4649      	mov	r1, r9
 80065cc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80065d0:	f7f9 ff82 	bl	80004d8 <__aeabi_dmul>
 80065d4:	460b      	mov	r3, r1
 80065d6:	4303      	orrs	r3, r0
 80065d8:	bf08      	it	eq
 80065da:	2322      	moveq	r3, #34	; 0x22
 80065dc:	4680      	mov	r8, r0
 80065de:	4689      	mov	r9, r1
 80065e0:	bf08      	it	eq
 80065e2:	f8ca 3000 	streq.w	r3, [sl]
 80065e6:	e62d      	b.n	8006244 <_strtod_l+0x49c>
 80065e8:	f04f 32ff 	mov.w	r2, #4294967295
 80065ec:	fa02 f303 	lsl.w	r3, r2, r3
 80065f0:	ea03 0808 	and.w	r8, r3, r8
 80065f4:	e6db      	b.n	80063ae <_strtod_l+0x606>
 80065f6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80065fa:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80065fe:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8006602:	35e2      	adds	r5, #226	; 0xe2
 8006604:	fa07 f505 	lsl.w	r5, r7, r5
 8006608:	970f      	str	r7, [sp, #60]	; 0x3c
 800660a:	e742      	b.n	8006492 <_strtod_l+0x6ea>
 800660c:	2301      	movs	r3, #1
 800660e:	2500      	movs	r5, #0
 8006610:	930f      	str	r3, [sp, #60]	; 0x3c
 8006612:	e73e      	b.n	8006492 <_strtod_l+0x6ea>
 8006614:	463a      	mov	r2, r7
 8006616:	4650      	mov	r0, sl
 8006618:	991c      	ldr	r1, [sp, #112]	; 0x70
 800661a:	f001 fead 	bl	8008378 <__lshift>
 800661e:	901c      	str	r0, [sp, #112]	; 0x70
 8006620:	2800      	cmp	r0, #0
 8006622:	f47f af64 	bne.w	80064ee <_strtod_l+0x746>
 8006626:	e602      	b.n	800622e <_strtod_l+0x486>
 8006628:	08009b80 	.word	0x08009b80
 800662c:	fffffc02 	.word	0xfffffc02
 8006630:	7ff00000 	.word	0x7ff00000
 8006634:	39500000 	.word	0x39500000
 8006638:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800663c:	d166      	bne.n	800670c <_strtod_l+0x964>
 800663e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006640:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006644:	b35a      	cbz	r2, 800669e <_strtod_l+0x8f6>
 8006646:	4a9c      	ldr	r2, [pc, #624]	; (80068b8 <_strtod_l+0xb10>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d12c      	bne.n	80066a6 <_strtod_l+0x8fe>
 800664c:	9b05      	ldr	r3, [sp, #20]
 800664e:	4640      	mov	r0, r8
 8006650:	b303      	cbz	r3, 8006694 <_strtod_l+0x8ec>
 8006652:	464b      	mov	r3, r9
 8006654:	4a99      	ldr	r2, [pc, #612]	; (80068bc <_strtod_l+0xb14>)
 8006656:	f04f 31ff 	mov.w	r1, #4294967295
 800665a:	401a      	ands	r2, r3
 800665c:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006660:	d81b      	bhi.n	800669a <_strtod_l+0x8f2>
 8006662:	0d12      	lsrs	r2, r2, #20
 8006664:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006668:	fa01 f303 	lsl.w	r3, r1, r3
 800666c:	4298      	cmp	r0, r3
 800666e:	d11a      	bne.n	80066a6 <_strtod_l+0x8fe>
 8006670:	4b93      	ldr	r3, [pc, #588]	; (80068c0 <_strtod_l+0xb18>)
 8006672:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006674:	429a      	cmp	r2, r3
 8006676:	d102      	bne.n	800667e <_strtod_l+0x8d6>
 8006678:	3001      	adds	r0, #1
 800667a:	f43f add8 	beq.w	800622e <_strtod_l+0x486>
 800667e:	f04f 0800 	mov.w	r8, #0
 8006682:	4b8e      	ldr	r3, [pc, #568]	; (80068bc <_strtod_l+0xb14>)
 8006684:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006686:	401a      	ands	r2, r3
 8006688:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800668c:	9b05      	ldr	r3, [sp, #20]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d196      	bne.n	80065c0 <_strtod_l+0x818>
 8006692:	e5d7      	b.n	8006244 <_strtod_l+0x49c>
 8006694:	f04f 33ff 	mov.w	r3, #4294967295
 8006698:	e7e8      	b.n	800666c <_strtod_l+0x8c4>
 800669a:	460b      	mov	r3, r1
 800669c:	e7e6      	b.n	800666c <_strtod_l+0x8c4>
 800669e:	ea53 0308 	orrs.w	r3, r3, r8
 80066a2:	f43f af7d 	beq.w	80065a0 <_strtod_l+0x7f8>
 80066a6:	b1e5      	cbz	r5, 80066e2 <_strtod_l+0x93a>
 80066a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066aa:	421d      	tst	r5, r3
 80066ac:	d0ee      	beq.n	800668c <_strtod_l+0x8e4>
 80066ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066b0:	4640      	mov	r0, r8
 80066b2:	4649      	mov	r1, r9
 80066b4:	9a05      	ldr	r2, [sp, #20]
 80066b6:	b1c3      	cbz	r3, 80066ea <_strtod_l+0x942>
 80066b8:	f7ff fb52 	bl	8005d60 <sulp>
 80066bc:	4602      	mov	r2, r0
 80066be:	460b      	mov	r3, r1
 80066c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80066c4:	f7f9 fd52 	bl	800016c <__adddf3>
 80066c8:	4680      	mov	r8, r0
 80066ca:	4689      	mov	r9, r1
 80066cc:	e7de      	b.n	800668c <_strtod_l+0x8e4>
 80066ce:	4013      	ands	r3, r2
 80066d0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80066d4:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80066d8:	f04f 38ff 	mov.w	r8, #4294967295
 80066dc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80066e0:	e7d4      	b.n	800668c <_strtod_l+0x8e4>
 80066e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066e4:	ea13 0f08 	tst.w	r3, r8
 80066e8:	e7e0      	b.n	80066ac <_strtod_l+0x904>
 80066ea:	f7ff fb39 	bl	8005d60 <sulp>
 80066ee:	4602      	mov	r2, r0
 80066f0:	460b      	mov	r3, r1
 80066f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80066f6:	f7f9 fd37 	bl	8000168 <__aeabi_dsub>
 80066fa:	2200      	movs	r2, #0
 80066fc:	2300      	movs	r3, #0
 80066fe:	4680      	mov	r8, r0
 8006700:	4689      	mov	r9, r1
 8006702:	f7fa f951 	bl	80009a8 <__aeabi_dcmpeq>
 8006706:	2800      	cmp	r0, #0
 8006708:	d0c0      	beq.n	800668c <_strtod_l+0x8e4>
 800670a:	e602      	b.n	8006312 <_strtod_l+0x56a>
 800670c:	4658      	mov	r0, fp
 800670e:	9904      	ldr	r1, [sp, #16]
 8006710:	f002 f820 	bl	8008754 <__ratio>
 8006714:	2200      	movs	r2, #0
 8006716:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800671a:	4606      	mov	r6, r0
 800671c:	460f      	mov	r7, r1
 800671e:	f7fa f957 	bl	80009d0 <__aeabi_dcmple>
 8006722:	2800      	cmp	r0, #0
 8006724:	d075      	beq.n	8006812 <_strtod_l+0xa6a>
 8006726:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006728:	2b00      	cmp	r3, #0
 800672a:	d047      	beq.n	80067bc <_strtod_l+0xa14>
 800672c:	2600      	movs	r6, #0
 800672e:	4f65      	ldr	r7, [pc, #404]	; (80068c4 <_strtod_l+0xb1c>)
 8006730:	4d64      	ldr	r5, [pc, #400]	; (80068c4 <_strtod_l+0xb1c>)
 8006732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006734:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006738:	0d1b      	lsrs	r3, r3, #20
 800673a:	051b      	lsls	r3, r3, #20
 800673c:	930f      	str	r3, [sp, #60]	; 0x3c
 800673e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006740:	4b61      	ldr	r3, [pc, #388]	; (80068c8 <_strtod_l+0xb20>)
 8006742:	429a      	cmp	r2, r3
 8006744:	f040 80c8 	bne.w	80068d8 <_strtod_l+0xb30>
 8006748:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800674c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006752:	4640      	mov	r0, r8
 8006754:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8006758:	4649      	mov	r1, r9
 800675a:	f001 ff25 	bl	80085a8 <__ulp>
 800675e:	4602      	mov	r2, r0
 8006760:	460b      	mov	r3, r1
 8006762:	4630      	mov	r0, r6
 8006764:	4639      	mov	r1, r7
 8006766:	f7f9 feb7 	bl	80004d8 <__aeabi_dmul>
 800676a:	4642      	mov	r2, r8
 800676c:	464b      	mov	r3, r9
 800676e:	f7f9 fcfd 	bl	800016c <__adddf3>
 8006772:	460b      	mov	r3, r1
 8006774:	4951      	ldr	r1, [pc, #324]	; (80068bc <_strtod_l+0xb14>)
 8006776:	4a55      	ldr	r2, [pc, #340]	; (80068cc <_strtod_l+0xb24>)
 8006778:	4019      	ands	r1, r3
 800677a:	4291      	cmp	r1, r2
 800677c:	4680      	mov	r8, r0
 800677e:	d95e      	bls.n	800683e <_strtod_l+0xa96>
 8006780:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006782:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006786:	4293      	cmp	r3, r2
 8006788:	d103      	bne.n	8006792 <_strtod_l+0x9ea>
 800678a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800678c:	3301      	adds	r3, #1
 800678e:	f43f ad4e 	beq.w	800622e <_strtod_l+0x486>
 8006792:	f04f 38ff 	mov.w	r8, #4294967295
 8006796:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80068c0 <_strtod_l+0xb18>
 800679a:	4650      	mov	r0, sl
 800679c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800679e:	f001 fbd3 	bl	8007f48 <_Bfree>
 80067a2:	4650      	mov	r0, sl
 80067a4:	9906      	ldr	r1, [sp, #24]
 80067a6:	f001 fbcf 	bl	8007f48 <_Bfree>
 80067aa:	4650      	mov	r0, sl
 80067ac:	9904      	ldr	r1, [sp, #16]
 80067ae:	f001 fbcb 	bl	8007f48 <_Bfree>
 80067b2:	4659      	mov	r1, fp
 80067b4:	4650      	mov	r0, sl
 80067b6:	f001 fbc7 	bl	8007f48 <_Bfree>
 80067ba:	e61c      	b.n	80063f6 <_strtod_l+0x64e>
 80067bc:	f1b8 0f00 	cmp.w	r8, #0
 80067c0:	d119      	bne.n	80067f6 <_strtod_l+0xa4e>
 80067c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067c8:	b9e3      	cbnz	r3, 8006804 <_strtod_l+0xa5c>
 80067ca:	2200      	movs	r2, #0
 80067cc:	4630      	mov	r0, r6
 80067ce:	4639      	mov	r1, r7
 80067d0:	4b3c      	ldr	r3, [pc, #240]	; (80068c4 <_strtod_l+0xb1c>)
 80067d2:	f7fa f8f3 	bl	80009bc <__aeabi_dcmplt>
 80067d6:	b9c8      	cbnz	r0, 800680c <_strtod_l+0xa64>
 80067d8:	2200      	movs	r2, #0
 80067da:	4630      	mov	r0, r6
 80067dc:	4639      	mov	r1, r7
 80067de:	4b3c      	ldr	r3, [pc, #240]	; (80068d0 <_strtod_l+0xb28>)
 80067e0:	f7f9 fe7a 	bl	80004d8 <__aeabi_dmul>
 80067e4:	4604      	mov	r4, r0
 80067e6:	460d      	mov	r5, r1
 80067e8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80067ec:	9418      	str	r4, [sp, #96]	; 0x60
 80067ee:	9319      	str	r3, [sp, #100]	; 0x64
 80067f0:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 80067f4:	e79d      	b.n	8006732 <_strtod_l+0x98a>
 80067f6:	f1b8 0f01 	cmp.w	r8, #1
 80067fa:	d103      	bne.n	8006804 <_strtod_l+0xa5c>
 80067fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f43f ad87 	beq.w	8006312 <_strtod_l+0x56a>
 8006804:	2600      	movs	r6, #0
 8006806:	2400      	movs	r4, #0
 8006808:	4f32      	ldr	r7, [pc, #200]	; (80068d4 <_strtod_l+0xb2c>)
 800680a:	e791      	b.n	8006730 <_strtod_l+0x988>
 800680c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800680e:	4d30      	ldr	r5, [pc, #192]	; (80068d0 <_strtod_l+0xb28>)
 8006810:	e7ea      	b.n	80067e8 <_strtod_l+0xa40>
 8006812:	4b2f      	ldr	r3, [pc, #188]	; (80068d0 <_strtod_l+0xb28>)
 8006814:	2200      	movs	r2, #0
 8006816:	4630      	mov	r0, r6
 8006818:	4639      	mov	r1, r7
 800681a:	f7f9 fe5d 	bl	80004d8 <__aeabi_dmul>
 800681e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006820:	4604      	mov	r4, r0
 8006822:	460d      	mov	r5, r1
 8006824:	b933      	cbnz	r3, 8006834 <_strtod_l+0xa8c>
 8006826:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800682a:	9010      	str	r0, [sp, #64]	; 0x40
 800682c:	9311      	str	r3, [sp, #68]	; 0x44
 800682e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006832:	e77e      	b.n	8006732 <_strtod_l+0x98a>
 8006834:	4602      	mov	r2, r0
 8006836:	460b      	mov	r3, r1
 8006838:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800683c:	e7f7      	b.n	800682e <_strtod_l+0xa86>
 800683e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006842:	9b05      	ldr	r3, [sp, #20]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d1a8      	bne.n	800679a <_strtod_l+0x9f2>
 8006848:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800684c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800684e:	0d1b      	lsrs	r3, r3, #20
 8006850:	051b      	lsls	r3, r3, #20
 8006852:	429a      	cmp	r2, r3
 8006854:	d1a1      	bne.n	800679a <_strtod_l+0x9f2>
 8006856:	4620      	mov	r0, r4
 8006858:	4629      	mov	r1, r5
 800685a:	f7fa fc79 	bl	8001150 <__aeabi_d2lz>
 800685e:	f7f9 fe0d 	bl	800047c <__aeabi_l2d>
 8006862:	4602      	mov	r2, r0
 8006864:	460b      	mov	r3, r1
 8006866:	4620      	mov	r0, r4
 8006868:	4629      	mov	r1, r5
 800686a:	f7f9 fc7d 	bl	8000168 <__aeabi_dsub>
 800686e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006874:	ea43 0308 	orr.w	r3, r3, r8
 8006878:	4313      	orrs	r3, r2
 800687a:	4604      	mov	r4, r0
 800687c:	460d      	mov	r5, r1
 800687e:	d066      	beq.n	800694e <_strtod_l+0xba6>
 8006880:	a309      	add	r3, pc, #36	; (adr r3, 80068a8 <_strtod_l+0xb00>)
 8006882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006886:	f7fa f899 	bl	80009bc <__aeabi_dcmplt>
 800688a:	2800      	cmp	r0, #0
 800688c:	f47f acda 	bne.w	8006244 <_strtod_l+0x49c>
 8006890:	a307      	add	r3, pc, #28	; (adr r3, 80068b0 <_strtod_l+0xb08>)
 8006892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006896:	4620      	mov	r0, r4
 8006898:	4629      	mov	r1, r5
 800689a:	f7fa f8ad 	bl	80009f8 <__aeabi_dcmpgt>
 800689e:	2800      	cmp	r0, #0
 80068a0:	f43f af7b 	beq.w	800679a <_strtod_l+0x9f2>
 80068a4:	e4ce      	b.n	8006244 <_strtod_l+0x49c>
 80068a6:	bf00      	nop
 80068a8:	94a03595 	.word	0x94a03595
 80068ac:	3fdfffff 	.word	0x3fdfffff
 80068b0:	35afe535 	.word	0x35afe535
 80068b4:	3fe00000 	.word	0x3fe00000
 80068b8:	000fffff 	.word	0x000fffff
 80068bc:	7ff00000 	.word	0x7ff00000
 80068c0:	7fefffff 	.word	0x7fefffff
 80068c4:	3ff00000 	.word	0x3ff00000
 80068c8:	7fe00000 	.word	0x7fe00000
 80068cc:	7c9fffff 	.word	0x7c9fffff
 80068d0:	3fe00000 	.word	0x3fe00000
 80068d4:	bff00000 	.word	0xbff00000
 80068d8:	9b05      	ldr	r3, [sp, #20]
 80068da:	b313      	cbz	r3, 8006922 <_strtod_l+0xb7a>
 80068dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80068de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80068e2:	d81e      	bhi.n	8006922 <_strtod_l+0xb7a>
 80068e4:	a326      	add	r3, pc, #152	; (adr r3, 8006980 <_strtod_l+0xbd8>)
 80068e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ea:	4620      	mov	r0, r4
 80068ec:	4629      	mov	r1, r5
 80068ee:	f7fa f86f 	bl	80009d0 <__aeabi_dcmple>
 80068f2:	b190      	cbz	r0, 800691a <_strtod_l+0xb72>
 80068f4:	4629      	mov	r1, r5
 80068f6:	4620      	mov	r0, r4
 80068f8:	f7fa f8c6 	bl	8000a88 <__aeabi_d2uiz>
 80068fc:	2801      	cmp	r0, #1
 80068fe:	bf38      	it	cc
 8006900:	2001      	movcc	r0, #1
 8006902:	f7f9 fd6f 	bl	80003e4 <__aeabi_ui2d>
 8006906:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006908:	4604      	mov	r4, r0
 800690a:	460d      	mov	r5, r1
 800690c:	b9d3      	cbnz	r3, 8006944 <_strtod_l+0xb9c>
 800690e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006912:	9012      	str	r0, [sp, #72]	; 0x48
 8006914:	9313      	str	r3, [sp, #76]	; 0x4c
 8006916:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800691a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800691c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8006920:	1a9f      	subs	r7, r3, r2
 8006922:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006926:	f001 fe3f 	bl	80085a8 <__ulp>
 800692a:	4602      	mov	r2, r0
 800692c:	460b      	mov	r3, r1
 800692e:	4630      	mov	r0, r6
 8006930:	4639      	mov	r1, r7
 8006932:	f7f9 fdd1 	bl	80004d8 <__aeabi_dmul>
 8006936:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800693a:	f7f9 fc17 	bl	800016c <__adddf3>
 800693e:	4680      	mov	r8, r0
 8006940:	4689      	mov	r9, r1
 8006942:	e77e      	b.n	8006842 <_strtod_l+0xa9a>
 8006944:	4602      	mov	r2, r0
 8006946:	460b      	mov	r3, r1
 8006948:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800694c:	e7e3      	b.n	8006916 <_strtod_l+0xb6e>
 800694e:	a30e      	add	r3, pc, #56	; (adr r3, 8006988 <_strtod_l+0xbe0>)
 8006950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006954:	f7fa f832 	bl	80009bc <__aeabi_dcmplt>
 8006958:	e7a1      	b.n	800689e <_strtod_l+0xaf6>
 800695a:	2300      	movs	r3, #0
 800695c:	930c      	str	r3, [sp, #48]	; 0x30
 800695e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006960:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006962:	6013      	str	r3, [r2, #0]
 8006964:	f7ff ba65 	b.w	8005e32 <_strtod_l+0x8a>
 8006968:	2b65      	cmp	r3, #101	; 0x65
 800696a:	f43f ab5c 	beq.w	8006026 <_strtod_l+0x27e>
 800696e:	2b45      	cmp	r3, #69	; 0x45
 8006970:	f43f ab59 	beq.w	8006026 <_strtod_l+0x27e>
 8006974:	2201      	movs	r2, #1
 8006976:	f7ff bb8d 	b.w	8006094 <_strtod_l+0x2ec>
 800697a:	bf00      	nop
 800697c:	f3af 8000 	nop.w
 8006980:	ffc00000 	.word	0xffc00000
 8006984:	41dfffff 	.word	0x41dfffff
 8006988:	94a03595 	.word	0x94a03595
 800698c:	3fcfffff 	.word	0x3fcfffff

08006990 <_strtod_r>:
 8006990:	4b01      	ldr	r3, [pc, #4]	; (8006998 <_strtod_r+0x8>)
 8006992:	f7ff ba09 	b.w	8005da8 <_strtod_l>
 8006996:	bf00      	nop
 8006998:	20000088 	.word	0x20000088

0800699c <_strtol_l.isra.0>:
 800699c:	2b01      	cmp	r3, #1
 800699e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069a2:	4686      	mov	lr, r0
 80069a4:	d001      	beq.n	80069aa <_strtol_l.isra.0+0xe>
 80069a6:	2b24      	cmp	r3, #36	; 0x24
 80069a8:	d906      	bls.n	80069b8 <_strtol_l.isra.0+0x1c>
 80069aa:	f7fe fb03 	bl	8004fb4 <__errno>
 80069ae:	2316      	movs	r3, #22
 80069b0:	6003      	str	r3, [r0, #0]
 80069b2:	2000      	movs	r0, #0
 80069b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b8:	468c      	mov	ip, r1
 80069ba:	4e3a      	ldr	r6, [pc, #232]	; (8006aa4 <_strtol_l.isra.0+0x108>)
 80069bc:	4660      	mov	r0, ip
 80069be:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80069c2:	5da5      	ldrb	r5, [r4, r6]
 80069c4:	f015 0508 	ands.w	r5, r5, #8
 80069c8:	d1f8      	bne.n	80069bc <_strtol_l.isra.0+0x20>
 80069ca:	2c2d      	cmp	r4, #45	; 0x2d
 80069cc:	d133      	bne.n	8006a36 <_strtol_l.isra.0+0x9a>
 80069ce:	f04f 0801 	mov.w	r8, #1
 80069d2:	f89c 4000 	ldrb.w	r4, [ip]
 80069d6:	f100 0c02 	add.w	ip, r0, #2
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d05d      	beq.n	8006a9a <_strtol_l.isra.0+0xfe>
 80069de:	2b10      	cmp	r3, #16
 80069e0:	d10c      	bne.n	80069fc <_strtol_l.isra.0+0x60>
 80069e2:	2c30      	cmp	r4, #48	; 0x30
 80069e4:	d10a      	bne.n	80069fc <_strtol_l.isra.0+0x60>
 80069e6:	f89c 0000 	ldrb.w	r0, [ip]
 80069ea:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80069ee:	2858      	cmp	r0, #88	; 0x58
 80069f0:	d14e      	bne.n	8006a90 <_strtol_l.isra.0+0xf4>
 80069f2:	2310      	movs	r3, #16
 80069f4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80069f8:	f10c 0c02 	add.w	ip, ip, #2
 80069fc:	2500      	movs	r5, #0
 80069fe:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8006a02:	3f01      	subs	r7, #1
 8006a04:	fbb7 f9f3 	udiv	r9, r7, r3
 8006a08:	4628      	mov	r0, r5
 8006a0a:	fb03 7a19 	mls	sl, r3, r9, r7
 8006a0e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8006a12:	2e09      	cmp	r6, #9
 8006a14:	d818      	bhi.n	8006a48 <_strtol_l.isra.0+0xac>
 8006a16:	4634      	mov	r4, r6
 8006a18:	42a3      	cmp	r3, r4
 8006a1a:	dd24      	ble.n	8006a66 <_strtol_l.isra.0+0xca>
 8006a1c:	2d00      	cmp	r5, #0
 8006a1e:	db1f      	blt.n	8006a60 <_strtol_l.isra.0+0xc4>
 8006a20:	4581      	cmp	r9, r0
 8006a22:	d31d      	bcc.n	8006a60 <_strtol_l.isra.0+0xc4>
 8006a24:	d101      	bne.n	8006a2a <_strtol_l.isra.0+0x8e>
 8006a26:	45a2      	cmp	sl, r4
 8006a28:	db1a      	blt.n	8006a60 <_strtol_l.isra.0+0xc4>
 8006a2a:	2501      	movs	r5, #1
 8006a2c:	fb00 4003 	mla	r0, r0, r3, r4
 8006a30:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8006a34:	e7eb      	b.n	8006a0e <_strtol_l.isra.0+0x72>
 8006a36:	2c2b      	cmp	r4, #43	; 0x2b
 8006a38:	bf08      	it	eq
 8006a3a:	f89c 4000 	ldrbeq.w	r4, [ip]
 8006a3e:	46a8      	mov	r8, r5
 8006a40:	bf08      	it	eq
 8006a42:	f100 0c02 	addeq.w	ip, r0, #2
 8006a46:	e7c8      	b.n	80069da <_strtol_l.isra.0+0x3e>
 8006a48:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8006a4c:	2e19      	cmp	r6, #25
 8006a4e:	d801      	bhi.n	8006a54 <_strtol_l.isra.0+0xb8>
 8006a50:	3c37      	subs	r4, #55	; 0x37
 8006a52:	e7e1      	b.n	8006a18 <_strtol_l.isra.0+0x7c>
 8006a54:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8006a58:	2e19      	cmp	r6, #25
 8006a5a:	d804      	bhi.n	8006a66 <_strtol_l.isra.0+0xca>
 8006a5c:	3c57      	subs	r4, #87	; 0x57
 8006a5e:	e7db      	b.n	8006a18 <_strtol_l.isra.0+0x7c>
 8006a60:	f04f 35ff 	mov.w	r5, #4294967295
 8006a64:	e7e4      	b.n	8006a30 <_strtol_l.isra.0+0x94>
 8006a66:	2d00      	cmp	r5, #0
 8006a68:	da08      	bge.n	8006a7c <_strtol_l.isra.0+0xe0>
 8006a6a:	2322      	movs	r3, #34	; 0x22
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	f8ce 3000 	str.w	r3, [lr]
 8006a72:	2a00      	cmp	r2, #0
 8006a74:	d09e      	beq.n	80069b4 <_strtol_l.isra.0+0x18>
 8006a76:	f10c 31ff 	add.w	r1, ip, #4294967295
 8006a7a:	e007      	b.n	8006a8c <_strtol_l.isra.0+0xf0>
 8006a7c:	f1b8 0f00 	cmp.w	r8, #0
 8006a80:	d000      	beq.n	8006a84 <_strtol_l.isra.0+0xe8>
 8006a82:	4240      	negs	r0, r0
 8006a84:	2a00      	cmp	r2, #0
 8006a86:	d095      	beq.n	80069b4 <_strtol_l.isra.0+0x18>
 8006a88:	2d00      	cmp	r5, #0
 8006a8a:	d1f4      	bne.n	8006a76 <_strtol_l.isra.0+0xda>
 8006a8c:	6011      	str	r1, [r2, #0]
 8006a8e:	e791      	b.n	80069b4 <_strtol_l.isra.0+0x18>
 8006a90:	2430      	movs	r4, #48	; 0x30
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1b2      	bne.n	80069fc <_strtol_l.isra.0+0x60>
 8006a96:	2308      	movs	r3, #8
 8006a98:	e7b0      	b.n	80069fc <_strtol_l.isra.0+0x60>
 8006a9a:	2c30      	cmp	r4, #48	; 0x30
 8006a9c:	d0a3      	beq.n	80069e6 <_strtol_l.isra.0+0x4a>
 8006a9e:	230a      	movs	r3, #10
 8006aa0:	e7ac      	b.n	80069fc <_strtol_l.isra.0+0x60>
 8006aa2:	bf00      	nop
 8006aa4:	08009ba9 	.word	0x08009ba9

08006aa8 <_strtol_r>:
 8006aa8:	f7ff bf78 	b.w	800699c <_strtol_l.isra.0>

08006aac <quorem>:
 8006aac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab0:	6903      	ldr	r3, [r0, #16]
 8006ab2:	690c      	ldr	r4, [r1, #16]
 8006ab4:	4607      	mov	r7, r0
 8006ab6:	42a3      	cmp	r3, r4
 8006ab8:	f2c0 8083 	blt.w	8006bc2 <quorem+0x116>
 8006abc:	3c01      	subs	r4, #1
 8006abe:	f100 0514 	add.w	r5, r0, #20
 8006ac2:	f101 0814 	add.w	r8, r1, #20
 8006ac6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006aca:	9301      	str	r3, [sp, #4]
 8006acc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ad0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006adc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ae0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ae4:	d332      	bcc.n	8006b4c <quorem+0xa0>
 8006ae6:	f04f 0e00 	mov.w	lr, #0
 8006aea:	4640      	mov	r0, r8
 8006aec:	46ac      	mov	ip, r5
 8006aee:	46f2      	mov	sl, lr
 8006af0:	f850 2b04 	ldr.w	r2, [r0], #4
 8006af4:	b293      	uxth	r3, r2
 8006af6:	fb06 e303 	mla	r3, r6, r3, lr
 8006afa:	0c12      	lsrs	r2, r2, #16
 8006afc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006b00:	fb06 e202 	mla	r2, r6, r2, lr
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	ebaa 0303 	sub.w	r3, sl, r3
 8006b0a:	f8dc a000 	ldr.w	sl, [ip]
 8006b0e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b12:	fa1f fa8a 	uxth.w	sl, sl
 8006b16:	4453      	add	r3, sl
 8006b18:	fa1f fa82 	uxth.w	sl, r2
 8006b1c:	f8dc 2000 	ldr.w	r2, [ip]
 8006b20:	4581      	cmp	r9, r0
 8006b22:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006b26:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b30:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b34:	f84c 3b04 	str.w	r3, [ip], #4
 8006b38:	d2da      	bcs.n	8006af0 <quorem+0x44>
 8006b3a:	f855 300b 	ldr.w	r3, [r5, fp]
 8006b3e:	b92b      	cbnz	r3, 8006b4c <quorem+0xa0>
 8006b40:	9b01      	ldr	r3, [sp, #4]
 8006b42:	3b04      	subs	r3, #4
 8006b44:	429d      	cmp	r5, r3
 8006b46:	461a      	mov	r2, r3
 8006b48:	d32f      	bcc.n	8006baa <quorem+0xfe>
 8006b4a:	613c      	str	r4, [r7, #16]
 8006b4c:	4638      	mov	r0, r7
 8006b4e:	f001 fc7f 	bl	8008450 <__mcmp>
 8006b52:	2800      	cmp	r0, #0
 8006b54:	db25      	blt.n	8006ba2 <quorem+0xf6>
 8006b56:	4628      	mov	r0, r5
 8006b58:	f04f 0c00 	mov.w	ip, #0
 8006b5c:	3601      	adds	r6, #1
 8006b5e:	f858 1b04 	ldr.w	r1, [r8], #4
 8006b62:	f8d0 e000 	ldr.w	lr, [r0]
 8006b66:	b28b      	uxth	r3, r1
 8006b68:	ebac 0303 	sub.w	r3, ip, r3
 8006b6c:	fa1f f28e 	uxth.w	r2, lr
 8006b70:	4413      	add	r3, r2
 8006b72:	0c0a      	lsrs	r2, r1, #16
 8006b74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006b78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b82:	45c1      	cmp	r9, r8
 8006b84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b88:	f840 3b04 	str.w	r3, [r0], #4
 8006b8c:	d2e7      	bcs.n	8006b5e <quorem+0xb2>
 8006b8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b96:	b922      	cbnz	r2, 8006ba2 <quorem+0xf6>
 8006b98:	3b04      	subs	r3, #4
 8006b9a:	429d      	cmp	r5, r3
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	d30a      	bcc.n	8006bb6 <quorem+0x10a>
 8006ba0:	613c      	str	r4, [r7, #16]
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	b003      	add	sp, #12
 8006ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006baa:	6812      	ldr	r2, [r2, #0]
 8006bac:	3b04      	subs	r3, #4
 8006bae:	2a00      	cmp	r2, #0
 8006bb0:	d1cb      	bne.n	8006b4a <quorem+0x9e>
 8006bb2:	3c01      	subs	r4, #1
 8006bb4:	e7c6      	b.n	8006b44 <quorem+0x98>
 8006bb6:	6812      	ldr	r2, [r2, #0]
 8006bb8:	3b04      	subs	r3, #4
 8006bba:	2a00      	cmp	r2, #0
 8006bbc:	d1f0      	bne.n	8006ba0 <quorem+0xf4>
 8006bbe:	3c01      	subs	r4, #1
 8006bc0:	e7eb      	b.n	8006b9a <quorem+0xee>
 8006bc2:	2000      	movs	r0, #0
 8006bc4:	e7ee      	b.n	8006ba4 <quorem+0xf8>
	...

08006bc8 <_dtoa_r>:
 8006bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bcc:	4616      	mov	r6, r2
 8006bce:	461f      	mov	r7, r3
 8006bd0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006bd2:	b099      	sub	sp, #100	; 0x64
 8006bd4:	4605      	mov	r5, r0
 8006bd6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006bda:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006bde:	b974      	cbnz	r4, 8006bfe <_dtoa_r+0x36>
 8006be0:	2010      	movs	r0, #16
 8006be2:	f001 f949 	bl	8007e78 <malloc>
 8006be6:	4602      	mov	r2, r0
 8006be8:	6268      	str	r0, [r5, #36]	; 0x24
 8006bea:	b920      	cbnz	r0, 8006bf6 <_dtoa_r+0x2e>
 8006bec:	21ea      	movs	r1, #234	; 0xea
 8006bee:	4bae      	ldr	r3, [pc, #696]	; (8006ea8 <_dtoa_r+0x2e0>)
 8006bf0:	48ae      	ldr	r0, [pc, #696]	; (8006eac <_dtoa_r+0x2e4>)
 8006bf2:	f002 f867 	bl	8008cc4 <__assert_func>
 8006bf6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006bfa:	6004      	str	r4, [r0, #0]
 8006bfc:	60c4      	str	r4, [r0, #12]
 8006bfe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006c00:	6819      	ldr	r1, [r3, #0]
 8006c02:	b151      	cbz	r1, 8006c1a <_dtoa_r+0x52>
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	2301      	movs	r3, #1
 8006c08:	4093      	lsls	r3, r2
 8006c0a:	604a      	str	r2, [r1, #4]
 8006c0c:	608b      	str	r3, [r1, #8]
 8006c0e:	4628      	mov	r0, r5
 8006c10:	f001 f99a 	bl	8007f48 <_Bfree>
 8006c14:	2200      	movs	r2, #0
 8006c16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006c18:	601a      	str	r2, [r3, #0]
 8006c1a:	1e3b      	subs	r3, r7, #0
 8006c1c:	bfaf      	iteee	ge
 8006c1e:	2300      	movge	r3, #0
 8006c20:	2201      	movlt	r2, #1
 8006c22:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c26:	9305      	strlt	r3, [sp, #20]
 8006c28:	bfa8      	it	ge
 8006c2a:	f8c8 3000 	strge.w	r3, [r8]
 8006c2e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006c32:	4b9f      	ldr	r3, [pc, #636]	; (8006eb0 <_dtoa_r+0x2e8>)
 8006c34:	bfb8      	it	lt
 8006c36:	f8c8 2000 	strlt.w	r2, [r8]
 8006c3a:	ea33 0309 	bics.w	r3, r3, r9
 8006c3e:	d119      	bne.n	8006c74 <_dtoa_r+0xac>
 8006c40:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c44:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c46:	6013      	str	r3, [r2, #0]
 8006c48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c4c:	4333      	orrs	r3, r6
 8006c4e:	f000 8580 	beq.w	8007752 <_dtoa_r+0xb8a>
 8006c52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006c54:	b953      	cbnz	r3, 8006c6c <_dtoa_r+0xa4>
 8006c56:	4b97      	ldr	r3, [pc, #604]	; (8006eb4 <_dtoa_r+0x2ec>)
 8006c58:	e022      	b.n	8006ca0 <_dtoa_r+0xd8>
 8006c5a:	4b97      	ldr	r3, [pc, #604]	; (8006eb8 <_dtoa_r+0x2f0>)
 8006c5c:	9308      	str	r3, [sp, #32]
 8006c5e:	3308      	adds	r3, #8
 8006c60:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006c62:	6013      	str	r3, [r2, #0]
 8006c64:	9808      	ldr	r0, [sp, #32]
 8006c66:	b019      	add	sp, #100	; 0x64
 8006c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c6c:	4b91      	ldr	r3, [pc, #580]	; (8006eb4 <_dtoa_r+0x2ec>)
 8006c6e:	9308      	str	r3, [sp, #32]
 8006c70:	3303      	adds	r3, #3
 8006c72:	e7f5      	b.n	8006c60 <_dtoa_r+0x98>
 8006c74:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006c78:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006c7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c80:	2200      	movs	r2, #0
 8006c82:	2300      	movs	r3, #0
 8006c84:	f7f9 fe90 	bl	80009a8 <__aeabi_dcmpeq>
 8006c88:	4680      	mov	r8, r0
 8006c8a:	b158      	cbz	r0, 8006ca4 <_dtoa_r+0xdc>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c90:	6013      	str	r3, [r2, #0]
 8006c92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f000 8559 	beq.w	800774c <_dtoa_r+0xb84>
 8006c9a:	4888      	ldr	r0, [pc, #544]	; (8006ebc <_dtoa_r+0x2f4>)
 8006c9c:	6018      	str	r0, [r3, #0]
 8006c9e:	1e43      	subs	r3, r0, #1
 8006ca0:	9308      	str	r3, [sp, #32]
 8006ca2:	e7df      	b.n	8006c64 <_dtoa_r+0x9c>
 8006ca4:	ab16      	add	r3, sp, #88	; 0x58
 8006ca6:	9301      	str	r3, [sp, #4]
 8006ca8:	ab17      	add	r3, sp, #92	; 0x5c
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	4628      	mov	r0, r5
 8006cae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006cb2:	f001 fcf3 	bl	800869c <__d2b>
 8006cb6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006cba:	4682      	mov	sl, r0
 8006cbc:	2c00      	cmp	r4, #0
 8006cbe:	d07e      	beq.n	8006dbe <_dtoa_r+0x1f6>
 8006cc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006cc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cc6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006cca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006cd2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006cd6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006cda:	2200      	movs	r2, #0
 8006cdc:	4b78      	ldr	r3, [pc, #480]	; (8006ec0 <_dtoa_r+0x2f8>)
 8006cde:	f7f9 fa43 	bl	8000168 <__aeabi_dsub>
 8006ce2:	a36b      	add	r3, pc, #428	; (adr r3, 8006e90 <_dtoa_r+0x2c8>)
 8006ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce8:	f7f9 fbf6 	bl	80004d8 <__aeabi_dmul>
 8006cec:	a36a      	add	r3, pc, #424	; (adr r3, 8006e98 <_dtoa_r+0x2d0>)
 8006cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf2:	f7f9 fa3b 	bl	800016c <__adddf3>
 8006cf6:	4606      	mov	r6, r0
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	460f      	mov	r7, r1
 8006cfc:	f7f9 fb82 	bl	8000404 <__aeabi_i2d>
 8006d00:	a367      	add	r3, pc, #412	; (adr r3, 8006ea0 <_dtoa_r+0x2d8>)
 8006d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d06:	f7f9 fbe7 	bl	80004d8 <__aeabi_dmul>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4630      	mov	r0, r6
 8006d10:	4639      	mov	r1, r7
 8006d12:	f7f9 fa2b 	bl	800016c <__adddf3>
 8006d16:	4606      	mov	r6, r0
 8006d18:	460f      	mov	r7, r1
 8006d1a:	f7f9 fe8d 	bl	8000a38 <__aeabi_d2iz>
 8006d1e:	2200      	movs	r2, #0
 8006d20:	4681      	mov	r9, r0
 8006d22:	2300      	movs	r3, #0
 8006d24:	4630      	mov	r0, r6
 8006d26:	4639      	mov	r1, r7
 8006d28:	f7f9 fe48 	bl	80009bc <__aeabi_dcmplt>
 8006d2c:	b148      	cbz	r0, 8006d42 <_dtoa_r+0x17a>
 8006d2e:	4648      	mov	r0, r9
 8006d30:	f7f9 fb68 	bl	8000404 <__aeabi_i2d>
 8006d34:	4632      	mov	r2, r6
 8006d36:	463b      	mov	r3, r7
 8006d38:	f7f9 fe36 	bl	80009a8 <__aeabi_dcmpeq>
 8006d3c:	b908      	cbnz	r0, 8006d42 <_dtoa_r+0x17a>
 8006d3e:	f109 39ff 	add.w	r9, r9, #4294967295
 8006d42:	f1b9 0f16 	cmp.w	r9, #22
 8006d46:	d857      	bhi.n	8006df8 <_dtoa_r+0x230>
 8006d48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d4c:	4b5d      	ldr	r3, [pc, #372]	; (8006ec4 <_dtoa_r+0x2fc>)
 8006d4e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d56:	f7f9 fe31 	bl	80009bc <__aeabi_dcmplt>
 8006d5a:	2800      	cmp	r0, #0
 8006d5c:	d04e      	beq.n	8006dfc <_dtoa_r+0x234>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	f109 39ff 	add.w	r9, r9, #4294967295
 8006d64:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d66:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d68:	1b1c      	subs	r4, r3, r4
 8006d6a:	1e63      	subs	r3, r4, #1
 8006d6c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d6e:	bf49      	itett	mi
 8006d70:	f1c4 0301 	rsbmi	r3, r4, #1
 8006d74:	2300      	movpl	r3, #0
 8006d76:	9306      	strmi	r3, [sp, #24]
 8006d78:	2300      	movmi	r3, #0
 8006d7a:	bf54      	ite	pl
 8006d7c:	9306      	strpl	r3, [sp, #24]
 8006d7e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006d80:	f1b9 0f00 	cmp.w	r9, #0
 8006d84:	db3c      	blt.n	8006e00 <_dtoa_r+0x238>
 8006d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d88:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006d8c:	444b      	add	r3, r9
 8006d8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d90:	2300      	movs	r3, #0
 8006d92:	930a      	str	r3, [sp, #40]	; 0x28
 8006d94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d96:	2b09      	cmp	r3, #9
 8006d98:	d86c      	bhi.n	8006e74 <_dtoa_r+0x2ac>
 8006d9a:	2b05      	cmp	r3, #5
 8006d9c:	bfc4      	itt	gt
 8006d9e:	3b04      	subgt	r3, #4
 8006da0:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006da2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006da4:	bfc8      	it	gt
 8006da6:	2400      	movgt	r4, #0
 8006da8:	f1a3 0302 	sub.w	r3, r3, #2
 8006dac:	bfd8      	it	le
 8006dae:	2401      	movle	r4, #1
 8006db0:	2b03      	cmp	r3, #3
 8006db2:	f200 808b 	bhi.w	8006ecc <_dtoa_r+0x304>
 8006db6:	e8df f003 	tbb	[pc, r3]
 8006dba:	4f2d      	.short	0x4f2d
 8006dbc:	5b4d      	.short	0x5b4d
 8006dbe:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006dc2:	441c      	add	r4, r3
 8006dc4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006dc8:	2b20      	cmp	r3, #32
 8006dca:	bfc3      	ittte	gt
 8006dcc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006dd0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006dd4:	fa09 f303 	lslgt.w	r3, r9, r3
 8006dd8:	f1c3 0320 	rsble	r3, r3, #32
 8006ddc:	bfc6      	itte	gt
 8006dde:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006de2:	4318      	orrgt	r0, r3
 8006de4:	fa06 f003 	lslle.w	r0, r6, r3
 8006de8:	f7f9 fafc 	bl	80003e4 <__aeabi_ui2d>
 8006dec:	2301      	movs	r3, #1
 8006dee:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006df2:	3c01      	subs	r4, #1
 8006df4:	9313      	str	r3, [sp, #76]	; 0x4c
 8006df6:	e770      	b.n	8006cda <_dtoa_r+0x112>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e7b3      	b.n	8006d64 <_dtoa_r+0x19c>
 8006dfc:	900f      	str	r0, [sp, #60]	; 0x3c
 8006dfe:	e7b2      	b.n	8006d66 <_dtoa_r+0x19e>
 8006e00:	9b06      	ldr	r3, [sp, #24]
 8006e02:	eba3 0309 	sub.w	r3, r3, r9
 8006e06:	9306      	str	r3, [sp, #24]
 8006e08:	f1c9 0300 	rsb	r3, r9, #0
 8006e0c:	930a      	str	r3, [sp, #40]	; 0x28
 8006e0e:	2300      	movs	r3, #0
 8006e10:	930e      	str	r3, [sp, #56]	; 0x38
 8006e12:	e7bf      	b.n	8006d94 <_dtoa_r+0x1cc>
 8006e14:	2300      	movs	r3, #0
 8006e16:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	dc59      	bgt.n	8006ed2 <_dtoa_r+0x30a>
 8006e1e:	f04f 0b01 	mov.w	fp, #1
 8006e22:	465b      	mov	r3, fp
 8006e24:	f8cd b008 	str.w	fp, [sp, #8]
 8006e28:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006e30:	6042      	str	r2, [r0, #4]
 8006e32:	2204      	movs	r2, #4
 8006e34:	f102 0614 	add.w	r6, r2, #20
 8006e38:	429e      	cmp	r6, r3
 8006e3a:	6841      	ldr	r1, [r0, #4]
 8006e3c:	d94f      	bls.n	8006ede <_dtoa_r+0x316>
 8006e3e:	4628      	mov	r0, r5
 8006e40:	f001 f842 	bl	8007ec8 <_Balloc>
 8006e44:	9008      	str	r0, [sp, #32]
 8006e46:	2800      	cmp	r0, #0
 8006e48:	d14d      	bne.n	8006ee6 <_dtoa_r+0x31e>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006e50:	4b1d      	ldr	r3, [pc, #116]	; (8006ec8 <_dtoa_r+0x300>)
 8006e52:	e6cd      	b.n	8006bf0 <_dtoa_r+0x28>
 8006e54:	2301      	movs	r3, #1
 8006e56:	e7de      	b.n	8006e16 <_dtoa_r+0x24e>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e5e:	eb09 0b03 	add.w	fp, r9, r3
 8006e62:	f10b 0301 	add.w	r3, fp, #1
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	9302      	str	r3, [sp, #8]
 8006e6a:	bfb8      	it	lt
 8006e6c:	2301      	movlt	r3, #1
 8006e6e:	e7dd      	b.n	8006e2c <_dtoa_r+0x264>
 8006e70:	2301      	movs	r3, #1
 8006e72:	e7f2      	b.n	8006e5a <_dtoa_r+0x292>
 8006e74:	2401      	movs	r4, #1
 8006e76:	2300      	movs	r3, #0
 8006e78:	940b      	str	r4, [sp, #44]	; 0x2c
 8006e7a:	9322      	str	r3, [sp, #136]	; 0x88
 8006e7c:	f04f 3bff 	mov.w	fp, #4294967295
 8006e80:	2200      	movs	r2, #0
 8006e82:	2312      	movs	r3, #18
 8006e84:	f8cd b008 	str.w	fp, [sp, #8]
 8006e88:	9223      	str	r2, [sp, #140]	; 0x8c
 8006e8a:	e7cf      	b.n	8006e2c <_dtoa_r+0x264>
 8006e8c:	f3af 8000 	nop.w
 8006e90:	636f4361 	.word	0x636f4361
 8006e94:	3fd287a7 	.word	0x3fd287a7
 8006e98:	8b60c8b3 	.word	0x8b60c8b3
 8006e9c:	3fc68a28 	.word	0x3fc68a28
 8006ea0:	509f79fb 	.word	0x509f79fb
 8006ea4:	3fd34413 	.word	0x3fd34413
 8006ea8:	08009cb6 	.word	0x08009cb6
 8006eac:	08009ccd 	.word	0x08009ccd
 8006eb0:	7ff00000 	.word	0x7ff00000
 8006eb4:	08009cb2 	.word	0x08009cb2
 8006eb8:	08009ca9 	.word	0x08009ca9
 8006ebc:	08009b29 	.word	0x08009b29
 8006ec0:	3ff80000 	.word	0x3ff80000
 8006ec4:	08009e48 	.word	0x08009e48
 8006ec8:	08009d2c 	.word	0x08009d2c
 8006ecc:	2301      	movs	r3, #1
 8006ece:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ed0:	e7d4      	b.n	8006e7c <_dtoa_r+0x2b4>
 8006ed2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006ed6:	465b      	mov	r3, fp
 8006ed8:	f8cd b008 	str.w	fp, [sp, #8]
 8006edc:	e7a6      	b.n	8006e2c <_dtoa_r+0x264>
 8006ede:	3101      	adds	r1, #1
 8006ee0:	6041      	str	r1, [r0, #4]
 8006ee2:	0052      	lsls	r2, r2, #1
 8006ee4:	e7a6      	b.n	8006e34 <_dtoa_r+0x26c>
 8006ee6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ee8:	9a08      	ldr	r2, [sp, #32]
 8006eea:	601a      	str	r2, [r3, #0]
 8006eec:	9b02      	ldr	r3, [sp, #8]
 8006eee:	2b0e      	cmp	r3, #14
 8006ef0:	f200 80a8 	bhi.w	8007044 <_dtoa_r+0x47c>
 8006ef4:	2c00      	cmp	r4, #0
 8006ef6:	f000 80a5 	beq.w	8007044 <_dtoa_r+0x47c>
 8006efa:	f1b9 0f00 	cmp.w	r9, #0
 8006efe:	dd34      	ble.n	8006f6a <_dtoa_r+0x3a2>
 8006f00:	4a9a      	ldr	r2, [pc, #616]	; (800716c <_dtoa_r+0x5a4>)
 8006f02:	f009 030f 	and.w	r3, r9, #15
 8006f06:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006f0a:	f419 7f80 	tst.w	r9, #256	; 0x100
 8006f0e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f12:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006f16:	ea4f 1429 	mov.w	r4, r9, asr #4
 8006f1a:	d016      	beq.n	8006f4a <_dtoa_r+0x382>
 8006f1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f20:	4b93      	ldr	r3, [pc, #588]	; (8007170 <_dtoa_r+0x5a8>)
 8006f22:	2703      	movs	r7, #3
 8006f24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f28:	f7f9 fc00 	bl	800072c <__aeabi_ddiv>
 8006f2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f30:	f004 040f 	and.w	r4, r4, #15
 8006f34:	4e8e      	ldr	r6, [pc, #568]	; (8007170 <_dtoa_r+0x5a8>)
 8006f36:	b954      	cbnz	r4, 8006f4e <_dtoa_r+0x386>
 8006f38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006f3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f40:	f7f9 fbf4 	bl	800072c <__aeabi_ddiv>
 8006f44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f48:	e029      	b.n	8006f9e <_dtoa_r+0x3d6>
 8006f4a:	2702      	movs	r7, #2
 8006f4c:	e7f2      	b.n	8006f34 <_dtoa_r+0x36c>
 8006f4e:	07e1      	lsls	r1, r4, #31
 8006f50:	d508      	bpl.n	8006f64 <_dtoa_r+0x39c>
 8006f52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f56:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f5a:	f7f9 fabd 	bl	80004d8 <__aeabi_dmul>
 8006f5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006f62:	3701      	adds	r7, #1
 8006f64:	1064      	asrs	r4, r4, #1
 8006f66:	3608      	adds	r6, #8
 8006f68:	e7e5      	b.n	8006f36 <_dtoa_r+0x36e>
 8006f6a:	f000 80a5 	beq.w	80070b8 <_dtoa_r+0x4f0>
 8006f6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f72:	f1c9 0400 	rsb	r4, r9, #0
 8006f76:	4b7d      	ldr	r3, [pc, #500]	; (800716c <_dtoa_r+0x5a4>)
 8006f78:	f004 020f 	and.w	r2, r4, #15
 8006f7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f84:	f7f9 faa8 	bl	80004d8 <__aeabi_dmul>
 8006f88:	2702      	movs	r7, #2
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f90:	4e77      	ldr	r6, [pc, #476]	; (8007170 <_dtoa_r+0x5a8>)
 8006f92:	1124      	asrs	r4, r4, #4
 8006f94:	2c00      	cmp	r4, #0
 8006f96:	f040 8084 	bne.w	80070a2 <_dtoa_r+0x4da>
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1d2      	bne.n	8006f44 <_dtoa_r+0x37c>
 8006f9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f000 808b 	beq.w	80070bc <_dtoa_r+0x4f4>
 8006fa6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006faa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006fae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	4b6f      	ldr	r3, [pc, #444]	; (8007174 <_dtoa_r+0x5ac>)
 8006fb6:	f7f9 fd01 	bl	80009bc <__aeabi_dcmplt>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	d07e      	beq.n	80070bc <_dtoa_r+0x4f4>
 8006fbe:	9b02      	ldr	r3, [sp, #8]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d07b      	beq.n	80070bc <_dtoa_r+0x4f4>
 8006fc4:	f1bb 0f00 	cmp.w	fp, #0
 8006fc8:	dd38      	ble.n	800703c <_dtoa_r+0x474>
 8006fca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006fce:	2200      	movs	r2, #0
 8006fd0:	4b69      	ldr	r3, [pc, #420]	; (8007178 <_dtoa_r+0x5b0>)
 8006fd2:	f7f9 fa81 	bl	80004d8 <__aeabi_dmul>
 8006fd6:	465c      	mov	r4, fp
 8006fd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fdc:	f109 38ff 	add.w	r8, r9, #4294967295
 8006fe0:	3701      	adds	r7, #1
 8006fe2:	4638      	mov	r0, r7
 8006fe4:	f7f9 fa0e 	bl	8000404 <__aeabi_i2d>
 8006fe8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fec:	f7f9 fa74 	bl	80004d8 <__aeabi_dmul>
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	4b62      	ldr	r3, [pc, #392]	; (800717c <_dtoa_r+0x5b4>)
 8006ff4:	f7f9 f8ba 	bl	800016c <__adddf3>
 8006ff8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006ffc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007000:	9611      	str	r6, [sp, #68]	; 0x44
 8007002:	2c00      	cmp	r4, #0
 8007004:	d15d      	bne.n	80070c2 <_dtoa_r+0x4fa>
 8007006:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800700a:	2200      	movs	r2, #0
 800700c:	4b5c      	ldr	r3, [pc, #368]	; (8007180 <_dtoa_r+0x5b8>)
 800700e:	f7f9 f8ab 	bl	8000168 <__aeabi_dsub>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800701a:	4633      	mov	r3, r6
 800701c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800701e:	f7f9 fceb 	bl	80009f8 <__aeabi_dcmpgt>
 8007022:	2800      	cmp	r0, #0
 8007024:	f040 829e 	bne.w	8007564 <_dtoa_r+0x99c>
 8007028:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800702c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800702e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007032:	f7f9 fcc3 	bl	80009bc <__aeabi_dcmplt>
 8007036:	2800      	cmp	r0, #0
 8007038:	f040 8292 	bne.w	8007560 <_dtoa_r+0x998>
 800703c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007040:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007044:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007046:	2b00      	cmp	r3, #0
 8007048:	f2c0 8153 	blt.w	80072f2 <_dtoa_r+0x72a>
 800704c:	f1b9 0f0e 	cmp.w	r9, #14
 8007050:	f300 814f 	bgt.w	80072f2 <_dtoa_r+0x72a>
 8007054:	4b45      	ldr	r3, [pc, #276]	; (800716c <_dtoa_r+0x5a4>)
 8007056:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800705a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800705e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007062:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007064:	2b00      	cmp	r3, #0
 8007066:	f280 80db 	bge.w	8007220 <_dtoa_r+0x658>
 800706a:	9b02      	ldr	r3, [sp, #8]
 800706c:	2b00      	cmp	r3, #0
 800706e:	f300 80d7 	bgt.w	8007220 <_dtoa_r+0x658>
 8007072:	f040 8274 	bne.w	800755e <_dtoa_r+0x996>
 8007076:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800707a:	2200      	movs	r2, #0
 800707c:	4b40      	ldr	r3, [pc, #256]	; (8007180 <_dtoa_r+0x5b8>)
 800707e:	f7f9 fa2b 	bl	80004d8 <__aeabi_dmul>
 8007082:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007086:	f7f9 fcad 	bl	80009e4 <__aeabi_dcmpge>
 800708a:	9c02      	ldr	r4, [sp, #8]
 800708c:	4626      	mov	r6, r4
 800708e:	2800      	cmp	r0, #0
 8007090:	f040 824a 	bne.w	8007528 <_dtoa_r+0x960>
 8007094:	2331      	movs	r3, #49	; 0x31
 8007096:	9f08      	ldr	r7, [sp, #32]
 8007098:	f109 0901 	add.w	r9, r9, #1
 800709c:	f807 3b01 	strb.w	r3, [r7], #1
 80070a0:	e246      	b.n	8007530 <_dtoa_r+0x968>
 80070a2:	07e2      	lsls	r2, r4, #31
 80070a4:	d505      	bpl.n	80070b2 <_dtoa_r+0x4ea>
 80070a6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80070aa:	f7f9 fa15 	bl	80004d8 <__aeabi_dmul>
 80070ae:	2301      	movs	r3, #1
 80070b0:	3701      	adds	r7, #1
 80070b2:	1064      	asrs	r4, r4, #1
 80070b4:	3608      	adds	r6, #8
 80070b6:	e76d      	b.n	8006f94 <_dtoa_r+0x3cc>
 80070b8:	2702      	movs	r7, #2
 80070ba:	e770      	b.n	8006f9e <_dtoa_r+0x3d6>
 80070bc:	46c8      	mov	r8, r9
 80070be:	9c02      	ldr	r4, [sp, #8]
 80070c0:	e78f      	b.n	8006fe2 <_dtoa_r+0x41a>
 80070c2:	9908      	ldr	r1, [sp, #32]
 80070c4:	4b29      	ldr	r3, [pc, #164]	; (800716c <_dtoa_r+0x5a4>)
 80070c6:	4421      	add	r1, r4
 80070c8:	9112      	str	r1, [sp, #72]	; 0x48
 80070ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80070d0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80070d4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80070d8:	2900      	cmp	r1, #0
 80070da:	d055      	beq.n	8007188 <_dtoa_r+0x5c0>
 80070dc:	2000      	movs	r0, #0
 80070de:	4929      	ldr	r1, [pc, #164]	; (8007184 <_dtoa_r+0x5bc>)
 80070e0:	f7f9 fb24 	bl	800072c <__aeabi_ddiv>
 80070e4:	463b      	mov	r3, r7
 80070e6:	4632      	mov	r2, r6
 80070e8:	f7f9 f83e 	bl	8000168 <__aeabi_dsub>
 80070ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070f0:	9f08      	ldr	r7, [sp, #32]
 80070f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070f6:	f7f9 fc9f 	bl	8000a38 <__aeabi_d2iz>
 80070fa:	4604      	mov	r4, r0
 80070fc:	f7f9 f982 	bl	8000404 <__aeabi_i2d>
 8007100:	4602      	mov	r2, r0
 8007102:	460b      	mov	r3, r1
 8007104:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007108:	f7f9 f82e 	bl	8000168 <__aeabi_dsub>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	3430      	adds	r4, #48	; 0x30
 8007112:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007116:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800711a:	f807 4b01 	strb.w	r4, [r7], #1
 800711e:	f7f9 fc4d 	bl	80009bc <__aeabi_dcmplt>
 8007122:	2800      	cmp	r0, #0
 8007124:	d174      	bne.n	8007210 <_dtoa_r+0x648>
 8007126:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800712a:	2000      	movs	r0, #0
 800712c:	4911      	ldr	r1, [pc, #68]	; (8007174 <_dtoa_r+0x5ac>)
 800712e:	f7f9 f81b 	bl	8000168 <__aeabi_dsub>
 8007132:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007136:	f7f9 fc41 	bl	80009bc <__aeabi_dcmplt>
 800713a:	2800      	cmp	r0, #0
 800713c:	f040 80b6 	bne.w	80072ac <_dtoa_r+0x6e4>
 8007140:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007142:	429f      	cmp	r7, r3
 8007144:	f43f af7a 	beq.w	800703c <_dtoa_r+0x474>
 8007148:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800714c:	2200      	movs	r2, #0
 800714e:	4b0a      	ldr	r3, [pc, #40]	; (8007178 <_dtoa_r+0x5b0>)
 8007150:	f7f9 f9c2 	bl	80004d8 <__aeabi_dmul>
 8007154:	2200      	movs	r2, #0
 8007156:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800715a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800715e:	4b06      	ldr	r3, [pc, #24]	; (8007178 <_dtoa_r+0x5b0>)
 8007160:	f7f9 f9ba 	bl	80004d8 <__aeabi_dmul>
 8007164:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007168:	e7c3      	b.n	80070f2 <_dtoa_r+0x52a>
 800716a:	bf00      	nop
 800716c:	08009e48 	.word	0x08009e48
 8007170:	08009e20 	.word	0x08009e20
 8007174:	3ff00000 	.word	0x3ff00000
 8007178:	40240000 	.word	0x40240000
 800717c:	401c0000 	.word	0x401c0000
 8007180:	40140000 	.word	0x40140000
 8007184:	3fe00000 	.word	0x3fe00000
 8007188:	4630      	mov	r0, r6
 800718a:	4639      	mov	r1, r7
 800718c:	f7f9 f9a4 	bl	80004d8 <__aeabi_dmul>
 8007190:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007192:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007196:	9c08      	ldr	r4, [sp, #32]
 8007198:	9314      	str	r3, [sp, #80]	; 0x50
 800719a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800719e:	f7f9 fc4b 	bl	8000a38 <__aeabi_d2iz>
 80071a2:	9015      	str	r0, [sp, #84]	; 0x54
 80071a4:	f7f9 f92e 	bl	8000404 <__aeabi_i2d>
 80071a8:	4602      	mov	r2, r0
 80071aa:	460b      	mov	r3, r1
 80071ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071b0:	f7f8 ffda 	bl	8000168 <__aeabi_dsub>
 80071b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071b6:	4606      	mov	r6, r0
 80071b8:	3330      	adds	r3, #48	; 0x30
 80071ba:	f804 3b01 	strb.w	r3, [r4], #1
 80071be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071c0:	460f      	mov	r7, r1
 80071c2:	429c      	cmp	r4, r3
 80071c4:	f04f 0200 	mov.w	r2, #0
 80071c8:	d124      	bne.n	8007214 <_dtoa_r+0x64c>
 80071ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071ce:	4bb3      	ldr	r3, [pc, #716]	; (800749c <_dtoa_r+0x8d4>)
 80071d0:	f7f8 ffcc 	bl	800016c <__adddf3>
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	4630      	mov	r0, r6
 80071da:	4639      	mov	r1, r7
 80071dc:	f7f9 fc0c 	bl	80009f8 <__aeabi_dcmpgt>
 80071e0:	2800      	cmp	r0, #0
 80071e2:	d162      	bne.n	80072aa <_dtoa_r+0x6e2>
 80071e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071e8:	2000      	movs	r0, #0
 80071ea:	49ac      	ldr	r1, [pc, #688]	; (800749c <_dtoa_r+0x8d4>)
 80071ec:	f7f8 ffbc 	bl	8000168 <__aeabi_dsub>
 80071f0:	4602      	mov	r2, r0
 80071f2:	460b      	mov	r3, r1
 80071f4:	4630      	mov	r0, r6
 80071f6:	4639      	mov	r1, r7
 80071f8:	f7f9 fbe0 	bl	80009bc <__aeabi_dcmplt>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f43f af1d 	beq.w	800703c <_dtoa_r+0x474>
 8007202:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007204:	1e7b      	subs	r3, r7, #1
 8007206:	9314      	str	r3, [sp, #80]	; 0x50
 8007208:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800720c:	2b30      	cmp	r3, #48	; 0x30
 800720e:	d0f8      	beq.n	8007202 <_dtoa_r+0x63a>
 8007210:	46c1      	mov	r9, r8
 8007212:	e03a      	b.n	800728a <_dtoa_r+0x6c2>
 8007214:	4ba2      	ldr	r3, [pc, #648]	; (80074a0 <_dtoa_r+0x8d8>)
 8007216:	f7f9 f95f 	bl	80004d8 <__aeabi_dmul>
 800721a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800721e:	e7bc      	b.n	800719a <_dtoa_r+0x5d2>
 8007220:	9f08      	ldr	r7, [sp, #32]
 8007222:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007226:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800722a:	f7f9 fa7f 	bl	800072c <__aeabi_ddiv>
 800722e:	f7f9 fc03 	bl	8000a38 <__aeabi_d2iz>
 8007232:	4604      	mov	r4, r0
 8007234:	f7f9 f8e6 	bl	8000404 <__aeabi_i2d>
 8007238:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800723c:	f7f9 f94c 	bl	80004d8 <__aeabi_dmul>
 8007240:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007244:	460b      	mov	r3, r1
 8007246:	4602      	mov	r2, r0
 8007248:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800724c:	f7f8 ff8c 	bl	8000168 <__aeabi_dsub>
 8007250:	f807 6b01 	strb.w	r6, [r7], #1
 8007254:	9e08      	ldr	r6, [sp, #32]
 8007256:	9b02      	ldr	r3, [sp, #8]
 8007258:	1bbe      	subs	r6, r7, r6
 800725a:	42b3      	cmp	r3, r6
 800725c:	d13a      	bne.n	80072d4 <_dtoa_r+0x70c>
 800725e:	4602      	mov	r2, r0
 8007260:	460b      	mov	r3, r1
 8007262:	f7f8 ff83 	bl	800016c <__adddf3>
 8007266:	4602      	mov	r2, r0
 8007268:	460b      	mov	r3, r1
 800726a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800726e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007272:	f7f9 fbc1 	bl	80009f8 <__aeabi_dcmpgt>
 8007276:	bb58      	cbnz	r0, 80072d0 <_dtoa_r+0x708>
 8007278:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800727c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007280:	f7f9 fb92 	bl	80009a8 <__aeabi_dcmpeq>
 8007284:	b108      	cbz	r0, 800728a <_dtoa_r+0x6c2>
 8007286:	07e1      	lsls	r1, r4, #31
 8007288:	d422      	bmi.n	80072d0 <_dtoa_r+0x708>
 800728a:	4628      	mov	r0, r5
 800728c:	4651      	mov	r1, sl
 800728e:	f000 fe5b 	bl	8007f48 <_Bfree>
 8007292:	2300      	movs	r3, #0
 8007294:	703b      	strb	r3, [r7, #0]
 8007296:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007298:	f109 0001 	add.w	r0, r9, #1
 800729c:	6018      	str	r0, [r3, #0]
 800729e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f43f acdf 	beq.w	8006c64 <_dtoa_r+0x9c>
 80072a6:	601f      	str	r7, [r3, #0]
 80072a8:	e4dc      	b.n	8006c64 <_dtoa_r+0x9c>
 80072aa:	4627      	mov	r7, r4
 80072ac:	463b      	mov	r3, r7
 80072ae:	461f      	mov	r7, r3
 80072b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072b4:	2a39      	cmp	r2, #57	; 0x39
 80072b6:	d107      	bne.n	80072c8 <_dtoa_r+0x700>
 80072b8:	9a08      	ldr	r2, [sp, #32]
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d1f7      	bne.n	80072ae <_dtoa_r+0x6e6>
 80072be:	2230      	movs	r2, #48	; 0x30
 80072c0:	9908      	ldr	r1, [sp, #32]
 80072c2:	f108 0801 	add.w	r8, r8, #1
 80072c6:	700a      	strb	r2, [r1, #0]
 80072c8:	781a      	ldrb	r2, [r3, #0]
 80072ca:	3201      	adds	r2, #1
 80072cc:	701a      	strb	r2, [r3, #0]
 80072ce:	e79f      	b.n	8007210 <_dtoa_r+0x648>
 80072d0:	46c8      	mov	r8, r9
 80072d2:	e7eb      	b.n	80072ac <_dtoa_r+0x6e4>
 80072d4:	2200      	movs	r2, #0
 80072d6:	4b72      	ldr	r3, [pc, #456]	; (80074a0 <_dtoa_r+0x8d8>)
 80072d8:	f7f9 f8fe 	bl	80004d8 <__aeabi_dmul>
 80072dc:	4602      	mov	r2, r0
 80072de:	460b      	mov	r3, r1
 80072e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80072e4:	2200      	movs	r2, #0
 80072e6:	2300      	movs	r3, #0
 80072e8:	f7f9 fb5e 	bl	80009a8 <__aeabi_dcmpeq>
 80072ec:	2800      	cmp	r0, #0
 80072ee:	d098      	beq.n	8007222 <_dtoa_r+0x65a>
 80072f0:	e7cb      	b.n	800728a <_dtoa_r+0x6c2>
 80072f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072f4:	2a00      	cmp	r2, #0
 80072f6:	f000 80cd 	beq.w	8007494 <_dtoa_r+0x8cc>
 80072fa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80072fc:	2a01      	cmp	r2, #1
 80072fe:	f300 80af 	bgt.w	8007460 <_dtoa_r+0x898>
 8007302:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007304:	2a00      	cmp	r2, #0
 8007306:	f000 80a7 	beq.w	8007458 <_dtoa_r+0x890>
 800730a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800730e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007310:	9f06      	ldr	r7, [sp, #24]
 8007312:	9a06      	ldr	r2, [sp, #24]
 8007314:	2101      	movs	r1, #1
 8007316:	441a      	add	r2, r3
 8007318:	9206      	str	r2, [sp, #24]
 800731a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800731c:	4628      	mov	r0, r5
 800731e:	441a      	add	r2, r3
 8007320:	9209      	str	r2, [sp, #36]	; 0x24
 8007322:	f000 ff15 	bl	8008150 <__i2b>
 8007326:	4606      	mov	r6, r0
 8007328:	2f00      	cmp	r7, #0
 800732a:	dd0c      	ble.n	8007346 <_dtoa_r+0x77e>
 800732c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800732e:	2b00      	cmp	r3, #0
 8007330:	dd09      	ble.n	8007346 <_dtoa_r+0x77e>
 8007332:	42bb      	cmp	r3, r7
 8007334:	bfa8      	it	ge
 8007336:	463b      	movge	r3, r7
 8007338:	9a06      	ldr	r2, [sp, #24]
 800733a:	1aff      	subs	r7, r7, r3
 800733c:	1ad2      	subs	r2, r2, r3
 800733e:	9206      	str	r2, [sp, #24]
 8007340:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	9309      	str	r3, [sp, #36]	; 0x24
 8007346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007348:	b1f3      	cbz	r3, 8007388 <_dtoa_r+0x7c0>
 800734a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800734c:	2b00      	cmp	r3, #0
 800734e:	f000 80a9 	beq.w	80074a4 <_dtoa_r+0x8dc>
 8007352:	2c00      	cmp	r4, #0
 8007354:	dd10      	ble.n	8007378 <_dtoa_r+0x7b0>
 8007356:	4631      	mov	r1, r6
 8007358:	4622      	mov	r2, r4
 800735a:	4628      	mov	r0, r5
 800735c:	f000 ffb2 	bl	80082c4 <__pow5mult>
 8007360:	4652      	mov	r2, sl
 8007362:	4601      	mov	r1, r0
 8007364:	4606      	mov	r6, r0
 8007366:	4628      	mov	r0, r5
 8007368:	f000 ff08 	bl	800817c <__multiply>
 800736c:	4680      	mov	r8, r0
 800736e:	4651      	mov	r1, sl
 8007370:	4628      	mov	r0, r5
 8007372:	f000 fde9 	bl	8007f48 <_Bfree>
 8007376:	46c2      	mov	sl, r8
 8007378:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800737a:	1b1a      	subs	r2, r3, r4
 800737c:	d004      	beq.n	8007388 <_dtoa_r+0x7c0>
 800737e:	4651      	mov	r1, sl
 8007380:	4628      	mov	r0, r5
 8007382:	f000 ff9f 	bl	80082c4 <__pow5mult>
 8007386:	4682      	mov	sl, r0
 8007388:	2101      	movs	r1, #1
 800738a:	4628      	mov	r0, r5
 800738c:	f000 fee0 	bl	8008150 <__i2b>
 8007390:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007392:	4604      	mov	r4, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	f340 8087 	ble.w	80074a8 <_dtoa_r+0x8e0>
 800739a:	461a      	mov	r2, r3
 800739c:	4601      	mov	r1, r0
 800739e:	4628      	mov	r0, r5
 80073a0:	f000 ff90 	bl	80082c4 <__pow5mult>
 80073a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073a6:	4604      	mov	r4, r0
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	f340 8080 	ble.w	80074ae <_dtoa_r+0x8e6>
 80073ae:	f04f 0800 	mov.w	r8, #0
 80073b2:	6923      	ldr	r3, [r4, #16]
 80073b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073b8:	6918      	ldr	r0, [r3, #16]
 80073ba:	f000 fe7b 	bl	80080b4 <__hi0bits>
 80073be:	f1c0 0020 	rsb	r0, r0, #32
 80073c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c4:	4418      	add	r0, r3
 80073c6:	f010 001f 	ands.w	r0, r0, #31
 80073ca:	f000 8092 	beq.w	80074f2 <_dtoa_r+0x92a>
 80073ce:	f1c0 0320 	rsb	r3, r0, #32
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	f340 808a 	ble.w	80074ec <_dtoa_r+0x924>
 80073d8:	f1c0 001c 	rsb	r0, r0, #28
 80073dc:	9b06      	ldr	r3, [sp, #24]
 80073de:	4407      	add	r7, r0
 80073e0:	4403      	add	r3, r0
 80073e2:	9306      	str	r3, [sp, #24]
 80073e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073e6:	4403      	add	r3, r0
 80073e8:	9309      	str	r3, [sp, #36]	; 0x24
 80073ea:	9b06      	ldr	r3, [sp, #24]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	dd05      	ble.n	80073fc <_dtoa_r+0x834>
 80073f0:	4651      	mov	r1, sl
 80073f2:	461a      	mov	r2, r3
 80073f4:	4628      	mov	r0, r5
 80073f6:	f000 ffbf 	bl	8008378 <__lshift>
 80073fa:	4682      	mov	sl, r0
 80073fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073fe:	2b00      	cmp	r3, #0
 8007400:	dd05      	ble.n	800740e <_dtoa_r+0x846>
 8007402:	4621      	mov	r1, r4
 8007404:	461a      	mov	r2, r3
 8007406:	4628      	mov	r0, r5
 8007408:	f000 ffb6 	bl	8008378 <__lshift>
 800740c:	4604      	mov	r4, r0
 800740e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007410:	2b00      	cmp	r3, #0
 8007412:	d070      	beq.n	80074f6 <_dtoa_r+0x92e>
 8007414:	4621      	mov	r1, r4
 8007416:	4650      	mov	r0, sl
 8007418:	f001 f81a 	bl	8008450 <__mcmp>
 800741c:	2800      	cmp	r0, #0
 800741e:	da6a      	bge.n	80074f6 <_dtoa_r+0x92e>
 8007420:	2300      	movs	r3, #0
 8007422:	4651      	mov	r1, sl
 8007424:	220a      	movs	r2, #10
 8007426:	4628      	mov	r0, r5
 8007428:	f000 fdb0 	bl	8007f8c <__multadd>
 800742c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800742e:	4682      	mov	sl, r0
 8007430:	f109 39ff 	add.w	r9, r9, #4294967295
 8007434:	2b00      	cmp	r3, #0
 8007436:	f000 8193 	beq.w	8007760 <_dtoa_r+0xb98>
 800743a:	4631      	mov	r1, r6
 800743c:	2300      	movs	r3, #0
 800743e:	220a      	movs	r2, #10
 8007440:	4628      	mov	r0, r5
 8007442:	f000 fda3 	bl	8007f8c <__multadd>
 8007446:	f1bb 0f00 	cmp.w	fp, #0
 800744a:	4606      	mov	r6, r0
 800744c:	f300 8093 	bgt.w	8007576 <_dtoa_r+0x9ae>
 8007450:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007452:	2b02      	cmp	r3, #2
 8007454:	dc57      	bgt.n	8007506 <_dtoa_r+0x93e>
 8007456:	e08e      	b.n	8007576 <_dtoa_r+0x9ae>
 8007458:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800745a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800745e:	e756      	b.n	800730e <_dtoa_r+0x746>
 8007460:	9b02      	ldr	r3, [sp, #8]
 8007462:	1e5c      	subs	r4, r3, #1
 8007464:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007466:	42a3      	cmp	r3, r4
 8007468:	bfb7      	itett	lt
 800746a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800746c:	1b1c      	subge	r4, r3, r4
 800746e:	1ae2      	sublt	r2, r4, r3
 8007470:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007472:	bfbe      	ittt	lt
 8007474:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007476:	189b      	addlt	r3, r3, r2
 8007478:	930e      	strlt	r3, [sp, #56]	; 0x38
 800747a:	9b02      	ldr	r3, [sp, #8]
 800747c:	bfb8      	it	lt
 800747e:	2400      	movlt	r4, #0
 8007480:	2b00      	cmp	r3, #0
 8007482:	bfbb      	ittet	lt
 8007484:	9b06      	ldrlt	r3, [sp, #24]
 8007486:	9a02      	ldrlt	r2, [sp, #8]
 8007488:	9f06      	ldrge	r7, [sp, #24]
 800748a:	1a9f      	sublt	r7, r3, r2
 800748c:	bfac      	ite	ge
 800748e:	9b02      	ldrge	r3, [sp, #8]
 8007490:	2300      	movlt	r3, #0
 8007492:	e73e      	b.n	8007312 <_dtoa_r+0x74a>
 8007494:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007496:	9f06      	ldr	r7, [sp, #24]
 8007498:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800749a:	e745      	b.n	8007328 <_dtoa_r+0x760>
 800749c:	3fe00000 	.word	0x3fe00000
 80074a0:	40240000 	.word	0x40240000
 80074a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074a6:	e76a      	b.n	800737e <_dtoa_r+0x7b6>
 80074a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	dc19      	bgt.n	80074e2 <_dtoa_r+0x91a>
 80074ae:	9b04      	ldr	r3, [sp, #16]
 80074b0:	b9bb      	cbnz	r3, 80074e2 <_dtoa_r+0x91a>
 80074b2:	9b05      	ldr	r3, [sp, #20]
 80074b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074b8:	b99b      	cbnz	r3, 80074e2 <_dtoa_r+0x91a>
 80074ba:	9b05      	ldr	r3, [sp, #20]
 80074bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074c0:	0d1b      	lsrs	r3, r3, #20
 80074c2:	051b      	lsls	r3, r3, #20
 80074c4:	b183      	cbz	r3, 80074e8 <_dtoa_r+0x920>
 80074c6:	f04f 0801 	mov.w	r8, #1
 80074ca:	9b06      	ldr	r3, [sp, #24]
 80074cc:	3301      	adds	r3, #1
 80074ce:	9306      	str	r3, [sp, #24]
 80074d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d2:	3301      	adds	r3, #1
 80074d4:	9309      	str	r3, [sp, #36]	; 0x24
 80074d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f47f af6a 	bne.w	80073b2 <_dtoa_r+0x7ea>
 80074de:	2001      	movs	r0, #1
 80074e0:	e76f      	b.n	80073c2 <_dtoa_r+0x7fa>
 80074e2:	f04f 0800 	mov.w	r8, #0
 80074e6:	e7f6      	b.n	80074d6 <_dtoa_r+0x90e>
 80074e8:	4698      	mov	r8, r3
 80074ea:	e7f4      	b.n	80074d6 <_dtoa_r+0x90e>
 80074ec:	f43f af7d 	beq.w	80073ea <_dtoa_r+0x822>
 80074f0:	4618      	mov	r0, r3
 80074f2:	301c      	adds	r0, #28
 80074f4:	e772      	b.n	80073dc <_dtoa_r+0x814>
 80074f6:	9b02      	ldr	r3, [sp, #8]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dc36      	bgt.n	800756a <_dtoa_r+0x9a2>
 80074fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074fe:	2b02      	cmp	r3, #2
 8007500:	dd33      	ble.n	800756a <_dtoa_r+0x9a2>
 8007502:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007506:	f1bb 0f00 	cmp.w	fp, #0
 800750a:	d10d      	bne.n	8007528 <_dtoa_r+0x960>
 800750c:	4621      	mov	r1, r4
 800750e:	465b      	mov	r3, fp
 8007510:	2205      	movs	r2, #5
 8007512:	4628      	mov	r0, r5
 8007514:	f000 fd3a 	bl	8007f8c <__multadd>
 8007518:	4601      	mov	r1, r0
 800751a:	4604      	mov	r4, r0
 800751c:	4650      	mov	r0, sl
 800751e:	f000 ff97 	bl	8008450 <__mcmp>
 8007522:	2800      	cmp	r0, #0
 8007524:	f73f adb6 	bgt.w	8007094 <_dtoa_r+0x4cc>
 8007528:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800752a:	9f08      	ldr	r7, [sp, #32]
 800752c:	ea6f 0903 	mvn.w	r9, r3
 8007530:	f04f 0800 	mov.w	r8, #0
 8007534:	4621      	mov	r1, r4
 8007536:	4628      	mov	r0, r5
 8007538:	f000 fd06 	bl	8007f48 <_Bfree>
 800753c:	2e00      	cmp	r6, #0
 800753e:	f43f aea4 	beq.w	800728a <_dtoa_r+0x6c2>
 8007542:	f1b8 0f00 	cmp.w	r8, #0
 8007546:	d005      	beq.n	8007554 <_dtoa_r+0x98c>
 8007548:	45b0      	cmp	r8, r6
 800754a:	d003      	beq.n	8007554 <_dtoa_r+0x98c>
 800754c:	4641      	mov	r1, r8
 800754e:	4628      	mov	r0, r5
 8007550:	f000 fcfa 	bl	8007f48 <_Bfree>
 8007554:	4631      	mov	r1, r6
 8007556:	4628      	mov	r0, r5
 8007558:	f000 fcf6 	bl	8007f48 <_Bfree>
 800755c:	e695      	b.n	800728a <_dtoa_r+0x6c2>
 800755e:	2400      	movs	r4, #0
 8007560:	4626      	mov	r6, r4
 8007562:	e7e1      	b.n	8007528 <_dtoa_r+0x960>
 8007564:	46c1      	mov	r9, r8
 8007566:	4626      	mov	r6, r4
 8007568:	e594      	b.n	8007094 <_dtoa_r+0x4cc>
 800756a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800756c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007570:	2b00      	cmp	r3, #0
 8007572:	f000 80fc 	beq.w	800776e <_dtoa_r+0xba6>
 8007576:	2f00      	cmp	r7, #0
 8007578:	dd05      	ble.n	8007586 <_dtoa_r+0x9be>
 800757a:	4631      	mov	r1, r6
 800757c:	463a      	mov	r2, r7
 800757e:	4628      	mov	r0, r5
 8007580:	f000 fefa 	bl	8008378 <__lshift>
 8007584:	4606      	mov	r6, r0
 8007586:	f1b8 0f00 	cmp.w	r8, #0
 800758a:	d05c      	beq.n	8007646 <_dtoa_r+0xa7e>
 800758c:	4628      	mov	r0, r5
 800758e:	6871      	ldr	r1, [r6, #4]
 8007590:	f000 fc9a 	bl	8007ec8 <_Balloc>
 8007594:	4607      	mov	r7, r0
 8007596:	b928      	cbnz	r0, 80075a4 <_dtoa_r+0x9dc>
 8007598:	4602      	mov	r2, r0
 800759a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800759e:	4b7e      	ldr	r3, [pc, #504]	; (8007798 <_dtoa_r+0xbd0>)
 80075a0:	f7ff bb26 	b.w	8006bf0 <_dtoa_r+0x28>
 80075a4:	6932      	ldr	r2, [r6, #16]
 80075a6:	f106 010c 	add.w	r1, r6, #12
 80075aa:	3202      	adds	r2, #2
 80075ac:	0092      	lsls	r2, r2, #2
 80075ae:	300c      	adds	r0, #12
 80075b0:	f7fd fd2a 	bl	8005008 <memcpy>
 80075b4:	2201      	movs	r2, #1
 80075b6:	4639      	mov	r1, r7
 80075b8:	4628      	mov	r0, r5
 80075ba:	f000 fedd 	bl	8008378 <__lshift>
 80075be:	46b0      	mov	r8, r6
 80075c0:	4606      	mov	r6, r0
 80075c2:	9b08      	ldr	r3, [sp, #32]
 80075c4:	3301      	adds	r3, #1
 80075c6:	9302      	str	r3, [sp, #8]
 80075c8:	9b08      	ldr	r3, [sp, #32]
 80075ca:	445b      	add	r3, fp
 80075cc:	930a      	str	r3, [sp, #40]	; 0x28
 80075ce:	9b04      	ldr	r3, [sp, #16]
 80075d0:	f003 0301 	and.w	r3, r3, #1
 80075d4:	9309      	str	r3, [sp, #36]	; 0x24
 80075d6:	9b02      	ldr	r3, [sp, #8]
 80075d8:	4621      	mov	r1, r4
 80075da:	4650      	mov	r0, sl
 80075dc:	f103 3bff 	add.w	fp, r3, #4294967295
 80075e0:	f7ff fa64 	bl	8006aac <quorem>
 80075e4:	4603      	mov	r3, r0
 80075e6:	4641      	mov	r1, r8
 80075e8:	3330      	adds	r3, #48	; 0x30
 80075ea:	9004      	str	r0, [sp, #16]
 80075ec:	4650      	mov	r0, sl
 80075ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80075f0:	f000 ff2e 	bl	8008450 <__mcmp>
 80075f4:	4632      	mov	r2, r6
 80075f6:	9006      	str	r0, [sp, #24]
 80075f8:	4621      	mov	r1, r4
 80075fa:	4628      	mov	r0, r5
 80075fc:	f000 ff44 	bl	8008488 <__mdiff>
 8007600:	68c2      	ldr	r2, [r0, #12]
 8007602:	4607      	mov	r7, r0
 8007604:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007606:	bb02      	cbnz	r2, 800764a <_dtoa_r+0xa82>
 8007608:	4601      	mov	r1, r0
 800760a:	4650      	mov	r0, sl
 800760c:	f000 ff20 	bl	8008450 <__mcmp>
 8007610:	4602      	mov	r2, r0
 8007612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007614:	4639      	mov	r1, r7
 8007616:	4628      	mov	r0, r5
 8007618:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800761c:	f000 fc94 	bl	8007f48 <_Bfree>
 8007620:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007622:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007624:	9f02      	ldr	r7, [sp, #8]
 8007626:	ea43 0102 	orr.w	r1, r3, r2
 800762a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800762c:	430b      	orrs	r3, r1
 800762e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007630:	d10d      	bne.n	800764e <_dtoa_r+0xa86>
 8007632:	2b39      	cmp	r3, #57	; 0x39
 8007634:	d027      	beq.n	8007686 <_dtoa_r+0xabe>
 8007636:	9a06      	ldr	r2, [sp, #24]
 8007638:	2a00      	cmp	r2, #0
 800763a:	dd01      	ble.n	8007640 <_dtoa_r+0xa78>
 800763c:	9b04      	ldr	r3, [sp, #16]
 800763e:	3331      	adds	r3, #49	; 0x31
 8007640:	f88b 3000 	strb.w	r3, [fp]
 8007644:	e776      	b.n	8007534 <_dtoa_r+0x96c>
 8007646:	4630      	mov	r0, r6
 8007648:	e7b9      	b.n	80075be <_dtoa_r+0x9f6>
 800764a:	2201      	movs	r2, #1
 800764c:	e7e2      	b.n	8007614 <_dtoa_r+0xa4c>
 800764e:	9906      	ldr	r1, [sp, #24]
 8007650:	2900      	cmp	r1, #0
 8007652:	db04      	blt.n	800765e <_dtoa_r+0xa96>
 8007654:	9822      	ldr	r0, [sp, #136]	; 0x88
 8007656:	4301      	orrs	r1, r0
 8007658:	9809      	ldr	r0, [sp, #36]	; 0x24
 800765a:	4301      	orrs	r1, r0
 800765c:	d120      	bne.n	80076a0 <_dtoa_r+0xad8>
 800765e:	2a00      	cmp	r2, #0
 8007660:	ddee      	ble.n	8007640 <_dtoa_r+0xa78>
 8007662:	4651      	mov	r1, sl
 8007664:	2201      	movs	r2, #1
 8007666:	4628      	mov	r0, r5
 8007668:	9302      	str	r3, [sp, #8]
 800766a:	f000 fe85 	bl	8008378 <__lshift>
 800766e:	4621      	mov	r1, r4
 8007670:	4682      	mov	sl, r0
 8007672:	f000 feed 	bl	8008450 <__mcmp>
 8007676:	2800      	cmp	r0, #0
 8007678:	9b02      	ldr	r3, [sp, #8]
 800767a:	dc02      	bgt.n	8007682 <_dtoa_r+0xaba>
 800767c:	d1e0      	bne.n	8007640 <_dtoa_r+0xa78>
 800767e:	07da      	lsls	r2, r3, #31
 8007680:	d5de      	bpl.n	8007640 <_dtoa_r+0xa78>
 8007682:	2b39      	cmp	r3, #57	; 0x39
 8007684:	d1da      	bne.n	800763c <_dtoa_r+0xa74>
 8007686:	2339      	movs	r3, #57	; 0x39
 8007688:	f88b 3000 	strb.w	r3, [fp]
 800768c:	463b      	mov	r3, r7
 800768e:	461f      	mov	r7, r3
 8007690:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007694:	3b01      	subs	r3, #1
 8007696:	2a39      	cmp	r2, #57	; 0x39
 8007698:	d050      	beq.n	800773c <_dtoa_r+0xb74>
 800769a:	3201      	adds	r2, #1
 800769c:	701a      	strb	r2, [r3, #0]
 800769e:	e749      	b.n	8007534 <_dtoa_r+0x96c>
 80076a0:	2a00      	cmp	r2, #0
 80076a2:	dd03      	ble.n	80076ac <_dtoa_r+0xae4>
 80076a4:	2b39      	cmp	r3, #57	; 0x39
 80076a6:	d0ee      	beq.n	8007686 <_dtoa_r+0xabe>
 80076a8:	3301      	adds	r3, #1
 80076aa:	e7c9      	b.n	8007640 <_dtoa_r+0xa78>
 80076ac:	9a02      	ldr	r2, [sp, #8]
 80076ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80076b0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80076b4:	428a      	cmp	r2, r1
 80076b6:	d02a      	beq.n	800770e <_dtoa_r+0xb46>
 80076b8:	4651      	mov	r1, sl
 80076ba:	2300      	movs	r3, #0
 80076bc:	220a      	movs	r2, #10
 80076be:	4628      	mov	r0, r5
 80076c0:	f000 fc64 	bl	8007f8c <__multadd>
 80076c4:	45b0      	cmp	r8, r6
 80076c6:	4682      	mov	sl, r0
 80076c8:	f04f 0300 	mov.w	r3, #0
 80076cc:	f04f 020a 	mov.w	r2, #10
 80076d0:	4641      	mov	r1, r8
 80076d2:	4628      	mov	r0, r5
 80076d4:	d107      	bne.n	80076e6 <_dtoa_r+0xb1e>
 80076d6:	f000 fc59 	bl	8007f8c <__multadd>
 80076da:	4680      	mov	r8, r0
 80076dc:	4606      	mov	r6, r0
 80076de:	9b02      	ldr	r3, [sp, #8]
 80076e0:	3301      	adds	r3, #1
 80076e2:	9302      	str	r3, [sp, #8]
 80076e4:	e777      	b.n	80075d6 <_dtoa_r+0xa0e>
 80076e6:	f000 fc51 	bl	8007f8c <__multadd>
 80076ea:	4631      	mov	r1, r6
 80076ec:	4680      	mov	r8, r0
 80076ee:	2300      	movs	r3, #0
 80076f0:	220a      	movs	r2, #10
 80076f2:	4628      	mov	r0, r5
 80076f4:	f000 fc4a 	bl	8007f8c <__multadd>
 80076f8:	4606      	mov	r6, r0
 80076fa:	e7f0      	b.n	80076de <_dtoa_r+0xb16>
 80076fc:	f1bb 0f00 	cmp.w	fp, #0
 8007700:	bfcc      	ite	gt
 8007702:	465f      	movgt	r7, fp
 8007704:	2701      	movle	r7, #1
 8007706:	f04f 0800 	mov.w	r8, #0
 800770a:	9a08      	ldr	r2, [sp, #32]
 800770c:	4417      	add	r7, r2
 800770e:	4651      	mov	r1, sl
 8007710:	2201      	movs	r2, #1
 8007712:	4628      	mov	r0, r5
 8007714:	9302      	str	r3, [sp, #8]
 8007716:	f000 fe2f 	bl	8008378 <__lshift>
 800771a:	4621      	mov	r1, r4
 800771c:	4682      	mov	sl, r0
 800771e:	f000 fe97 	bl	8008450 <__mcmp>
 8007722:	2800      	cmp	r0, #0
 8007724:	dcb2      	bgt.n	800768c <_dtoa_r+0xac4>
 8007726:	d102      	bne.n	800772e <_dtoa_r+0xb66>
 8007728:	9b02      	ldr	r3, [sp, #8]
 800772a:	07db      	lsls	r3, r3, #31
 800772c:	d4ae      	bmi.n	800768c <_dtoa_r+0xac4>
 800772e:	463b      	mov	r3, r7
 8007730:	461f      	mov	r7, r3
 8007732:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007736:	2a30      	cmp	r2, #48	; 0x30
 8007738:	d0fa      	beq.n	8007730 <_dtoa_r+0xb68>
 800773a:	e6fb      	b.n	8007534 <_dtoa_r+0x96c>
 800773c:	9a08      	ldr	r2, [sp, #32]
 800773e:	429a      	cmp	r2, r3
 8007740:	d1a5      	bne.n	800768e <_dtoa_r+0xac6>
 8007742:	2331      	movs	r3, #49	; 0x31
 8007744:	f109 0901 	add.w	r9, r9, #1
 8007748:	7013      	strb	r3, [r2, #0]
 800774a:	e6f3      	b.n	8007534 <_dtoa_r+0x96c>
 800774c:	4b13      	ldr	r3, [pc, #76]	; (800779c <_dtoa_r+0xbd4>)
 800774e:	f7ff baa7 	b.w	8006ca0 <_dtoa_r+0xd8>
 8007752:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007754:	2b00      	cmp	r3, #0
 8007756:	f47f aa80 	bne.w	8006c5a <_dtoa_r+0x92>
 800775a:	4b11      	ldr	r3, [pc, #68]	; (80077a0 <_dtoa_r+0xbd8>)
 800775c:	f7ff baa0 	b.w	8006ca0 <_dtoa_r+0xd8>
 8007760:	f1bb 0f00 	cmp.w	fp, #0
 8007764:	dc03      	bgt.n	800776e <_dtoa_r+0xba6>
 8007766:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007768:	2b02      	cmp	r3, #2
 800776a:	f73f aecc 	bgt.w	8007506 <_dtoa_r+0x93e>
 800776e:	9f08      	ldr	r7, [sp, #32]
 8007770:	4621      	mov	r1, r4
 8007772:	4650      	mov	r0, sl
 8007774:	f7ff f99a 	bl	8006aac <quorem>
 8007778:	9a08      	ldr	r2, [sp, #32]
 800777a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800777e:	f807 3b01 	strb.w	r3, [r7], #1
 8007782:	1aba      	subs	r2, r7, r2
 8007784:	4593      	cmp	fp, r2
 8007786:	ddb9      	ble.n	80076fc <_dtoa_r+0xb34>
 8007788:	4651      	mov	r1, sl
 800778a:	2300      	movs	r3, #0
 800778c:	220a      	movs	r2, #10
 800778e:	4628      	mov	r0, r5
 8007790:	f000 fbfc 	bl	8007f8c <__multadd>
 8007794:	4682      	mov	sl, r0
 8007796:	e7eb      	b.n	8007770 <_dtoa_r+0xba8>
 8007798:	08009d2c 	.word	0x08009d2c
 800779c:	08009b28 	.word	0x08009b28
 80077a0:	08009ca9 	.word	0x08009ca9

080077a4 <rshift>:
 80077a4:	6903      	ldr	r3, [r0, #16]
 80077a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80077aa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80077ae:	f100 0414 	add.w	r4, r0, #20
 80077b2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80077b6:	dd46      	ble.n	8007846 <rshift+0xa2>
 80077b8:	f011 011f 	ands.w	r1, r1, #31
 80077bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80077c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80077c4:	d10c      	bne.n	80077e0 <rshift+0x3c>
 80077c6:	4629      	mov	r1, r5
 80077c8:	f100 0710 	add.w	r7, r0, #16
 80077cc:	42b1      	cmp	r1, r6
 80077ce:	d335      	bcc.n	800783c <rshift+0x98>
 80077d0:	1a9b      	subs	r3, r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	1eea      	subs	r2, r5, #3
 80077d6:	4296      	cmp	r6, r2
 80077d8:	bf38      	it	cc
 80077da:	2300      	movcc	r3, #0
 80077dc:	4423      	add	r3, r4
 80077de:	e015      	b.n	800780c <rshift+0x68>
 80077e0:	46a1      	mov	r9, r4
 80077e2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80077e6:	f1c1 0820 	rsb	r8, r1, #32
 80077ea:	40cf      	lsrs	r7, r1
 80077ec:	f105 0e04 	add.w	lr, r5, #4
 80077f0:	4576      	cmp	r6, lr
 80077f2:	46f4      	mov	ip, lr
 80077f4:	d816      	bhi.n	8007824 <rshift+0x80>
 80077f6:	1a9b      	subs	r3, r3, r2
 80077f8:	009a      	lsls	r2, r3, #2
 80077fa:	3a04      	subs	r2, #4
 80077fc:	3501      	adds	r5, #1
 80077fe:	42ae      	cmp	r6, r5
 8007800:	bf38      	it	cc
 8007802:	2200      	movcc	r2, #0
 8007804:	18a3      	adds	r3, r4, r2
 8007806:	50a7      	str	r7, [r4, r2]
 8007808:	b107      	cbz	r7, 800780c <rshift+0x68>
 800780a:	3304      	adds	r3, #4
 800780c:	42a3      	cmp	r3, r4
 800780e:	eba3 0204 	sub.w	r2, r3, r4
 8007812:	bf08      	it	eq
 8007814:	2300      	moveq	r3, #0
 8007816:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800781a:	6102      	str	r2, [r0, #16]
 800781c:	bf08      	it	eq
 800781e:	6143      	streq	r3, [r0, #20]
 8007820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007824:	f8dc c000 	ldr.w	ip, [ip]
 8007828:	fa0c fc08 	lsl.w	ip, ip, r8
 800782c:	ea4c 0707 	orr.w	r7, ip, r7
 8007830:	f849 7b04 	str.w	r7, [r9], #4
 8007834:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007838:	40cf      	lsrs	r7, r1
 800783a:	e7d9      	b.n	80077f0 <rshift+0x4c>
 800783c:	f851 cb04 	ldr.w	ip, [r1], #4
 8007840:	f847 cf04 	str.w	ip, [r7, #4]!
 8007844:	e7c2      	b.n	80077cc <rshift+0x28>
 8007846:	4623      	mov	r3, r4
 8007848:	e7e0      	b.n	800780c <rshift+0x68>

0800784a <__hexdig_fun>:
 800784a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800784e:	2b09      	cmp	r3, #9
 8007850:	d802      	bhi.n	8007858 <__hexdig_fun+0xe>
 8007852:	3820      	subs	r0, #32
 8007854:	b2c0      	uxtb	r0, r0
 8007856:	4770      	bx	lr
 8007858:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800785c:	2b05      	cmp	r3, #5
 800785e:	d801      	bhi.n	8007864 <__hexdig_fun+0x1a>
 8007860:	3847      	subs	r0, #71	; 0x47
 8007862:	e7f7      	b.n	8007854 <__hexdig_fun+0xa>
 8007864:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007868:	2b05      	cmp	r3, #5
 800786a:	d801      	bhi.n	8007870 <__hexdig_fun+0x26>
 800786c:	3827      	subs	r0, #39	; 0x27
 800786e:	e7f1      	b.n	8007854 <__hexdig_fun+0xa>
 8007870:	2000      	movs	r0, #0
 8007872:	4770      	bx	lr

08007874 <__gethex>:
 8007874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007878:	b08b      	sub	sp, #44	; 0x2c
 800787a:	9306      	str	r3, [sp, #24]
 800787c:	4bb9      	ldr	r3, [pc, #740]	; (8007b64 <__gethex+0x2f0>)
 800787e:	9002      	str	r0, [sp, #8]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	468b      	mov	fp, r1
 8007884:	4618      	mov	r0, r3
 8007886:	4690      	mov	r8, r2
 8007888:	9303      	str	r3, [sp, #12]
 800788a:	f7f8 fc61 	bl	8000150 <strlen>
 800788e:	4682      	mov	sl, r0
 8007890:	9b03      	ldr	r3, [sp, #12]
 8007892:	f8db 2000 	ldr.w	r2, [fp]
 8007896:	4403      	add	r3, r0
 8007898:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800789c:	9307      	str	r3, [sp, #28]
 800789e:	1c93      	adds	r3, r2, #2
 80078a0:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80078a4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80078a8:	32fe      	adds	r2, #254	; 0xfe
 80078aa:	18d1      	adds	r1, r2, r3
 80078ac:	461f      	mov	r7, r3
 80078ae:	f813 0b01 	ldrb.w	r0, [r3], #1
 80078b2:	9101      	str	r1, [sp, #4]
 80078b4:	2830      	cmp	r0, #48	; 0x30
 80078b6:	d0f8      	beq.n	80078aa <__gethex+0x36>
 80078b8:	f7ff ffc7 	bl	800784a <__hexdig_fun>
 80078bc:	4604      	mov	r4, r0
 80078be:	2800      	cmp	r0, #0
 80078c0:	d13a      	bne.n	8007938 <__gethex+0xc4>
 80078c2:	4652      	mov	r2, sl
 80078c4:	4638      	mov	r0, r7
 80078c6:	9903      	ldr	r1, [sp, #12]
 80078c8:	f001 f9dc 	bl	8008c84 <strncmp>
 80078cc:	4605      	mov	r5, r0
 80078ce:	2800      	cmp	r0, #0
 80078d0:	d166      	bne.n	80079a0 <__gethex+0x12c>
 80078d2:	f817 000a 	ldrb.w	r0, [r7, sl]
 80078d6:	eb07 060a 	add.w	r6, r7, sl
 80078da:	f7ff ffb6 	bl	800784a <__hexdig_fun>
 80078de:	2800      	cmp	r0, #0
 80078e0:	d060      	beq.n	80079a4 <__gethex+0x130>
 80078e2:	4633      	mov	r3, r6
 80078e4:	7818      	ldrb	r0, [r3, #0]
 80078e6:	461f      	mov	r7, r3
 80078e8:	2830      	cmp	r0, #48	; 0x30
 80078ea:	f103 0301 	add.w	r3, r3, #1
 80078ee:	d0f9      	beq.n	80078e4 <__gethex+0x70>
 80078f0:	f7ff ffab 	bl	800784a <__hexdig_fun>
 80078f4:	2301      	movs	r3, #1
 80078f6:	fab0 f480 	clz	r4, r0
 80078fa:	4635      	mov	r5, r6
 80078fc:	0964      	lsrs	r4, r4, #5
 80078fe:	9301      	str	r3, [sp, #4]
 8007900:	463a      	mov	r2, r7
 8007902:	4616      	mov	r6, r2
 8007904:	7830      	ldrb	r0, [r6, #0]
 8007906:	3201      	adds	r2, #1
 8007908:	f7ff ff9f 	bl	800784a <__hexdig_fun>
 800790c:	2800      	cmp	r0, #0
 800790e:	d1f8      	bne.n	8007902 <__gethex+0x8e>
 8007910:	4652      	mov	r2, sl
 8007912:	4630      	mov	r0, r6
 8007914:	9903      	ldr	r1, [sp, #12]
 8007916:	f001 f9b5 	bl	8008c84 <strncmp>
 800791a:	b980      	cbnz	r0, 800793e <__gethex+0xca>
 800791c:	b94d      	cbnz	r5, 8007932 <__gethex+0xbe>
 800791e:	eb06 050a 	add.w	r5, r6, sl
 8007922:	462a      	mov	r2, r5
 8007924:	4616      	mov	r6, r2
 8007926:	7830      	ldrb	r0, [r6, #0]
 8007928:	3201      	adds	r2, #1
 800792a:	f7ff ff8e 	bl	800784a <__hexdig_fun>
 800792e:	2800      	cmp	r0, #0
 8007930:	d1f8      	bne.n	8007924 <__gethex+0xb0>
 8007932:	1bad      	subs	r5, r5, r6
 8007934:	00ad      	lsls	r5, r5, #2
 8007936:	e004      	b.n	8007942 <__gethex+0xce>
 8007938:	2400      	movs	r4, #0
 800793a:	4625      	mov	r5, r4
 800793c:	e7e0      	b.n	8007900 <__gethex+0x8c>
 800793e:	2d00      	cmp	r5, #0
 8007940:	d1f7      	bne.n	8007932 <__gethex+0xbe>
 8007942:	7833      	ldrb	r3, [r6, #0]
 8007944:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007948:	2b50      	cmp	r3, #80	; 0x50
 800794a:	d139      	bne.n	80079c0 <__gethex+0x14c>
 800794c:	7873      	ldrb	r3, [r6, #1]
 800794e:	2b2b      	cmp	r3, #43	; 0x2b
 8007950:	d02a      	beq.n	80079a8 <__gethex+0x134>
 8007952:	2b2d      	cmp	r3, #45	; 0x2d
 8007954:	d02c      	beq.n	80079b0 <__gethex+0x13c>
 8007956:	f04f 0900 	mov.w	r9, #0
 800795a:	1c71      	adds	r1, r6, #1
 800795c:	7808      	ldrb	r0, [r1, #0]
 800795e:	f7ff ff74 	bl	800784a <__hexdig_fun>
 8007962:	1e43      	subs	r3, r0, #1
 8007964:	b2db      	uxtb	r3, r3
 8007966:	2b18      	cmp	r3, #24
 8007968:	d82a      	bhi.n	80079c0 <__gethex+0x14c>
 800796a:	f1a0 0210 	sub.w	r2, r0, #16
 800796e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007972:	f7ff ff6a 	bl	800784a <__hexdig_fun>
 8007976:	1e43      	subs	r3, r0, #1
 8007978:	b2db      	uxtb	r3, r3
 800797a:	2b18      	cmp	r3, #24
 800797c:	d91b      	bls.n	80079b6 <__gethex+0x142>
 800797e:	f1b9 0f00 	cmp.w	r9, #0
 8007982:	d000      	beq.n	8007986 <__gethex+0x112>
 8007984:	4252      	negs	r2, r2
 8007986:	4415      	add	r5, r2
 8007988:	f8cb 1000 	str.w	r1, [fp]
 800798c:	b1d4      	cbz	r4, 80079c4 <__gethex+0x150>
 800798e:	9b01      	ldr	r3, [sp, #4]
 8007990:	2b00      	cmp	r3, #0
 8007992:	bf14      	ite	ne
 8007994:	2700      	movne	r7, #0
 8007996:	2706      	moveq	r7, #6
 8007998:	4638      	mov	r0, r7
 800799a:	b00b      	add	sp, #44	; 0x2c
 800799c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a0:	463e      	mov	r6, r7
 80079a2:	4625      	mov	r5, r4
 80079a4:	2401      	movs	r4, #1
 80079a6:	e7cc      	b.n	8007942 <__gethex+0xce>
 80079a8:	f04f 0900 	mov.w	r9, #0
 80079ac:	1cb1      	adds	r1, r6, #2
 80079ae:	e7d5      	b.n	800795c <__gethex+0xe8>
 80079b0:	f04f 0901 	mov.w	r9, #1
 80079b4:	e7fa      	b.n	80079ac <__gethex+0x138>
 80079b6:	230a      	movs	r3, #10
 80079b8:	fb03 0202 	mla	r2, r3, r2, r0
 80079bc:	3a10      	subs	r2, #16
 80079be:	e7d6      	b.n	800796e <__gethex+0xfa>
 80079c0:	4631      	mov	r1, r6
 80079c2:	e7e1      	b.n	8007988 <__gethex+0x114>
 80079c4:	4621      	mov	r1, r4
 80079c6:	1bf3      	subs	r3, r6, r7
 80079c8:	3b01      	subs	r3, #1
 80079ca:	2b07      	cmp	r3, #7
 80079cc:	dc0a      	bgt.n	80079e4 <__gethex+0x170>
 80079ce:	9802      	ldr	r0, [sp, #8]
 80079d0:	f000 fa7a 	bl	8007ec8 <_Balloc>
 80079d4:	4604      	mov	r4, r0
 80079d6:	b940      	cbnz	r0, 80079ea <__gethex+0x176>
 80079d8:	4602      	mov	r2, r0
 80079da:	21de      	movs	r1, #222	; 0xde
 80079dc:	4b62      	ldr	r3, [pc, #392]	; (8007b68 <__gethex+0x2f4>)
 80079de:	4863      	ldr	r0, [pc, #396]	; (8007b6c <__gethex+0x2f8>)
 80079e0:	f001 f970 	bl	8008cc4 <__assert_func>
 80079e4:	3101      	adds	r1, #1
 80079e6:	105b      	asrs	r3, r3, #1
 80079e8:	e7ef      	b.n	80079ca <__gethex+0x156>
 80079ea:	f04f 0b00 	mov.w	fp, #0
 80079ee:	f100 0914 	add.w	r9, r0, #20
 80079f2:	f1ca 0301 	rsb	r3, sl, #1
 80079f6:	f8cd 9010 	str.w	r9, [sp, #16]
 80079fa:	f8cd b004 	str.w	fp, [sp, #4]
 80079fe:	9308      	str	r3, [sp, #32]
 8007a00:	42b7      	cmp	r7, r6
 8007a02:	d33f      	bcc.n	8007a84 <__gethex+0x210>
 8007a04:	9f04      	ldr	r7, [sp, #16]
 8007a06:	9b01      	ldr	r3, [sp, #4]
 8007a08:	f847 3b04 	str.w	r3, [r7], #4
 8007a0c:	eba7 0709 	sub.w	r7, r7, r9
 8007a10:	10bf      	asrs	r7, r7, #2
 8007a12:	6127      	str	r7, [r4, #16]
 8007a14:	4618      	mov	r0, r3
 8007a16:	f000 fb4d 	bl	80080b4 <__hi0bits>
 8007a1a:	017f      	lsls	r7, r7, #5
 8007a1c:	f8d8 6000 	ldr.w	r6, [r8]
 8007a20:	1a3f      	subs	r7, r7, r0
 8007a22:	42b7      	cmp	r7, r6
 8007a24:	dd62      	ble.n	8007aec <__gethex+0x278>
 8007a26:	1bbf      	subs	r7, r7, r6
 8007a28:	4639      	mov	r1, r7
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	f000 fee3 	bl	80087f6 <__any_on>
 8007a30:	4682      	mov	sl, r0
 8007a32:	b1a8      	cbz	r0, 8007a60 <__gethex+0x1ec>
 8007a34:	f04f 0a01 	mov.w	sl, #1
 8007a38:	1e7b      	subs	r3, r7, #1
 8007a3a:	1159      	asrs	r1, r3, #5
 8007a3c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007a40:	f003 021f 	and.w	r2, r3, #31
 8007a44:	fa0a f202 	lsl.w	r2, sl, r2
 8007a48:	420a      	tst	r2, r1
 8007a4a:	d009      	beq.n	8007a60 <__gethex+0x1ec>
 8007a4c:	4553      	cmp	r3, sl
 8007a4e:	dd05      	ble.n	8007a5c <__gethex+0x1e8>
 8007a50:	4620      	mov	r0, r4
 8007a52:	1eb9      	subs	r1, r7, #2
 8007a54:	f000 fecf 	bl	80087f6 <__any_on>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	d144      	bne.n	8007ae6 <__gethex+0x272>
 8007a5c:	f04f 0a02 	mov.w	sl, #2
 8007a60:	4639      	mov	r1, r7
 8007a62:	4620      	mov	r0, r4
 8007a64:	f7ff fe9e 	bl	80077a4 <rshift>
 8007a68:	443d      	add	r5, r7
 8007a6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007a6e:	42ab      	cmp	r3, r5
 8007a70:	da4a      	bge.n	8007b08 <__gethex+0x294>
 8007a72:	4621      	mov	r1, r4
 8007a74:	9802      	ldr	r0, [sp, #8]
 8007a76:	f000 fa67 	bl	8007f48 <_Bfree>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007a7e:	27a3      	movs	r7, #163	; 0xa3
 8007a80:	6013      	str	r3, [r2, #0]
 8007a82:	e789      	b.n	8007998 <__gethex+0x124>
 8007a84:	1e73      	subs	r3, r6, #1
 8007a86:	9a07      	ldr	r2, [sp, #28]
 8007a88:	9305      	str	r3, [sp, #20]
 8007a8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d019      	beq.n	8007ac6 <__gethex+0x252>
 8007a92:	f1bb 0f20 	cmp.w	fp, #32
 8007a96:	d107      	bne.n	8007aa8 <__gethex+0x234>
 8007a98:	9b04      	ldr	r3, [sp, #16]
 8007a9a:	9a01      	ldr	r2, [sp, #4]
 8007a9c:	f843 2b04 	str.w	r2, [r3], #4
 8007aa0:	9304      	str	r3, [sp, #16]
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	469b      	mov	fp, r3
 8007aa6:	9301      	str	r3, [sp, #4]
 8007aa8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007aac:	f7ff fecd 	bl	800784a <__hexdig_fun>
 8007ab0:	9b01      	ldr	r3, [sp, #4]
 8007ab2:	f000 000f 	and.w	r0, r0, #15
 8007ab6:	fa00 f00b 	lsl.w	r0, r0, fp
 8007aba:	4303      	orrs	r3, r0
 8007abc:	9301      	str	r3, [sp, #4]
 8007abe:	f10b 0b04 	add.w	fp, fp, #4
 8007ac2:	9b05      	ldr	r3, [sp, #20]
 8007ac4:	e00d      	b.n	8007ae2 <__gethex+0x26e>
 8007ac6:	9b05      	ldr	r3, [sp, #20]
 8007ac8:	9a08      	ldr	r2, [sp, #32]
 8007aca:	4413      	add	r3, r2
 8007acc:	42bb      	cmp	r3, r7
 8007ace:	d3e0      	bcc.n	8007a92 <__gethex+0x21e>
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	4652      	mov	r2, sl
 8007ad4:	9903      	ldr	r1, [sp, #12]
 8007ad6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ad8:	f001 f8d4 	bl	8008c84 <strncmp>
 8007adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	d1d7      	bne.n	8007a92 <__gethex+0x21e>
 8007ae2:	461e      	mov	r6, r3
 8007ae4:	e78c      	b.n	8007a00 <__gethex+0x18c>
 8007ae6:	f04f 0a03 	mov.w	sl, #3
 8007aea:	e7b9      	b.n	8007a60 <__gethex+0x1ec>
 8007aec:	da09      	bge.n	8007b02 <__gethex+0x28e>
 8007aee:	1bf7      	subs	r7, r6, r7
 8007af0:	4621      	mov	r1, r4
 8007af2:	463a      	mov	r2, r7
 8007af4:	9802      	ldr	r0, [sp, #8]
 8007af6:	f000 fc3f 	bl	8008378 <__lshift>
 8007afa:	4604      	mov	r4, r0
 8007afc:	1bed      	subs	r5, r5, r7
 8007afe:	f100 0914 	add.w	r9, r0, #20
 8007b02:	f04f 0a00 	mov.w	sl, #0
 8007b06:	e7b0      	b.n	8007a6a <__gethex+0x1f6>
 8007b08:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007b0c:	42a8      	cmp	r0, r5
 8007b0e:	dd71      	ble.n	8007bf4 <__gethex+0x380>
 8007b10:	1b45      	subs	r5, r0, r5
 8007b12:	42ae      	cmp	r6, r5
 8007b14:	dc34      	bgt.n	8007b80 <__gethex+0x30c>
 8007b16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007b1a:	2b02      	cmp	r3, #2
 8007b1c:	d028      	beq.n	8007b70 <__gethex+0x2fc>
 8007b1e:	2b03      	cmp	r3, #3
 8007b20:	d02a      	beq.n	8007b78 <__gethex+0x304>
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d115      	bne.n	8007b52 <__gethex+0x2de>
 8007b26:	42ae      	cmp	r6, r5
 8007b28:	d113      	bne.n	8007b52 <__gethex+0x2de>
 8007b2a:	2e01      	cmp	r6, #1
 8007b2c:	d10b      	bne.n	8007b46 <__gethex+0x2d2>
 8007b2e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007b32:	9a06      	ldr	r2, [sp, #24]
 8007b34:	2762      	movs	r7, #98	; 0x62
 8007b36:	6013      	str	r3, [r2, #0]
 8007b38:	2301      	movs	r3, #1
 8007b3a:	6123      	str	r3, [r4, #16]
 8007b3c:	f8c9 3000 	str.w	r3, [r9]
 8007b40:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b42:	601c      	str	r4, [r3, #0]
 8007b44:	e728      	b.n	8007998 <__gethex+0x124>
 8007b46:	4620      	mov	r0, r4
 8007b48:	1e71      	subs	r1, r6, #1
 8007b4a:	f000 fe54 	bl	80087f6 <__any_on>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d1ed      	bne.n	8007b2e <__gethex+0x2ba>
 8007b52:	4621      	mov	r1, r4
 8007b54:	9802      	ldr	r0, [sp, #8]
 8007b56:	f000 f9f7 	bl	8007f48 <_Bfree>
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007b5e:	2750      	movs	r7, #80	; 0x50
 8007b60:	6013      	str	r3, [r2, #0]
 8007b62:	e719      	b.n	8007998 <__gethex+0x124>
 8007b64:	08009da8 	.word	0x08009da8
 8007b68:	08009d2c 	.word	0x08009d2c
 8007b6c:	08009d3d 	.word	0x08009d3d
 8007b70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1ed      	bne.n	8007b52 <__gethex+0x2de>
 8007b76:	e7da      	b.n	8007b2e <__gethex+0x2ba>
 8007b78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1d7      	bne.n	8007b2e <__gethex+0x2ba>
 8007b7e:	e7e8      	b.n	8007b52 <__gethex+0x2de>
 8007b80:	1e6f      	subs	r7, r5, #1
 8007b82:	f1ba 0f00 	cmp.w	sl, #0
 8007b86:	d132      	bne.n	8007bee <__gethex+0x37a>
 8007b88:	b127      	cbz	r7, 8007b94 <__gethex+0x320>
 8007b8a:	4639      	mov	r1, r7
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	f000 fe32 	bl	80087f6 <__any_on>
 8007b92:	4682      	mov	sl, r0
 8007b94:	2101      	movs	r1, #1
 8007b96:	117b      	asrs	r3, r7, #5
 8007b98:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007b9c:	f007 071f 	and.w	r7, r7, #31
 8007ba0:	fa01 f707 	lsl.w	r7, r1, r7
 8007ba4:	421f      	tst	r7, r3
 8007ba6:	f04f 0702 	mov.w	r7, #2
 8007baa:	4629      	mov	r1, r5
 8007bac:	4620      	mov	r0, r4
 8007bae:	bf18      	it	ne
 8007bb0:	f04a 0a02 	orrne.w	sl, sl, #2
 8007bb4:	1b76      	subs	r6, r6, r5
 8007bb6:	f7ff fdf5 	bl	80077a4 <rshift>
 8007bba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007bbe:	f1ba 0f00 	cmp.w	sl, #0
 8007bc2:	d048      	beq.n	8007c56 <__gethex+0x3e2>
 8007bc4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d015      	beq.n	8007bf8 <__gethex+0x384>
 8007bcc:	2b03      	cmp	r3, #3
 8007bce:	d017      	beq.n	8007c00 <__gethex+0x38c>
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d109      	bne.n	8007be8 <__gethex+0x374>
 8007bd4:	f01a 0f02 	tst.w	sl, #2
 8007bd8:	d006      	beq.n	8007be8 <__gethex+0x374>
 8007bda:	f8d9 0000 	ldr.w	r0, [r9]
 8007bde:	ea4a 0a00 	orr.w	sl, sl, r0
 8007be2:	f01a 0f01 	tst.w	sl, #1
 8007be6:	d10e      	bne.n	8007c06 <__gethex+0x392>
 8007be8:	f047 0710 	orr.w	r7, r7, #16
 8007bec:	e033      	b.n	8007c56 <__gethex+0x3e2>
 8007bee:	f04f 0a01 	mov.w	sl, #1
 8007bf2:	e7cf      	b.n	8007b94 <__gethex+0x320>
 8007bf4:	2701      	movs	r7, #1
 8007bf6:	e7e2      	b.n	8007bbe <__gethex+0x34a>
 8007bf8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bfa:	f1c3 0301 	rsb	r3, r3, #1
 8007bfe:	9315      	str	r3, [sp, #84]	; 0x54
 8007c00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d0f0      	beq.n	8007be8 <__gethex+0x374>
 8007c06:	f04f 0c00 	mov.w	ip, #0
 8007c0a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007c0e:	f104 0314 	add.w	r3, r4, #20
 8007c12:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007c16:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c20:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007c24:	d01c      	beq.n	8007c60 <__gethex+0x3ec>
 8007c26:	3201      	adds	r2, #1
 8007c28:	6002      	str	r2, [r0, #0]
 8007c2a:	2f02      	cmp	r7, #2
 8007c2c:	f104 0314 	add.w	r3, r4, #20
 8007c30:	d13d      	bne.n	8007cae <__gethex+0x43a>
 8007c32:	f8d8 2000 	ldr.w	r2, [r8]
 8007c36:	3a01      	subs	r2, #1
 8007c38:	42b2      	cmp	r2, r6
 8007c3a:	d10a      	bne.n	8007c52 <__gethex+0x3de>
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	1171      	asrs	r1, r6, #5
 8007c40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007c44:	f006 061f 	and.w	r6, r6, #31
 8007c48:	fa02 f606 	lsl.w	r6, r2, r6
 8007c4c:	421e      	tst	r6, r3
 8007c4e:	bf18      	it	ne
 8007c50:	4617      	movne	r7, r2
 8007c52:	f047 0720 	orr.w	r7, r7, #32
 8007c56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c58:	601c      	str	r4, [r3, #0]
 8007c5a:	9b06      	ldr	r3, [sp, #24]
 8007c5c:	601d      	str	r5, [r3, #0]
 8007c5e:	e69b      	b.n	8007998 <__gethex+0x124>
 8007c60:	4299      	cmp	r1, r3
 8007c62:	f843 cc04 	str.w	ip, [r3, #-4]
 8007c66:	d8d8      	bhi.n	8007c1a <__gethex+0x3a6>
 8007c68:	68a3      	ldr	r3, [r4, #8]
 8007c6a:	459b      	cmp	fp, r3
 8007c6c:	db17      	blt.n	8007c9e <__gethex+0x42a>
 8007c6e:	6861      	ldr	r1, [r4, #4]
 8007c70:	9802      	ldr	r0, [sp, #8]
 8007c72:	3101      	adds	r1, #1
 8007c74:	f000 f928 	bl	8007ec8 <_Balloc>
 8007c78:	4681      	mov	r9, r0
 8007c7a:	b918      	cbnz	r0, 8007c84 <__gethex+0x410>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	2184      	movs	r1, #132	; 0x84
 8007c80:	4b19      	ldr	r3, [pc, #100]	; (8007ce8 <__gethex+0x474>)
 8007c82:	e6ac      	b.n	80079de <__gethex+0x16a>
 8007c84:	6922      	ldr	r2, [r4, #16]
 8007c86:	f104 010c 	add.w	r1, r4, #12
 8007c8a:	3202      	adds	r2, #2
 8007c8c:	0092      	lsls	r2, r2, #2
 8007c8e:	300c      	adds	r0, #12
 8007c90:	f7fd f9ba 	bl	8005008 <memcpy>
 8007c94:	4621      	mov	r1, r4
 8007c96:	9802      	ldr	r0, [sp, #8]
 8007c98:	f000 f956 	bl	8007f48 <_Bfree>
 8007c9c:	464c      	mov	r4, r9
 8007c9e:	6923      	ldr	r3, [r4, #16]
 8007ca0:	1c5a      	adds	r2, r3, #1
 8007ca2:	6122      	str	r2, [r4, #16]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007caa:	615a      	str	r2, [r3, #20]
 8007cac:	e7bd      	b.n	8007c2a <__gethex+0x3b6>
 8007cae:	6922      	ldr	r2, [r4, #16]
 8007cb0:	455a      	cmp	r2, fp
 8007cb2:	dd0b      	ble.n	8007ccc <__gethex+0x458>
 8007cb4:	2101      	movs	r1, #1
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f7ff fd74 	bl	80077a4 <rshift>
 8007cbc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007cc0:	3501      	adds	r5, #1
 8007cc2:	42ab      	cmp	r3, r5
 8007cc4:	f6ff aed5 	blt.w	8007a72 <__gethex+0x1fe>
 8007cc8:	2701      	movs	r7, #1
 8007cca:	e7c2      	b.n	8007c52 <__gethex+0x3de>
 8007ccc:	f016 061f 	ands.w	r6, r6, #31
 8007cd0:	d0fa      	beq.n	8007cc8 <__gethex+0x454>
 8007cd2:	449a      	add	sl, r3
 8007cd4:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007cd8:	f000 f9ec 	bl	80080b4 <__hi0bits>
 8007cdc:	f1c6 0620 	rsb	r6, r6, #32
 8007ce0:	42b0      	cmp	r0, r6
 8007ce2:	dbe7      	blt.n	8007cb4 <__gethex+0x440>
 8007ce4:	e7f0      	b.n	8007cc8 <__gethex+0x454>
 8007ce6:	bf00      	nop
 8007ce8:	08009d2c 	.word	0x08009d2c

08007cec <L_shift>:
 8007cec:	f1c2 0208 	rsb	r2, r2, #8
 8007cf0:	0092      	lsls	r2, r2, #2
 8007cf2:	b570      	push	{r4, r5, r6, lr}
 8007cf4:	f1c2 0620 	rsb	r6, r2, #32
 8007cf8:	6843      	ldr	r3, [r0, #4]
 8007cfa:	6804      	ldr	r4, [r0, #0]
 8007cfc:	fa03 f506 	lsl.w	r5, r3, r6
 8007d00:	432c      	orrs	r4, r5
 8007d02:	40d3      	lsrs	r3, r2
 8007d04:	6004      	str	r4, [r0, #0]
 8007d06:	f840 3f04 	str.w	r3, [r0, #4]!
 8007d0a:	4288      	cmp	r0, r1
 8007d0c:	d3f4      	bcc.n	8007cf8 <L_shift+0xc>
 8007d0e:	bd70      	pop	{r4, r5, r6, pc}

08007d10 <__match>:
 8007d10:	b530      	push	{r4, r5, lr}
 8007d12:	6803      	ldr	r3, [r0, #0]
 8007d14:	3301      	adds	r3, #1
 8007d16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d1a:	b914      	cbnz	r4, 8007d22 <__match+0x12>
 8007d1c:	6003      	str	r3, [r0, #0]
 8007d1e:	2001      	movs	r0, #1
 8007d20:	bd30      	pop	{r4, r5, pc}
 8007d22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d26:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007d2a:	2d19      	cmp	r5, #25
 8007d2c:	bf98      	it	ls
 8007d2e:	3220      	addls	r2, #32
 8007d30:	42a2      	cmp	r2, r4
 8007d32:	d0f0      	beq.n	8007d16 <__match+0x6>
 8007d34:	2000      	movs	r0, #0
 8007d36:	e7f3      	b.n	8007d20 <__match+0x10>

08007d38 <__hexnan>:
 8007d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d3c:	2500      	movs	r5, #0
 8007d3e:	680b      	ldr	r3, [r1, #0]
 8007d40:	4682      	mov	sl, r0
 8007d42:	115e      	asrs	r6, r3, #5
 8007d44:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007d48:	f013 031f 	ands.w	r3, r3, #31
 8007d4c:	bf18      	it	ne
 8007d4e:	3604      	addne	r6, #4
 8007d50:	1f37      	subs	r7, r6, #4
 8007d52:	4690      	mov	r8, r2
 8007d54:	46b9      	mov	r9, r7
 8007d56:	463c      	mov	r4, r7
 8007d58:	46ab      	mov	fp, r5
 8007d5a:	b087      	sub	sp, #28
 8007d5c:	6801      	ldr	r1, [r0, #0]
 8007d5e:	9301      	str	r3, [sp, #4]
 8007d60:	f846 5c04 	str.w	r5, [r6, #-4]
 8007d64:	9502      	str	r5, [sp, #8]
 8007d66:	784a      	ldrb	r2, [r1, #1]
 8007d68:	1c4b      	adds	r3, r1, #1
 8007d6a:	9303      	str	r3, [sp, #12]
 8007d6c:	b342      	cbz	r2, 8007dc0 <__hexnan+0x88>
 8007d6e:	4610      	mov	r0, r2
 8007d70:	9105      	str	r1, [sp, #20]
 8007d72:	9204      	str	r2, [sp, #16]
 8007d74:	f7ff fd69 	bl	800784a <__hexdig_fun>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	d14f      	bne.n	8007e1c <__hexnan+0xe4>
 8007d7c:	9a04      	ldr	r2, [sp, #16]
 8007d7e:	9905      	ldr	r1, [sp, #20]
 8007d80:	2a20      	cmp	r2, #32
 8007d82:	d818      	bhi.n	8007db6 <__hexnan+0x7e>
 8007d84:	9b02      	ldr	r3, [sp, #8]
 8007d86:	459b      	cmp	fp, r3
 8007d88:	dd13      	ble.n	8007db2 <__hexnan+0x7a>
 8007d8a:	454c      	cmp	r4, r9
 8007d8c:	d206      	bcs.n	8007d9c <__hexnan+0x64>
 8007d8e:	2d07      	cmp	r5, #7
 8007d90:	dc04      	bgt.n	8007d9c <__hexnan+0x64>
 8007d92:	462a      	mov	r2, r5
 8007d94:	4649      	mov	r1, r9
 8007d96:	4620      	mov	r0, r4
 8007d98:	f7ff ffa8 	bl	8007cec <L_shift>
 8007d9c:	4544      	cmp	r4, r8
 8007d9e:	d950      	bls.n	8007e42 <__hexnan+0x10a>
 8007da0:	2300      	movs	r3, #0
 8007da2:	f1a4 0904 	sub.w	r9, r4, #4
 8007da6:	f844 3c04 	str.w	r3, [r4, #-4]
 8007daa:	461d      	mov	r5, r3
 8007dac:	464c      	mov	r4, r9
 8007dae:	f8cd b008 	str.w	fp, [sp, #8]
 8007db2:	9903      	ldr	r1, [sp, #12]
 8007db4:	e7d7      	b.n	8007d66 <__hexnan+0x2e>
 8007db6:	2a29      	cmp	r2, #41	; 0x29
 8007db8:	d156      	bne.n	8007e68 <__hexnan+0x130>
 8007dba:	3102      	adds	r1, #2
 8007dbc:	f8ca 1000 	str.w	r1, [sl]
 8007dc0:	f1bb 0f00 	cmp.w	fp, #0
 8007dc4:	d050      	beq.n	8007e68 <__hexnan+0x130>
 8007dc6:	454c      	cmp	r4, r9
 8007dc8:	d206      	bcs.n	8007dd8 <__hexnan+0xa0>
 8007dca:	2d07      	cmp	r5, #7
 8007dcc:	dc04      	bgt.n	8007dd8 <__hexnan+0xa0>
 8007dce:	462a      	mov	r2, r5
 8007dd0:	4649      	mov	r1, r9
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f7ff ff8a 	bl	8007cec <L_shift>
 8007dd8:	4544      	cmp	r4, r8
 8007dda:	d934      	bls.n	8007e46 <__hexnan+0x10e>
 8007ddc:	4623      	mov	r3, r4
 8007dde:	f1a8 0204 	sub.w	r2, r8, #4
 8007de2:	f853 1b04 	ldr.w	r1, [r3], #4
 8007de6:	429f      	cmp	r7, r3
 8007de8:	f842 1f04 	str.w	r1, [r2, #4]!
 8007dec:	d2f9      	bcs.n	8007de2 <__hexnan+0xaa>
 8007dee:	1b3b      	subs	r3, r7, r4
 8007df0:	f023 0303 	bic.w	r3, r3, #3
 8007df4:	3304      	adds	r3, #4
 8007df6:	3401      	adds	r4, #1
 8007df8:	3e03      	subs	r6, #3
 8007dfa:	42b4      	cmp	r4, r6
 8007dfc:	bf88      	it	hi
 8007dfe:	2304      	movhi	r3, #4
 8007e00:	2200      	movs	r2, #0
 8007e02:	4443      	add	r3, r8
 8007e04:	f843 2b04 	str.w	r2, [r3], #4
 8007e08:	429f      	cmp	r7, r3
 8007e0a:	d2fb      	bcs.n	8007e04 <__hexnan+0xcc>
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	b91b      	cbnz	r3, 8007e18 <__hexnan+0xe0>
 8007e10:	4547      	cmp	r7, r8
 8007e12:	d127      	bne.n	8007e64 <__hexnan+0x12c>
 8007e14:	2301      	movs	r3, #1
 8007e16:	603b      	str	r3, [r7, #0]
 8007e18:	2005      	movs	r0, #5
 8007e1a:	e026      	b.n	8007e6a <__hexnan+0x132>
 8007e1c:	3501      	adds	r5, #1
 8007e1e:	2d08      	cmp	r5, #8
 8007e20:	f10b 0b01 	add.w	fp, fp, #1
 8007e24:	dd06      	ble.n	8007e34 <__hexnan+0xfc>
 8007e26:	4544      	cmp	r4, r8
 8007e28:	d9c3      	bls.n	8007db2 <__hexnan+0x7a>
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	2501      	movs	r5, #1
 8007e2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007e32:	3c04      	subs	r4, #4
 8007e34:	6822      	ldr	r2, [r4, #0]
 8007e36:	f000 000f 	and.w	r0, r0, #15
 8007e3a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007e3e:	6022      	str	r2, [r4, #0]
 8007e40:	e7b7      	b.n	8007db2 <__hexnan+0x7a>
 8007e42:	2508      	movs	r5, #8
 8007e44:	e7b5      	b.n	8007db2 <__hexnan+0x7a>
 8007e46:	9b01      	ldr	r3, [sp, #4]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d0df      	beq.n	8007e0c <__hexnan+0xd4>
 8007e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007e50:	f1c3 0320 	rsb	r3, r3, #32
 8007e54:	fa22 f303 	lsr.w	r3, r2, r3
 8007e58:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007e5c:	401a      	ands	r2, r3
 8007e5e:	f846 2c04 	str.w	r2, [r6, #-4]
 8007e62:	e7d3      	b.n	8007e0c <__hexnan+0xd4>
 8007e64:	3f04      	subs	r7, #4
 8007e66:	e7d1      	b.n	8007e0c <__hexnan+0xd4>
 8007e68:	2004      	movs	r0, #4
 8007e6a:	b007      	add	sp, #28
 8007e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007e70 <_localeconv_r>:
 8007e70:	4800      	ldr	r0, [pc, #0]	; (8007e74 <_localeconv_r+0x4>)
 8007e72:	4770      	bx	lr
 8007e74:	20000178 	.word	0x20000178

08007e78 <malloc>:
 8007e78:	4b02      	ldr	r3, [pc, #8]	; (8007e84 <malloc+0xc>)
 8007e7a:	4601      	mov	r1, r0
 8007e7c:	6818      	ldr	r0, [r3, #0]
 8007e7e:	f000 bd35 	b.w	80088ec <_malloc_r>
 8007e82:	bf00      	nop
 8007e84:	20000020 	.word	0x20000020

08007e88 <__ascii_mbtowc>:
 8007e88:	b082      	sub	sp, #8
 8007e8a:	b901      	cbnz	r1, 8007e8e <__ascii_mbtowc+0x6>
 8007e8c:	a901      	add	r1, sp, #4
 8007e8e:	b142      	cbz	r2, 8007ea2 <__ascii_mbtowc+0x1a>
 8007e90:	b14b      	cbz	r3, 8007ea6 <__ascii_mbtowc+0x1e>
 8007e92:	7813      	ldrb	r3, [r2, #0]
 8007e94:	600b      	str	r3, [r1, #0]
 8007e96:	7812      	ldrb	r2, [r2, #0]
 8007e98:	1e10      	subs	r0, r2, #0
 8007e9a:	bf18      	it	ne
 8007e9c:	2001      	movne	r0, #1
 8007e9e:	b002      	add	sp, #8
 8007ea0:	4770      	bx	lr
 8007ea2:	4610      	mov	r0, r2
 8007ea4:	e7fb      	b.n	8007e9e <__ascii_mbtowc+0x16>
 8007ea6:	f06f 0001 	mvn.w	r0, #1
 8007eaa:	e7f8      	b.n	8007e9e <__ascii_mbtowc+0x16>

08007eac <memchr>:
 8007eac:	4603      	mov	r3, r0
 8007eae:	b510      	push	{r4, lr}
 8007eb0:	b2c9      	uxtb	r1, r1
 8007eb2:	4402      	add	r2, r0
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	d101      	bne.n	8007ebe <memchr+0x12>
 8007eba:	2000      	movs	r0, #0
 8007ebc:	e003      	b.n	8007ec6 <memchr+0x1a>
 8007ebe:	7804      	ldrb	r4, [r0, #0]
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	428c      	cmp	r4, r1
 8007ec4:	d1f6      	bne.n	8007eb4 <memchr+0x8>
 8007ec6:	bd10      	pop	{r4, pc}

08007ec8 <_Balloc>:
 8007ec8:	b570      	push	{r4, r5, r6, lr}
 8007eca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ecc:	4604      	mov	r4, r0
 8007ece:	460d      	mov	r5, r1
 8007ed0:	b976      	cbnz	r6, 8007ef0 <_Balloc+0x28>
 8007ed2:	2010      	movs	r0, #16
 8007ed4:	f7ff ffd0 	bl	8007e78 <malloc>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	6260      	str	r0, [r4, #36]	; 0x24
 8007edc:	b920      	cbnz	r0, 8007ee8 <_Balloc+0x20>
 8007ede:	2166      	movs	r1, #102	; 0x66
 8007ee0:	4b17      	ldr	r3, [pc, #92]	; (8007f40 <_Balloc+0x78>)
 8007ee2:	4818      	ldr	r0, [pc, #96]	; (8007f44 <_Balloc+0x7c>)
 8007ee4:	f000 feee 	bl	8008cc4 <__assert_func>
 8007ee8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007eec:	6006      	str	r6, [r0, #0]
 8007eee:	60c6      	str	r6, [r0, #12]
 8007ef0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007ef2:	68f3      	ldr	r3, [r6, #12]
 8007ef4:	b183      	cbz	r3, 8007f18 <_Balloc+0x50>
 8007ef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ef8:	68db      	ldr	r3, [r3, #12]
 8007efa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007efe:	b9b8      	cbnz	r0, 8007f30 <_Balloc+0x68>
 8007f00:	2101      	movs	r1, #1
 8007f02:	fa01 f605 	lsl.w	r6, r1, r5
 8007f06:	1d72      	adds	r2, r6, #5
 8007f08:	4620      	mov	r0, r4
 8007f0a:	0092      	lsls	r2, r2, #2
 8007f0c:	f000 fc94 	bl	8008838 <_calloc_r>
 8007f10:	b160      	cbz	r0, 8007f2c <_Balloc+0x64>
 8007f12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f16:	e00e      	b.n	8007f36 <_Balloc+0x6e>
 8007f18:	2221      	movs	r2, #33	; 0x21
 8007f1a:	2104      	movs	r1, #4
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	f000 fc8b 	bl	8008838 <_calloc_r>
 8007f22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f24:	60f0      	str	r0, [r6, #12]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1e4      	bne.n	8007ef6 <_Balloc+0x2e>
 8007f2c:	2000      	movs	r0, #0
 8007f2e:	bd70      	pop	{r4, r5, r6, pc}
 8007f30:	6802      	ldr	r2, [r0, #0]
 8007f32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f36:	2300      	movs	r3, #0
 8007f38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f3c:	e7f7      	b.n	8007f2e <_Balloc+0x66>
 8007f3e:	bf00      	nop
 8007f40:	08009cb6 	.word	0x08009cb6
 8007f44:	08009dbc 	.word	0x08009dbc

08007f48 <_Bfree>:
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007f4c:	4605      	mov	r5, r0
 8007f4e:	460c      	mov	r4, r1
 8007f50:	b976      	cbnz	r6, 8007f70 <_Bfree+0x28>
 8007f52:	2010      	movs	r0, #16
 8007f54:	f7ff ff90 	bl	8007e78 <malloc>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	6268      	str	r0, [r5, #36]	; 0x24
 8007f5c:	b920      	cbnz	r0, 8007f68 <_Bfree+0x20>
 8007f5e:	218a      	movs	r1, #138	; 0x8a
 8007f60:	4b08      	ldr	r3, [pc, #32]	; (8007f84 <_Bfree+0x3c>)
 8007f62:	4809      	ldr	r0, [pc, #36]	; (8007f88 <_Bfree+0x40>)
 8007f64:	f000 feae 	bl	8008cc4 <__assert_func>
 8007f68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f6c:	6006      	str	r6, [r0, #0]
 8007f6e:	60c6      	str	r6, [r0, #12]
 8007f70:	b13c      	cbz	r4, 8007f82 <_Bfree+0x3a>
 8007f72:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f74:	6862      	ldr	r2, [r4, #4]
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f7c:	6021      	str	r1, [r4, #0]
 8007f7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f82:	bd70      	pop	{r4, r5, r6, pc}
 8007f84:	08009cb6 	.word	0x08009cb6
 8007f88:	08009dbc 	.word	0x08009dbc

08007f8c <__multadd>:
 8007f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f90:	4698      	mov	r8, r3
 8007f92:	460c      	mov	r4, r1
 8007f94:	2300      	movs	r3, #0
 8007f96:	690e      	ldr	r6, [r1, #16]
 8007f98:	4607      	mov	r7, r0
 8007f9a:	f101 0014 	add.w	r0, r1, #20
 8007f9e:	6805      	ldr	r5, [r0, #0]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	b2a9      	uxth	r1, r5
 8007fa4:	fb02 8101 	mla	r1, r2, r1, r8
 8007fa8:	0c2d      	lsrs	r5, r5, #16
 8007faa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007fae:	fb02 c505 	mla	r5, r2, r5, ip
 8007fb2:	b289      	uxth	r1, r1
 8007fb4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007fb8:	429e      	cmp	r6, r3
 8007fba:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007fbe:	f840 1b04 	str.w	r1, [r0], #4
 8007fc2:	dcec      	bgt.n	8007f9e <__multadd+0x12>
 8007fc4:	f1b8 0f00 	cmp.w	r8, #0
 8007fc8:	d022      	beq.n	8008010 <__multadd+0x84>
 8007fca:	68a3      	ldr	r3, [r4, #8]
 8007fcc:	42b3      	cmp	r3, r6
 8007fce:	dc19      	bgt.n	8008004 <__multadd+0x78>
 8007fd0:	6861      	ldr	r1, [r4, #4]
 8007fd2:	4638      	mov	r0, r7
 8007fd4:	3101      	adds	r1, #1
 8007fd6:	f7ff ff77 	bl	8007ec8 <_Balloc>
 8007fda:	4605      	mov	r5, r0
 8007fdc:	b928      	cbnz	r0, 8007fea <__multadd+0x5e>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	21b5      	movs	r1, #181	; 0xb5
 8007fe2:	4b0d      	ldr	r3, [pc, #52]	; (8008018 <__multadd+0x8c>)
 8007fe4:	480d      	ldr	r0, [pc, #52]	; (800801c <__multadd+0x90>)
 8007fe6:	f000 fe6d 	bl	8008cc4 <__assert_func>
 8007fea:	6922      	ldr	r2, [r4, #16]
 8007fec:	f104 010c 	add.w	r1, r4, #12
 8007ff0:	3202      	adds	r2, #2
 8007ff2:	0092      	lsls	r2, r2, #2
 8007ff4:	300c      	adds	r0, #12
 8007ff6:	f7fd f807 	bl	8005008 <memcpy>
 8007ffa:	4621      	mov	r1, r4
 8007ffc:	4638      	mov	r0, r7
 8007ffe:	f7ff ffa3 	bl	8007f48 <_Bfree>
 8008002:	462c      	mov	r4, r5
 8008004:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008008:	3601      	adds	r6, #1
 800800a:	f8c3 8014 	str.w	r8, [r3, #20]
 800800e:	6126      	str	r6, [r4, #16]
 8008010:	4620      	mov	r0, r4
 8008012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008016:	bf00      	nop
 8008018:	08009d2c 	.word	0x08009d2c
 800801c:	08009dbc 	.word	0x08009dbc

08008020 <__s2b>:
 8008020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008024:	4615      	mov	r5, r2
 8008026:	2209      	movs	r2, #9
 8008028:	461f      	mov	r7, r3
 800802a:	3308      	adds	r3, #8
 800802c:	460c      	mov	r4, r1
 800802e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008032:	4606      	mov	r6, r0
 8008034:	2201      	movs	r2, #1
 8008036:	2100      	movs	r1, #0
 8008038:	429a      	cmp	r2, r3
 800803a:	db09      	blt.n	8008050 <__s2b+0x30>
 800803c:	4630      	mov	r0, r6
 800803e:	f7ff ff43 	bl	8007ec8 <_Balloc>
 8008042:	b940      	cbnz	r0, 8008056 <__s2b+0x36>
 8008044:	4602      	mov	r2, r0
 8008046:	21ce      	movs	r1, #206	; 0xce
 8008048:	4b18      	ldr	r3, [pc, #96]	; (80080ac <__s2b+0x8c>)
 800804a:	4819      	ldr	r0, [pc, #100]	; (80080b0 <__s2b+0x90>)
 800804c:	f000 fe3a 	bl	8008cc4 <__assert_func>
 8008050:	0052      	lsls	r2, r2, #1
 8008052:	3101      	adds	r1, #1
 8008054:	e7f0      	b.n	8008038 <__s2b+0x18>
 8008056:	9b08      	ldr	r3, [sp, #32]
 8008058:	2d09      	cmp	r5, #9
 800805a:	6143      	str	r3, [r0, #20]
 800805c:	f04f 0301 	mov.w	r3, #1
 8008060:	6103      	str	r3, [r0, #16]
 8008062:	dd16      	ble.n	8008092 <__s2b+0x72>
 8008064:	f104 0909 	add.w	r9, r4, #9
 8008068:	46c8      	mov	r8, r9
 800806a:	442c      	add	r4, r5
 800806c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008070:	4601      	mov	r1, r0
 8008072:	220a      	movs	r2, #10
 8008074:	4630      	mov	r0, r6
 8008076:	3b30      	subs	r3, #48	; 0x30
 8008078:	f7ff ff88 	bl	8007f8c <__multadd>
 800807c:	45a0      	cmp	r8, r4
 800807e:	d1f5      	bne.n	800806c <__s2b+0x4c>
 8008080:	f1a5 0408 	sub.w	r4, r5, #8
 8008084:	444c      	add	r4, r9
 8008086:	1b2d      	subs	r5, r5, r4
 8008088:	1963      	adds	r3, r4, r5
 800808a:	42bb      	cmp	r3, r7
 800808c:	db04      	blt.n	8008098 <__s2b+0x78>
 800808e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008092:	2509      	movs	r5, #9
 8008094:	340a      	adds	r4, #10
 8008096:	e7f6      	b.n	8008086 <__s2b+0x66>
 8008098:	f814 3b01 	ldrb.w	r3, [r4], #1
 800809c:	4601      	mov	r1, r0
 800809e:	220a      	movs	r2, #10
 80080a0:	4630      	mov	r0, r6
 80080a2:	3b30      	subs	r3, #48	; 0x30
 80080a4:	f7ff ff72 	bl	8007f8c <__multadd>
 80080a8:	e7ee      	b.n	8008088 <__s2b+0x68>
 80080aa:	bf00      	nop
 80080ac:	08009d2c 	.word	0x08009d2c
 80080b0:	08009dbc 	.word	0x08009dbc

080080b4 <__hi0bits>:
 80080b4:	0c02      	lsrs	r2, r0, #16
 80080b6:	0412      	lsls	r2, r2, #16
 80080b8:	4603      	mov	r3, r0
 80080ba:	b9ca      	cbnz	r2, 80080f0 <__hi0bits+0x3c>
 80080bc:	0403      	lsls	r3, r0, #16
 80080be:	2010      	movs	r0, #16
 80080c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80080c4:	bf04      	itt	eq
 80080c6:	021b      	lsleq	r3, r3, #8
 80080c8:	3008      	addeq	r0, #8
 80080ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80080ce:	bf04      	itt	eq
 80080d0:	011b      	lsleq	r3, r3, #4
 80080d2:	3004      	addeq	r0, #4
 80080d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80080d8:	bf04      	itt	eq
 80080da:	009b      	lsleq	r3, r3, #2
 80080dc:	3002      	addeq	r0, #2
 80080de:	2b00      	cmp	r3, #0
 80080e0:	db05      	blt.n	80080ee <__hi0bits+0x3a>
 80080e2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80080e6:	f100 0001 	add.w	r0, r0, #1
 80080ea:	bf08      	it	eq
 80080ec:	2020      	moveq	r0, #32
 80080ee:	4770      	bx	lr
 80080f0:	2000      	movs	r0, #0
 80080f2:	e7e5      	b.n	80080c0 <__hi0bits+0xc>

080080f4 <__lo0bits>:
 80080f4:	6803      	ldr	r3, [r0, #0]
 80080f6:	4602      	mov	r2, r0
 80080f8:	f013 0007 	ands.w	r0, r3, #7
 80080fc:	d00b      	beq.n	8008116 <__lo0bits+0x22>
 80080fe:	07d9      	lsls	r1, r3, #31
 8008100:	d422      	bmi.n	8008148 <__lo0bits+0x54>
 8008102:	0798      	lsls	r0, r3, #30
 8008104:	bf49      	itett	mi
 8008106:	085b      	lsrmi	r3, r3, #1
 8008108:	089b      	lsrpl	r3, r3, #2
 800810a:	2001      	movmi	r0, #1
 800810c:	6013      	strmi	r3, [r2, #0]
 800810e:	bf5c      	itt	pl
 8008110:	2002      	movpl	r0, #2
 8008112:	6013      	strpl	r3, [r2, #0]
 8008114:	4770      	bx	lr
 8008116:	b299      	uxth	r1, r3
 8008118:	b909      	cbnz	r1, 800811e <__lo0bits+0x2a>
 800811a:	2010      	movs	r0, #16
 800811c:	0c1b      	lsrs	r3, r3, #16
 800811e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008122:	bf04      	itt	eq
 8008124:	0a1b      	lsreq	r3, r3, #8
 8008126:	3008      	addeq	r0, #8
 8008128:	0719      	lsls	r1, r3, #28
 800812a:	bf04      	itt	eq
 800812c:	091b      	lsreq	r3, r3, #4
 800812e:	3004      	addeq	r0, #4
 8008130:	0799      	lsls	r1, r3, #30
 8008132:	bf04      	itt	eq
 8008134:	089b      	lsreq	r3, r3, #2
 8008136:	3002      	addeq	r0, #2
 8008138:	07d9      	lsls	r1, r3, #31
 800813a:	d403      	bmi.n	8008144 <__lo0bits+0x50>
 800813c:	085b      	lsrs	r3, r3, #1
 800813e:	f100 0001 	add.w	r0, r0, #1
 8008142:	d003      	beq.n	800814c <__lo0bits+0x58>
 8008144:	6013      	str	r3, [r2, #0]
 8008146:	4770      	bx	lr
 8008148:	2000      	movs	r0, #0
 800814a:	4770      	bx	lr
 800814c:	2020      	movs	r0, #32
 800814e:	4770      	bx	lr

08008150 <__i2b>:
 8008150:	b510      	push	{r4, lr}
 8008152:	460c      	mov	r4, r1
 8008154:	2101      	movs	r1, #1
 8008156:	f7ff feb7 	bl	8007ec8 <_Balloc>
 800815a:	4602      	mov	r2, r0
 800815c:	b928      	cbnz	r0, 800816a <__i2b+0x1a>
 800815e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008162:	4b04      	ldr	r3, [pc, #16]	; (8008174 <__i2b+0x24>)
 8008164:	4804      	ldr	r0, [pc, #16]	; (8008178 <__i2b+0x28>)
 8008166:	f000 fdad 	bl	8008cc4 <__assert_func>
 800816a:	2301      	movs	r3, #1
 800816c:	6144      	str	r4, [r0, #20]
 800816e:	6103      	str	r3, [r0, #16]
 8008170:	bd10      	pop	{r4, pc}
 8008172:	bf00      	nop
 8008174:	08009d2c 	.word	0x08009d2c
 8008178:	08009dbc 	.word	0x08009dbc

0800817c <__multiply>:
 800817c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008180:	4614      	mov	r4, r2
 8008182:	690a      	ldr	r2, [r1, #16]
 8008184:	6923      	ldr	r3, [r4, #16]
 8008186:	460d      	mov	r5, r1
 8008188:	429a      	cmp	r2, r3
 800818a:	bfbe      	ittt	lt
 800818c:	460b      	movlt	r3, r1
 800818e:	4625      	movlt	r5, r4
 8008190:	461c      	movlt	r4, r3
 8008192:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008196:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800819a:	68ab      	ldr	r3, [r5, #8]
 800819c:	6869      	ldr	r1, [r5, #4]
 800819e:	eb0a 0709 	add.w	r7, sl, r9
 80081a2:	42bb      	cmp	r3, r7
 80081a4:	b085      	sub	sp, #20
 80081a6:	bfb8      	it	lt
 80081a8:	3101      	addlt	r1, #1
 80081aa:	f7ff fe8d 	bl	8007ec8 <_Balloc>
 80081ae:	b930      	cbnz	r0, 80081be <__multiply+0x42>
 80081b0:	4602      	mov	r2, r0
 80081b2:	f240 115d 	movw	r1, #349	; 0x15d
 80081b6:	4b41      	ldr	r3, [pc, #260]	; (80082bc <__multiply+0x140>)
 80081b8:	4841      	ldr	r0, [pc, #260]	; (80082c0 <__multiply+0x144>)
 80081ba:	f000 fd83 	bl	8008cc4 <__assert_func>
 80081be:	f100 0614 	add.w	r6, r0, #20
 80081c2:	4633      	mov	r3, r6
 80081c4:	2200      	movs	r2, #0
 80081c6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80081ca:	4543      	cmp	r3, r8
 80081cc:	d31e      	bcc.n	800820c <__multiply+0x90>
 80081ce:	f105 0c14 	add.w	ip, r5, #20
 80081d2:	f104 0314 	add.w	r3, r4, #20
 80081d6:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80081da:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80081de:	9202      	str	r2, [sp, #8]
 80081e0:	ebac 0205 	sub.w	r2, ip, r5
 80081e4:	3a15      	subs	r2, #21
 80081e6:	f022 0203 	bic.w	r2, r2, #3
 80081ea:	3204      	adds	r2, #4
 80081ec:	f105 0115 	add.w	r1, r5, #21
 80081f0:	458c      	cmp	ip, r1
 80081f2:	bf38      	it	cc
 80081f4:	2204      	movcc	r2, #4
 80081f6:	9201      	str	r2, [sp, #4]
 80081f8:	9a02      	ldr	r2, [sp, #8]
 80081fa:	9303      	str	r3, [sp, #12]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d808      	bhi.n	8008212 <__multiply+0x96>
 8008200:	2f00      	cmp	r7, #0
 8008202:	dc55      	bgt.n	80082b0 <__multiply+0x134>
 8008204:	6107      	str	r7, [r0, #16]
 8008206:	b005      	add	sp, #20
 8008208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800820c:	f843 2b04 	str.w	r2, [r3], #4
 8008210:	e7db      	b.n	80081ca <__multiply+0x4e>
 8008212:	f8b3 a000 	ldrh.w	sl, [r3]
 8008216:	f1ba 0f00 	cmp.w	sl, #0
 800821a:	d020      	beq.n	800825e <__multiply+0xe2>
 800821c:	46b1      	mov	r9, r6
 800821e:	2200      	movs	r2, #0
 8008220:	f105 0e14 	add.w	lr, r5, #20
 8008224:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008228:	f8d9 b000 	ldr.w	fp, [r9]
 800822c:	b2a1      	uxth	r1, r4
 800822e:	fa1f fb8b 	uxth.w	fp, fp
 8008232:	fb0a b101 	mla	r1, sl, r1, fp
 8008236:	4411      	add	r1, r2
 8008238:	f8d9 2000 	ldr.w	r2, [r9]
 800823c:	0c24      	lsrs	r4, r4, #16
 800823e:	0c12      	lsrs	r2, r2, #16
 8008240:	fb0a 2404 	mla	r4, sl, r4, r2
 8008244:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008248:	b289      	uxth	r1, r1
 800824a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800824e:	45f4      	cmp	ip, lr
 8008250:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008254:	f849 1b04 	str.w	r1, [r9], #4
 8008258:	d8e4      	bhi.n	8008224 <__multiply+0xa8>
 800825a:	9901      	ldr	r1, [sp, #4]
 800825c:	5072      	str	r2, [r6, r1]
 800825e:	9a03      	ldr	r2, [sp, #12]
 8008260:	3304      	adds	r3, #4
 8008262:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008266:	f1b9 0f00 	cmp.w	r9, #0
 800826a:	d01f      	beq.n	80082ac <__multiply+0x130>
 800826c:	46b6      	mov	lr, r6
 800826e:	f04f 0a00 	mov.w	sl, #0
 8008272:	6834      	ldr	r4, [r6, #0]
 8008274:	f105 0114 	add.w	r1, r5, #20
 8008278:	880a      	ldrh	r2, [r1, #0]
 800827a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800827e:	b2a4      	uxth	r4, r4
 8008280:	fb09 b202 	mla	r2, r9, r2, fp
 8008284:	4492      	add	sl, r2
 8008286:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800828a:	f84e 4b04 	str.w	r4, [lr], #4
 800828e:	f851 4b04 	ldr.w	r4, [r1], #4
 8008292:	f8be 2000 	ldrh.w	r2, [lr]
 8008296:	0c24      	lsrs	r4, r4, #16
 8008298:	fb09 2404 	mla	r4, r9, r4, r2
 800829c:	458c      	cmp	ip, r1
 800829e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80082a2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80082a6:	d8e7      	bhi.n	8008278 <__multiply+0xfc>
 80082a8:	9a01      	ldr	r2, [sp, #4]
 80082aa:	50b4      	str	r4, [r6, r2]
 80082ac:	3604      	adds	r6, #4
 80082ae:	e7a3      	b.n	80081f8 <__multiply+0x7c>
 80082b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1a5      	bne.n	8008204 <__multiply+0x88>
 80082b8:	3f01      	subs	r7, #1
 80082ba:	e7a1      	b.n	8008200 <__multiply+0x84>
 80082bc:	08009d2c 	.word	0x08009d2c
 80082c0:	08009dbc 	.word	0x08009dbc

080082c4 <__pow5mult>:
 80082c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082c8:	4615      	mov	r5, r2
 80082ca:	f012 0203 	ands.w	r2, r2, #3
 80082ce:	4606      	mov	r6, r0
 80082d0:	460f      	mov	r7, r1
 80082d2:	d007      	beq.n	80082e4 <__pow5mult+0x20>
 80082d4:	4c25      	ldr	r4, [pc, #148]	; (800836c <__pow5mult+0xa8>)
 80082d6:	3a01      	subs	r2, #1
 80082d8:	2300      	movs	r3, #0
 80082da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80082de:	f7ff fe55 	bl	8007f8c <__multadd>
 80082e2:	4607      	mov	r7, r0
 80082e4:	10ad      	asrs	r5, r5, #2
 80082e6:	d03d      	beq.n	8008364 <__pow5mult+0xa0>
 80082e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80082ea:	b97c      	cbnz	r4, 800830c <__pow5mult+0x48>
 80082ec:	2010      	movs	r0, #16
 80082ee:	f7ff fdc3 	bl	8007e78 <malloc>
 80082f2:	4602      	mov	r2, r0
 80082f4:	6270      	str	r0, [r6, #36]	; 0x24
 80082f6:	b928      	cbnz	r0, 8008304 <__pow5mult+0x40>
 80082f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80082fc:	4b1c      	ldr	r3, [pc, #112]	; (8008370 <__pow5mult+0xac>)
 80082fe:	481d      	ldr	r0, [pc, #116]	; (8008374 <__pow5mult+0xb0>)
 8008300:	f000 fce0 	bl	8008cc4 <__assert_func>
 8008304:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008308:	6004      	str	r4, [r0, #0]
 800830a:	60c4      	str	r4, [r0, #12]
 800830c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008310:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008314:	b94c      	cbnz	r4, 800832a <__pow5mult+0x66>
 8008316:	f240 2171 	movw	r1, #625	; 0x271
 800831a:	4630      	mov	r0, r6
 800831c:	f7ff ff18 	bl	8008150 <__i2b>
 8008320:	2300      	movs	r3, #0
 8008322:	4604      	mov	r4, r0
 8008324:	f8c8 0008 	str.w	r0, [r8, #8]
 8008328:	6003      	str	r3, [r0, #0]
 800832a:	f04f 0900 	mov.w	r9, #0
 800832e:	07eb      	lsls	r3, r5, #31
 8008330:	d50a      	bpl.n	8008348 <__pow5mult+0x84>
 8008332:	4639      	mov	r1, r7
 8008334:	4622      	mov	r2, r4
 8008336:	4630      	mov	r0, r6
 8008338:	f7ff ff20 	bl	800817c <__multiply>
 800833c:	4680      	mov	r8, r0
 800833e:	4639      	mov	r1, r7
 8008340:	4630      	mov	r0, r6
 8008342:	f7ff fe01 	bl	8007f48 <_Bfree>
 8008346:	4647      	mov	r7, r8
 8008348:	106d      	asrs	r5, r5, #1
 800834a:	d00b      	beq.n	8008364 <__pow5mult+0xa0>
 800834c:	6820      	ldr	r0, [r4, #0]
 800834e:	b938      	cbnz	r0, 8008360 <__pow5mult+0x9c>
 8008350:	4622      	mov	r2, r4
 8008352:	4621      	mov	r1, r4
 8008354:	4630      	mov	r0, r6
 8008356:	f7ff ff11 	bl	800817c <__multiply>
 800835a:	6020      	str	r0, [r4, #0]
 800835c:	f8c0 9000 	str.w	r9, [r0]
 8008360:	4604      	mov	r4, r0
 8008362:	e7e4      	b.n	800832e <__pow5mult+0x6a>
 8008364:	4638      	mov	r0, r7
 8008366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800836a:	bf00      	nop
 800836c:	08009f10 	.word	0x08009f10
 8008370:	08009cb6 	.word	0x08009cb6
 8008374:	08009dbc 	.word	0x08009dbc

08008378 <__lshift>:
 8008378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800837c:	460c      	mov	r4, r1
 800837e:	4607      	mov	r7, r0
 8008380:	4691      	mov	r9, r2
 8008382:	6923      	ldr	r3, [r4, #16]
 8008384:	6849      	ldr	r1, [r1, #4]
 8008386:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800838a:	68a3      	ldr	r3, [r4, #8]
 800838c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008390:	f108 0601 	add.w	r6, r8, #1
 8008394:	42b3      	cmp	r3, r6
 8008396:	db0b      	blt.n	80083b0 <__lshift+0x38>
 8008398:	4638      	mov	r0, r7
 800839a:	f7ff fd95 	bl	8007ec8 <_Balloc>
 800839e:	4605      	mov	r5, r0
 80083a0:	b948      	cbnz	r0, 80083b6 <__lshift+0x3e>
 80083a2:	4602      	mov	r2, r0
 80083a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80083a8:	4b27      	ldr	r3, [pc, #156]	; (8008448 <__lshift+0xd0>)
 80083aa:	4828      	ldr	r0, [pc, #160]	; (800844c <__lshift+0xd4>)
 80083ac:	f000 fc8a 	bl	8008cc4 <__assert_func>
 80083b0:	3101      	adds	r1, #1
 80083b2:	005b      	lsls	r3, r3, #1
 80083b4:	e7ee      	b.n	8008394 <__lshift+0x1c>
 80083b6:	2300      	movs	r3, #0
 80083b8:	f100 0114 	add.w	r1, r0, #20
 80083bc:	f100 0210 	add.w	r2, r0, #16
 80083c0:	4618      	mov	r0, r3
 80083c2:	4553      	cmp	r3, sl
 80083c4:	db33      	blt.n	800842e <__lshift+0xb6>
 80083c6:	6920      	ldr	r0, [r4, #16]
 80083c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80083cc:	f104 0314 	add.w	r3, r4, #20
 80083d0:	f019 091f 	ands.w	r9, r9, #31
 80083d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80083d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80083dc:	d02b      	beq.n	8008436 <__lshift+0xbe>
 80083de:	468a      	mov	sl, r1
 80083e0:	2200      	movs	r2, #0
 80083e2:	f1c9 0e20 	rsb	lr, r9, #32
 80083e6:	6818      	ldr	r0, [r3, #0]
 80083e8:	fa00 f009 	lsl.w	r0, r0, r9
 80083ec:	4302      	orrs	r2, r0
 80083ee:	f84a 2b04 	str.w	r2, [sl], #4
 80083f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f6:	459c      	cmp	ip, r3
 80083f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80083fc:	d8f3      	bhi.n	80083e6 <__lshift+0x6e>
 80083fe:	ebac 0304 	sub.w	r3, ip, r4
 8008402:	3b15      	subs	r3, #21
 8008404:	f023 0303 	bic.w	r3, r3, #3
 8008408:	3304      	adds	r3, #4
 800840a:	f104 0015 	add.w	r0, r4, #21
 800840e:	4584      	cmp	ip, r0
 8008410:	bf38      	it	cc
 8008412:	2304      	movcc	r3, #4
 8008414:	50ca      	str	r2, [r1, r3]
 8008416:	b10a      	cbz	r2, 800841c <__lshift+0xa4>
 8008418:	f108 0602 	add.w	r6, r8, #2
 800841c:	3e01      	subs	r6, #1
 800841e:	4638      	mov	r0, r7
 8008420:	4621      	mov	r1, r4
 8008422:	612e      	str	r6, [r5, #16]
 8008424:	f7ff fd90 	bl	8007f48 <_Bfree>
 8008428:	4628      	mov	r0, r5
 800842a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800842e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008432:	3301      	adds	r3, #1
 8008434:	e7c5      	b.n	80083c2 <__lshift+0x4a>
 8008436:	3904      	subs	r1, #4
 8008438:	f853 2b04 	ldr.w	r2, [r3], #4
 800843c:	459c      	cmp	ip, r3
 800843e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008442:	d8f9      	bhi.n	8008438 <__lshift+0xc0>
 8008444:	e7ea      	b.n	800841c <__lshift+0xa4>
 8008446:	bf00      	nop
 8008448:	08009d2c 	.word	0x08009d2c
 800844c:	08009dbc 	.word	0x08009dbc

08008450 <__mcmp>:
 8008450:	4603      	mov	r3, r0
 8008452:	690a      	ldr	r2, [r1, #16]
 8008454:	6900      	ldr	r0, [r0, #16]
 8008456:	b530      	push	{r4, r5, lr}
 8008458:	1a80      	subs	r0, r0, r2
 800845a:	d10d      	bne.n	8008478 <__mcmp+0x28>
 800845c:	3314      	adds	r3, #20
 800845e:	3114      	adds	r1, #20
 8008460:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008464:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008468:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800846c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008470:	4295      	cmp	r5, r2
 8008472:	d002      	beq.n	800847a <__mcmp+0x2a>
 8008474:	d304      	bcc.n	8008480 <__mcmp+0x30>
 8008476:	2001      	movs	r0, #1
 8008478:	bd30      	pop	{r4, r5, pc}
 800847a:	42a3      	cmp	r3, r4
 800847c:	d3f4      	bcc.n	8008468 <__mcmp+0x18>
 800847e:	e7fb      	b.n	8008478 <__mcmp+0x28>
 8008480:	f04f 30ff 	mov.w	r0, #4294967295
 8008484:	e7f8      	b.n	8008478 <__mcmp+0x28>
	...

08008488 <__mdiff>:
 8008488:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848c:	460c      	mov	r4, r1
 800848e:	4606      	mov	r6, r0
 8008490:	4611      	mov	r1, r2
 8008492:	4620      	mov	r0, r4
 8008494:	4692      	mov	sl, r2
 8008496:	f7ff ffdb 	bl	8008450 <__mcmp>
 800849a:	1e05      	subs	r5, r0, #0
 800849c:	d111      	bne.n	80084c2 <__mdiff+0x3a>
 800849e:	4629      	mov	r1, r5
 80084a0:	4630      	mov	r0, r6
 80084a2:	f7ff fd11 	bl	8007ec8 <_Balloc>
 80084a6:	4602      	mov	r2, r0
 80084a8:	b928      	cbnz	r0, 80084b6 <__mdiff+0x2e>
 80084aa:	f240 2132 	movw	r1, #562	; 0x232
 80084ae:	4b3c      	ldr	r3, [pc, #240]	; (80085a0 <__mdiff+0x118>)
 80084b0:	483c      	ldr	r0, [pc, #240]	; (80085a4 <__mdiff+0x11c>)
 80084b2:	f000 fc07 	bl	8008cc4 <__assert_func>
 80084b6:	2301      	movs	r3, #1
 80084b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80084bc:	4610      	mov	r0, r2
 80084be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c2:	bfa4      	itt	ge
 80084c4:	4653      	movge	r3, sl
 80084c6:	46a2      	movge	sl, r4
 80084c8:	4630      	mov	r0, r6
 80084ca:	f8da 1004 	ldr.w	r1, [sl, #4]
 80084ce:	bfa6      	itte	ge
 80084d0:	461c      	movge	r4, r3
 80084d2:	2500      	movge	r5, #0
 80084d4:	2501      	movlt	r5, #1
 80084d6:	f7ff fcf7 	bl	8007ec8 <_Balloc>
 80084da:	4602      	mov	r2, r0
 80084dc:	b918      	cbnz	r0, 80084e6 <__mdiff+0x5e>
 80084de:	f44f 7110 	mov.w	r1, #576	; 0x240
 80084e2:	4b2f      	ldr	r3, [pc, #188]	; (80085a0 <__mdiff+0x118>)
 80084e4:	e7e4      	b.n	80084b0 <__mdiff+0x28>
 80084e6:	f100 0814 	add.w	r8, r0, #20
 80084ea:	f8da 7010 	ldr.w	r7, [sl, #16]
 80084ee:	60c5      	str	r5, [r0, #12]
 80084f0:	f04f 0c00 	mov.w	ip, #0
 80084f4:	f10a 0514 	add.w	r5, sl, #20
 80084f8:	f10a 0010 	add.w	r0, sl, #16
 80084fc:	46c2      	mov	sl, r8
 80084fe:	6926      	ldr	r6, [r4, #16]
 8008500:	f104 0914 	add.w	r9, r4, #20
 8008504:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008508:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800850c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008510:	f859 3b04 	ldr.w	r3, [r9], #4
 8008514:	fa1f f18b 	uxth.w	r1, fp
 8008518:	4461      	add	r1, ip
 800851a:	fa1f fc83 	uxth.w	ip, r3
 800851e:	0c1b      	lsrs	r3, r3, #16
 8008520:	eba1 010c 	sub.w	r1, r1, ip
 8008524:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008528:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800852c:	b289      	uxth	r1, r1
 800852e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008532:	454e      	cmp	r6, r9
 8008534:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008538:	f84a 3b04 	str.w	r3, [sl], #4
 800853c:	d8e6      	bhi.n	800850c <__mdiff+0x84>
 800853e:	1b33      	subs	r3, r6, r4
 8008540:	3b15      	subs	r3, #21
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	3415      	adds	r4, #21
 8008548:	3304      	adds	r3, #4
 800854a:	42a6      	cmp	r6, r4
 800854c:	bf38      	it	cc
 800854e:	2304      	movcc	r3, #4
 8008550:	441d      	add	r5, r3
 8008552:	4443      	add	r3, r8
 8008554:	461e      	mov	r6, r3
 8008556:	462c      	mov	r4, r5
 8008558:	4574      	cmp	r4, lr
 800855a:	d30e      	bcc.n	800857a <__mdiff+0xf2>
 800855c:	f10e 0103 	add.w	r1, lr, #3
 8008560:	1b49      	subs	r1, r1, r5
 8008562:	f021 0103 	bic.w	r1, r1, #3
 8008566:	3d03      	subs	r5, #3
 8008568:	45ae      	cmp	lr, r5
 800856a:	bf38      	it	cc
 800856c:	2100      	movcc	r1, #0
 800856e:	4419      	add	r1, r3
 8008570:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008574:	b18b      	cbz	r3, 800859a <__mdiff+0x112>
 8008576:	6117      	str	r7, [r2, #16]
 8008578:	e7a0      	b.n	80084bc <__mdiff+0x34>
 800857a:	f854 8b04 	ldr.w	r8, [r4], #4
 800857e:	fa1f f188 	uxth.w	r1, r8
 8008582:	4461      	add	r1, ip
 8008584:	1408      	asrs	r0, r1, #16
 8008586:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800858a:	b289      	uxth	r1, r1
 800858c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008590:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008594:	f846 1b04 	str.w	r1, [r6], #4
 8008598:	e7de      	b.n	8008558 <__mdiff+0xd0>
 800859a:	3f01      	subs	r7, #1
 800859c:	e7e8      	b.n	8008570 <__mdiff+0xe8>
 800859e:	bf00      	nop
 80085a0:	08009d2c 	.word	0x08009d2c
 80085a4:	08009dbc 	.word	0x08009dbc

080085a8 <__ulp>:
 80085a8:	4b11      	ldr	r3, [pc, #68]	; (80085f0 <__ulp+0x48>)
 80085aa:	400b      	ands	r3, r1
 80085ac:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	dd02      	ble.n	80085ba <__ulp+0x12>
 80085b4:	2000      	movs	r0, #0
 80085b6:	4619      	mov	r1, r3
 80085b8:	4770      	bx	lr
 80085ba:	425b      	negs	r3, r3
 80085bc:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80085c0:	f04f 0000 	mov.w	r0, #0
 80085c4:	f04f 0100 	mov.w	r1, #0
 80085c8:	ea4f 5223 	mov.w	r2, r3, asr #20
 80085cc:	da04      	bge.n	80085d8 <__ulp+0x30>
 80085ce:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80085d2:	fa43 f102 	asr.w	r1, r3, r2
 80085d6:	4770      	bx	lr
 80085d8:	f1a2 0314 	sub.w	r3, r2, #20
 80085dc:	2b1e      	cmp	r3, #30
 80085de:	bfd6      	itet	le
 80085e0:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80085e4:	2301      	movgt	r3, #1
 80085e6:	fa22 f303 	lsrle.w	r3, r2, r3
 80085ea:	4618      	mov	r0, r3
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop
 80085f0:	7ff00000 	.word	0x7ff00000

080085f4 <__b2d>:
 80085f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085f8:	6907      	ldr	r7, [r0, #16]
 80085fa:	f100 0914 	add.w	r9, r0, #20
 80085fe:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8008602:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8008606:	f1a7 0804 	sub.w	r8, r7, #4
 800860a:	4630      	mov	r0, r6
 800860c:	f7ff fd52 	bl	80080b4 <__hi0bits>
 8008610:	f1c0 0320 	rsb	r3, r0, #32
 8008614:	280a      	cmp	r0, #10
 8008616:	600b      	str	r3, [r1, #0]
 8008618:	491f      	ldr	r1, [pc, #124]	; (8008698 <__b2d+0xa4>)
 800861a:	dc17      	bgt.n	800864c <__b2d+0x58>
 800861c:	45c1      	cmp	r9, r8
 800861e:	bf28      	it	cs
 8008620:	2200      	movcs	r2, #0
 8008622:	f1c0 0c0b 	rsb	ip, r0, #11
 8008626:	fa26 f30c 	lsr.w	r3, r6, ip
 800862a:	bf38      	it	cc
 800862c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8008630:	ea43 0501 	orr.w	r5, r3, r1
 8008634:	f100 0315 	add.w	r3, r0, #21
 8008638:	fa06 f303 	lsl.w	r3, r6, r3
 800863c:	fa22 f20c 	lsr.w	r2, r2, ip
 8008640:	ea43 0402 	orr.w	r4, r3, r2
 8008644:	4620      	mov	r0, r4
 8008646:	4629      	mov	r1, r5
 8008648:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800864c:	45c1      	cmp	r9, r8
 800864e:	bf2e      	itee	cs
 8008650:	2200      	movcs	r2, #0
 8008652:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8008656:	f1a7 0808 	subcc.w	r8, r7, #8
 800865a:	f1b0 030b 	subs.w	r3, r0, #11
 800865e:	d016      	beq.n	800868e <__b2d+0x9a>
 8008660:	f1c3 0720 	rsb	r7, r3, #32
 8008664:	fa22 f107 	lsr.w	r1, r2, r7
 8008668:	45c8      	cmp	r8, r9
 800866a:	fa06 f603 	lsl.w	r6, r6, r3
 800866e:	ea46 0601 	orr.w	r6, r6, r1
 8008672:	bf94      	ite	ls
 8008674:	2100      	movls	r1, #0
 8008676:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800867a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800867e:	fa02 f003 	lsl.w	r0, r2, r3
 8008682:	40f9      	lsrs	r1, r7
 8008684:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008688:	ea40 0401 	orr.w	r4, r0, r1
 800868c:	e7da      	b.n	8008644 <__b2d+0x50>
 800868e:	4614      	mov	r4, r2
 8008690:	ea46 0501 	orr.w	r5, r6, r1
 8008694:	e7d6      	b.n	8008644 <__b2d+0x50>
 8008696:	bf00      	nop
 8008698:	3ff00000 	.word	0x3ff00000

0800869c <__d2b>:
 800869c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80086a0:	2101      	movs	r1, #1
 80086a2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80086a6:	4690      	mov	r8, r2
 80086a8:	461d      	mov	r5, r3
 80086aa:	f7ff fc0d 	bl	8007ec8 <_Balloc>
 80086ae:	4604      	mov	r4, r0
 80086b0:	b930      	cbnz	r0, 80086c0 <__d2b+0x24>
 80086b2:	4602      	mov	r2, r0
 80086b4:	f240 310a 	movw	r1, #778	; 0x30a
 80086b8:	4b24      	ldr	r3, [pc, #144]	; (800874c <__d2b+0xb0>)
 80086ba:	4825      	ldr	r0, [pc, #148]	; (8008750 <__d2b+0xb4>)
 80086bc:	f000 fb02 	bl	8008cc4 <__assert_func>
 80086c0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80086c4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80086c8:	bb2d      	cbnz	r5, 8008716 <__d2b+0x7a>
 80086ca:	9301      	str	r3, [sp, #4]
 80086cc:	f1b8 0300 	subs.w	r3, r8, #0
 80086d0:	d026      	beq.n	8008720 <__d2b+0x84>
 80086d2:	4668      	mov	r0, sp
 80086d4:	9300      	str	r3, [sp, #0]
 80086d6:	f7ff fd0d 	bl	80080f4 <__lo0bits>
 80086da:	9900      	ldr	r1, [sp, #0]
 80086dc:	b1f0      	cbz	r0, 800871c <__d2b+0x80>
 80086de:	9a01      	ldr	r2, [sp, #4]
 80086e0:	f1c0 0320 	rsb	r3, r0, #32
 80086e4:	fa02 f303 	lsl.w	r3, r2, r3
 80086e8:	430b      	orrs	r3, r1
 80086ea:	40c2      	lsrs	r2, r0
 80086ec:	6163      	str	r3, [r4, #20]
 80086ee:	9201      	str	r2, [sp, #4]
 80086f0:	9b01      	ldr	r3, [sp, #4]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	bf14      	ite	ne
 80086f6:	2102      	movne	r1, #2
 80086f8:	2101      	moveq	r1, #1
 80086fa:	61a3      	str	r3, [r4, #24]
 80086fc:	6121      	str	r1, [r4, #16]
 80086fe:	b1c5      	cbz	r5, 8008732 <__d2b+0x96>
 8008700:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008704:	4405      	add	r5, r0
 8008706:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800870a:	603d      	str	r5, [r7, #0]
 800870c:	6030      	str	r0, [r6, #0]
 800870e:	4620      	mov	r0, r4
 8008710:	b002      	add	sp, #8
 8008712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008716:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800871a:	e7d6      	b.n	80086ca <__d2b+0x2e>
 800871c:	6161      	str	r1, [r4, #20]
 800871e:	e7e7      	b.n	80086f0 <__d2b+0x54>
 8008720:	a801      	add	r0, sp, #4
 8008722:	f7ff fce7 	bl	80080f4 <__lo0bits>
 8008726:	2101      	movs	r1, #1
 8008728:	9b01      	ldr	r3, [sp, #4]
 800872a:	6121      	str	r1, [r4, #16]
 800872c:	6163      	str	r3, [r4, #20]
 800872e:	3020      	adds	r0, #32
 8008730:	e7e5      	b.n	80086fe <__d2b+0x62>
 8008732:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008736:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800873a:	6038      	str	r0, [r7, #0]
 800873c:	6918      	ldr	r0, [r3, #16]
 800873e:	f7ff fcb9 	bl	80080b4 <__hi0bits>
 8008742:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008746:	6031      	str	r1, [r6, #0]
 8008748:	e7e1      	b.n	800870e <__d2b+0x72>
 800874a:	bf00      	nop
 800874c:	08009d2c 	.word	0x08009d2c
 8008750:	08009dbc 	.word	0x08009dbc

08008754 <__ratio>:
 8008754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008758:	4688      	mov	r8, r1
 800875a:	4669      	mov	r1, sp
 800875c:	4681      	mov	r9, r0
 800875e:	f7ff ff49 	bl	80085f4 <__b2d>
 8008762:	460f      	mov	r7, r1
 8008764:	4604      	mov	r4, r0
 8008766:	460d      	mov	r5, r1
 8008768:	4640      	mov	r0, r8
 800876a:	a901      	add	r1, sp, #4
 800876c:	f7ff ff42 	bl	80085f4 <__b2d>
 8008770:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008774:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008778:	468b      	mov	fp, r1
 800877a:	eba3 0c02 	sub.w	ip, r3, r2
 800877e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008782:	1a9b      	subs	r3, r3, r2
 8008784:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008788:	2b00      	cmp	r3, #0
 800878a:	bfd5      	itete	le
 800878c:	460a      	movle	r2, r1
 800878e:	462a      	movgt	r2, r5
 8008790:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008794:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008798:	bfd8      	it	le
 800879a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800879e:	465b      	mov	r3, fp
 80087a0:	4602      	mov	r2, r0
 80087a2:	4639      	mov	r1, r7
 80087a4:	4620      	mov	r0, r4
 80087a6:	f7f7 ffc1 	bl	800072c <__aeabi_ddiv>
 80087aa:	b003      	add	sp, #12
 80087ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087b0 <__copybits>:
 80087b0:	3901      	subs	r1, #1
 80087b2:	b570      	push	{r4, r5, r6, lr}
 80087b4:	1149      	asrs	r1, r1, #5
 80087b6:	6914      	ldr	r4, [r2, #16]
 80087b8:	3101      	adds	r1, #1
 80087ba:	f102 0314 	add.w	r3, r2, #20
 80087be:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80087c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80087c6:	1f05      	subs	r5, r0, #4
 80087c8:	42a3      	cmp	r3, r4
 80087ca:	d30c      	bcc.n	80087e6 <__copybits+0x36>
 80087cc:	1aa3      	subs	r3, r4, r2
 80087ce:	3b11      	subs	r3, #17
 80087d0:	f023 0303 	bic.w	r3, r3, #3
 80087d4:	3211      	adds	r2, #17
 80087d6:	42a2      	cmp	r2, r4
 80087d8:	bf88      	it	hi
 80087da:	2300      	movhi	r3, #0
 80087dc:	4418      	add	r0, r3
 80087de:	2300      	movs	r3, #0
 80087e0:	4288      	cmp	r0, r1
 80087e2:	d305      	bcc.n	80087f0 <__copybits+0x40>
 80087e4:	bd70      	pop	{r4, r5, r6, pc}
 80087e6:	f853 6b04 	ldr.w	r6, [r3], #4
 80087ea:	f845 6f04 	str.w	r6, [r5, #4]!
 80087ee:	e7eb      	b.n	80087c8 <__copybits+0x18>
 80087f0:	f840 3b04 	str.w	r3, [r0], #4
 80087f4:	e7f4      	b.n	80087e0 <__copybits+0x30>

080087f6 <__any_on>:
 80087f6:	f100 0214 	add.w	r2, r0, #20
 80087fa:	6900      	ldr	r0, [r0, #16]
 80087fc:	114b      	asrs	r3, r1, #5
 80087fe:	4298      	cmp	r0, r3
 8008800:	b510      	push	{r4, lr}
 8008802:	db11      	blt.n	8008828 <__any_on+0x32>
 8008804:	dd0a      	ble.n	800881c <__any_on+0x26>
 8008806:	f011 011f 	ands.w	r1, r1, #31
 800880a:	d007      	beq.n	800881c <__any_on+0x26>
 800880c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008810:	fa24 f001 	lsr.w	r0, r4, r1
 8008814:	fa00 f101 	lsl.w	r1, r0, r1
 8008818:	428c      	cmp	r4, r1
 800881a:	d10b      	bne.n	8008834 <__any_on+0x3e>
 800881c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008820:	4293      	cmp	r3, r2
 8008822:	d803      	bhi.n	800882c <__any_on+0x36>
 8008824:	2000      	movs	r0, #0
 8008826:	bd10      	pop	{r4, pc}
 8008828:	4603      	mov	r3, r0
 800882a:	e7f7      	b.n	800881c <__any_on+0x26>
 800882c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008830:	2900      	cmp	r1, #0
 8008832:	d0f5      	beq.n	8008820 <__any_on+0x2a>
 8008834:	2001      	movs	r0, #1
 8008836:	e7f6      	b.n	8008826 <__any_on+0x30>

08008838 <_calloc_r>:
 8008838:	b538      	push	{r3, r4, r5, lr}
 800883a:	fb02 f501 	mul.w	r5, r2, r1
 800883e:	4629      	mov	r1, r5
 8008840:	f000 f854 	bl	80088ec <_malloc_r>
 8008844:	4604      	mov	r4, r0
 8008846:	b118      	cbz	r0, 8008850 <_calloc_r+0x18>
 8008848:	462a      	mov	r2, r5
 800884a:	2100      	movs	r1, #0
 800884c:	f7fc fbea 	bl	8005024 <memset>
 8008850:	4620      	mov	r0, r4
 8008852:	bd38      	pop	{r3, r4, r5, pc}

08008854 <_free_r>:
 8008854:	b538      	push	{r3, r4, r5, lr}
 8008856:	4605      	mov	r5, r0
 8008858:	2900      	cmp	r1, #0
 800885a:	d043      	beq.n	80088e4 <_free_r+0x90>
 800885c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008860:	1f0c      	subs	r4, r1, #4
 8008862:	2b00      	cmp	r3, #0
 8008864:	bfb8      	it	lt
 8008866:	18e4      	addlt	r4, r4, r3
 8008868:	f000 fa76 	bl	8008d58 <__malloc_lock>
 800886c:	4a1e      	ldr	r2, [pc, #120]	; (80088e8 <_free_r+0x94>)
 800886e:	6813      	ldr	r3, [r2, #0]
 8008870:	4610      	mov	r0, r2
 8008872:	b933      	cbnz	r3, 8008882 <_free_r+0x2e>
 8008874:	6063      	str	r3, [r4, #4]
 8008876:	6014      	str	r4, [r2, #0]
 8008878:	4628      	mov	r0, r5
 800887a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800887e:	f000 ba71 	b.w	8008d64 <__malloc_unlock>
 8008882:	42a3      	cmp	r3, r4
 8008884:	d90a      	bls.n	800889c <_free_r+0x48>
 8008886:	6821      	ldr	r1, [r4, #0]
 8008888:	1862      	adds	r2, r4, r1
 800888a:	4293      	cmp	r3, r2
 800888c:	bf01      	itttt	eq
 800888e:	681a      	ldreq	r2, [r3, #0]
 8008890:	685b      	ldreq	r3, [r3, #4]
 8008892:	1852      	addeq	r2, r2, r1
 8008894:	6022      	streq	r2, [r4, #0]
 8008896:	6063      	str	r3, [r4, #4]
 8008898:	6004      	str	r4, [r0, #0]
 800889a:	e7ed      	b.n	8008878 <_free_r+0x24>
 800889c:	461a      	mov	r2, r3
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	b10b      	cbz	r3, 80088a6 <_free_r+0x52>
 80088a2:	42a3      	cmp	r3, r4
 80088a4:	d9fa      	bls.n	800889c <_free_r+0x48>
 80088a6:	6811      	ldr	r1, [r2, #0]
 80088a8:	1850      	adds	r0, r2, r1
 80088aa:	42a0      	cmp	r0, r4
 80088ac:	d10b      	bne.n	80088c6 <_free_r+0x72>
 80088ae:	6820      	ldr	r0, [r4, #0]
 80088b0:	4401      	add	r1, r0
 80088b2:	1850      	adds	r0, r2, r1
 80088b4:	4283      	cmp	r3, r0
 80088b6:	6011      	str	r1, [r2, #0]
 80088b8:	d1de      	bne.n	8008878 <_free_r+0x24>
 80088ba:	6818      	ldr	r0, [r3, #0]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	4401      	add	r1, r0
 80088c0:	6011      	str	r1, [r2, #0]
 80088c2:	6053      	str	r3, [r2, #4]
 80088c4:	e7d8      	b.n	8008878 <_free_r+0x24>
 80088c6:	d902      	bls.n	80088ce <_free_r+0x7a>
 80088c8:	230c      	movs	r3, #12
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	e7d4      	b.n	8008878 <_free_r+0x24>
 80088ce:	6820      	ldr	r0, [r4, #0]
 80088d0:	1821      	adds	r1, r4, r0
 80088d2:	428b      	cmp	r3, r1
 80088d4:	bf01      	itttt	eq
 80088d6:	6819      	ldreq	r1, [r3, #0]
 80088d8:	685b      	ldreq	r3, [r3, #4]
 80088da:	1809      	addeq	r1, r1, r0
 80088dc:	6021      	streq	r1, [r4, #0]
 80088de:	6063      	str	r3, [r4, #4]
 80088e0:	6054      	str	r4, [r2, #4]
 80088e2:	e7c9      	b.n	8008878 <_free_r+0x24>
 80088e4:	bd38      	pop	{r3, r4, r5, pc}
 80088e6:	bf00      	nop
 80088e8:	2000068c 	.word	0x2000068c

080088ec <_malloc_r>:
 80088ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ee:	1ccd      	adds	r5, r1, #3
 80088f0:	f025 0503 	bic.w	r5, r5, #3
 80088f4:	3508      	adds	r5, #8
 80088f6:	2d0c      	cmp	r5, #12
 80088f8:	bf38      	it	cc
 80088fa:	250c      	movcc	r5, #12
 80088fc:	2d00      	cmp	r5, #0
 80088fe:	4606      	mov	r6, r0
 8008900:	db01      	blt.n	8008906 <_malloc_r+0x1a>
 8008902:	42a9      	cmp	r1, r5
 8008904:	d903      	bls.n	800890e <_malloc_r+0x22>
 8008906:	230c      	movs	r3, #12
 8008908:	6033      	str	r3, [r6, #0]
 800890a:	2000      	movs	r0, #0
 800890c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800890e:	f000 fa23 	bl	8008d58 <__malloc_lock>
 8008912:	4921      	ldr	r1, [pc, #132]	; (8008998 <_malloc_r+0xac>)
 8008914:	680a      	ldr	r2, [r1, #0]
 8008916:	4614      	mov	r4, r2
 8008918:	b99c      	cbnz	r4, 8008942 <_malloc_r+0x56>
 800891a:	4f20      	ldr	r7, [pc, #128]	; (800899c <_malloc_r+0xb0>)
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	b923      	cbnz	r3, 800892a <_malloc_r+0x3e>
 8008920:	4621      	mov	r1, r4
 8008922:	4630      	mov	r0, r6
 8008924:	f000 f99e 	bl	8008c64 <_sbrk_r>
 8008928:	6038      	str	r0, [r7, #0]
 800892a:	4629      	mov	r1, r5
 800892c:	4630      	mov	r0, r6
 800892e:	f000 f999 	bl	8008c64 <_sbrk_r>
 8008932:	1c43      	adds	r3, r0, #1
 8008934:	d123      	bne.n	800897e <_malloc_r+0x92>
 8008936:	230c      	movs	r3, #12
 8008938:	4630      	mov	r0, r6
 800893a:	6033      	str	r3, [r6, #0]
 800893c:	f000 fa12 	bl	8008d64 <__malloc_unlock>
 8008940:	e7e3      	b.n	800890a <_malloc_r+0x1e>
 8008942:	6823      	ldr	r3, [r4, #0]
 8008944:	1b5b      	subs	r3, r3, r5
 8008946:	d417      	bmi.n	8008978 <_malloc_r+0x8c>
 8008948:	2b0b      	cmp	r3, #11
 800894a:	d903      	bls.n	8008954 <_malloc_r+0x68>
 800894c:	6023      	str	r3, [r4, #0]
 800894e:	441c      	add	r4, r3
 8008950:	6025      	str	r5, [r4, #0]
 8008952:	e004      	b.n	800895e <_malloc_r+0x72>
 8008954:	6863      	ldr	r3, [r4, #4]
 8008956:	42a2      	cmp	r2, r4
 8008958:	bf0c      	ite	eq
 800895a:	600b      	streq	r3, [r1, #0]
 800895c:	6053      	strne	r3, [r2, #4]
 800895e:	4630      	mov	r0, r6
 8008960:	f000 fa00 	bl	8008d64 <__malloc_unlock>
 8008964:	f104 000b 	add.w	r0, r4, #11
 8008968:	1d23      	adds	r3, r4, #4
 800896a:	f020 0007 	bic.w	r0, r0, #7
 800896e:	1ac2      	subs	r2, r0, r3
 8008970:	d0cc      	beq.n	800890c <_malloc_r+0x20>
 8008972:	1a1b      	subs	r3, r3, r0
 8008974:	50a3      	str	r3, [r4, r2]
 8008976:	e7c9      	b.n	800890c <_malloc_r+0x20>
 8008978:	4622      	mov	r2, r4
 800897a:	6864      	ldr	r4, [r4, #4]
 800897c:	e7cc      	b.n	8008918 <_malloc_r+0x2c>
 800897e:	1cc4      	adds	r4, r0, #3
 8008980:	f024 0403 	bic.w	r4, r4, #3
 8008984:	42a0      	cmp	r0, r4
 8008986:	d0e3      	beq.n	8008950 <_malloc_r+0x64>
 8008988:	1a21      	subs	r1, r4, r0
 800898a:	4630      	mov	r0, r6
 800898c:	f000 f96a 	bl	8008c64 <_sbrk_r>
 8008990:	3001      	adds	r0, #1
 8008992:	d1dd      	bne.n	8008950 <_malloc_r+0x64>
 8008994:	e7cf      	b.n	8008936 <_malloc_r+0x4a>
 8008996:	bf00      	nop
 8008998:	2000068c 	.word	0x2000068c
 800899c:	20000690 	.word	0x20000690

080089a0 <__ssputs_r>:
 80089a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a4:	688e      	ldr	r6, [r1, #8]
 80089a6:	4682      	mov	sl, r0
 80089a8:	429e      	cmp	r6, r3
 80089aa:	460c      	mov	r4, r1
 80089ac:	4690      	mov	r8, r2
 80089ae:	461f      	mov	r7, r3
 80089b0:	d838      	bhi.n	8008a24 <__ssputs_r+0x84>
 80089b2:	898a      	ldrh	r2, [r1, #12]
 80089b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80089b8:	d032      	beq.n	8008a20 <__ssputs_r+0x80>
 80089ba:	6825      	ldr	r5, [r4, #0]
 80089bc:	6909      	ldr	r1, [r1, #16]
 80089be:	3301      	adds	r3, #1
 80089c0:	eba5 0901 	sub.w	r9, r5, r1
 80089c4:	6965      	ldr	r5, [r4, #20]
 80089c6:	444b      	add	r3, r9
 80089c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80089d0:	106d      	asrs	r5, r5, #1
 80089d2:	429d      	cmp	r5, r3
 80089d4:	bf38      	it	cc
 80089d6:	461d      	movcc	r5, r3
 80089d8:	0553      	lsls	r3, r2, #21
 80089da:	d531      	bpl.n	8008a40 <__ssputs_r+0xa0>
 80089dc:	4629      	mov	r1, r5
 80089de:	f7ff ff85 	bl	80088ec <_malloc_r>
 80089e2:	4606      	mov	r6, r0
 80089e4:	b950      	cbnz	r0, 80089fc <__ssputs_r+0x5c>
 80089e6:	230c      	movs	r3, #12
 80089e8:	f04f 30ff 	mov.w	r0, #4294967295
 80089ec:	f8ca 3000 	str.w	r3, [sl]
 80089f0:	89a3      	ldrh	r3, [r4, #12]
 80089f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089f6:	81a3      	strh	r3, [r4, #12]
 80089f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089fc:	464a      	mov	r2, r9
 80089fe:	6921      	ldr	r1, [r4, #16]
 8008a00:	f7fc fb02 	bl	8005008 <memcpy>
 8008a04:	89a3      	ldrh	r3, [r4, #12]
 8008a06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a0e:	81a3      	strh	r3, [r4, #12]
 8008a10:	6126      	str	r6, [r4, #16]
 8008a12:	444e      	add	r6, r9
 8008a14:	6026      	str	r6, [r4, #0]
 8008a16:	463e      	mov	r6, r7
 8008a18:	6165      	str	r5, [r4, #20]
 8008a1a:	eba5 0509 	sub.w	r5, r5, r9
 8008a1e:	60a5      	str	r5, [r4, #8]
 8008a20:	42be      	cmp	r6, r7
 8008a22:	d900      	bls.n	8008a26 <__ssputs_r+0x86>
 8008a24:	463e      	mov	r6, r7
 8008a26:	4632      	mov	r2, r6
 8008a28:	4641      	mov	r1, r8
 8008a2a:	6820      	ldr	r0, [r4, #0]
 8008a2c:	f000 f97a 	bl	8008d24 <memmove>
 8008a30:	68a3      	ldr	r3, [r4, #8]
 8008a32:	6822      	ldr	r2, [r4, #0]
 8008a34:	1b9b      	subs	r3, r3, r6
 8008a36:	4432      	add	r2, r6
 8008a38:	2000      	movs	r0, #0
 8008a3a:	60a3      	str	r3, [r4, #8]
 8008a3c:	6022      	str	r2, [r4, #0]
 8008a3e:	e7db      	b.n	80089f8 <__ssputs_r+0x58>
 8008a40:	462a      	mov	r2, r5
 8008a42:	f000 f995 	bl	8008d70 <_realloc_r>
 8008a46:	4606      	mov	r6, r0
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	d1e1      	bne.n	8008a10 <__ssputs_r+0x70>
 8008a4c:	4650      	mov	r0, sl
 8008a4e:	6921      	ldr	r1, [r4, #16]
 8008a50:	f7ff ff00 	bl	8008854 <_free_r>
 8008a54:	e7c7      	b.n	80089e6 <__ssputs_r+0x46>
	...

08008a58 <_svfiprintf_r>:
 8008a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a5c:	4698      	mov	r8, r3
 8008a5e:	898b      	ldrh	r3, [r1, #12]
 8008a60:	4607      	mov	r7, r0
 8008a62:	061b      	lsls	r3, r3, #24
 8008a64:	460d      	mov	r5, r1
 8008a66:	4614      	mov	r4, r2
 8008a68:	b09d      	sub	sp, #116	; 0x74
 8008a6a:	d50e      	bpl.n	8008a8a <_svfiprintf_r+0x32>
 8008a6c:	690b      	ldr	r3, [r1, #16]
 8008a6e:	b963      	cbnz	r3, 8008a8a <_svfiprintf_r+0x32>
 8008a70:	2140      	movs	r1, #64	; 0x40
 8008a72:	f7ff ff3b 	bl	80088ec <_malloc_r>
 8008a76:	6028      	str	r0, [r5, #0]
 8008a78:	6128      	str	r0, [r5, #16]
 8008a7a:	b920      	cbnz	r0, 8008a86 <_svfiprintf_r+0x2e>
 8008a7c:	230c      	movs	r3, #12
 8008a7e:	603b      	str	r3, [r7, #0]
 8008a80:	f04f 30ff 	mov.w	r0, #4294967295
 8008a84:	e0d1      	b.n	8008c2a <_svfiprintf_r+0x1d2>
 8008a86:	2340      	movs	r3, #64	; 0x40
 8008a88:	616b      	str	r3, [r5, #20]
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	9309      	str	r3, [sp, #36]	; 0x24
 8008a8e:	2320      	movs	r3, #32
 8008a90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a94:	2330      	movs	r3, #48	; 0x30
 8008a96:	f04f 0901 	mov.w	r9, #1
 8008a9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a9e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008c44 <_svfiprintf_r+0x1ec>
 8008aa2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008aa6:	4623      	mov	r3, r4
 8008aa8:	469a      	mov	sl, r3
 8008aaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008aae:	b10a      	cbz	r2, 8008ab4 <_svfiprintf_r+0x5c>
 8008ab0:	2a25      	cmp	r2, #37	; 0x25
 8008ab2:	d1f9      	bne.n	8008aa8 <_svfiprintf_r+0x50>
 8008ab4:	ebba 0b04 	subs.w	fp, sl, r4
 8008ab8:	d00b      	beq.n	8008ad2 <_svfiprintf_r+0x7a>
 8008aba:	465b      	mov	r3, fp
 8008abc:	4622      	mov	r2, r4
 8008abe:	4629      	mov	r1, r5
 8008ac0:	4638      	mov	r0, r7
 8008ac2:	f7ff ff6d 	bl	80089a0 <__ssputs_r>
 8008ac6:	3001      	adds	r0, #1
 8008ac8:	f000 80aa 	beq.w	8008c20 <_svfiprintf_r+0x1c8>
 8008acc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ace:	445a      	add	r2, fp
 8008ad0:	9209      	str	r2, [sp, #36]	; 0x24
 8008ad2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f000 80a2 	beq.w	8008c20 <_svfiprintf_r+0x1c8>
 8008adc:	2300      	movs	r3, #0
 8008ade:	f04f 32ff 	mov.w	r2, #4294967295
 8008ae2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ae6:	f10a 0a01 	add.w	sl, sl, #1
 8008aea:	9304      	str	r3, [sp, #16]
 8008aec:	9307      	str	r3, [sp, #28]
 8008aee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008af2:	931a      	str	r3, [sp, #104]	; 0x68
 8008af4:	4654      	mov	r4, sl
 8008af6:	2205      	movs	r2, #5
 8008af8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008afc:	4851      	ldr	r0, [pc, #324]	; (8008c44 <_svfiprintf_r+0x1ec>)
 8008afe:	f7ff f9d5 	bl	8007eac <memchr>
 8008b02:	9a04      	ldr	r2, [sp, #16]
 8008b04:	b9d8      	cbnz	r0, 8008b3e <_svfiprintf_r+0xe6>
 8008b06:	06d0      	lsls	r0, r2, #27
 8008b08:	bf44      	itt	mi
 8008b0a:	2320      	movmi	r3, #32
 8008b0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b10:	0711      	lsls	r1, r2, #28
 8008b12:	bf44      	itt	mi
 8008b14:	232b      	movmi	r3, #43	; 0x2b
 8008b16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b1a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b1e:	2b2a      	cmp	r3, #42	; 0x2a
 8008b20:	d015      	beq.n	8008b4e <_svfiprintf_r+0xf6>
 8008b22:	4654      	mov	r4, sl
 8008b24:	2000      	movs	r0, #0
 8008b26:	f04f 0c0a 	mov.w	ip, #10
 8008b2a:	9a07      	ldr	r2, [sp, #28]
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b32:	3b30      	subs	r3, #48	; 0x30
 8008b34:	2b09      	cmp	r3, #9
 8008b36:	d94e      	bls.n	8008bd6 <_svfiprintf_r+0x17e>
 8008b38:	b1b0      	cbz	r0, 8008b68 <_svfiprintf_r+0x110>
 8008b3a:	9207      	str	r2, [sp, #28]
 8008b3c:	e014      	b.n	8008b68 <_svfiprintf_r+0x110>
 8008b3e:	eba0 0308 	sub.w	r3, r0, r8
 8008b42:	fa09 f303 	lsl.w	r3, r9, r3
 8008b46:	4313      	orrs	r3, r2
 8008b48:	46a2      	mov	sl, r4
 8008b4a:	9304      	str	r3, [sp, #16]
 8008b4c:	e7d2      	b.n	8008af4 <_svfiprintf_r+0x9c>
 8008b4e:	9b03      	ldr	r3, [sp, #12]
 8008b50:	1d19      	adds	r1, r3, #4
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	9103      	str	r1, [sp, #12]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	bfbb      	ittet	lt
 8008b5a:	425b      	neglt	r3, r3
 8008b5c:	f042 0202 	orrlt.w	r2, r2, #2
 8008b60:	9307      	strge	r3, [sp, #28]
 8008b62:	9307      	strlt	r3, [sp, #28]
 8008b64:	bfb8      	it	lt
 8008b66:	9204      	strlt	r2, [sp, #16]
 8008b68:	7823      	ldrb	r3, [r4, #0]
 8008b6a:	2b2e      	cmp	r3, #46	; 0x2e
 8008b6c:	d10c      	bne.n	8008b88 <_svfiprintf_r+0x130>
 8008b6e:	7863      	ldrb	r3, [r4, #1]
 8008b70:	2b2a      	cmp	r3, #42	; 0x2a
 8008b72:	d135      	bne.n	8008be0 <_svfiprintf_r+0x188>
 8008b74:	9b03      	ldr	r3, [sp, #12]
 8008b76:	3402      	adds	r4, #2
 8008b78:	1d1a      	adds	r2, r3, #4
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	9203      	str	r2, [sp, #12]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	bfb8      	it	lt
 8008b82:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b86:	9305      	str	r3, [sp, #20]
 8008b88:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008c54 <_svfiprintf_r+0x1fc>
 8008b8c:	2203      	movs	r2, #3
 8008b8e:	4650      	mov	r0, sl
 8008b90:	7821      	ldrb	r1, [r4, #0]
 8008b92:	f7ff f98b 	bl	8007eac <memchr>
 8008b96:	b140      	cbz	r0, 8008baa <_svfiprintf_r+0x152>
 8008b98:	2340      	movs	r3, #64	; 0x40
 8008b9a:	eba0 000a 	sub.w	r0, r0, sl
 8008b9e:	fa03 f000 	lsl.w	r0, r3, r0
 8008ba2:	9b04      	ldr	r3, [sp, #16]
 8008ba4:	3401      	adds	r4, #1
 8008ba6:	4303      	orrs	r3, r0
 8008ba8:	9304      	str	r3, [sp, #16]
 8008baa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bae:	2206      	movs	r2, #6
 8008bb0:	4825      	ldr	r0, [pc, #148]	; (8008c48 <_svfiprintf_r+0x1f0>)
 8008bb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bb6:	f7ff f979 	bl	8007eac <memchr>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	d038      	beq.n	8008c30 <_svfiprintf_r+0x1d8>
 8008bbe:	4b23      	ldr	r3, [pc, #140]	; (8008c4c <_svfiprintf_r+0x1f4>)
 8008bc0:	bb1b      	cbnz	r3, 8008c0a <_svfiprintf_r+0x1b2>
 8008bc2:	9b03      	ldr	r3, [sp, #12]
 8008bc4:	3307      	adds	r3, #7
 8008bc6:	f023 0307 	bic.w	r3, r3, #7
 8008bca:	3308      	adds	r3, #8
 8008bcc:	9303      	str	r3, [sp, #12]
 8008bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bd0:	4433      	add	r3, r6
 8008bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8008bd4:	e767      	b.n	8008aa6 <_svfiprintf_r+0x4e>
 8008bd6:	460c      	mov	r4, r1
 8008bd8:	2001      	movs	r0, #1
 8008bda:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bde:	e7a5      	b.n	8008b2c <_svfiprintf_r+0xd4>
 8008be0:	2300      	movs	r3, #0
 8008be2:	f04f 0c0a 	mov.w	ip, #10
 8008be6:	4619      	mov	r1, r3
 8008be8:	3401      	adds	r4, #1
 8008bea:	9305      	str	r3, [sp, #20]
 8008bec:	4620      	mov	r0, r4
 8008bee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bf2:	3a30      	subs	r2, #48	; 0x30
 8008bf4:	2a09      	cmp	r2, #9
 8008bf6:	d903      	bls.n	8008c00 <_svfiprintf_r+0x1a8>
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d0c5      	beq.n	8008b88 <_svfiprintf_r+0x130>
 8008bfc:	9105      	str	r1, [sp, #20]
 8008bfe:	e7c3      	b.n	8008b88 <_svfiprintf_r+0x130>
 8008c00:	4604      	mov	r4, r0
 8008c02:	2301      	movs	r3, #1
 8008c04:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c08:	e7f0      	b.n	8008bec <_svfiprintf_r+0x194>
 8008c0a:	ab03      	add	r3, sp, #12
 8008c0c:	9300      	str	r3, [sp, #0]
 8008c0e:	462a      	mov	r2, r5
 8008c10:	4638      	mov	r0, r7
 8008c12:	4b0f      	ldr	r3, [pc, #60]	; (8008c50 <_svfiprintf_r+0x1f8>)
 8008c14:	a904      	add	r1, sp, #16
 8008c16:	f7fc faab 	bl	8005170 <_printf_float>
 8008c1a:	1c42      	adds	r2, r0, #1
 8008c1c:	4606      	mov	r6, r0
 8008c1e:	d1d6      	bne.n	8008bce <_svfiprintf_r+0x176>
 8008c20:	89ab      	ldrh	r3, [r5, #12]
 8008c22:	065b      	lsls	r3, r3, #25
 8008c24:	f53f af2c 	bmi.w	8008a80 <_svfiprintf_r+0x28>
 8008c28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c2a:	b01d      	add	sp, #116	; 0x74
 8008c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c30:	ab03      	add	r3, sp, #12
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	462a      	mov	r2, r5
 8008c36:	4638      	mov	r0, r7
 8008c38:	4b05      	ldr	r3, [pc, #20]	; (8008c50 <_svfiprintf_r+0x1f8>)
 8008c3a:	a904      	add	r1, sp, #16
 8008c3c:	f7fc fd34 	bl	80056a8 <_printf_i>
 8008c40:	e7eb      	b.n	8008c1a <_svfiprintf_r+0x1c2>
 8008c42:	bf00      	nop
 8008c44:	08009f1c 	.word	0x08009f1c
 8008c48:	08009f26 	.word	0x08009f26
 8008c4c:	08005171 	.word	0x08005171
 8008c50:	080089a1 	.word	0x080089a1
 8008c54:	08009f22 	.word	0x08009f22

08008c58 <nan>:
 8008c58:	2000      	movs	r0, #0
 8008c5a:	4901      	ldr	r1, [pc, #4]	; (8008c60 <nan+0x8>)
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	7ff80000 	.word	0x7ff80000

08008c64 <_sbrk_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	2300      	movs	r3, #0
 8008c68:	4d05      	ldr	r5, [pc, #20]	; (8008c80 <_sbrk_r+0x1c>)
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	4608      	mov	r0, r1
 8008c6e:	602b      	str	r3, [r5, #0]
 8008c70:	f7f8 ff8c 	bl	8001b8c <_sbrk>
 8008c74:	1c43      	adds	r3, r0, #1
 8008c76:	d102      	bne.n	8008c7e <_sbrk_r+0x1a>
 8008c78:	682b      	ldr	r3, [r5, #0]
 8008c7a:	b103      	cbz	r3, 8008c7e <_sbrk_r+0x1a>
 8008c7c:	6023      	str	r3, [r4, #0]
 8008c7e:	bd38      	pop	{r3, r4, r5, pc}
 8008c80:	200007d8 	.word	0x200007d8

08008c84 <strncmp>:
 8008c84:	b510      	push	{r4, lr}
 8008c86:	b16a      	cbz	r2, 8008ca4 <strncmp+0x20>
 8008c88:	3901      	subs	r1, #1
 8008c8a:	1884      	adds	r4, r0, r2
 8008c8c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008c90:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d103      	bne.n	8008ca0 <strncmp+0x1c>
 8008c98:	42a0      	cmp	r0, r4
 8008c9a:	d001      	beq.n	8008ca0 <strncmp+0x1c>
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d1f5      	bne.n	8008c8c <strncmp+0x8>
 8008ca0:	1a98      	subs	r0, r3, r2
 8008ca2:	bd10      	pop	{r4, pc}
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	e7fc      	b.n	8008ca2 <strncmp+0x1e>

08008ca8 <__ascii_wctomb>:
 8008ca8:	4603      	mov	r3, r0
 8008caa:	4608      	mov	r0, r1
 8008cac:	b141      	cbz	r1, 8008cc0 <__ascii_wctomb+0x18>
 8008cae:	2aff      	cmp	r2, #255	; 0xff
 8008cb0:	d904      	bls.n	8008cbc <__ascii_wctomb+0x14>
 8008cb2:	228a      	movs	r2, #138	; 0x8a
 8008cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb8:	601a      	str	r2, [r3, #0]
 8008cba:	4770      	bx	lr
 8008cbc:	2001      	movs	r0, #1
 8008cbe:	700a      	strb	r2, [r1, #0]
 8008cc0:	4770      	bx	lr
	...

08008cc4 <__assert_func>:
 8008cc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008cc6:	4614      	mov	r4, r2
 8008cc8:	461a      	mov	r2, r3
 8008cca:	4b09      	ldr	r3, [pc, #36]	; (8008cf0 <__assert_func+0x2c>)
 8008ccc:	4605      	mov	r5, r0
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	68d8      	ldr	r0, [r3, #12]
 8008cd2:	b14c      	cbz	r4, 8008ce8 <__assert_func+0x24>
 8008cd4:	4b07      	ldr	r3, [pc, #28]	; (8008cf4 <__assert_func+0x30>)
 8008cd6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008cda:	9100      	str	r1, [sp, #0]
 8008cdc:	462b      	mov	r3, r5
 8008cde:	4906      	ldr	r1, [pc, #24]	; (8008cf8 <__assert_func+0x34>)
 8008ce0:	f000 f80e 	bl	8008d00 <fiprintf>
 8008ce4:	f000 fa82 	bl	80091ec <abort>
 8008ce8:	4b04      	ldr	r3, [pc, #16]	; (8008cfc <__assert_func+0x38>)
 8008cea:	461c      	mov	r4, r3
 8008cec:	e7f3      	b.n	8008cd6 <__assert_func+0x12>
 8008cee:	bf00      	nop
 8008cf0:	20000020 	.word	0x20000020
 8008cf4:	08009f2d 	.word	0x08009f2d
 8008cf8:	08009f3a 	.word	0x08009f3a
 8008cfc:	08009f68 	.word	0x08009f68

08008d00 <fiprintf>:
 8008d00:	b40e      	push	{r1, r2, r3}
 8008d02:	b503      	push	{r0, r1, lr}
 8008d04:	4601      	mov	r1, r0
 8008d06:	ab03      	add	r3, sp, #12
 8008d08:	4805      	ldr	r0, [pc, #20]	; (8008d20 <fiprintf+0x20>)
 8008d0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d0e:	6800      	ldr	r0, [r0, #0]
 8008d10:	9301      	str	r3, [sp, #4]
 8008d12:	f000 f87b 	bl	8008e0c <_vfiprintf_r>
 8008d16:	b002      	add	sp, #8
 8008d18:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d1c:	b003      	add	sp, #12
 8008d1e:	4770      	bx	lr
 8008d20:	20000020 	.word	0x20000020

08008d24 <memmove>:
 8008d24:	4288      	cmp	r0, r1
 8008d26:	b510      	push	{r4, lr}
 8008d28:	eb01 0402 	add.w	r4, r1, r2
 8008d2c:	d902      	bls.n	8008d34 <memmove+0x10>
 8008d2e:	4284      	cmp	r4, r0
 8008d30:	4623      	mov	r3, r4
 8008d32:	d807      	bhi.n	8008d44 <memmove+0x20>
 8008d34:	1e43      	subs	r3, r0, #1
 8008d36:	42a1      	cmp	r1, r4
 8008d38:	d008      	beq.n	8008d4c <memmove+0x28>
 8008d3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d42:	e7f8      	b.n	8008d36 <memmove+0x12>
 8008d44:	4601      	mov	r1, r0
 8008d46:	4402      	add	r2, r0
 8008d48:	428a      	cmp	r2, r1
 8008d4a:	d100      	bne.n	8008d4e <memmove+0x2a>
 8008d4c:	bd10      	pop	{r4, pc}
 8008d4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d56:	e7f7      	b.n	8008d48 <memmove+0x24>

08008d58 <__malloc_lock>:
 8008d58:	4801      	ldr	r0, [pc, #4]	; (8008d60 <__malloc_lock+0x8>)
 8008d5a:	f000 bc07 	b.w	800956c <__retarget_lock_acquire_recursive>
 8008d5e:	bf00      	nop
 8008d60:	200007e0 	.word	0x200007e0

08008d64 <__malloc_unlock>:
 8008d64:	4801      	ldr	r0, [pc, #4]	; (8008d6c <__malloc_unlock+0x8>)
 8008d66:	f000 bc02 	b.w	800956e <__retarget_lock_release_recursive>
 8008d6a:	bf00      	nop
 8008d6c:	200007e0 	.word	0x200007e0

08008d70 <_realloc_r>:
 8008d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d72:	4607      	mov	r7, r0
 8008d74:	4614      	mov	r4, r2
 8008d76:	460e      	mov	r6, r1
 8008d78:	b921      	cbnz	r1, 8008d84 <_realloc_r+0x14>
 8008d7a:	4611      	mov	r1, r2
 8008d7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008d80:	f7ff bdb4 	b.w	80088ec <_malloc_r>
 8008d84:	b922      	cbnz	r2, 8008d90 <_realloc_r+0x20>
 8008d86:	f7ff fd65 	bl	8008854 <_free_r>
 8008d8a:	4625      	mov	r5, r4
 8008d8c:	4628      	mov	r0, r5
 8008d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d90:	f000 fc52 	bl	8009638 <_malloc_usable_size_r>
 8008d94:	42a0      	cmp	r0, r4
 8008d96:	d20f      	bcs.n	8008db8 <_realloc_r+0x48>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4638      	mov	r0, r7
 8008d9c:	f7ff fda6 	bl	80088ec <_malloc_r>
 8008da0:	4605      	mov	r5, r0
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d0f2      	beq.n	8008d8c <_realloc_r+0x1c>
 8008da6:	4631      	mov	r1, r6
 8008da8:	4622      	mov	r2, r4
 8008daa:	f7fc f92d 	bl	8005008 <memcpy>
 8008dae:	4631      	mov	r1, r6
 8008db0:	4638      	mov	r0, r7
 8008db2:	f7ff fd4f 	bl	8008854 <_free_r>
 8008db6:	e7e9      	b.n	8008d8c <_realloc_r+0x1c>
 8008db8:	4635      	mov	r5, r6
 8008dba:	e7e7      	b.n	8008d8c <_realloc_r+0x1c>

08008dbc <__sfputc_r>:
 8008dbc:	6893      	ldr	r3, [r2, #8]
 8008dbe:	b410      	push	{r4}
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	6093      	str	r3, [r2, #8]
 8008dc6:	da07      	bge.n	8008dd8 <__sfputc_r+0x1c>
 8008dc8:	6994      	ldr	r4, [r2, #24]
 8008dca:	42a3      	cmp	r3, r4
 8008dcc:	db01      	blt.n	8008dd2 <__sfputc_r+0x16>
 8008dce:	290a      	cmp	r1, #10
 8008dd0:	d102      	bne.n	8008dd8 <__sfputc_r+0x1c>
 8008dd2:	bc10      	pop	{r4}
 8008dd4:	f000 b94a 	b.w	800906c <__swbuf_r>
 8008dd8:	6813      	ldr	r3, [r2, #0]
 8008dda:	1c58      	adds	r0, r3, #1
 8008ddc:	6010      	str	r0, [r2, #0]
 8008dde:	7019      	strb	r1, [r3, #0]
 8008de0:	4608      	mov	r0, r1
 8008de2:	bc10      	pop	{r4}
 8008de4:	4770      	bx	lr

08008de6 <__sfputs_r>:
 8008de6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008de8:	4606      	mov	r6, r0
 8008dea:	460f      	mov	r7, r1
 8008dec:	4614      	mov	r4, r2
 8008dee:	18d5      	adds	r5, r2, r3
 8008df0:	42ac      	cmp	r4, r5
 8008df2:	d101      	bne.n	8008df8 <__sfputs_r+0x12>
 8008df4:	2000      	movs	r0, #0
 8008df6:	e007      	b.n	8008e08 <__sfputs_r+0x22>
 8008df8:	463a      	mov	r2, r7
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e00:	f7ff ffdc 	bl	8008dbc <__sfputc_r>
 8008e04:	1c43      	adds	r3, r0, #1
 8008e06:	d1f3      	bne.n	8008df0 <__sfputs_r+0xa>
 8008e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e0c <_vfiprintf_r>:
 8008e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e10:	460d      	mov	r5, r1
 8008e12:	4614      	mov	r4, r2
 8008e14:	4698      	mov	r8, r3
 8008e16:	4606      	mov	r6, r0
 8008e18:	b09d      	sub	sp, #116	; 0x74
 8008e1a:	b118      	cbz	r0, 8008e24 <_vfiprintf_r+0x18>
 8008e1c:	6983      	ldr	r3, [r0, #24]
 8008e1e:	b90b      	cbnz	r3, 8008e24 <_vfiprintf_r+0x18>
 8008e20:	f000 fb06 	bl	8009430 <__sinit>
 8008e24:	4b89      	ldr	r3, [pc, #548]	; (800904c <_vfiprintf_r+0x240>)
 8008e26:	429d      	cmp	r5, r3
 8008e28:	d11b      	bne.n	8008e62 <_vfiprintf_r+0x56>
 8008e2a:	6875      	ldr	r5, [r6, #4]
 8008e2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e2e:	07d9      	lsls	r1, r3, #31
 8008e30:	d405      	bmi.n	8008e3e <_vfiprintf_r+0x32>
 8008e32:	89ab      	ldrh	r3, [r5, #12]
 8008e34:	059a      	lsls	r2, r3, #22
 8008e36:	d402      	bmi.n	8008e3e <_vfiprintf_r+0x32>
 8008e38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e3a:	f000 fb97 	bl	800956c <__retarget_lock_acquire_recursive>
 8008e3e:	89ab      	ldrh	r3, [r5, #12]
 8008e40:	071b      	lsls	r3, r3, #28
 8008e42:	d501      	bpl.n	8008e48 <_vfiprintf_r+0x3c>
 8008e44:	692b      	ldr	r3, [r5, #16]
 8008e46:	b9eb      	cbnz	r3, 8008e84 <_vfiprintf_r+0x78>
 8008e48:	4629      	mov	r1, r5
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	f000 f960 	bl	8009110 <__swsetup_r>
 8008e50:	b1c0      	cbz	r0, 8008e84 <_vfiprintf_r+0x78>
 8008e52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e54:	07dc      	lsls	r4, r3, #31
 8008e56:	d50e      	bpl.n	8008e76 <_vfiprintf_r+0x6a>
 8008e58:	f04f 30ff 	mov.w	r0, #4294967295
 8008e5c:	b01d      	add	sp, #116	; 0x74
 8008e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e62:	4b7b      	ldr	r3, [pc, #492]	; (8009050 <_vfiprintf_r+0x244>)
 8008e64:	429d      	cmp	r5, r3
 8008e66:	d101      	bne.n	8008e6c <_vfiprintf_r+0x60>
 8008e68:	68b5      	ldr	r5, [r6, #8]
 8008e6a:	e7df      	b.n	8008e2c <_vfiprintf_r+0x20>
 8008e6c:	4b79      	ldr	r3, [pc, #484]	; (8009054 <_vfiprintf_r+0x248>)
 8008e6e:	429d      	cmp	r5, r3
 8008e70:	bf08      	it	eq
 8008e72:	68f5      	ldreq	r5, [r6, #12]
 8008e74:	e7da      	b.n	8008e2c <_vfiprintf_r+0x20>
 8008e76:	89ab      	ldrh	r3, [r5, #12]
 8008e78:	0598      	lsls	r0, r3, #22
 8008e7a:	d4ed      	bmi.n	8008e58 <_vfiprintf_r+0x4c>
 8008e7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e7e:	f000 fb76 	bl	800956e <__retarget_lock_release_recursive>
 8008e82:	e7e9      	b.n	8008e58 <_vfiprintf_r+0x4c>
 8008e84:	2300      	movs	r3, #0
 8008e86:	9309      	str	r3, [sp, #36]	; 0x24
 8008e88:	2320      	movs	r3, #32
 8008e8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e8e:	2330      	movs	r3, #48	; 0x30
 8008e90:	f04f 0901 	mov.w	r9, #1
 8008e94:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e98:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009058 <_vfiprintf_r+0x24c>
 8008e9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ea0:	4623      	mov	r3, r4
 8008ea2:	469a      	mov	sl, r3
 8008ea4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ea8:	b10a      	cbz	r2, 8008eae <_vfiprintf_r+0xa2>
 8008eaa:	2a25      	cmp	r2, #37	; 0x25
 8008eac:	d1f9      	bne.n	8008ea2 <_vfiprintf_r+0x96>
 8008eae:	ebba 0b04 	subs.w	fp, sl, r4
 8008eb2:	d00b      	beq.n	8008ecc <_vfiprintf_r+0xc0>
 8008eb4:	465b      	mov	r3, fp
 8008eb6:	4622      	mov	r2, r4
 8008eb8:	4629      	mov	r1, r5
 8008eba:	4630      	mov	r0, r6
 8008ebc:	f7ff ff93 	bl	8008de6 <__sfputs_r>
 8008ec0:	3001      	adds	r0, #1
 8008ec2:	f000 80aa 	beq.w	800901a <_vfiprintf_r+0x20e>
 8008ec6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ec8:	445a      	add	r2, fp
 8008eca:	9209      	str	r2, [sp, #36]	; 0x24
 8008ecc:	f89a 3000 	ldrb.w	r3, [sl]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f000 80a2 	beq.w	800901a <_vfiprintf_r+0x20e>
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8008edc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ee0:	f10a 0a01 	add.w	sl, sl, #1
 8008ee4:	9304      	str	r3, [sp, #16]
 8008ee6:	9307      	str	r3, [sp, #28]
 8008ee8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008eec:	931a      	str	r3, [sp, #104]	; 0x68
 8008eee:	4654      	mov	r4, sl
 8008ef0:	2205      	movs	r2, #5
 8008ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ef6:	4858      	ldr	r0, [pc, #352]	; (8009058 <_vfiprintf_r+0x24c>)
 8008ef8:	f7fe ffd8 	bl	8007eac <memchr>
 8008efc:	9a04      	ldr	r2, [sp, #16]
 8008efe:	b9d8      	cbnz	r0, 8008f38 <_vfiprintf_r+0x12c>
 8008f00:	06d1      	lsls	r1, r2, #27
 8008f02:	bf44      	itt	mi
 8008f04:	2320      	movmi	r3, #32
 8008f06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f0a:	0713      	lsls	r3, r2, #28
 8008f0c:	bf44      	itt	mi
 8008f0e:	232b      	movmi	r3, #43	; 0x2b
 8008f10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f14:	f89a 3000 	ldrb.w	r3, [sl]
 8008f18:	2b2a      	cmp	r3, #42	; 0x2a
 8008f1a:	d015      	beq.n	8008f48 <_vfiprintf_r+0x13c>
 8008f1c:	4654      	mov	r4, sl
 8008f1e:	2000      	movs	r0, #0
 8008f20:	f04f 0c0a 	mov.w	ip, #10
 8008f24:	9a07      	ldr	r2, [sp, #28]
 8008f26:	4621      	mov	r1, r4
 8008f28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f2c:	3b30      	subs	r3, #48	; 0x30
 8008f2e:	2b09      	cmp	r3, #9
 8008f30:	d94e      	bls.n	8008fd0 <_vfiprintf_r+0x1c4>
 8008f32:	b1b0      	cbz	r0, 8008f62 <_vfiprintf_r+0x156>
 8008f34:	9207      	str	r2, [sp, #28]
 8008f36:	e014      	b.n	8008f62 <_vfiprintf_r+0x156>
 8008f38:	eba0 0308 	sub.w	r3, r0, r8
 8008f3c:	fa09 f303 	lsl.w	r3, r9, r3
 8008f40:	4313      	orrs	r3, r2
 8008f42:	46a2      	mov	sl, r4
 8008f44:	9304      	str	r3, [sp, #16]
 8008f46:	e7d2      	b.n	8008eee <_vfiprintf_r+0xe2>
 8008f48:	9b03      	ldr	r3, [sp, #12]
 8008f4a:	1d19      	adds	r1, r3, #4
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	9103      	str	r1, [sp, #12]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	bfbb      	ittet	lt
 8008f54:	425b      	neglt	r3, r3
 8008f56:	f042 0202 	orrlt.w	r2, r2, #2
 8008f5a:	9307      	strge	r3, [sp, #28]
 8008f5c:	9307      	strlt	r3, [sp, #28]
 8008f5e:	bfb8      	it	lt
 8008f60:	9204      	strlt	r2, [sp, #16]
 8008f62:	7823      	ldrb	r3, [r4, #0]
 8008f64:	2b2e      	cmp	r3, #46	; 0x2e
 8008f66:	d10c      	bne.n	8008f82 <_vfiprintf_r+0x176>
 8008f68:	7863      	ldrb	r3, [r4, #1]
 8008f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8008f6c:	d135      	bne.n	8008fda <_vfiprintf_r+0x1ce>
 8008f6e:	9b03      	ldr	r3, [sp, #12]
 8008f70:	3402      	adds	r4, #2
 8008f72:	1d1a      	adds	r2, r3, #4
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	9203      	str	r2, [sp, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	bfb8      	it	lt
 8008f7c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f80:	9305      	str	r3, [sp, #20]
 8008f82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009068 <_vfiprintf_r+0x25c>
 8008f86:	2203      	movs	r2, #3
 8008f88:	4650      	mov	r0, sl
 8008f8a:	7821      	ldrb	r1, [r4, #0]
 8008f8c:	f7fe ff8e 	bl	8007eac <memchr>
 8008f90:	b140      	cbz	r0, 8008fa4 <_vfiprintf_r+0x198>
 8008f92:	2340      	movs	r3, #64	; 0x40
 8008f94:	eba0 000a 	sub.w	r0, r0, sl
 8008f98:	fa03 f000 	lsl.w	r0, r3, r0
 8008f9c:	9b04      	ldr	r3, [sp, #16]
 8008f9e:	3401      	adds	r4, #1
 8008fa0:	4303      	orrs	r3, r0
 8008fa2:	9304      	str	r3, [sp, #16]
 8008fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fa8:	2206      	movs	r2, #6
 8008faa:	482c      	ldr	r0, [pc, #176]	; (800905c <_vfiprintf_r+0x250>)
 8008fac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fb0:	f7fe ff7c 	bl	8007eac <memchr>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d03f      	beq.n	8009038 <_vfiprintf_r+0x22c>
 8008fb8:	4b29      	ldr	r3, [pc, #164]	; (8009060 <_vfiprintf_r+0x254>)
 8008fba:	bb1b      	cbnz	r3, 8009004 <_vfiprintf_r+0x1f8>
 8008fbc:	9b03      	ldr	r3, [sp, #12]
 8008fbe:	3307      	adds	r3, #7
 8008fc0:	f023 0307 	bic.w	r3, r3, #7
 8008fc4:	3308      	adds	r3, #8
 8008fc6:	9303      	str	r3, [sp, #12]
 8008fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fca:	443b      	add	r3, r7
 8008fcc:	9309      	str	r3, [sp, #36]	; 0x24
 8008fce:	e767      	b.n	8008ea0 <_vfiprintf_r+0x94>
 8008fd0:	460c      	mov	r4, r1
 8008fd2:	2001      	movs	r0, #1
 8008fd4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fd8:	e7a5      	b.n	8008f26 <_vfiprintf_r+0x11a>
 8008fda:	2300      	movs	r3, #0
 8008fdc:	f04f 0c0a 	mov.w	ip, #10
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	3401      	adds	r4, #1
 8008fe4:	9305      	str	r3, [sp, #20]
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fec:	3a30      	subs	r2, #48	; 0x30
 8008fee:	2a09      	cmp	r2, #9
 8008ff0:	d903      	bls.n	8008ffa <_vfiprintf_r+0x1ee>
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d0c5      	beq.n	8008f82 <_vfiprintf_r+0x176>
 8008ff6:	9105      	str	r1, [sp, #20]
 8008ff8:	e7c3      	b.n	8008f82 <_vfiprintf_r+0x176>
 8008ffa:	4604      	mov	r4, r0
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	fb0c 2101 	mla	r1, ip, r1, r2
 8009002:	e7f0      	b.n	8008fe6 <_vfiprintf_r+0x1da>
 8009004:	ab03      	add	r3, sp, #12
 8009006:	9300      	str	r3, [sp, #0]
 8009008:	462a      	mov	r2, r5
 800900a:	4630      	mov	r0, r6
 800900c:	4b15      	ldr	r3, [pc, #84]	; (8009064 <_vfiprintf_r+0x258>)
 800900e:	a904      	add	r1, sp, #16
 8009010:	f7fc f8ae 	bl	8005170 <_printf_float>
 8009014:	4607      	mov	r7, r0
 8009016:	1c78      	adds	r0, r7, #1
 8009018:	d1d6      	bne.n	8008fc8 <_vfiprintf_r+0x1bc>
 800901a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800901c:	07d9      	lsls	r1, r3, #31
 800901e:	d405      	bmi.n	800902c <_vfiprintf_r+0x220>
 8009020:	89ab      	ldrh	r3, [r5, #12]
 8009022:	059a      	lsls	r2, r3, #22
 8009024:	d402      	bmi.n	800902c <_vfiprintf_r+0x220>
 8009026:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009028:	f000 faa1 	bl	800956e <__retarget_lock_release_recursive>
 800902c:	89ab      	ldrh	r3, [r5, #12]
 800902e:	065b      	lsls	r3, r3, #25
 8009030:	f53f af12 	bmi.w	8008e58 <_vfiprintf_r+0x4c>
 8009034:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009036:	e711      	b.n	8008e5c <_vfiprintf_r+0x50>
 8009038:	ab03      	add	r3, sp, #12
 800903a:	9300      	str	r3, [sp, #0]
 800903c:	462a      	mov	r2, r5
 800903e:	4630      	mov	r0, r6
 8009040:	4b08      	ldr	r3, [pc, #32]	; (8009064 <_vfiprintf_r+0x258>)
 8009042:	a904      	add	r1, sp, #16
 8009044:	f7fc fb30 	bl	80056a8 <_printf_i>
 8009048:	e7e4      	b.n	8009014 <_vfiprintf_r+0x208>
 800904a:	bf00      	nop
 800904c:	08009f8c 	.word	0x08009f8c
 8009050:	08009fac 	.word	0x08009fac
 8009054:	08009f6c 	.word	0x08009f6c
 8009058:	08009f1c 	.word	0x08009f1c
 800905c:	08009f26 	.word	0x08009f26
 8009060:	08005171 	.word	0x08005171
 8009064:	08008de7 	.word	0x08008de7
 8009068:	08009f22 	.word	0x08009f22

0800906c <__swbuf_r>:
 800906c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800906e:	460e      	mov	r6, r1
 8009070:	4614      	mov	r4, r2
 8009072:	4605      	mov	r5, r0
 8009074:	b118      	cbz	r0, 800907e <__swbuf_r+0x12>
 8009076:	6983      	ldr	r3, [r0, #24]
 8009078:	b90b      	cbnz	r3, 800907e <__swbuf_r+0x12>
 800907a:	f000 f9d9 	bl	8009430 <__sinit>
 800907e:	4b21      	ldr	r3, [pc, #132]	; (8009104 <__swbuf_r+0x98>)
 8009080:	429c      	cmp	r4, r3
 8009082:	d12b      	bne.n	80090dc <__swbuf_r+0x70>
 8009084:	686c      	ldr	r4, [r5, #4]
 8009086:	69a3      	ldr	r3, [r4, #24]
 8009088:	60a3      	str	r3, [r4, #8]
 800908a:	89a3      	ldrh	r3, [r4, #12]
 800908c:	071a      	lsls	r2, r3, #28
 800908e:	d52f      	bpl.n	80090f0 <__swbuf_r+0x84>
 8009090:	6923      	ldr	r3, [r4, #16]
 8009092:	b36b      	cbz	r3, 80090f0 <__swbuf_r+0x84>
 8009094:	6923      	ldr	r3, [r4, #16]
 8009096:	6820      	ldr	r0, [r4, #0]
 8009098:	b2f6      	uxtb	r6, r6
 800909a:	1ac0      	subs	r0, r0, r3
 800909c:	6963      	ldr	r3, [r4, #20]
 800909e:	4637      	mov	r7, r6
 80090a0:	4283      	cmp	r3, r0
 80090a2:	dc04      	bgt.n	80090ae <__swbuf_r+0x42>
 80090a4:	4621      	mov	r1, r4
 80090a6:	4628      	mov	r0, r5
 80090a8:	f000 f92e 	bl	8009308 <_fflush_r>
 80090ac:	bb30      	cbnz	r0, 80090fc <__swbuf_r+0x90>
 80090ae:	68a3      	ldr	r3, [r4, #8]
 80090b0:	3001      	adds	r0, #1
 80090b2:	3b01      	subs	r3, #1
 80090b4:	60a3      	str	r3, [r4, #8]
 80090b6:	6823      	ldr	r3, [r4, #0]
 80090b8:	1c5a      	adds	r2, r3, #1
 80090ba:	6022      	str	r2, [r4, #0]
 80090bc:	701e      	strb	r6, [r3, #0]
 80090be:	6963      	ldr	r3, [r4, #20]
 80090c0:	4283      	cmp	r3, r0
 80090c2:	d004      	beq.n	80090ce <__swbuf_r+0x62>
 80090c4:	89a3      	ldrh	r3, [r4, #12]
 80090c6:	07db      	lsls	r3, r3, #31
 80090c8:	d506      	bpl.n	80090d8 <__swbuf_r+0x6c>
 80090ca:	2e0a      	cmp	r6, #10
 80090cc:	d104      	bne.n	80090d8 <__swbuf_r+0x6c>
 80090ce:	4621      	mov	r1, r4
 80090d0:	4628      	mov	r0, r5
 80090d2:	f000 f919 	bl	8009308 <_fflush_r>
 80090d6:	b988      	cbnz	r0, 80090fc <__swbuf_r+0x90>
 80090d8:	4638      	mov	r0, r7
 80090da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090dc:	4b0a      	ldr	r3, [pc, #40]	; (8009108 <__swbuf_r+0x9c>)
 80090de:	429c      	cmp	r4, r3
 80090e0:	d101      	bne.n	80090e6 <__swbuf_r+0x7a>
 80090e2:	68ac      	ldr	r4, [r5, #8]
 80090e4:	e7cf      	b.n	8009086 <__swbuf_r+0x1a>
 80090e6:	4b09      	ldr	r3, [pc, #36]	; (800910c <__swbuf_r+0xa0>)
 80090e8:	429c      	cmp	r4, r3
 80090ea:	bf08      	it	eq
 80090ec:	68ec      	ldreq	r4, [r5, #12]
 80090ee:	e7ca      	b.n	8009086 <__swbuf_r+0x1a>
 80090f0:	4621      	mov	r1, r4
 80090f2:	4628      	mov	r0, r5
 80090f4:	f000 f80c 	bl	8009110 <__swsetup_r>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	d0cb      	beq.n	8009094 <__swbuf_r+0x28>
 80090fc:	f04f 37ff 	mov.w	r7, #4294967295
 8009100:	e7ea      	b.n	80090d8 <__swbuf_r+0x6c>
 8009102:	bf00      	nop
 8009104:	08009f8c 	.word	0x08009f8c
 8009108:	08009fac 	.word	0x08009fac
 800910c:	08009f6c 	.word	0x08009f6c

08009110 <__swsetup_r>:
 8009110:	4b32      	ldr	r3, [pc, #200]	; (80091dc <__swsetup_r+0xcc>)
 8009112:	b570      	push	{r4, r5, r6, lr}
 8009114:	681d      	ldr	r5, [r3, #0]
 8009116:	4606      	mov	r6, r0
 8009118:	460c      	mov	r4, r1
 800911a:	b125      	cbz	r5, 8009126 <__swsetup_r+0x16>
 800911c:	69ab      	ldr	r3, [r5, #24]
 800911e:	b913      	cbnz	r3, 8009126 <__swsetup_r+0x16>
 8009120:	4628      	mov	r0, r5
 8009122:	f000 f985 	bl	8009430 <__sinit>
 8009126:	4b2e      	ldr	r3, [pc, #184]	; (80091e0 <__swsetup_r+0xd0>)
 8009128:	429c      	cmp	r4, r3
 800912a:	d10f      	bne.n	800914c <__swsetup_r+0x3c>
 800912c:	686c      	ldr	r4, [r5, #4]
 800912e:	89a3      	ldrh	r3, [r4, #12]
 8009130:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009134:	0719      	lsls	r1, r3, #28
 8009136:	d42c      	bmi.n	8009192 <__swsetup_r+0x82>
 8009138:	06dd      	lsls	r5, r3, #27
 800913a:	d411      	bmi.n	8009160 <__swsetup_r+0x50>
 800913c:	2309      	movs	r3, #9
 800913e:	6033      	str	r3, [r6, #0]
 8009140:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009144:	f04f 30ff 	mov.w	r0, #4294967295
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	e03e      	b.n	80091ca <__swsetup_r+0xba>
 800914c:	4b25      	ldr	r3, [pc, #148]	; (80091e4 <__swsetup_r+0xd4>)
 800914e:	429c      	cmp	r4, r3
 8009150:	d101      	bne.n	8009156 <__swsetup_r+0x46>
 8009152:	68ac      	ldr	r4, [r5, #8]
 8009154:	e7eb      	b.n	800912e <__swsetup_r+0x1e>
 8009156:	4b24      	ldr	r3, [pc, #144]	; (80091e8 <__swsetup_r+0xd8>)
 8009158:	429c      	cmp	r4, r3
 800915a:	bf08      	it	eq
 800915c:	68ec      	ldreq	r4, [r5, #12]
 800915e:	e7e6      	b.n	800912e <__swsetup_r+0x1e>
 8009160:	0758      	lsls	r0, r3, #29
 8009162:	d512      	bpl.n	800918a <__swsetup_r+0x7a>
 8009164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009166:	b141      	cbz	r1, 800917a <__swsetup_r+0x6a>
 8009168:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800916c:	4299      	cmp	r1, r3
 800916e:	d002      	beq.n	8009176 <__swsetup_r+0x66>
 8009170:	4630      	mov	r0, r6
 8009172:	f7ff fb6f 	bl	8008854 <_free_r>
 8009176:	2300      	movs	r3, #0
 8009178:	6363      	str	r3, [r4, #52]	; 0x34
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009180:	81a3      	strh	r3, [r4, #12]
 8009182:	2300      	movs	r3, #0
 8009184:	6063      	str	r3, [r4, #4]
 8009186:	6923      	ldr	r3, [r4, #16]
 8009188:	6023      	str	r3, [r4, #0]
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	f043 0308 	orr.w	r3, r3, #8
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	6923      	ldr	r3, [r4, #16]
 8009194:	b94b      	cbnz	r3, 80091aa <__swsetup_r+0x9a>
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800919c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091a0:	d003      	beq.n	80091aa <__swsetup_r+0x9a>
 80091a2:	4621      	mov	r1, r4
 80091a4:	4630      	mov	r0, r6
 80091a6:	f000 fa07 	bl	80095b8 <__smakebuf_r>
 80091aa:	89a0      	ldrh	r0, [r4, #12]
 80091ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091b0:	f010 0301 	ands.w	r3, r0, #1
 80091b4:	d00a      	beq.n	80091cc <__swsetup_r+0xbc>
 80091b6:	2300      	movs	r3, #0
 80091b8:	60a3      	str	r3, [r4, #8]
 80091ba:	6963      	ldr	r3, [r4, #20]
 80091bc:	425b      	negs	r3, r3
 80091be:	61a3      	str	r3, [r4, #24]
 80091c0:	6923      	ldr	r3, [r4, #16]
 80091c2:	b943      	cbnz	r3, 80091d6 <__swsetup_r+0xc6>
 80091c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80091c8:	d1ba      	bne.n	8009140 <__swsetup_r+0x30>
 80091ca:	bd70      	pop	{r4, r5, r6, pc}
 80091cc:	0781      	lsls	r1, r0, #30
 80091ce:	bf58      	it	pl
 80091d0:	6963      	ldrpl	r3, [r4, #20]
 80091d2:	60a3      	str	r3, [r4, #8]
 80091d4:	e7f4      	b.n	80091c0 <__swsetup_r+0xb0>
 80091d6:	2000      	movs	r0, #0
 80091d8:	e7f7      	b.n	80091ca <__swsetup_r+0xba>
 80091da:	bf00      	nop
 80091dc:	20000020 	.word	0x20000020
 80091e0:	08009f8c 	.word	0x08009f8c
 80091e4:	08009fac 	.word	0x08009fac
 80091e8:	08009f6c 	.word	0x08009f6c

080091ec <abort>:
 80091ec:	2006      	movs	r0, #6
 80091ee:	b508      	push	{r3, lr}
 80091f0:	f000 fa52 	bl	8009698 <raise>
 80091f4:	2001      	movs	r0, #1
 80091f6:	f7f8 fc55 	bl	8001aa4 <_exit>
	...

080091fc <__sflush_r>:
 80091fc:	898a      	ldrh	r2, [r1, #12]
 80091fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009202:	4605      	mov	r5, r0
 8009204:	0710      	lsls	r0, r2, #28
 8009206:	460c      	mov	r4, r1
 8009208:	d458      	bmi.n	80092bc <__sflush_r+0xc0>
 800920a:	684b      	ldr	r3, [r1, #4]
 800920c:	2b00      	cmp	r3, #0
 800920e:	dc05      	bgt.n	800921c <__sflush_r+0x20>
 8009210:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009212:	2b00      	cmp	r3, #0
 8009214:	dc02      	bgt.n	800921c <__sflush_r+0x20>
 8009216:	2000      	movs	r0, #0
 8009218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800921c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800921e:	2e00      	cmp	r6, #0
 8009220:	d0f9      	beq.n	8009216 <__sflush_r+0x1a>
 8009222:	2300      	movs	r3, #0
 8009224:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009228:	682f      	ldr	r7, [r5, #0]
 800922a:	602b      	str	r3, [r5, #0]
 800922c:	d032      	beq.n	8009294 <__sflush_r+0x98>
 800922e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009230:	89a3      	ldrh	r3, [r4, #12]
 8009232:	075a      	lsls	r2, r3, #29
 8009234:	d505      	bpl.n	8009242 <__sflush_r+0x46>
 8009236:	6863      	ldr	r3, [r4, #4]
 8009238:	1ac0      	subs	r0, r0, r3
 800923a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800923c:	b10b      	cbz	r3, 8009242 <__sflush_r+0x46>
 800923e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009240:	1ac0      	subs	r0, r0, r3
 8009242:	2300      	movs	r3, #0
 8009244:	4602      	mov	r2, r0
 8009246:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009248:	4628      	mov	r0, r5
 800924a:	6a21      	ldr	r1, [r4, #32]
 800924c:	47b0      	blx	r6
 800924e:	1c43      	adds	r3, r0, #1
 8009250:	89a3      	ldrh	r3, [r4, #12]
 8009252:	d106      	bne.n	8009262 <__sflush_r+0x66>
 8009254:	6829      	ldr	r1, [r5, #0]
 8009256:	291d      	cmp	r1, #29
 8009258:	d82c      	bhi.n	80092b4 <__sflush_r+0xb8>
 800925a:	4a2a      	ldr	r2, [pc, #168]	; (8009304 <__sflush_r+0x108>)
 800925c:	40ca      	lsrs	r2, r1
 800925e:	07d6      	lsls	r6, r2, #31
 8009260:	d528      	bpl.n	80092b4 <__sflush_r+0xb8>
 8009262:	2200      	movs	r2, #0
 8009264:	6062      	str	r2, [r4, #4]
 8009266:	6922      	ldr	r2, [r4, #16]
 8009268:	04d9      	lsls	r1, r3, #19
 800926a:	6022      	str	r2, [r4, #0]
 800926c:	d504      	bpl.n	8009278 <__sflush_r+0x7c>
 800926e:	1c42      	adds	r2, r0, #1
 8009270:	d101      	bne.n	8009276 <__sflush_r+0x7a>
 8009272:	682b      	ldr	r3, [r5, #0]
 8009274:	b903      	cbnz	r3, 8009278 <__sflush_r+0x7c>
 8009276:	6560      	str	r0, [r4, #84]	; 0x54
 8009278:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800927a:	602f      	str	r7, [r5, #0]
 800927c:	2900      	cmp	r1, #0
 800927e:	d0ca      	beq.n	8009216 <__sflush_r+0x1a>
 8009280:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009284:	4299      	cmp	r1, r3
 8009286:	d002      	beq.n	800928e <__sflush_r+0x92>
 8009288:	4628      	mov	r0, r5
 800928a:	f7ff fae3 	bl	8008854 <_free_r>
 800928e:	2000      	movs	r0, #0
 8009290:	6360      	str	r0, [r4, #52]	; 0x34
 8009292:	e7c1      	b.n	8009218 <__sflush_r+0x1c>
 8009294:	6a21      	ldr	r1, [r4, #32]
 8009296:	2301      	movs	r3, #1
 8009298:	4628      	mov	r0, r5
 800929a:	47b0      	blx	r6
 800929c:	1c41      	adds	r1, r0, #1
 800929e:	d1c7      	bne.n	8009230 <__sflush_r+0x34>
 80092a0:	682b      	ldr	r3, [r5, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d0c4      	beq.n	8009230 <__sflush_r+0x34>
 80092a6:	2b1d      	cmp	r3, #29
 80092a8:	d001      	beq.n	80092ae <__sflush_r+0xb2>
 80092aa:	2b16      	cmp	r3, #22
 80092ac:	d101      	bne.n	80092b2 <__sflush_r+0xb6>
 80092ae:	602f      	str	r7, [r5, #0]
 80092b0:	e7b1      	b.n	8009216 <__sflush_r+0x1a>
 80092b2:	89a3      	ldrh	r3, [r4, #12]
 80092b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092b8:	81a3      	strh	r3, [r4, #12]
 80092ba:	e7ad      	b.n	8009218 <__sflush_r+0x1c>
 80092bc:	690f      	ldr	r7, [r1, #16]
 80092be:	2f00      	cmp	r7, #0
 80092c0:	d0a9      	beq.n	8009216 <__sflush_r+0x1a>
 80092c2:	0793      	lsls	r3, r2, #30
 80092c4:	bf18      	it	ne
 80092c6:	2300      	movne	r3, #0
 80092c8:	680e      	ldr	r6, [r1, #0]
 80092ca:	bf08      	it	eq
 80092cc:	694b      	ldreq	r3, [r1, #20]
 80092ce:	eba6 0807 	sub.w	r8, r6, r7
 80092d2:	600f      	str	r7, [r1, #0]
 80092d4:	608b      	str	r3, [r1, #8]
 80092d6:	f1b8 0f00 	cmp.w	r8, #0
 80092da:	dd9c      	ble.n	8009216 <__sflush_r+0x1a>
 80092dc:	4643      	mov	r3, r8
 80092de:	463a      	mov	r2, r7
 80092e0:	4628      	mov	r0, r5
 80092e2:	6a21      	ldr	r1, [r4, #32]
 80092e4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092e6:	47b0      	blx	r6
 80092e8:	2800      	cmp	r0, #0
 80092ea:	dc06      	bgt.n	80092fa <__sflush_r+0xfe>
 80092ec:	89a3      	ldrh	r3, [r4, #12]
 80092ee:	f04f 30ff 	mov.w	r0, #4294967295
 80092f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092f6:	81a3      	strh	r3, [r4, #12]
 80092f8:	e78e      	b.n	8009218 <__sflush_r+0x1c>
 80092fa:	4407      	add	r7, r0
 80092fc:	eba8 0800 	sub.w	r8, r8, r0
 8009300:	e7e9      	b.n	80092d6 <__sflush_r+0xda>
 8009302:	bf00      	nop
 8009304:	20400001 	.word	0x20400001

08009308 <_fflush_r>:
 8009308:	b538      	push	{r3, r4, r5, lr}
 800930a:	690b      	ldr	r3, [r1, #16]
 800930c:	4605      	mov	r5, r0
 800930e:	460c      	mov	r4, r1
 8009310:	b913      	cbnz	r3, 8009318 <_fflush_r+0x10>
 8009312:	2500      	movs	r5, #0
 8009314:	4628      	mov	r0, r5
 8009316:	bd38      	pop	{r3, r4, r5, pc}
 8009318:	b118      	cbz	r0, 8009322 <_fflush_r+0x1a>
 800931a:	6983      	ldr	r3, [r0, #24]
 800931c:	b90b      	cbnz	r3, 8009322 <_fflush_r+0x1a>
 800931e:	f000 f887 	bl	8009430 <__sinit>
 8009322:	4b14      	ldr	r3, [pc, #80]	; (8009374 <_fflush_r+0x6c>)
 8009324:	429c      	cmp	r4, r3
 8009326:	d11b      	bne.n	8009360 <_fflush_r+0x58>
 8009328:	686c      	ldr	r4, [r5, #4]
 800932a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d0ef      	beq.n	8009312 <_fflush_r+0xa>
 8009332:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009334:	07d0      	lsls	r0, r2, #31
 8009336:	d404      	bmi.n	8009342 <_fflush_r+0x3a>
 8009338:	0599      	lsls	r1, r3, #22
 800933a:	d402      	bmi.n	8009342 <_fflush_r+0x3a>
 800933c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800933e:	f000 f915 	bl	800956c <__retarget_lock_acquire_recursive>
 8009342:	4628      	mov	r0, r5
 8009344:	4621      	mov	r1, r4
 8009346:	f7ff ff59 	bl	80091fc <__sflush_r>
 800934a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800934c:	4605      	mov	r5, r0
 800934e:	07da      	lsls	r2, r3, #31
 8009350:	d4e0      	bmi.n	8009314 <_fflush_r+0xc>
 8009352:	89a3      	ldrh	r3, [r4, #12]
 8009354:	059b      	lsls	r3, r3, #22
 8009356:	d4dd      	bmi.n	8009314 <_fflush_r+0xc>
 8009358:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800935a:	f000 f908 	bl	800956e <__retarget_lock_release_recursive>
 800935e:	e7d9      	b.n	8009314 <_fflush_r+0xc>
 8009360:	4b05      	ldr	r3, [pc, #20]	; (8009378 <_fflush_r+0x70>)
 8009362:	429c      	cmp	r4, r3
 8009364:	d101      	bne.n	800936a <_fflush_r+0x62>
 8009366:	68ac      	ldr	r4, [r5, #8]
 8009368:	e7df      	b.n	800932a <_fflush_r+0x22>
 800936a:	4b04      	ldr	r3, [pc, #16]	; (800937c <_fflush_r+0x74>)
 800936c:	429c      	cmp	r4, r3
 800936e:	bf08      	it	eq
 8009370:	68ec      	ldreq	r4, [r5, #12]
 8009372:	e7da      	b.n	800932a <_fflush_r+0x22>
 8009374:	08009f8c 	.word	0x08009f8c
 8009378:	08009fac 	.word	0x08009fac
 800937c:	08009f6c 	.word	0x08009f6c

08009380 <std>:
 8009380:	2300      	movs	r3, #0
 8009382:	b510      	push	{r4, lr}
 8009384:	4604      	mov	r4, r0
 8009386:	e9c0 3300 	strd	r3, r3, [r0]
 800938a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800938e:	6083      	str	r3, [r0, #8]
 8009390:	8181      	strh	r1, [r0, #12]
 8009392:	6643      	str	r3, [r0, #100]	; 0x64
 8009394:	81c2      	strh	r2, [r0, #14]
 8009396:	6183      	str	r3, [r0, #24]
 8009398:	4619      	mov	r1, r3
 800939a:	2208      	movs	r2, #8
 800939c:	305c      	adds	r0, #92	; 0x5c
 800939e:	f7fb fe41 	bl	8005024 <memset>
 80093a2:	4b05      	ldr	r3, [pc, #20]	; (80093b8 <std+0x38>)
 80093a4:	6224      	str	r4, [r4, #32]
 80093a6:	6263      	str	r3, [r4, #36]	; 0x24
 80093a8:	4b04      	ldr	r3, [pc, #16]	; (80093bc <std+0x3c>)
 80093aa:	62a3      	str	r3, [r4, #40]	; 0x28
 80093ac:	4b04      	ldr	r3, [pc, #16]	; (80093c0 <std+0x40>)
 80093ae:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093b0:	4b04      	ldr	r3, [pc, #16]	; (80093c4 <std+0x44>)
 80093b2:	6323      	str	r3, [r4, #48]	; 0x30
 80093b4:	bd10      	pop	{r4, pc}
 80093b6:	bf00      	nop
 80093b8:	080096d1 	.word	0x080096d1
 80093bc:	080096f3 	.word	0x080096f3
 80093c0:	0800972b 	.word	0x0800972b
 80093c4:	0800974f 	.word	0x0800974f

080093c8 <_cleanup_r>:
 80093c8:	4901      	ldr	r1, [pc, #4]	; (80093d0 <_cleanup_r+0x8>)
 80093ca:	f000 b8af 	b.w	800952c <_fwalk_reent>
 80093ce:	bf00      	nop
 80093d0:	08009309 	.word	0x08009309

080093d4 <__sfmoreglue>:
 80093d4:	b570      	push	{r4, r5, r6, lr}
 80093d6:	2568      	movs	r5, #104	; 0x68
 80093d8:	1e4a      	subs	r2, r1, #1
 80093da:	4355      	muls	r5, r2
 80093dc:	460e      	mov	r6, r1
 80093de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80093e2:	f7ff fa83 	bl	80088ec <_malloc_r>
 80093e6:	4604      	mov	r4, r0
 80093e8:	b140      	cbz	r0, 80093fc <__sfmoreglue+0x28>
 80093ea:	2100      	movs	r1, #0
 80093ec:	e9c0 1600 	strd	r1, r6, [r0]
 80093f0:	300c      	adds	r0, #12
 80093f2:	60a0      	str	r0, [r4, #8]
 80093f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80093f8:	f7fb fe14 	bl	8005024 <memset>
 80093fc:	4620      	mov	r0, r4
 80093fe:	bd70      	pop	{r4, r5, r6, pc}

08009400 <__sfp_lock_acquire>:
 8009400:	4801      	ldr	r0, [pc, #4]	; (8009408 <__sfp_lock_acquire+0x8>)
 8009402:	f000 b8b3 	b.w	800956c <__retarget_lock_acquire_recursive>
 8009406:	bf00      	nop
 8009408:	200007e4 	.word	0x200007e4

0800940c <__sfp_lock_release>:
 800940c:	4801      	ldr	r0, [pc, #4]	; (8009414 <__sfp_lock_release+0x8>)
 800940e:	f000 b8ae 	b.w	800956e <__retarget_lock_release_recursive>
 8009412:	bf00      	nop
 8009414:	200007e4 	.word	0x200007e4

08009418 <__sinit_lock_acquire>:
 8009418:	4801      	ldr	r0, [pc, #4]	; (8009420 <__sinit_lock_acquire+0x8>)
 800941a:	f000 b8a7 	b.w	800956c <__retarget_lock_acquire_recursive>
 800941e:	bf00      	nop
 8009420:	200007df 	.word	0x200007df

08009424 <__sinit_lock_release>:
 8009424:	4801      	ldr	r0, [pc, #4]	; (800942c <__sinit_lock_release+0x8>)
 8009426:	f000 b8a2 	b.w	800956e <__retarget_lock_release_recursive>
 800942a:	bf00      	nop
 800942c:	200007df 	.word	0x200007df

08009430 <__sinit>:
 8009430:	b510      	push	{r4, lr}
 8009432:	4604      	mov	r4, r0
 8009434:	f7ff fff0 	bl	8009418 <__sinit_lock_acquire>
 8009438:	69a3      	ldr	r3, [r4, #24]
 800943a:	b11b      	cbz	r3, 8009444 <__sinit+0x14>
 800943c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009440:	f7ff bff0 	b.w	8009424 <__sinit_lock_release>
 8009444:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009448:	6523      	str	r3, [r4, #80]	; 0x50
 800944a:	4b13      	ldr	r3, [pc, #76]	; (8009498 <__sinit+0x68>)
 800944c:	4a13      	ldr	r2, [pc, #76]	; (800949c <__sinit+0x6c>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	62a2      	str	r2, [r4, #40]	; 0x28
 8009452:	42a3      	cmp	r3, r4
 8009454:	bf08      	it	eq
 8009456:	2301      	moveq	r3, #1
 8009458:	4620      	mov	r0, r4
 800945a:	bf08      	it	eq
 800945c:	61a3      	streq	r3, [r4, #24]
 800945e:	f000 f81f 	bl	80094a0 <__sfp>
 8009462:	6060      	str	r0, [r4, #4]
 8009464:	4620      	mov	r0, r4
 8009466:	f000 f81b 	bl	80094a0 <__sfp>
 800946a:	60a0      	str	r0, [r4, #8]
 800946c:	4620      	mov	r0, r4
 800946e:	f000 f817 	bl	80094a0 <__sfp>
 8009472:	2200      	movs	r2, #0
 8009474:	2104      	movs	r1, #4
 8009476:	60e0      	str	r0, [r4, #12]
 8009478:	6860      	ldr	r0, [r4, #4]
 800947a:	f7ff ff81 	bl	8009380 <std>
 800947e:	2201      	movs	r2, #1
 8009480:	2109      	movs	r1, #9
 8009482:	68a0      	ldr	r0, [r4, #8]
 8009484:	f7ff ff7c 	bl	8009380 <std>
 8009488:	2202      	movs	r2, #2
 800948a:	2112      	movs	r1, #18
 800948c:	68e0      	ldr	r0, [r4, #12]
 800948e:	f7ff ff77 	bl	8009380 <std>
 8009492:	2301      	movs	r3, #1
 8009494:	61a3      	str	r3, [r4, #24]
 8009496:	e7d1      	b.n	800943c <__sinit+0xc>
 8009498:	08009b14 	.word	0x08009b14
 800949c:	080093c9 	.word	0x080093c9

080094a0 <__sfp>:
 80094a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a2:	4607      	mov	r7, r0
 80094a4:	f7ff ffac 	bl	8009400 <__sfp_lock_acquire>
 80094a8:	4b1e      	ldr	r3, [pc, #120]	; (8009524 <__sfp+0x84>)
 80094aa:	681e      	ldr	r6, [r3, #0]
 80094ac:	69b3      	ldr	r3, [r6, #24]
 80094ae:	b913      	cbnz	r3, 80094b6 <__sfp+0x16>
 80094b0:	4630      	mov	r0, r6
 80094b2:	f7ff ffbd 	bl	8009430 <__sinit>
 80094b6:	3648      	adds	r6, #72	; 0x48
 80094b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80094bc:	3b01      	subs	r3, #1
 80094be:	d503      	bpl.n	80094c8 <__sfp+0x28>
 80094c0:	6833      	ldr	r3, [r6, #0]
 80094c2:	b30b      	cbz	r3, 8009508 <__sfp+0x68>
 80094c4:	6836      	ldr	r6, [r6, #0]
 80094c6:	e7f7      	b.n	80094b8 <__sfp+0x18>
 80094c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80094cc:	b9d5      	cbnz	r5, 8009504 <__sfp+0x64>
 80094ce:	4b16      	ldr	r3, [pc, #88]	; (8009528 <__sfp+0x88>)
 80094d0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80094d4:	60e3      	str	r3, [r4, #12]
 80094d6:	6665      	str	r5, [r4, #100]	; 0x64
 80094d8:	f000 f847 	bl	800956a <__retarget_lock_init_recursive>
 80094dc:	f7ff ff96 	bl	800940c <__sfp_lock_release>
 80094e0:	2208      	movs	r2, #8
 80094e2:	4629      	mov	r1, r5
 80094e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80094e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80094ec:	6025      	str	r5, [r4, #0]
 80094ee:	61a5      	str	r5, [r4, #24]
 80094f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80094f4:	f7fb fd96 	bl	8005024 <memset>
 80094f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80094fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009500:	4620      	mov	r0, r4
 8009502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009504:	3468      	adds	r4, #104	; 0x68
 8009506:	e7d9      	b.n	80094bc <__sfp+0x1c>
 8009508:	2104      	movs	r1, #4
 800950a:	4638      	mov	r0, r7
 800950c:	f7ff ff62 	bl	80093d4 <__sfmoreglue>
 8009510:	4604      	mov	r4, r0
 8009512:	6030      	str	r0, [r6, #0]
 8009514:	2800      	cmp	r0, #0
 8009516:	d1d5      	bne.n	80094c4 <__sfp+0x24>
 8009518:	f7ff ff78 	bl	800940c <__sfp_lock_release>
 800951c:	230c      	movs	r3, #12
 800951e:	603b      	str	r3, [r7, #0]
 8009520:	e7ee      	b.n	8009500 <__sfp+0x60>
 8009522:	bf00      	nop
 8009524:	08009b14 	.word	0x08009b14
 8009528:	ffff0001 	.word	0xffff0001

0800952c <_fwalk_reent>:
 800952c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009530:	4606      	mov	r6, r0
 8009532:	4688      	mov	r8, r1
 8009534:	2700      	movs	r7, #0
 8009536:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800953a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800953e:	f1b9 0901 	subs.w	r9, r9, #1
 8009542:	d505      	bpl.n	8009550 <_fwalk_reent+0x24>
 8009544:	6824      	ldr	r4, [r4, #0]
 8009546:	2c00      	cmp	r4, #0
 8009548:	d1f7      	bne.n	800953a <_fwalk_reent+0xe>
 800954a:	4638      	mov	r0, r7
 800954c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009550:	89ab      	ldrh	r3, [r5, #12]
 8009552:	2b01      	cmp	r3, #1
 8009554:	d907      	bls.n	8009566 <_fwalk_reent+0x3a>
 8009556:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800955a:	3301      	adds	r3, #1
 800955c:	d003      	beq.n	8009566 <_fwalk_reent+0x3a>
 800955e:	4629      	mov	r1, r5
 8009560:	4630      	mov	r0, r6
 8009562:	47c0      	blx	r8
 8009564:	4307      	orrs	r7, r0
 8009566:	3568      	adds	r5, #104	; 0x68
 8009568:	e7e9      	b.n	800953e <_fwalk_reent+0x12>

0800956a <__retarget_lock_init_recursive>:
 800956a:	4770      	bx	lr

0800956c <__retarget_lock_acquire_recursive>:
 800956c:	4770      	bx	lr

0800956e <__retarget_lock_release_recursive>:
 800956e:	4770      	bx	lr

08009570 <__swhatbuf_r>:
 8009570:	b570      	push	{r4, r5, r6, lr}
 8009572:	460e      	mov	r6, r1
 8009574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009578:	4614      	mov	r4, r2
 800957a:	2900      	cmp	r1, #0
 800957c:	461d      	mov	r5, r3
 800957e:	b096      	sub	sp, #88	; 0x58
 8009580:	da07      	bge.n	8009592 <__swhatbuf_r+0x22>
 8009582:	2300      	movs	r3, #0
 8009584:	602b      	str	r3, [r5, #0]
 8009586:	89b3      	ldrh	r3, [r6, #12]
 8009588:	061a      	lsls	r2, r3, #24
 800958a:	d410      	bmi.n	80095ae <__swhatbuf_r+0x3e>
 800958c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009590:	e00e      	b.n	80095b0 <__swhatbuf_r+0x40>
 8009592:	466a      	mov	r2, sp
 8009594:	f000 f902 	bl	800979c <_fstat_r>
 8009598:	2800      	cmp	r0, #0
 800959a:	dbf2      	blt.n	8009582 <__swhatbuf_r+0x12>
 800959c:	9a01      	ldr	r2, [sp, #4]
 800959e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095a6:	425a      	negs	r2, r3
 80095a8:	415a      	adcs	r2, r3
 80095aa:	602a      	str	r2, [r5, #0]
 80095ac:	e7ee      	b.n	800958c <__swhatbuf_r+0x1c>
 80095ae:	2340      	movs	r3, #64	; 0x40
 80095b0:	2000      	movs	r0, #0
 80095b2:	6023      	str	r3, [r4, #0]
 80095b4:	b016      	add	sp, #88	; 0x58
 80095b6:	bd70      	pop	{r4, r5, r6, pc}

080095b8 <__smakebuf_r>:
 80095b8:	898b      	ldrh	r3, [r1, #12]
 80095ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095bc:	079d      	lsls	r5, r3, #30
 80095be:	4606      	mov	r6, r0
 80095c0:	460c      	mov	r4, r1
 80095c2:	d507      	bpl.n	80095d4 <__smakebuf_r+0x1c>
 80095c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095c8:	6023      	str	r3, [r4, #0]
 80095ca:	6123      	str	r3, [r4, #16]
 80095cc:	2301      	movs	r3, #1
 80095ce:	6163      	str	r3, [r4, #20]
 80095d0:	b002      	add	sp, #8
 80095d2:	bd70      	pop	{r4, r5, r6, pc}
 80095d4:	466a      	mov	r2, sp
 80095d6:	ab01      	add	r3, sp, #4
 80095d8:	f7ff ffca 	bl	8009570 <__swhatbuf_r>
 80095dc:	9900      	ldr	r1, [sp, #0]
 80095de:	4605      	mov	r5, r0
 80095e0:	4630      	mov	r0, r6
 80095e2:	f7ff f983 	bl	80088ec <_malloc_r>
 80095e6:	b948      	cbnz	r0, 80095fc <__smakebuf_r+0x44>
 80095e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095ec:	059a      	lsls	r2, r3, #22
 80095ee:	d4ef      	bmi.n	80095d0 <__smakebuf_r+0x18>
 80095f0:	f023 0303 	bic.w	r3, r3, #3
 80095f4:	f043 0302 	orr.w	r3, r3, #2
 80095f8:	81a3      	strh	r3, [r4, #12]
 80095fa:	e7e3      	b.n	80095c4 <__smakebuf_r+0xc>
 80095fc:	4b0d      	ldr	r3, [pc, #52]	; (8009634 <__smakebuf_r+0x7c>)
 80095fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8009600:	89a3      	ldrh	r3, [r4, #12]
 8009602:	6020      	str	r0, [r4, #0]
 8009604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009608:	81a3      	strh	r3, [r4, #12]
 800960a:	9b00      	ldr	r3, [sp, #0]
 800960c:	6120      	str	r0, [r4, #16]
 800960e:	6163      	str	r3, [r4, #20]
 8009610:	9b01      	ldr	r3, [sp, #4]
 8009612:	b15b      	cbz	r3, 800962c <__smakebuf_r+0x74>
 8009614:	4630      	mov	r0, r6
 8009616:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800961a:	f000 f8d1 	bl	80097c0 <_isatty_r>
 800961e:	b128      	cbz	r0, 800962c <__smakebuf_r+0x74>
 8009620:	89a3      	ldrh	r3, [r4, #12]
 8009622:	f023 0303 	bic.w	r3, r3, #3
 8009626:	f043 0301 	orr.w	r3, r3, #1
 800962a:	81a3      	strh	r3, [r4, #12]
 800962c:	89a0      	ldrh	r0, [r4, #12]
 800962e:	4305      	orrs	r5, r0
 8009630:	81a5      	strh	r5, [r4, #12]
 8009632:	e7cd      	b.n	80095d0 <__smakebuf_r+0x18>
 8009634:	080093c9 	.word	0x080093c9

08009638 <_malloc_usable_size_r>:
 8009638:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800963c:	1f18      	subs	r0, r3, #4
 800963e:	2b00      	cmp	r3, #0
 8009640:	bfbc      	itt	lt
 8009642:	580b      	ldrlt	r3, [r1, r0]
 8009644:	18c0      	addlt	r0, r0, r3
 8009646:	4770      	bx	lr

08009648 <_raise_r>:
 8009648:	291f      	cmp	r1, #31
 800964a:	b538      	push	{r3, r4, r5, lr}
 800964c:	4604      	mov	r4, r0
 800964e:	460d      	mov	r5, r1
 8009650:	d904      	bls.n	800965c <_raise_r+0x14>
 8009652:	2316      	movs	r3, #22
 8009654:	6003      	str	r3, [r0, #0]
 8009656:	f04f 30ff 	mov.w	r0, #4294967295
 800965a:	bd38      	pop	{r3, r4, r5, pc}
 800965c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800965e:	b112      	cbz	r2, 8009666 <_raise_r+0x1e>
 8009660:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009664:	b94b      	cbnz	r3, 800967a <_raise_r+0x32>
 8009666:	4620      	mov	r0, r4
 8009668:	f000 f830 	bl	80096cc <_getpid_r>
 800966c:	462a      	mov	r2, r5
 800966e:	4601      	mov	r1, r0
 8009670:	4620      	mov	r0, r4
 8009672:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009676:	f000 b817 	b.w	80096a8 <_kill_r>
 800967a:	2b01      	cmp	r3, #1
 800967c:	d00a      	beq.n	8009694 <_raise_r+0x4c>
 800967e:	1c59      	adds	r1, r3, #1
 8009680:	d103      	bne.n	800968a <_raise_r+0x42>
 8009682:	2316      	movs	r3, #22
 8009684:	6003      	str	r3, [r0, #0]
 8009686:	2001      	movs	r0, #1
 8009688:	e7e7      	b.n	800965a <_raise_r+0x12>
 800968a:	2400      	movs	r4, #0
 800968c:	4628      	mov	r0, r5
 800968e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009692:	4798      	blx	r3
 8009694:	2000      	movs	r0, #0
 8009696:	e7e0      	b.n	800965a <_raise_r+0x12>

08009698 <raise>:
 8009698:	4b02      	ldr	r3, [pc, #8]	; (80096a4 <raise+0xc>)
 800969a:	4601      	mov	r1, r0
 800969c:	6818      	ldr	r0, [r3, #0]
 800969e:	f7ff bfd3 	b.w	8009648 <_raise_r>
 80096a2:	bf00      	nop
 80096a4:	20000020 	.word	0x20000020

080096a8 <_kill_r>:
 80096a8:	b538      	push	{r3, r4, r5, lr}
 80096aa:	2300      	movs	r3, #0
 80096ac:	4d06      	ldr	r5, [pc, #24]	; (80096c8 <_kill_r+0x20>)
 80096ae:	4604      	mov	r4, r0
 80096b0:	4608      	mov	r0, r1
 80096b2:	4611      	mov	r1, r2
 80096b4:	602b      	str	r3, [r5, #0]
 80096b6:	f7f8 f9e5 	bl	8001a84 <_kill>
 80096ba:	1c43      	adds	r3, r0, #1
 80096bc:	d102      	bne.n	80096c4 <_kill_r+0x1c>
 80096be:	682b      	ldr	r3, [r5, #0]
 80096c0:	b103      	cbz	r3, 80096c4 <_kill_r+0x1c>
 80096c2:	6023      	str	r3, [r4, #0]
 80096c4:	bd38      	pop	{r3, r4, r5, pc}
 80096c6:	bf00      	nop
 80096c8:	200007d8 	.word	0x200007d8

080096cc <_getpid_r>:
 80096cc:	f7f8 b9d3 	b.w	8001a76 <_getpid>

080096d0 <__sread>:
 80096d0:	b510      	push	{r4, lr}
 80096d2:	460c      	mov	r4, r1
 80096d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096d8:	f000 f894 	bl	8009804 <_read_r>
 80096dc:	2800      	cmp	r0, #0
 80096de:	bfab      	itete	ge
 80096e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80096e2:	89a3      	ldrhlt	r3, [r4, #12]
 80096e4:	181b      	addge	r3, r3, r0
 80096e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80096ea:	bfac      	ite	ge
 80096ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80096ee:	81a3      	strhlt	r3, [r4, #12]
 80096f0:	bd10      	pop	{r4, pc}

080096f2 <__swrite>:
 80096f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096f6:	461f      	mov	r7, r3
 80096f8:	898b      	ldrh	r3, [r1, #12]
 80096fa:	4605      	mov	r5, r0
 80096fc:	05db      	lsls	r3, r3, #23
 80096fe:	460c      	mov	r4, r1
 8009700:	4616      	mov	r6, r2
 8009702:	d505      	bpl.n	8009710 <__swrite+0x1e>
 8009704:	2302      	movs	r3, #2
 8009706:	2200      	movs	r2, #0
 8009708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800970c:	f000 f868 	bl	80097e0 <_lseek_r>
 8009710:	89a3      	ldrh	r3, [r4, #12]
 8009712:	4632      	mov	r2, r6
 8009714:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009718:	81a3      	strh	r3, [r4, #12]
 800971a:	4628      	mov	r0, r5
 800971c:	463b      	mov	r3, r7
 800971e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009722:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009726:	f000 b817 	b.w	8009758 <_write_r>

0800972a <__sseek>:
 800972a:	b510      	push	{r4, lr}
 800972c:	460c      	mov	r4, r1
 800972e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009732:	f000 f855 	bl	80097e0 <_lseek_r>
 8009736:	1c43      	adds	r3, r0, #1
 8009738:	89a3      	ldrh	r3, [r4, #12]
 800973a:	bf15      	itete	ne
 800973c:	6560      	strne	r0, [r4, #84]	; 0x54
 800973e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009742:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009746:	81a3      	strheq	r3, [r4, #12]
 8009748:	bf18      	it	ne
 800974a:	81a3      	strhne	r3, [r4, #12]
 800974c:	bd10      	pop	{r4, pc}

0800974e <__sclose>:
 800974e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009752:	f000 b813 	b.w	800977c <_close_r>
	...

08009758 <_write_r>:
 8009758:	b538      	push	{r3, r4, r5, lr}
 800975a:	4604      	mov	r4, r0
 800975c:	4608      	mov	r0, r1
 800975e:	4611      	mov	r1, r2
 8009760:	2200      	movs	r2, #0
 8009762:	4d05      	ldr	r5, [pc, #20]	; (8009778 <_write_r+0x20>)
 8009764:	602a      	str	r2, [r5, #0]
 8009766:	461a      	mov	r2, r3
 8009768:	f7f8 f9c3 	bl	8001af2 <_write>
 800976c:	1c43      	adds	r3, r0, #1
 800976e:	d102      	bne.n	8009776 <_write_r+0x1e>
 8009770:	682b      	ldr	r3, [r5, #0]
 8009772:	b103      	cbz	r3, 8009776 <_write_r+0x1e>
 8009774:	6023      	str	r3, [r4, #0]
 8009776:	bd38      	pop	{r3, r4, r5, pc}
 8009778:	200007d8 	.word	0x200007d8

0800977c <_close_r>:
 800977c:	b538      	push	{r3, r4, r5, lr}
 800977e:	2300      	movs	r3, #0
 8009780:	4d05      	ldr	r5, [pc, #20]	; (8009798 <_close_r+0x1c>)
 8009782:	4604      	mov	r4, r0
 8009784:	4608      	mov	r0, r1
 8009786:	602b      	str	r3, [r5, #0]
 8009788:	f7f8 f9cf 	bl	8001b2a <_close>
 800978c:	1c43      	adds	r3, r0, #1
 800978e:	d102      	bne.n	8009796 <_close_r+0x1a>
 8009790:	682b      	ldr	r3, [r5, #0]
 8009792:	b103      	cbz	r3, 8009796 <_close_r+0x1a>
 8009794:	6023      	str	r3, [r4, #0]
 8009796:	bd38      	pop	{r3, r4, r5, pc}
 8009798:	200007d8 	.word	0x200007d8

0800979c <_fstat_r>:
 800979c:	b538      	push	{r3, r4, r5, lr}
 800979e:	2300      	movs	r3, #0
 80097a0:	4d06      	ldr	r5, [pc, #24]	; (80097bc <_fstat_r+0x20>)
 80097a2:	4604      	mov	r4, r0
 80097a4:	4608      	mov	r0, r1
 80097a6:	4611      	mov	r1, r2
 80097a8:	602b      	str	r3, [r5, #0]
 80097aa:	f7f8 f9c9 	bl	8001b40 <_fstat>
 80097ae:	1c43      	adds	r3, r0, #1
 80097b0:	d102      	bne.n	80097b8 <_fstat_r+0x1c>
 80097b2:	682b      	ldr	r3, [r5, #0]
 80097b4:	b103      	cbz	r3, 80097b8 <_fstat_r+0x1c>
 80097b6:	6023      	str	r3, [r4, #0]
 80097b8:	bd38      	pop	{r3, r4, r5, pc}
 80097ba:	bf00      	nop
 80097bc:	200007d8 	.word	0x200007d8

080097c0 <_isatty_r>:
 80097c0:	b538      	push	{r3, r4, r5, lr}
 80097c2:	2300      	movs	r3, #0
 80097c4:	4d05      	ldr	r5, [pc, #20]	; (80097dc <_isatty_r+0x1c>)
 80097c6:	4604      	mov	r4, r0
 80097c8:	4608      	mov	r0, r1
 80097ca:	602b      	str	r3, [r5, #0]
 80097cc:	f7f8 f9c7 	bl	8001b5e <_isatty>
 80097d0:	1c43      	adds	r3, r0, #1
 80097d2:	d102      	bne.n	80097da <_isatty_r+0x1a>
 80097d4:	682b      	ldr	r3, [r5, #0]
 80097d6:	b103      	cbz	r3, 80097da <_isatty_r+0x1a>
 80097d8:	6023      	str	r3, [r4, #0]
 80097da:	bd38      	pop	{r3, r4, r5, pc}
 80097dc:	200007d8 	.word	0x200007d8

080097e0 <_lseek_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	4604      	mov	r4, r0
 80097e4:	4608      	mov	r0, r1
 80097e6:	4611      	mov	r1, r2
 80097e8:	2200      	movs	r2, #0
 80097ea:	4d05      	ldr	r5, [pc, #20]	; (8009800 <_lseek_r+0x20>)
 80097ec:	602a      	str	r2, [r5, #0]
 80097ee:	461a      	mov	r2, r3
 80097f0:	f7f8 f9bf 	bl	8001b72 <_lseek>
 80097f4:	1c43      	adds	r3, r0, #1
 80097f6:	d102      	bne.n	80097fe <_lseek_r+0x1e>
 80097f8:	682b      	ldr	r3, [r5, #0]
 80097fa:	b103      	cbz	r3, 80097fe <_lseek_r+0x1e>
 80097fc:	6023      	str	r3, [r4, #0]
 80097fe:	bd38      	pop	{r3, r4, r5, pc}
 8009800:	200007d8 	.word	0x200007d8

08009804 <_read_r>:
 8009804:	b538      	push	{r3, r4, r5, lr}
 8009806:	4604      	mov	r4, r0
 8009808:	4608      	mov	r0, r1
 800980a:	4611      	mov	r1, r2
 800980c:	2200      	movs	r2, #0
 800980e:	4d05      	ldr	r5, [pc, #20]	; (8009824 <_read_r+0x20>)
 8009810:	602a      	str	r2, [r5, #0]
 8009812:	461a      	mov	r2, r3
 8009814:	f7f8 f950 	bl	8001ab8 <_read>
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d102      	bne.n	8009822 <_read_r+0x1e>
 800981c:	682b      	ldr	r3, [r5, #0]
 800981e:	b103      	cbz	r3, 8009822 <_read_r+0x1e>
 8009820:	6023      	str	r3, [r4, #0]
 8009822:	bd38      	pop	{r3, r4, r5, pc}
 8009824:	200007d8 	.word	0x200007d8

08009828 <_init>:
 8009828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800982a:	bf00      	nop
 800982c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800982e:	bc08      	pop	{r3}
 8009830:	469e      	mov	lr, r3
 8009832:	4770      	bx	lr

08009834 <_fini>:
 8009834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009836:	bf00      	nop
 8009838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800983a:	bc08      	pop	{r3}
 800983c:	469e      	mov	lr, r3
 800983e:	4770      	bx	lr
