Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 29 06:38:59 2021
| Host         : Pavel-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file embedded_system_wrapper_timing_summary_routed.rpt -pb embedded_system_wrapper_timing_summary_routed.pb -rpx embedded_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : embedded_system_wrapper
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1601 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.766        0.000                      0                 5153        0.006        0.000                      0                 5153        3.750        0.000                       0                  1897  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
clk_sys                                                            {0.000 41.666}       83.333          12.000          
  clk_out1_embedded_system_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_embedded_system_clk_wiz_1_0                             {0.000 41.666}       83.333          12.000          
embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clk_pin                                                        {0.000 41.660}       83.330          12.000          
  clk_out1_embedded_system_clk_wiz_1_0_1                           {0.000 5.000}        10.000          100.004         
  clkfbout_embedded_system_clk_wiz_1_0_1                           {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_embedded_system_clk_wiz_1_0                                   1.766        0.000                      0                 4860        0.248        0.000                      0                 4860        3.750        0.000                       0                  1603  
  clkfbout_embedded_system_clk_wiz_1_0                                                                                                                                                                              16.667        0.000                       0                     3  
embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.701        0.000                      0                  244        0.134        0.000                      0                  244       15.686        0.000                       0                   249  
embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.826        0.000                      0                   48        0.574        0.000                      0                   48       16.166        0.000                       0                    41  
sys_clk_pin                                                                                                                                                                                                         16.670        0.000                       0                     1  
  clk_out1_embedded_system_clk_wiz_1_0_1                                 1.783        0.000                      0                 4860        0.248        0.000                      0                 4860        3.750        0.000                       0                  1603  
  clkfbout_embedded_system_clk_wiz_1_0_1                                                                                                                                                                            16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_embedded_system_clk_wiz_1_0_1  clk_out1_embedded_system_clk_wiz_1_0          1.766        0.000                      0                 4860        0.006        0.000                      0                 4860  
clk_out1_embedded_system_clk_wiz_1_0    clk_out1_embedded_system_clk_wiz_1_0_1        1.766        0.000                      0                 4860        0.006        0.000                      0                 4860  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.964        0.000                      0                    1       17.492        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embedded_system_clk_wiz_1_0
  To Clock:  clk_out1_embedded_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 2.019ns (28.168%)  route 5.149ns (71.832%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.401     3.984 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          2.226     6.210    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     7.976    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 1.991ns (27.930%)  route 5.138ns (72.070%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.373     3.956 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.215     6.171    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.184    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.991ns (27.999%)  route 5.120ns (72.001%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.171     3.269    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.373     3.642 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=17, routed)          2.512     6.154    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.180    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.888ns (27.429%)  route 4.995ns (72.571%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.540    -0.953    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y73         FDSE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDSE (Prop_fdse_C_Q)         0.419    -0.534 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=64, routed)          1.161     0.627    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Sel_Logic
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.328     0.955 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     0.955    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.308 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.308    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.422    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.536 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.545    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.780 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=19, routed)          1.445     3.225    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][7]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.325     3.550 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.380     5.930    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     7.972    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 1.888ns (27.621%)  route 4.947ns (72.379%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.540    -0.953    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y73         FDSE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDSE (Prop_fdse_C_Q)         0.419    -0.534 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=64, routed)          1.161     0.627    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Sel_Logic
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.328     0.955 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     0.955    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.308 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.308    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.422    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.536 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.545    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.780 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=19, routed)          1.445     3.225    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][7]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.325     3.550 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.332     5.882    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     7.976    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.019ns (29.562%)  route 4.811ns (70.438%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.401     3.984 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          1.888     5.872    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     7.972    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 2.020ns (29.612%)  route 4.802ns (70.388%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.409     3.507    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.402     3.909 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          1.956     5.864    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.769     7.981    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.991ns (28.494%)  route 4.996ns (71.506%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.036     3.134    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X49Y73         LUT3 (Prop_lut3_I1_O)        0.373     3.507 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          2.523     6.030    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.180    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.991ns (28.765%)  route 4.931ns (71.235%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.373     3.956 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.008     5.964    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.494     8.518    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.483     9.001    
                         clock uncertainty           -0.242     8.758    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.192    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.984ns (29.588%)  route 4.722ns (70.412%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.171     3.269    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.366     3.635 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=17, routed)          2.113     5.748    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.494     8.518    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.483     9.001    
                         clock uncertainty           -0.242     8.758    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     7.984    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.984    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  2.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.439%)  route 0.124ns (33.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.558    -0.606    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X14Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.124    -0.333    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.098    -0.235 r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000    -0.235    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate_n_0
    SLICE_X29Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.822    -0.848    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X29Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                         clock pessimism              0.273    -0.575    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.091    -0.484    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.310%)  route 0.172ns (42.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.548    -0.616    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X28Y75         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.359    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/do_reg_reg[15][3]
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.314 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_2/O
                         net (fo=1, routed)           0.056    -0.258    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_2_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    embedded_system_i/xadc_wiz_0/inst/ip2bus_data_int1[28]
    SLICE_X30Y76         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.814    -0.856    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X30Y76         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120    -0.463    embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.655%)  route 0.187ns (59.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.557    -0.607    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y63         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.187    -0.292    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[5]
    SLICE_X41Y64         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.826    -0.845    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X41Y64         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism              0.273    -0.572    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.017    -0.555    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.505%)  route 0.188ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y66         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.188    -0.292    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[9]
    SLICE_X40Y66         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.847    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X40Y66         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.016    -0.558    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y83         FDSE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.467 f  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.189    -0.278    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/Pr_out
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045    -0.233 r  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.233    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ_n_4
    SLICE_X33Y82         FDRE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.821    -0.849    embedded_system_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.254    -0.595    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.091    -0.504    embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.557    -0.607    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y64         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.310    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[11]
    SLICE_X38Y63         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.846    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y63         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.010    -0.582    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.560    -0.604    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.266    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg_n_0_[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/plusOp[1]
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.828    -0.842    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.107    -0.497    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/Q
                         net (fo=1, routed)           0.139    -0.340    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/dummy_intr_reg_rdack
    SLICE_X29Y66         LUT5 (Prop_lut5_I4_O)        0.099    -0.241 r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_rdack_i_1/O
                         net (fo=1, routed)           0.000    -0.241    embedded_system_i/xadc_wiz_0/inst/ip2bus_rdack_int1
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.847    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
                         clock pessimism              0.239    -0.608    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092    -0.516    embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.555    -0.609    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.481 f  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/Q
                         net (fo=1, routed)           0.139    -0.341    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg_rdack_d1
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.099    -0.242 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg_rdack_i_1/O
                         net (fo=1, routed)           0.000    -0.242    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack0
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.822    -0.848    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/C
                         clock pessimism              0.239    -0.609    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.092    -0.517    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.551    -0.613    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=25, routed)          0.181    -0.291    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_reg
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.246 r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.246    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.816    -0.854    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism              0.241    -0.613    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.091    -0.522    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_embedded_system_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y73     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y73     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_embedded_system_clk_wiz_1_0
  To Clock:  clkfbout_embedded_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_embedded_system_clk_wiz_1_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    embedded_system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.701ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.704ns (26.867%)  route 1.916ns (73.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 19.824 - 16.667 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.545     3.546    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDCE (Prop_fdce_C_Q)         0.456     4.002 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.016     5.019    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][6]
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.143 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.576    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I0_O)        0.124     5.700 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.467     6.167    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.430    19.824    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.281    20.105    
                         clock uncertainty           -0.035    20.069    
    SLICE_X36Y86         FDRE (Setup_fdre_C_CE)      -0.202    19.867    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.867    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 13.701    

Slack (MET) :             14.148ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.490ns  (logic 0.707ns (28.388%)  route 1.783ns (71.612%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 36.490 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.660    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    21.784 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_error_i_2/O
                         net (fo=1, routed)           0.798    22.582    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.count_reg[1]_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.706 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.706    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X37Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.430    36.490    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.370    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X37Y86         FDCE (Setup_fdce_C_D)        0.029    36.854    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.854    
                         arrival time                         -22.706    
  -------------------------------------------------------------------
                         slack                                 14.148    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.420ns  (logic 0.707ns (29.220%)  route 1.713ns (70.780%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 36.490 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.431    21.106    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.230 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.282    22.512    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y83         LUT2 (Prop_lut2_I0_O)        0.124    22.636 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.636    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X40Y83         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.430    36.490    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y83         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.352    36.842    
                         clock uncertainty           -0.035    36.807    
    SLICE_X40Y83         FDCE (Setup_fdce_C_D)        0.029    36.836    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.836    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.219ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.448ns  (logic 0.735ns (30.030%)  route 1.713ns (69.970%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 36.490 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.431    21.106    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.230 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.282    22.512    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.152    22.664 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.664    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X40Y83         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.430    36.490    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y83         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.352    36.842    
                         clock uncertainty           -0.035    36.807    
    SLICE_X40Y83         FDCE (Setup_fdce_C_D)        0.075    36.882    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.882    
                         arrival time                         -22.664    
  -------------------------------------------------------------------
                         slack                                 14.219    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.104ns  (logic 0.583ns (27.715%)  route 1.521ns (72.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.431    21.106    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.230 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.090    22.320    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X37Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.428    36.488    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.367    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X37Y83         FDCE (Setup_fdce_C_CE)      -0.205    36.615    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.104ns  (logic 0.583ns (27.715%)  route 1.521ns (72.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.431    21.106    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.230 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.090    22.320    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X37Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.428    36.488    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.367    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X37Y83         FDCE (Setup_fdce_C_CE)      -0.205    36.615    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.104ns  (logic 0.583ns (27.715%)  route 1.521ns (72.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.431    21.106    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.230 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.090    22.320    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X37Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.428    36.488    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.367    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X37Y83         FDCE (Setup_fdce_C_CE)      -0.205    36.615    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.104ns  (logic 0.583ns (27.715%)  route 1.521ns (72.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.431    21.106    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.230 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.090    22.320    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X37Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.428    36.488    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.367    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X37Y83         FDCE (Setup_fdce_C_CE)      -0.205    36.615    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.104ns  (logic 0.583ns (27.715%)  route 1.521ns (72.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.431    21.106    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.230 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.090    22.320    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X36Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.428    36.488    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.367    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X36Y83         FDCE (Setup_fdce_C_CE)      -0.205    36.615    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.104ns  (logic 0.583ns (27.715%)  route 1.521ns (72.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.549ns = ( 20.216 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.548    20.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y86         FDRE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.459    20.675 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.431    21.106    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.230 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.090    22.320    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X36Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.428    36.488    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y83         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.367    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X36Y83         FDCE (Setup_fdce_C_CE)      -0.205    36.615    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                 14.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.559     1.344    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y66         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.068     1.553    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X49Y66         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.735    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y66         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.391     1.344    
    SLICE_X49Y66         FDCE (Hold_fdce_C_D)         0.075     1.419    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.557     1.342    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X43Y85         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.113     1.596    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X44Y85         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.735    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y85         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.357     1.378    
    SLICE_X44Y85         FDCE (Hold_fdce_C_D)         0.071     1.449    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.641%)  route 0.117ns (45.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.558     1.343    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X44Y86         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.117     1.601    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X42Y85         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.734    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y85         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.357     1.377    
    SLICE_X42Y85         FDCE (Hold_fdce_C_D)         0.075     1.452    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.558     1.343    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y87         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.098     1.583    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][10]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.628 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.628    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_19
    SLICE_X38Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.824     1.733    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.376     1.357    
    SLICE_X38Y86         FDCE (Hold_fdce_C_D)         0.121     1.478    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.559     1.344    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X33Y89         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.128     1.472 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.062     1.534    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X32Y89         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.827     1.736    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y89         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -0.379     1.357    
    SLICE_X32Y89         FDCE (Hold_fdce_C_D)         0.025     1.382    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.282%)  route 0.129ns (47.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.345    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y64         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.129     1.615    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X51Y64         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.829     1.738    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y64         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.357     1.381    
    SLICE_X51Y64         FDCE (Hold_fdce_C_D)         0.070     1.451    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.166%)  route 0.108ns (45.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.559     1.344    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y89         FDPE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.128     1.472 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.108     1.581    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X30Y89         SRL16E                                       r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.827     1.736    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y89         SRL16E                                       r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.376     1.360    
    SLICE_X30Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.416    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.559     1.344    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y66         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.131     1.616    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X51Y66         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.827     1.736    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y66         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.357     1.379    
    SLICE_X51Y66         FDCE (Hold_fdce_C_D)         0.072     1.451    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.801%)  route 0.160ns (53.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.559     1.344    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X33Y89         FDPE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.485 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.160     1.645    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y89         SRL16E                                       r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.827     1.736    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y89         SRL16E                                       r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.376     1.360    
    SLICE_X30Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.477    embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.844%)  route 0.126ns (47.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.559     1.344    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y66         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.126     1.611    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X48Y65         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.827     1.736    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y65         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.377     1.359    
    SLICE_X48Y65         FDCE (Hold_fdce_C_D)         0.078     1.437    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X43Y85   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X49Y63   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X43Y85   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y64   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X50Y65   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X50Y63   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y66   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y66   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X49Y65   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y72   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y72   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y77   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y96   embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y96   embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y83   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y96   embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y96   embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y83   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y83   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y96   embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y96   embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y96   embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y96   embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y72   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y72   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y73   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y74   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y76   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y77   embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.826ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.827ns  (logic 1.107ns (22.933%)  route 3.720ns (77.067%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.254    19.921    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.322    20.243 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          1.083    21.326    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.329    21.655 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.172    22.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X39Y85         LUT3 (Prop_lut3_I2_O)        0.332    23.159 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=3, routed)           0.818    23.978    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.102 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.646    24.748    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0
    SLICE_X47Y84         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.168    36.501    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y84         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.406    36.907    
                         clock uncertainty           -0.035    36.872    
    SLICE_X47Y84         FDCE (Setup_fdce_C_CE)      -0.298    36.574    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.574    
                         arrival time                         -24.748    
  -------------------------------------------------------------------
                         slack                                 11.826    

Slack (MET) :             11.826ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.827ns  (logic 1.107ns (22.933%)  route 3.720ns (77.067%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.921 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.254    19.921    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.322    20.243 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          1.083    21.326    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.329    21.655 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.172    22.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X39Y85         LUT3 (Prop_lut3_I2_O)        0.332    23.159 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=3, routed)           0.818    23.978    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.102 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.646    24.748    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0
    SLICE_X47Y84         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.168    36.501    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y84         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.406    36.907    
                         clock uncertainty           -0.035    36.872    
    SLICE_X47Y84         FDCE (Setup_fdce_C_CE)      -0.298    36.574    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.574    
                         arrival time                         -24.748    
  -------------------------------------------------------------------
                         slack                                 11.826    

Slack (MET) :             12.238ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.068ns  (logic 0.940ns (18.548%)  route 4.128ns (81.452%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 36.997 - 33.333 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 19.764 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.097    19.764    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.340    20.104 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.453    21.556    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.124    21.680 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.657    22.337    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.150    22.487 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.831    23.318    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.326    23.644 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.187    24.831    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.664    36.997    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.406    37.403    
                         clock uncertainty           -0.035    37.367    
    SLICE_X53Y82         FDCE (Setup_fdce_C_CE)      -0.298    37.069    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                         -24.831    
  -------------------------------------------------------------------
                         slack                                 12.238    

Slack (MET) :             12.280ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.768ns  (logic 0.940ns (19.714%)  route 3.828ns (80.286%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 36.739 - 33.333 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 19.764 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.097    19.764    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.340    20.104 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.453    21.556    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.124    21.680 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.657    22.337    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.150    22.487 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.831    23.318    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.326    23.644 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.887    24.532    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y84         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.406    36.739    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y84         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.406    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X53Y84         FDCE (Setup_fdce_C_CE)      -0.298    36.812    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -24.532    
  -------------------------------------------------------------------
                         slack                                 12.280    

Slack (MET) :             12.590ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.928ns  (logic 0.940ns (19.075%)  route 3.988ns (80.925%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 37.208 - 33.333 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 19.764 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.097    19.764    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.340    20.104 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.453    21.556    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.124    21.680 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.657    22.337    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.150    22.487 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.831    23.318    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.326    23.644 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.047    24.691    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y83         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.875    37.208    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y83         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.406    37.614    
                         clock uncertainty           -0.035    37.579    
    SLICE_X53Y83         FDCE (Setup_fdce_C_CE)      -0.298    37.281    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                         -24.691    
  -------------------------------------------------------------------
                         slack                                 12.590    

Slack (MET) :             12.665ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.069ns  (logic 0.940ns (18.544%)  route 4.129ns (81.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 37.424 - 33.333 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 19.764 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.097    19.764    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.340    20.104 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.453    21.556    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.124    21.680 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.657    22.337    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.150    22.487 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.831    23.318    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.326    23.644 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.188    24.833    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          4.091    37.424    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.406    37.830    
                         clock uncertainty           -0.035    37.795    
    SLICE_X51Y82         FDCE (Setup_fdce_C_CE)      -0.298    37.497    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                         -24.833    
  -------------------------------------------------------------------
                         slack                                 12.665    

Slack (MET) :             12.665ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.069ns  (logic 0.940ns (18.544%)  route 4.129ns (81.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 37.424 - 33.333 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 19.764 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.097    19.764    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.340    20.104 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.453    21.556    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.124    21.680 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.657    22.337    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.150    22.487 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.831    23.318    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.326    23.644 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.188    24.833    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          4.091    37.424    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.406    37.830    
                         clock uncertainty           -0.035    37.795    
    SLICE_X51Y82         FDCE (Setup_fdce_C_CE)      -0.298    37.497    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                         -24.833    
  -------------------------------------------------------------------
                         slack                                 12.665    

Slack (MET) :             12.665ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.069ns  (logic 0.940ns (18.544%)  route 4.129ns (81.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 37.424 - 33.333 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 19.764 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.097    19.764    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.340    20.104 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.453    21.556    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.124    21.680 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.657    22.337    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.150    22.487 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.831    23.318    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.326    23.644 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.188    24.833    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          4.091    37.424    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.406    37.830    
                         clock uncertainty           -0.035    37.795    
    SLICE_X51Y82         FDCE (Setup_fdce_C_CE)      -0.298    37.497    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                         -24.833    
  -------------------------------------------------------------------
                         slack                                 12.665    

Slack (MET) :             12.665ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.069ns  (logic 0.940ns (18.544%)  route 4.129ns (81.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 37.424 - 33.333 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 19.764 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.097    19.764    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.340    20.104 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.453    21.556    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.124    21.680 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.657    22.337    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.150    22.487 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.831    23.318    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.326    23.644 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.188    24.833    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          4.091    37.424    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y82         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.406    37.830    
                         clock uncertainty           -0.035    37.795    
    SLICE_X51Y82         FDCE (Setup_fdce_C_CE)      -0.298    37.497    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                         -24.833    
  -------------------------------------------------------------------
                         slack                                 12.665    

Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.625ns  (logic 0.940ns (20.326%)  route 3.685ns (79.674%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 37.011 - 33.333 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 19.764 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.097    19.764    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.340    20.104 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.453    21.556    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X36Y85         LUT3 (Prop_lut3_I2_O)        0.124    21.680 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.657    22.337    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X37Y85         LUT4 (Prop_lut4_I2_O)        0.150    22.487 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.831    23.318    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.326    23.644 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.744    24.388    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y84         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.678    37.011    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y84         FDCE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.406    37.417    
                         clock uncertainty           -0.035    37.382    
    SLICE_X50Y84         FDCE (Setup_fdce_C_CE)      -0.295    37.087    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.087    
                         arrival time                         -24.388    
  -------------------------------------------------------------------
                         slack                                 12.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.157ns (24.963%)  route 0.472ns (75.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.395     1.395    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.112     1.507 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.472     1.979    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X35Y86         LUT4 (Prop_lut4_I3_O)        0.045     2.024 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     2.024    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X35Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.622     1.622    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.227     1.395    
    SLICE_X35Y86         FDCE (Hold_fdce_C_D)         0.055     1.450    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.651ns  (logic 0.157ns (24.101%)  route 0.494ns (75.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 18.105 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.438    18.105    embedded_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.112    18.217 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.213    18.430    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.045    18.475 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.281    18.756    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.595    18.262    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.187    18.075    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.002    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.002    
                         arrival time                          18.756    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.651ns  (logic 0.157ns (24.101%)  route 0.494ns (75.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 18.105 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.438    18.105    embedded_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.112    18.217 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.213    18.430    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.045    18.475 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.281    18.756    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.595    18.262    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.187    18.075    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.002    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.002    
                         arrival time                          18.756    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.651ns  (logic 0.157ns (24.101%)  route 0.494ns (75.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 18.105 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.438    18.105    embedded_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.112    18.217 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.213    18.430    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.045    18.475 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.281    18.756    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.595    18.262    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.187    18.075    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.002    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.002    
                         arrival time                          18.756    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.651ns  (logic 0.157ns (24.101%)  route 0.494ns (75.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 18.105 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.438    18.105    embedded_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.112    18.217 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.213    18.430    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.045    18.475 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.281    18.756    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.595    18.262    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.187    18.075    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.002    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.002    
                         arrival time                          18.756    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.651ns  (logic 0.157ns (24.101%)  route 0.494ns (75.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 18.105 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.438    18.105    embedded_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.112    18.217 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.213    18.430    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.045    18.475 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.281    18.756    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.595    18.262    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.187    18.075    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.002    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.002    
                         arrival time                          18.756    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.757ns  (logic 0.163ns (21.519%)  route 0.594ns (78.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 18.289 - 16.667 ) 
    Source Clock Delay      (SCD):    1.395ns = ( 18.062 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.395    18.062    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDCE (Prop_fdce_C_Q)         0.118    18.180 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.408    18.587    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.045    18.632 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.187    18.819    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2
    SLICE_X34Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.622    18.289    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.227    18.062    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.002    18.064    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.064    
                         arrival time                          18.819    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.595ns  (logic 0.157ns (26.400%)  route 0.438ns (73.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 18.202 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 18.105 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.438    18.105    embedded_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.112    18.217 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.213    18.430    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.045    18.475 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.224    18.699    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.535    18.202    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.187    18.015    
    SLICE_X33Y85         FDCE (Hold_fdce_C_CE)       -0.075    17.940    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.940    
                         arrival time                          18.699    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.595ns  (logic 0.157ns (26.400%)  route 0.438ns (73.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 18.202 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 18.105 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.438    18.105    embedded_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.112    18.217 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.213    18.430    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.045    18.475 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.224    18.699    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.535    18.202    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.187    18.015    
    SLICE_X33Y85         FDCE (Hold_fdce_C_CE)       -0.075    17.940    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.940    
                         arrival time                          18.699    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.595ns  (logic 0.157ns (26.400%)  route 0.438ns (73.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 18.202 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 18.105 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.438    18.105    embedded_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.112    18.217 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.213    18.430    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.045    18.475 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.224    18.699    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.535    18.202    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.187    18.015    
    SLICE_X33Y85         FDCE (Hold_fdce_C_CE)       -0.075    17.940    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.940    
                         arrival time                          18.699    
  -------------------------------------------------------------------
                         slack                                  0.760    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y87  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y87  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y86  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y84  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y84  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y84  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y84  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y85  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y85  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y84  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y87  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y87  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y84  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y82  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y82  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y82  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y82  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y82  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y83  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y84  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y85  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y85  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y85  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y84  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X34Y87  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X34Y87  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X34Y87  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X34Y87  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X34Y86  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y85  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embedded_system_clk_wiz_1_0_1
  To Clock:  clk_out1_embedded_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 2.019ns (28.168%)  route 5.149ns (71.832%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.401     3.984 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          2.226     6.210    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.226     8.767    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     7.993    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 1.991ns (27.930%)  route 5.138ns (72.070%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.373     3.956 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.215     6.171    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.226     8.767    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.201    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.991ns (27.999%)  route 5.120ns (72.001%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.171     3.269    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.373     3.642 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=17, routed)          2.512     6.154    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.226     8.763    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.197    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.888ns (27.429%)  route 4.995ns (72.571%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.540    -0.953    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y73         FDSE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDSE (Prop_fdse_C_Q)         0.419    -0.534 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=64, routed)          1.161     0.627    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Sel_Logic
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.328     0.955 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     0.955    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.308 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.308    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.422    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.536 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.545    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.780 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=19, routed)          1.445     3.225    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][7]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.325     3.550 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.380     5.930    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.226     8.763    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     7.989    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 1.888ns (27.621%)  route 4.947ns (72.379%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.540    -0.953    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y73         FDSE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDSE (Prop_fdse_C_Q)         0.419    -0.534 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=64, routed)          1.161     0.627    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Sel_Logic
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.328     0.955 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     0.955    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.308 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.308    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.422    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.536 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.545    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.780 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=19, routed)          1.445     3.225    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][7]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.325     3.550 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.332     5.882    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.226     8.767    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     7.993    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.019ns (29.562%)  route 4.811ns (70.438%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.401     3.984 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          1.888     5.872    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.226     8.763    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     7.989    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 2.020ns (29.612%)  route 4.802ns (70.388%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.409     3.507    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.402     3.909 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          1.956     5.864    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.226     8.767    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.769     7.998    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.991ns (28.494%)  route 4.996ns (71.506%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.036     3.134    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X49Y73         LUT3 (Prop_lut3_I1_O)        0.373     3.507 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          2.523     6.030    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.226     8.763    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.197    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.991ns (28.765%)  route 4.931ns (71.235%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.373     3.956 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.008     5.964    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.494     8.518    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.483     9.000    
                         clock uncertainty           -0.226     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.209    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.984ns (29.588%)  route 4.722ns (70.412%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.171     3.269    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.366     3.635 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=17, routed)          2.113     5.748    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.494     8.518    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.483     9.000    
                         clock uncertainty           -0.226     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     8.001    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.001    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  2.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.439%)  route 0.124ns (33.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.558    -0.606    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X14Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.124    -0.333    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.098    -0.235 r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000    -0.235    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate_n_0
    SLICE_X29Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.822    -0.848    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X29Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                         clock pessimism              0.273    -0.575    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.091    -0.484    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.310%)  route 0.172ns (42.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.548    -0.616    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X28Y75         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.359    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/do_reg_reg[15][3]
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.314 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_2/O
                         net (fo=1, routed)           0.056    -0.258    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_2_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    embedded_system_i/xadc_wiz_0/inst/ip2bus_data_int1[28]
    SLICE_X30Y76         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.814    -0.856    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X30Y76         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120    -0.463    embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.655%)  route 0.187ns (59.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.557    -0.607    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y63         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.187    -0.292    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[5]
    SLICE_X41Y64         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.826    -0.845    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X41Y64         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism              0.273    -0.572    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.017    -0.555    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.505%)  route 0.188ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y66         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.188    -0.292    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[9]
    SLICE_X40Y66         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.847    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X40Y66         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.016    -0.558    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y83         FDSE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.467 f  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.189    -0.278    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/Pr_out
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045    -0.233 r  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.233    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ_n_4
    SLICE_X33Y82         FDRE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.821    -0.849    embedded_system_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.254    -0.595    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.091    -0.504    embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.557    -0.607    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y64         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.310    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[11]
    SLICE_X38Y63         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.846    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y63         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.010    -0.582    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.560    -0.604    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.266    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg_n_0_[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/plusOp[1]
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.828    -0.842    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.107    -0.497    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/Q
                         net (fo=1, routed)           0.139    -0.340    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/dummy_intr_reg_rdack
    SLICE_X29Y66         LUT5 (Prop_lut5_I4_O)        0.099    -0.241 r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_rdack_i_1/O
                         net (fo=1, routed)           0.000    -0.241    embedded_system_i/xadc_wiz_0/inst/ip2bus_rdack_int1
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.847    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
                         clock pessimism              0.239    -0.608    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092    -0.516    embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.555    -0.609    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.481 f  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/Q
                         net (fo=1, routed)           0.139    -0.341    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg_rdack_d1
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.099    -0.242 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg_rdack_i_1/O
                         net (fo=1, routed)           0.000    -0.242    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack0
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.822    -0.848    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/C
                         clock pessimism              0.239    -0.609    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.092    -0.517    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.551    -0.613    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=25, routed)          0.181    -0.291    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_reg
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.246 r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.246    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.816    -0.854    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism              0.241    -0.613    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.091    -0.522    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_embedded_system_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y76     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y73     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y73     embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_embedded_system_clk_wiz_1_0_1
  To Clock:  clkfbout_embedded_system_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_embedded_system_clk_wiz_1_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    embedded_system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embedded_system_clk_wiz_1_0_1
  To Clock:  clk_out1_embedded_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 2.019ns (28.168%)  route 5.149ns (71.832%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.401     3.984 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          2.226     6.210    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     7.976    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 1.991ns (27.930%)  route 5.138ns (72.070%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.373     3.956 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.215     6.171    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.184    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.991ns (27.999%)  route 5.120ns (72.001%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.171     3.269    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.373     3.642 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=17, routed)          2.512     6.154    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.180    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.888ns (27.429%)  route 4.995ns (72.571%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.540    -0.953    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y73         FDSE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDSE (Prop_fdse_C_Q)         0.419    -0.534 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=64, routed)          1.161     0.627    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Sel_Logic
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.328     0.955 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     0.955    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.308 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.308    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.422    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.536 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.545    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.780 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=19, routed)          1.445     3.225    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][7]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.325     3.550 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.380     5.930    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     7.972    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 1.888ns (27.621%)  route 4.947ns (72.379%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.540    -0.953    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y73         FDSE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDSE (Prop_fdse_C_Q)         0.419    -0.534 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=64, routed)          1.161     0.627    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Sel_Logic
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.328     0.955 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     0.955    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.308 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.308    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.422    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.536 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.545    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.780 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=19, routed)          1.445     3.225    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][7]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.325     3.550 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.332     5.882    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     7.976    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.019ns (29.562%)  route 4.811ns (70.438%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.401     3.984 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          1.888     5.872    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     7.972    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 2.020ns (29.612%)  route 4.802ns (70.388%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.409     3.507    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.402     3.909 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          1.956     5.864    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.769     7.981    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.991ns (28.494%)  route 4.996ns (71.506%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.036     3.134    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X49Y73         LUT3 (Prop_lut3_I1_O)        0.373     3.507 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          2.523     6.030    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.180    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.991ns (28.765%)  route 4.931ns (71.235%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.373     3.956 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.008     5.964    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.494     8.518    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.483     9.001    
                         clock uncertainty           -0.242     8.758    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.192    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.984ns (29.588%)  route 4.722ns (70.412%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.171     3.269    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.366     3.635 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=17, routed)          2.113     5.748    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.494     8.518    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.483     9.001    
                         clock uncertainty           -0.242     8.758    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     7.984    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.984    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  2.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.439%)  route 0.124ns (33.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.558    -0.606    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X14Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.124    -0.333    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.098    -0.235 r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000    -0.235    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate_n_0
    SLICE_X29Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.822    -0.848    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X29Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                         clock pessimism              0.273    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.091    -0.241    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.310%)  route 0.172ns (42.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.548    -0.616    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X28Y75         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.359    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/do_reg_reg[15][3]
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.314 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_2/O
                         net (fo=1, routed)           0.056    -0.258    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_2_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    embedded_system_i/xadc_wiz_0/inst/ip2bus_data_int1[28]
    SLICE_X30Y76         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.814    -0.856    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X30Y76         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/C
                         clock pessimism              0.273    -0.583    
                         clock uncertainty            0.242    -0.340    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120    -0.220    embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.655%)  route 0.187ns (59.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.557    -0.607    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y63         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.187    -0.292    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[5]
    SLICE_X41Y64         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.826    -0.845    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X41Y64         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism              0.273    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.017    -0.312    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.505%)  route 0.188ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y66         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.188    -0.292    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[9]
    SLICE_X40Y66         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.847    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X40Y66         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.016    -0.315    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y83         FDSE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.467 f  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.189    -0.278    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/Pr_out
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045    -0.233 r  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.233    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ_n_4
    SLICE_X33Y82         FDRE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.821    -0.849    embedded_system_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.091    -0.261    embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.557    -0.607    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y64         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.310    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[11]
    SLICE_X38Y63         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.846    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y63         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.242    -0.349    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.010    -0.339    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.560    -0.604    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.266    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg_n_0_[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/plusOp[1]
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.828    -0.842    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.107    -0.254    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/Q
                         net (fo=1, routed)           0.139    -0.340    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/dummy_intr_reg_rdack
    SLICE_X29Y66         LUT5 (Prop_lut5_I4_O)        0.099    -0.241 r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_rdack_i_1/O
                         net (fo=1, routed)           0.000    -0.241    embedded_system_i/xadc_wiz_0/inst/ip2bus_rdack_int1
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.847    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
                         clock pessimism              0.239    -0.608    
                         clock uncertainty            0.242    -0.365    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092    -0.273    embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.555    -0.609    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.481 f  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/Q
                         net (fo=1, routed)           0.139    -0.341    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg_rdack_d1
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.099    -0.242 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg_rdack_i_1/O
                         net (fo=1, routed)           0.000    -0.242    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack0
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.822    -0.848    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/C
                         clock pessimism              0.239    -0.609    
                         clock uncertainty            0.242    -0.366    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.092    -0.274    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.551    -0.613    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=25, routed)          0.181    -0.291    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_reg
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.246 r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.246    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.816    -0.854    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism              0.241    -0.613    
                         clock uncertainty            0.242    -0.370    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.091    -0.279    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embedded_system_clk_wiz_1_0
  To Clock:  clk_out1_embedded_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 2.019ns (28.168%)  route 5.149ns (71.832%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.401     3.984 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          2.226     6.210    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     7.976    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 1.991ns (27.930%)  route 5.138ns (72.070%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.373     3.956 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.215     6.171    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.184    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.991ns (27.999%)  route 5.120ns (72.001%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.171     3.269    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.373     3.642 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=17, routed)          2.512     6.154    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.180    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.888ns (27.429%)  route 4.995ns (72.571%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.540    -0.953    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y73         FDSE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDSE (Prop_fdse_C_Q)         0.419    -0.534 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=64, routed)          1.161     0.627    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Sel_Logic
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.328     0.955 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     0.955    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.308 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.308    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.422    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.536 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.545    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.780 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=19, routed)          1.445     3.225    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][7]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.325     3.550 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.380     5.930    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     7.972    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 1.888ns (27.621%)  route 4.947ns (72.379%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.540    -0.953    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y73         FDSE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDSE (Prop_fdse_C_Q)         0.419    -0.534 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=64, routed)          1.161     0.627    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Sel_Logic
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.328     0.955 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     0.955    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.308 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.308    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.422    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.536 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.545    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.780 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=19, routed)          1.445     3.225    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][7]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.325     3.550 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.332     5.882    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     7.976    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.019ns (29.562%)  route 4.811ns (70.438%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.401     3.984 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          1.888     5.872    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     7.972    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 2.020ns (29.612%)  route 4.802ns (70.388%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.409     3.507    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.402     3.909 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          1.956     5.864    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.479     8.503    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.993    
                         clock uncertainty           -0.242     8.750    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.769     7.981    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.991ns (28.494%)  route 4.996ns (71.506%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.036     3.134    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X49Y73         LUT3 (Prop_lut3_I1_O)        0.373     3.507 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          2.523     6.030    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.475     8.499    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.242     8.746    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.180    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.991ns (28.765%)  route 4.931ns (71.235%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.486     3.583    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y75         LUT3 (Prop_lut3_I1_O)        0.373     3.956 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.008     5.964    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.494     8.518    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.483     9.000    
                         clock uncertainty           -0.242     8.758    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.192    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.984ns (29.588%)  route 4.722ns (70.412%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.536    -0.957    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y73         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.538 f  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.437     0.899    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.299     1.198 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.198    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.599 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.098 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.171     3.269    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X45Y74         LUT3 (Prop_lut3_I1_O)        0.366     3.635 r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=17, routed)          2.113     5.748    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        1.494     8.518    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.483     9.000    
                         clock uncertainty           -0.242     8.758    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     7.984    embedded_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.984    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  2.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.439%)  route 0.124ns (33.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.558    -0.606    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X14Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.124    -0.333    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.098    -0.235 r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000    -0.235    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_gate_n_0
    SLICE_X29Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.822    -0.848    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X29Y82         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                         clock pessimism              0.273    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.091    -0.241    embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.310%)  route 0.172ns (42.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.548    -0.616    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X28Y75         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.359    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/do_reg_reg[15][3]
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.314 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_2/O
                         net (fo=1, routed)           0.056    -0.258    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_2_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    embedded_system_i/xadc_wiz_0/inst/ip2bus_data_int1[28]
    SLICE_X30Y76         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.814    -0.856    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X30Y76         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]/C
                         clock pessimism              0.273    -0.583    
                         clock uncertainty            0.242    -0.340    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120    -0.220    embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[28]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.655%)  route 0.187ns (59.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.557    -0.607    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y63         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.187    -0.292    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[5]
    SLICE_X41Y64         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.826    -0.845    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X41Y64         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism              0.273    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.017    -0.312    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.505%)  route 0.188ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y66         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.188    -0.292    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[9]
    SLICE_X40Y66         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.847    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X40Y66         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.016    -0.315    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y83         FDSE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.467 f  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.189    -0.278    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/Pr_out
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045    -0.233 r  embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.233    embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ_n_4
    SLICE_X33Y82         FDRE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.821    -0.849    embedded_system_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.091    -0.261    embedded_system_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.557    -0.607    embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y64         FDRE                                         r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.310    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[11]
    SLICE_X38Y63         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.846    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y63         FDRE                                         r  embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.242    -0.349    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.010    -0.339    embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.560    -0.604    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.266    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg_n_0_[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/plusOp[1]
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.828    -0.842    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y58         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.107    -0.254    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.556    -0.608    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/Q
                         net (fo=1, routed)           0.139    -0.340    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/dummy_intr_reg_rdack
    SLICE_X29Y66         LUT5 (Prop_lut5_I4_O)        0.099    -0.241 r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_rdack_i_1/O
                         net (fo=1, routed)           0.000    -0.241    embedded_system_i/xadc_wiz_0/inst/ip2bus_rdack_int1
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.824    -0.847    embedded_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
                         clock pessimism              0.239    -0.608    
                         clock uncertainty            0.242    -0.365    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092    -0.273    embedded_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.953%)  route 0.139ns (38.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.555    -0.609    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.481 f  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_d1_reg/Q
                         net (fo=1, routed)           0.139    -0.341    embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg_rdack_d1
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.099    -0.242 r  embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg_rdack_i_1/O
                         net (fo=1, routed)           0.000    -0.242    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack0
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.822    -0.848    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg/C
                         clock pessimism              0.239    -0.609    
                         clock uncertainty            0.242    -0.366    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.092    -0.274    embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/status_reg_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embedded_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embedded_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embedded_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embedded_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embedded_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.551    -0.613    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=25, routed)          0.181    -0.291    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_reg
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.246 r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.246    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embedded_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    embedded_system_i/clk_wiz_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  embedded_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    embedded_system_i/clk_wiz_1/inst/clk_in1_embedded_system_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  embedded_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    embedded_system_i/clk_wiz_1/inst/clk_out1_embedded_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  embedded_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1601, routed)        0.816    -0.854    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism              0.241    -0.613    
                         clock uncertainty            0.242    -0.370    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.091    -0.279    embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.033ns  (logic 0.516ns (25.384%)  route 1.517ns (74.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 36.216 - 33.333 ) 
    Source Clock Delay      (SCD):    3.267ns = ( 19.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.267    19.934    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDCE (Prop_fdce_C_Q)         0.362    20.296 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.884    21.180    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.154    21.334 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.633    21.966    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X36Y85         FDCE                                         f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.883    36.216    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.451    36.667    
                         clock uncertainty           -0.035    36.632    
    SLICE_X36Y85         FDCE (Recov_fdce_C_CLR)     -0.701    35.931    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.931    
                         arrival time                         -21.966    
  -------------------------------------------------------------------
                         slack                                 13.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.492ns  (arrival time - required time)
  Source:                 embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.746ns  (logic 0.162ns (21.723%)  route 0.584ns (78.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.395ns = ( 18.062 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.395    18.062    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y86         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDCE (Prop_fdce_C_Q)         0.118    18.180 r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.351    18.531    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.044    18.575 f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.233    18.807    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X36Y85         FDCE                                         f  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.679     1.679    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y85         FDCE                                         r  embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.206     1.473    
                         clock uncertainty            0.035     1.508    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.193     1.315    embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                          18.807    
  -------------------------------------------------------------------
                         slack                                 17.492    





