verilog work "lab_5.v"
