<stg><name>lenetSynthMatlab</name>


<trans_list>

<trans id="1027" from="1" to="2">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="2" to="3">
<condition id="278">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="2" to="25">
<condition id="323">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="3" to="4">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="4" to="5">
<condition id="283">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="4" to="2">
<condition id="321">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="5" to="6">
<condition id="285">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="5" to="4">
<condition id="319">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="6" to="14">
<condition id="286">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="6" to="7">
<condition id="288">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="7" to="8">
<condition id="289">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="7" to="6">
<condition id="299">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="8" to="9">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="9" to="10">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="10" to="11">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="11" to="12">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="12" to="13">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="13" to="7">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="14" to="15">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="15" to="16">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="16" to="17">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="17" to="18">
<condition id="306">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="17" to="22">
<condition id="305">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="18" to="19">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="19" to="20">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="20" to="21">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="21" to="17">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="22" to="23">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="23" to="24">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="24" to="5">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="25" to="26">
<condition id="325">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="25" to="29">
<condition id="337">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="26" to="27">
<condition id="327">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="26" to="25">
<condition id="335">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="27" to="28">
<condition id="328">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="27" to="26">
<condition id="333">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="28" to="27">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="29" to="29">
<condition id="339">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="29" to="30">
<condition id="341">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="30" to="31">
<condition id="343">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="30" to="40">
<condition id="366">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="31" to="32">
<condition id="345">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="31" to="30">
<condition id="364">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="32" to="37">
<condition id="346">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="32" to="33">
<condition id="348">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="33" to="34">
<condition id="350">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="33" to="36">
<condition id="349">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="34" to="35">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="35" to="33">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="36" to="32">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="37" to="38">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="38" to="39">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="39" to="31">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="40" to="41">
<condition id="367">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="40" to="63">
<condition id="415">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="41" to="42">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="42" to="43">
<condition id="372">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="42" to="40">
<condition id="413">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="43" to="44">
<condition id="374">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="43" to="42">
<condition id="411">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="44" to="50">
<condition id="375">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="44" to="45">
<condition id="377">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="45" to="46">
<condition id="379">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="45" to="44">
<condition id="389">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="46" to="47">
<condition id="380">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="46" to="45">
<condition id="387">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="47" to="48">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="48" to="49">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="49" to="46">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="50" to="51">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="51" to="52">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="52" to="53">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="53" to="54">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="54" to="55">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="55" to="56">
<condition id="398">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="55" to="60">
<condition id="397">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="56" to="57">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="57" to="58">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="58" to="59">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="59" to="55">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="60" to="61">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="61" to="62">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="62" to="43">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="63" to="64">
<condition id="417">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="63" to="67">
<condition id="429">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="64" to="65">
<condition id="419">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="64" to="63">
<condition id="427">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="65" to="66">
<condition id="420">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="65" to="64">
<condition id="425">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="66" to="65">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="67" to="67">
<condition id="431">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="67" to="68">
<condition id="433">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="68" to="69">
<condition id="435">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="68" to="78">
<condition id="458">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="69" to="70">
<condition id="437">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="69" to="68">
<condition id="456">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="70" to="75">
<condition id="438">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="70" to="71">
<condition id="440">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="71" to="72">
<condition id="442">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="71" to="74">
<condition id="441">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="72" to="73">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="73" to="71">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="74" to="70">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="75" to="76">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="76" to="77">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="77" to="69">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="78" to="79">
<condition id="460">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="78" to="99">
<condition id="498">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="79" to="85">
<condition id="461">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="79" to="80">
<condition id="463">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="80" to="81">
<condition id="465">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="80" to="79">
<condition id="475">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="81" to="82">
<condition id="466">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="81" to="80">
<condition id="473">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="82" to="83">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="83" to="84">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="84" to="81">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="85" to="86">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="86" to="87">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="87" to="88">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="88" to="89">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="89" to="90">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="90" to="91">
<condition id="484">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="90" to="95">
<condition id="483">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="91" to="92">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="92" to="93">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="93" to="94">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="94" to="90">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="95" to="96">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="96" to="97">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="97" to="98">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="98" to="78">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="99" to="100">
<condition id="499">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="99" to="101">
<condition id="504">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="100" to="99">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="101" to="102">
<condition id="506">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="101" to="113">
<condition id="524">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="102" to="103">
<condition id="508">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="102" to="109">
<condition id="507">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="103" to="104">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="104" to="105">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="105" to="106">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="106" to="107">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="107" to="108">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="108" to="102">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="109" to="110">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="110" to="111">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="111" to="112">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="112" to="101">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="113" to="114">
<condition id="526">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="114" to="115">
<condition id="528">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="114" to="121">
<condition id="527">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="115" to="116">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="116" to="117">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="117" to="118">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="118" to="119">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="119" to="120">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="120" to="114">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="121" to="122">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="122" to="123">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="123" to="124">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="124" to="113">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %inputImg) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %netScores) nounwind, !map !29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @lenetSynthMatlab_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:3  %pool1ActivationMap = alloca [1176 x float], align 16

]]></Node>
<StgValue><ssdm name="pool1ActivationMap"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:4  %conv1ActivationMap = alloca [4704 x float], align 16

]]></Node>
<StgValue><ssdm name="conv1ActivationMap"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:5  %relu1ActivationMap = alloca [4704 x float], align 16

]]></Node>
<StgValue><ssdm name="relu1ActivationMap"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:6  %fv10 = alloca [25 x float], align 16

]]></Node>
<StgValue><ssdm name="fv10"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:7  %fv11 = alloca [5 x float], align 16

]]></Node>
<StgValue><ssdm name="fv11"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:8  %pool2ActivationMap = alloca [400 x float], align 16

]]></Node>
<StgValue><ssdm name="pool2ActivationMap"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:9  %conv2ActivationMap = alloca [1600 x float], align 16

]]></Node>
<StgValue><ssdm name="conv2ActivationMap"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:10  %relu2ActivationMap = alloca [1600 x float], align 16

]]></Node>
<StgValue><ssdm name="relu2ActivationMap"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:11  %fv12 = alloca [150 x float], align 16

]]></Node>
<StgValue><ssdm name="fv12"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:12  %fv13 = alloca [30 x float], align 16

]]></Node>
<StgValue><ssdm name="fv13"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:13  %fv14 = alloca [6 x float], align 16

]]></Node>
<StgValue><ssdm name="fv14"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:14  %b_pool2ActivationMap = alloca [400 x float], align 16

]]></Node>
<StgValue><ssdm name="b_pool2ActivationMap"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:15  %fv15 = alloca [80 x float], align 16

]]></Node>
<StgValue><ssdm name="fv15"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:16  %fc1ActivationMap = alloca [120 x float], align 16

]]></Node>
<StgValue><ssdm name="fc1ActivationMap"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:17  %fv16 = alloca [16 x float], align 16

]]></Node>
<StgValue><ssdm name="fv16"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:18  %relu3ActivationMap = alloca [120 x float], align 16

]]></Node>
<StgValue><ssdm name="relu3ActivationMap"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:19  %d_relu3ActivationMap = alloca [84 x float], align 16

]]></Node>
<StgValue><ssdm name="d_relu3ActivationMap"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %fv11_addr = getelementptr [5 x float]* %fv11, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fv11_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %f = phi i3 [ 0, %0 ], [ %f_5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="3">
<![CDATA[
.loopexit:1  %f_cast = zext i3 %f to i14

]]></Node>
<StgValue><ssdm name="f_cast"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="3">
<![CDATA[
.loopexit:2  %f_cast1 = zext i3 %f to i9

]]></Node>
<StgValue><ssdm name="f_cast1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %exitcond33 = icmp eq i3 %f, -2

]]></Node>
<StgValue><ssdm name="exitcond33"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:5  %f_5 = add i3 %f, 1

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond33, label %.preheader53.preheader, label %.preheader57.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
.preheader57.preheader:0  %tmp = zext i3 %f to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57.preheader:1  %biasConv1_addr = getelementptr inbounds [6 x float]* @biasConv1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="biasConv1_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="3">
<![CDATA[
.preheader57.preheader:2  %biasConv1_load = load float* %biasConv1_addr, align 4

]]></Node>
<StgValue><ssdm name="biasConv1_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader53.preheader:0  br label %.preheader53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="3">
<![CDATA[
.preheader57.preheader:2  %biasConv1_load = load float* %biasConv1_addr, align 4

]]></Node>
<StgValue><ssdm name="biasConv1_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.preheader:3  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader57:0  %r = phi i5 [ 0, %.preheader57.preheader ], [ %r_4, %.preheader57.loopexit ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader57:1  %phi_mul = phi i13 [ 0, %.preheader57.preheader ], [ %next_mul, %.preheader57.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="13">
<![CDATA[
.preheader57:2  %phi_mul_cast = zext i13 %phi_mul to i14

]]></Node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader57:3  %next_mul = add i13 %phi_mul, 168

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader57:4  %exitcond32 = icmp eq i5 %r, -4

]]></Node>
<StgValue><ssdm name="exitcond32"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader57:5  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader57:6  %r_4 = add i5 %r, 1

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:7  br i1 %exitcond32, label %.loopexit.loopexit, label %.preheader56.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader56.preheader:0  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader56:0  %c = phi i5 [ %c_4, %b_sum.exit ], [ 0, %.preheader56.preheader ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="5">
<![CDATA[
.preheader56:1  %c_cast1 = zext i5 %c to i10

]]></Node>
<StgValue><ssdm name="c_cast1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader56:2  %exitcond31 = icmp eq i5 %c, -4

]]></Node>
<StgValue><ssdm name="exitcond31"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader56:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader56:4  %c_4 = add i5 %c, 1

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56:5  br i1 %exitcond31, label %.preheader57.loopexit, label %.preheader55.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.preheader:0  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.loopexit:0  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader55:0  %k4 = phi i3 [ %k_9, %.preheader55.loopexit ], [ 0, %.preheader55.preheader ]

]]></Node>
<StgValue><ssdm name="k4"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="3">
<![CDATA[
.preheader55:1  %k4_cast2 = zext i3 %k4 to i5

]]></Node>
<StgValue><ssdm name="k4_cast2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader55:2  %exitcond30 = icmp eq i3 %k4, -3

]]></Node>
<StgValue><ssdm name="exitcond30"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader55:4  %k_9 = add i3 %k4, 1

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:5  br i1 %exitcond30, label %2, label %.preheader54.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader54.preheader:0  %tmp_17 = add i5 %k4_cast2, %r

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader54.preheader:1  %p_shl6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k4, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader54.preheader:2  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k4, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
.preheader54.preheader:3  %p_shl_cast = zext i8 %p_shl to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader54.preheader:4  %p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k4, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="4">
<![CDATA[
.preheader54.preheader:5  %p_shl5_cast = zext i4 %p_shl5 to i9

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader54.preheader:6  %tmp_18 = sub i9 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader54.preheader:7  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @sum([25 x float]* %fv10, [5 x float]* %fv11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader54:0  %colOutIdx1 = phi i3 [ %colOutIdx_2, %1 ], [ 0, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="colOutIdx1"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="3">
<![CDATA[
.preheader54:1  %colOutIdx1_cast1 = zext i3 %colOutIdx1 to i5

]]></Node>
<StgValue><ssdm name="colOutIdx1_cast1"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader54:2  %exitcond29 = icmp eq i3 %colOutIdx1, -3

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader54:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader54:4  %colOutIdx_2 = add i3 %colOutIdx1, 1

]]></Node>
<StgValue><ssdm name="colOutIdx_2"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader54:5  br i1 %exitcond29, label %.preheader55.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="2" op_3_bw="3">
<![CDATA[
:0  %tmp2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_17, i2 0, i3 %colOutIdx1)

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_22 = add i10 %c_cast1, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_23 = zext i10 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inputImg_addr = getelementptr [1024 x i8]* %inputImg, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="inputImg_addr"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="10">
<![CDATA[
:4  %inputImg_load = load i8* %inputImg_addr, align 1

]]></Node>
<StgValue><ssdm name="inputImg_load"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp3 = add i5 %colOutIdx1_cast1, %p_shl6

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %tmp_24 = add i5 %k4_cast2, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8  %p_shl11 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %colOutIdx1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="6">
<![CDATA[
:9  %p_shl11_cast = zext i6 %p_shl11 to i7

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:10  %p_shl12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %colOutIdx1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="4">
<![CDATA[
:11  %p_shl12_cast = zext i4 %p_shl12 to i7

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_26 = sub i7 %p_shl11_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="7">
<![CDATA[
:13  %tmp_26_cast = sext i7 %tmp_26 to i9

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14  %tmp4 = add i9 %tmp_26_cast, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %tmp_27 = add i9 %f_cast1, %tmp4

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.loopexit:0  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="215" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="10">
<![CDATA[
:4  %inputImg_load = load i8* %inputImg_addr, align 1

]]></Node>
<StgValue><ssdm name="inputImg_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
:20  %tmp_29 = zext i8 %inputImg_load to i32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
:21  %tmp_30 = uitofp i32 %tmp_29 to float

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="9">
<![CDATA[
:16  %tmp_28_cast = sext i9 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
:17  %tmp_28 = zext i32 %tmp_28_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weightsConv1_addr = getelementptr inbounds [150 x float]* @weightsConv1, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="weightsConv1_addr"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
:19  %weightsConv1_load = load float* %weightsConv1_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsConv1_load"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
:21  %tmp_30 = uitofp i32 %tmp_29 to float

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="223" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
:19  %weightsConv1_load = load float* %weightsConv1_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsConv1_load"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
:21  %tmp_30 = uitofp i32 %tmp_29 to float

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="225" st_id="12" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_31 = fmul float %weightsConv1_load, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="5">
<![CDATA[
:7  %tmp_25 = zext i5 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %fv10_addr = getelementptr inbounds [25 x float]* %fv10, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="fv10_addr"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:24  store float %tmp_31, float* %fv10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="230" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @sum([25 x float]* %fv10, [5 x float]* %fv11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="231" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
:1  %y = load float* %fv11_addr, align 16

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="232" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
:1  %y = load float* %fv11_addr, align 16

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %y5_i = phi float [ %y, %2 ], [ %y_1, %4 ]

]]></Node>
<StgValue><ssdm name="y5_i"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %k_i = phi i3 [ 0, %2 ], [ %k_10, %4 ]

]]></Node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond_i = icmp eq i3 %k_i, -4

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %k_10 = add i3 %k_i, 1

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i, label %b_sum.exit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_i = zext i3 %k_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fv11_addr_1 = getelementptr [5 x float]* %fv11, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="fv11_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="3">
<![CDATA[
:2  %fv11_load = load float* %fv11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fv11_load"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_sum.exit:0  %tmp_11 = fadd float %y5_i, %biasConv1_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
b_sum.exit:1  %p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="8">
<![CDATA[
b_sum.exit:2  %p_shl7_cast = zext i8 %p_shl7 to i9

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
b_sum.exit:3  %p_shl8 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="6">
<![CDATA[
b_sum.exit:4  %p_shl8_cast = zext i6 %p_shl8 to i9

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
b_sum.exit:5  %tmp_12 = sub i9 %p_shl7_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="9">
<![CDATA[
b_sum.exit:6  %tmp_12_cast = sext i9 %tmp_12 to i14

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
b_sum.exit:7  %tmp5 = add i14 %tmp_12_cast, %phi_mul_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
b_sum.exit:8  %tmp_14 = add i14 %f_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="252" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="3">
<![CDATA[
:2  %fv11_load = load float* %fv11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fv11_load"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_1 = fadd float %y5_i, %fv11_load

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="254" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_1 = fadd float %y5_i, %fv11_load

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="255" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_1 = fadd float %y5_i, %fv11_load

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_1 = fadd float %y5_i, %fv11_load

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="258" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_sum.exit:0  %tmp_11 = fadd float %y5_i, %biasConv1_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="259" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_sum.exit:0  %tmp_11 = fadd float %y5_i, %biasConv1_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="260" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_sum.exit:0  %tmp_11 = fadd float %y5_i, %biasConv1_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="14">
<![CDATA[
b_sum.exit:9  %tmp_14_cast = sext i14 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
b_sum.exit:10  %tmp_15 = zext i32 %tmp_14_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
b_sum.exit:11  %conv1ActivationMap_a = getelementptr inbounds [4704 x float]* %conv1ActivationMap, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="conv1ActivationMap_a"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
b_sum.exit:12  store float %tmp_11, float* %conv1ActivationMap_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
b_sum.exit:13  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader53:0  %k_1 = phi i5 [ %k, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader53:1  %phi_mul2 = phi i13 [ %next_mul3, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="13">
<![CDATA[
.preheader53:2  %phi_mul2_cast = zext i13 %phi_mul2 to i14

]]></Node>
<StgValue><ssdm name="phi_mul2_cast"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53:3  %next_mul3 = add i13 %phi_mul2, 168

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader53:4  %exitcond28 = icmp eq i5 %k_1, -4

]]></Node>
<StgValue><ssdm name="exitcond28"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader53:5  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader53:6  %k = add i5 %k_1, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53:7  br i1 %exitcond28, label %meminst.preheader, label %.preheader52.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
meminst.preheader:0  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader52:0  %colOutIdx_1 = phi i5 [ %colOutIdx, %.preheader52.loopexit ], [ 0, %.preheader52.preheader ]

]]></Node>
<StgValue><ssdm name="colOutIdx_1"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:1  %exitcond27 = icmp eq i5 %colOutIdx_1, -4

]]></Node>
<StgValue><ssdm name="exitcond27"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:3  %colOutIdx = add i5 %colOutIdx_1, 1

]]></Node>
<StgValue><ssdm name="colOutIdx"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:4  br i1 %exitcond27, label %.preheader53.loopexit, label %.preheader51.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader51.preheader:0  %p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %colOutIdx_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="8">
<![CDATA[
.preheader51.preheader:1  %p_shl1_cast = zext i8 %p_shl1 to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader51.preheader:2  %p_shl2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %colOutIdx_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="6">
<![CDATA[
.preheader51.preheader:3  %p_shl2_cast = zext i6 %p_shl2 to i9

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader51.preheader:4  %tmp_4 = sub i9 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:5  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
.preheader53.loopexit:0  br label %.preheader53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader51:0  %b_k = phi i3 [ %b_k_4, %5 ], [ 0, %.preheader51.preheader ]

]]></Node>
<StgValue><ssdm name="b_k"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="3">
<![CDATA[
.preheader51:1  %b_k_cast = zext i3 %b_k to i9

]]></Node>
<StgValue><ssdm name="b_k_cast"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader51:2  %exitcond26 = icmp eq i3 %b_k, -2

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader51:4  %b_k_4 = add i3 %b_k, 1

]]></Node>
<StgValue><ssdm name="b_k_4"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:5  br i1 %exitcond26, label %.preheader52.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp6 = add i9 %tmp_4, %b_k_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="9">
<![CDATA[
:1  %tmp6_cast = sext i9 %tmp6 to i14

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_7 = add i14 %tmp6_cast, %phi_mul2_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="14">
<![CDATA[
:3  %tmp_7_cast = sext i14 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="298" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_8 = zext i32 %tmp_7_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="299" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %conv1ActivationMap_a_1 = getelementptr inbounds [4704 x float]* %conv1ActivationMap, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="conv1ActivationMap_a_1"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="13">
<![CDATA[
:6  %rowOutIdx = load float* %conv1ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="rowOutIdx"/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.loopexit:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="302" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="13">
<![CDATA[
:6  %rowOutIdx = load float* %conv1ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="rowOutIdx"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
:7  %rowOutIdx_to_int = bitcast float %rowOutIdx to i32

]]></Node>
<StgValue><ssdm name="rowOutIdx_to_int"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="23" op_0_bw="32">
<![CDATA[
:9  %tmp_9 = trunc i32 %rowOutIdx_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="306" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %notlhs = icmp ne i8 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="307" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11  %notrhs = icmp eq i23 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_s = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_1 = fcmp olt float %rowOutIdx, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_13 = and i1 %tmp_s, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %rowOutIdx_1 = select i1 %tmp_13, float 0.000000e+00, float %rowOutIdx

]]></Node>
<StgValue><ssdm name="rowOutIdx_1"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %relu1ActivationMap_a = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="relu1ActivationMap_a"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:17  store float %rowOutIdx_1, float* %relu1ActivationMap_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i11 [ %indvarinc, %meminst ], [ 0, %meminst.preheader ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst:1  %indvarinc = add i11 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="11">
<![CDATA[
meminst:2  %tmp_2 = zext i11 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %pool1ActivationMap_a = getelementptr [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="pool1ActivationMap_a"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
meminst:4  store float 0.000000e+00, float* %pool1ActivationMap_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst:5  %tmp_3 = icmp eq i11 %invdar, -873

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memset_pool1Activati) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="323" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_3, label %.preheader152.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
.preheader152.preheader:0  %maxval_1 = alloca float

]]></Node>
<StgValue><ssdm name="maxval_1"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
.preheader152.preheader:1  %maxval_1_3 = alloca float

]]></Node>
<StgValue><ssdm name="maxval_1_3"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.preheader152.preheader:2  br label %.preheader152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader152:0  %f_1 = phi i3 [ 0, %.preheader152.preheader ], [ %f_6, %.preheader152.loopexit ]

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
.preheader152:1  %maxval_1_load = load float* %maxval_1

]]></Node>
<StgValue><ssdm name="maxval_1_load"/></StgValue>
</operation>

<operation id="329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
.preheader152:2  %maxval_1_3_load = load float* %maxval_1_3

]]></Node>
<StgValue><ssdm name="maxval_1_3_load"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="3">
<![CDATA[
.preheader152:3  %f_1_cast = zext i3 %f_1 to i9

]]></Node>
<StgValue><ssdm name="f_1_cast"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="3">
<![CDATA[
.preheader152:4  %f_1_cast1 = zext i3 %f_1 to i8

]]></Node>
<StgValue><ssdm name="f_1_cast1"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152:5  %exitcond25 = icmp eq i3 %f_1, -2

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader152:6  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152:7  %f_6 = add i3 %f_1, 1

]]></Node>
<StgValue><ssdm name="f_6"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader152:8  br i1 %exitcond25, label %.preheader49.preheader, label %.preheader50.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader50.preheader:0  %tmp_5 = add i8 %f_1_cast1, -84

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
.preheader50.preheader:1  %tmp_5_cast = sext i8 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:2  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader49.preheader:0  %fv14_addr = getelementptr [6 x float]* %fv14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fv14_addr"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:1  br label %.preheader49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader50:0  %x_assign = phi float [ 1.000000e+00, %.preheader50.preheader ], [ %rowOutIdx_3, %11 ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader50:1  %r_1 = phi i4 [ 0, %.preheader50.preheader ], [ %r_5, %11 ]

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader50:2  %phi_mul4 = phi i13 [ 0, %.preheader50.preheader ], [ %next_mul5, %11 ]

]]></Node>
<StgValue><ssdm name="phi_mul4"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="13">
<![CDATA[
.preheader50:3  %phi_mul4_cast = zext i13 %phi_mul4 to i14

]]></Node>
<StgValue><ssdm name="phi_mul4_cast"/></StgValue>
</operation>

<operation id="345" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader50:4  %next_mul5 = add i13 %phi_mul4, 336

]]></Node>
<StgValue><ssdm name="next_mul5"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader50:5  %exitcond24 = icmp eq i4 %r_1, -2

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader50:6  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader50:7  %r_5 = add i4 %r_1, 1

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:8  br i1 %exitcond24, label %.preheader152.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:0  %k_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_1, i1 false)

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_19 = or i5 %k_8, 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="5">
<![CDATA[
:2  %tmp_47_cast = zext i5 %tmp_19 to i14

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %tmp_21 = mul i14 %tmp_47_cast, 168

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
:4  %p_Val2_s = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
.preheader152.loopexit:0  br label %.preheader152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %c_1 = phi i4 [ 0, %6 ], [ %colOutIdx_15, %10 ]

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond23 = icmp eq i4 %c_1, -2

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %colOutIdx_15 = add i4 %c_1, 1

]]></Node>
<StgValue><ssdm name="colOutIdx_15"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond23, label %11, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:0  %b_k_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_1, i1 false)

]]></Node>
<StgValue><ssdm name="b_k_5"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="5">
<![CDATA[
:1  %b_k_5_cast = zext i5 %b_k_5 to i8

]]></Node>
<StgValue><ssdm name="b_k_5_cast"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="32" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rowOutIdx_3 = fadd float %x_assign, 1.000000e+00

]]></Node>
<StgValue><ssdm name="rowOutIdx_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="366" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j = phi i2 [ 0, %8 ], [ %j_2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_32 = trunc i2 %j to i1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond22 = icmp eq i2 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_2 = add i2 1, %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond22, label %10, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="1" op_3_bw="3">
<![CDATA[
._crit_edge:2  %p_shl18 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %c_1, i1 %tmp_32, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:3  %p_shl18_cast = zext i8 %p_shl18 to i9

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="1" op_3_bw="1">
<![CDATA[
._crit_edge:4  %p_shl19 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1(i4 %c_1, i1 %tmp_32, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge:5  %p_shl19_cast = zext i6 %p_shl19 to i9

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:6  %tmp_40 = sub i9 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:7  %tmp_44 = add i9 %tmp_40, %f_1_cast

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="9">
<![CDATA[
._crit_edge:8  %tmp_44_cast = sext i9 %tmp_44 to i14

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:9  %tmp_45 = add i14 %tmp_44_cast, %phi_mul4_cast

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge:10  %tmp_45_cast = sext i14 %tmp_45 to i32

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:11  %tmp_46 = zext i32 %tmp_45_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:12  %relu1ActivationMap_a_1 = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="relu1ActivationMap_a_1"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge:13  %b_maxval = load float* %relu1ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="b_maxval"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:14  %tmp_51 = add i14 %tmp_44_cast, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge:15  %tmp_55_cast = sext i14 %tmp_51 to i32

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="386" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:16  %tmp_53 = zext i32 %tmp_55_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:17  %relu1ActivationMap_a_2 = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="relu1ActivationMap_a_2"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge:18  %b_maxval_1 = load float* %relu1ActivationMap_a_2, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_1"/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:17  %p_shl22 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="7">
<![CDATA[
:18  %p_shl22_cast = zext i7 %p_shl22 to i8

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="391" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %tmp_47 = sub i8 %p_shl22_cast, %b_k_5_cast

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="392" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="393" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="394" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="23" op_0_bw="32">
<![CDATA[
:23  %tmp_56 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="395" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:24  %tmp_161_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_56, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_161_i_i_i"/></StgValue>
</operation>

<operation id="396" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="79" op_0_bw="25">
<![CDATA[
:25  %tmp_161_i_i_i_cast1 = zext i25 %tmp_161_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_161_i_i_i_cast1"/></StgValue>
</operation>

<operation id="397" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="8">
<![CDATA[
:26  %tmp_i_i_i_i_cast = zext i8 %loc_V to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="398" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="399" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:28  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="400" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %tmp_162_i_i_i = sub i8 127, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_162_i_i_i"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8">
<![CDATA[
:30  %tmp_162_i_i_i_cast = sext i8 %tmp_162_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_162_i_i_i_cast"/></StgValue>
</operation>

<operation id="402" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:31  %sh_assign_1 = select i1 %tmp_58, i9 %tmp_162_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="9">
<![CDATA[
:32  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="404" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="25" op_0_bw="9">
<![CDATA[
:33  %sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast_cas"/></StgValue>
</operation>

<operation id="405" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="79" op_0_bw="32">
<![CDATA[
:34  %tmp_163_i_i_i = zext i32 %sh_assign_1_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_163_i_i_i"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:35  %tmp_164_i_i_i = lshr i25 %tmp_161_i_i_i, %sh_assign_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_164_i_i_i"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:36  %tmp_165_i_i_i = shl i79 %tmp_161_i_i_i_cast1, %tmp_163_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_165_i_i_i"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:37  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_164_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="1">
<![CDATA[
:38  %tmp_64 = zext i1 %tmp_59 to i32

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39  %tmp_65 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_165_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %p_Val2_2 = select i1 %tmp_58, i32 %tmp_64, i32 %tmp_65

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %p_Val2_6_i_i_i = sub i32 0, %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_6_i_i_i"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %p_Val2_6 = select i1 %tmp_50, i32 %p_Val2_6_i_i_i, i32 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="414" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge:13  %b_maxval = load float* %relu1ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="b_maxval"/></StgValue>
</operation>

<operation id="415" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge:18  %b_maxval_1 = load float* %relu1ActivationMap_a_2, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_1"/></StgValue>
</operation>

<operation id="416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:19  %b_maxval_to_int = bitcast float %b_maxval to i32

]]></Node>
<StgValue><ssdm name="b_maxval_to_int"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:20  %tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:21  %tmp_67 = trunc i32 %b_maxval_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="419" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:22  %b_maxval_1_to_int = bitcast float %b_maxval_1 to i32

]]></Node>
<StgValue><ssdm name="b_maxval_1_to_int"/></StgValue>
</operation>

<operation id="420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:23  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="421" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:24  %tmp_71 = trunc i32 %b_maxval_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="422" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:25  %notlhs3 = icmp ne i8 %tmp_55, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="423" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:26  %notrhs3 = icmp eq i23 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="424" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:27  %tmp_61 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="425" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:28  %notlhs4 = icmp ne i8 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="426" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:29  %notrhs4 = icmp eq i23 %tmp_71, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="427" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:30  %tmp_66 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="428" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:31  %tmp_68 = and i1 %tmp_61, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="429" st_id="34" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:32  %tmp_70 = fcmp olt float %b_maxval, %b_maxval_1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="430" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:33  %tmp_73 = and i1 %tmp_68, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="431" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
._crit_edge:34  %b_maxval_6 = select i1 %tmp_73, i14 %tmp_51, i14 %tmp_45

]]></Node>
<StgValue><ssdm name="b_maxval_6"/></StgValue>
</operation>

<operation id="432" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge:35  %b_maxval_6_cast1 = sext i14 %b_maxval_6 to i32

]]></Node>
<StgValue><ssdm name="b_maxval_6_cast1"/></StgValue>
</operation>

<operation id="433" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:36  %b_maxval_6_cast = zext i32 %b_maxval_6_cast1 to i64

]]></Node>
<StgValue><ssdm name="b_maxval_6_cast"/></StgValue>
</operation>

<operation id="434" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:37  %relu1ActivationMap_a_3 = getelementptr [4704 x float]* %relu1ActivationMap, i64 0, i64 %b_maxval_6_cast

]]></Node>
<StgValue><ssdm name="relu1ActivationMap_a_3"/></StgValue>
</operation>

<operation id="435" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge:38  %b_maxval_8 = load float* %relu1ActivationMap_a_3, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="436" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %maxval_1_load_2 = load float* %maxval_1

]]></Node>
<StgValue><ssdm name="maxval_1_load_2"/></StgValue>
</operation>

<operation id="437" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %maxval_1_3_load_2 = load float* %maxval_1_3

]]></Node>
<StgValue><ssdm name="maxval_1_3_load_2"/></StgValue>
</operation>

<operation id="438" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge:38  %b_maxval_8 = load float* %relu1ActivationMap_a_3, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_8"/></StgValue>
</operation>

<operation id="439" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:39  %maxval_1_1 = select i1 %tmp_32, float %b_maxval_8, float %maxval_1_3_load_2

]]></Node>
<StgValue><ssdm name="maxval_1_1"/></StgValue>
</operation>

<operation id="440" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:40  %maxval_1_2 = select i1 %tmp_32, float %maxval_1_load_2, float %b_maxval_8

]]></Node>
<StgValue><ssdm name="maxval_1_2"/></StgValue>
</operation>

<operation id="441" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:41  store float %maxval_1_1, float* %maxval_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:42  store float %maxval_1_2, float* %maxval_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:43  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="444" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
:0  %maxval_1_load_1 = load float* %maxval_1

]]></Node>
<StgValue><ssdm name="maxval_1_load_1"/></StgValue>
</operation>

<operation id="445" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
:1  %maxval_1_3_load_1 = load float* %maxval_1_3

]]></Node>
<StgValue><ssdm name="maxval_1_3_load_1"/></StgValue>
</operation>

<operation id="446" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
:2  %maxval_0_3_to_int = bitcast float %maxval_1_load_1 to i32

]]></Node>
<StgValue><ssdm name="maxval_0_3_to_int"/></StgValue>
</operation>

<operation id="447" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_0_3_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="448" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_35 = trunc i32 %maxval_0_3_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="449" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
:5  %maxval_1_3_to_int = bitcast float %maxval_1_3_load_1 to i32

]]></Node>
<StgValue><ssdm name="maxval_1_3_to_int"/></StgValue>
</operation>

<operation id="450" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_1_3_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="451" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="23" op_0_bw="32">
<![CDATA[
:7  %tmp_37 = trunc i32 %maxval_1_3_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="452" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs1 = icmp ne i8 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="453" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs1 = icmp eq i23 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="454" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_38 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %notlhs2 = icmp ne i8 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="456" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:12  %notrhs2 = icmp eq i23 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="457" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_39 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_41 = and i1 %tmp_38, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_42 = fcmp olt float %maxval_1_load_1, %maxval_1_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_43 = and i1 %tmp_41, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="8">
<![CDATA[
:20  %tmp_58_cast = sext i8 %tmp_47 to i32

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="462" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_60 = mul i32 84, %p_Val2_6

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="463" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp7 = add i32 %tmp_60, %tmp_58_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_62 = add i32 %tmp_5_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="32">
<![CDATA[
:46  %tmp_63 = sext i32 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %pool1ActivationMap_a_1 = getelementptr inbounds [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="pool1ActivationMap_a_1"/></StgValue>
</operation>

<operation id="467" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %maxval_1_3_maxval_0_3 = select i1 %tmp_43, float %maxval_1_3_load_1, float %maxval_1_load_1

]]></Node>
<StgValue><ssdm name="maxval_1_3_maxval_0_3"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:49  store float %maxval_1_3_maxval_0_3, float* %pool1ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="470" st_id="37" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rowOutIdx_3 = fadd float %x_assign, 1.000000e+00

]]></Node>
<StgValue><ssdm name="rowOutIdx_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="471" st_id="38" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rowOutIdx_3 = fadd float %x_assign, 1.000000e+00

]]></Node>
<StgValue><ssdm name="rowOutIdx_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="472" st_id="39" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rowOutIdx_3 = fadd float %x_assign, 1.000000e+00

]]></Node>
<StgValue><ssdm name="rowOutIdx_3"/></StgValue>
</operation>

<operation id="473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="474" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader49:0  %f_2 = phi i5 [ 0, %.preheader49.preheader ], [ %f_7, %.preheader49.loopexit ]

]]></Node>
<StgValue><ssdm name="f_2"/></StgValue>
</operation>

<operation id="475" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="5">
<![CDATA[
.preheader49:1  %f_2_cast = zext i5 %f_2 to i8

]]></Node>
<StgValue><ssdm name="f_2_cast"/></StgValue>
</operation>

<operation id="476" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader49:2  %exitcond21 = icmp eq i5 %f_2, -16

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="477" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader49:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="478" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader49:4  %f_7 = add i5 %f_2, 1

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="479" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader49:5  br i1 %exitcond21, label %.preheader43.preheader, label %.preheader48.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="5">
<![CDATA[
.preheader48.preheader:0  %tmp_10 = zext i5 %f_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="481" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:1  %biasConv2_addr = getelementptr inbounds [16 x float]* @biasConv2, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="biasConv2_addr"/></StgValue>
</operation>

<operation id="482" st_id="40" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="4">
<![CDATA[
.preheader48.preheader:2  %biasConv2_load = load float* %biasConv2_addr, align 4

]]></Node>
<StgValue><ssdm name="biasConv2_load"/></StgValue>
</operation>

<operation id="483" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
.preheader43.preheader:0  br label %.preheader43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="484" st_id="41" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="4">
<![CDATA[
.preheader48.preheader:2  %biasConv2_load = load float* %biasConv2_addr, align 4

]]></Node>
<StgValue><ssdm name="biasConv2_load"/></StgValue>
</operation>

<operation id="485" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.preheader:3  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader48:0  %r_2 = phi i4 [ 0, %.preheader48.preheader ], [ %r_6, %.preheader48.loopexit ]

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader48:1  %exitcond20 = icmp eq i4 %r_2, -6

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="489" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader48:3  %r_6 = add i4 %r_2, 1

]]></Node>
<StgValue><ssdm name="r_6"/></StgValue>
</operation>

<operation id="490" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:4  br i1 %exitcond20, label %.preheader49.loopexit, label %.preheader47.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader47.preheader:0  %p_shl9 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %r_2, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="492" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader47.preheader:1  %p_shl10 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %r_2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="493" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="9">
<![CDATA[
.preheader47.preheader:2  %p_shl10_cast = zext i9 %p_shl10 to i11

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="494" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader47.preheader:3  %tmp13 = add i11 %p_shl10_cast, %p_shl9

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="495" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:4  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.loopexit:0  br label %.preheader49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="497" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader47:0  %c_2 = phi i4 [ %c_5, %e_sum.exit ], [ 0, %.preheader47.preheader ]

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="498" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader47:1  %exitcond19 = icmp eq i4 %c_2, -6

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="499" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="500" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader47:3  %c_5 = add i4 %c_2, 1

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="501" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:4  br i1 %exitcond19, label %.preheader48.loopexit, label %.preheader46.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:0  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.loopexit:0  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="504" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader46:0  %k_2 = phi i3 [ %k_14, %.preheader46.loopexit ], [ 0, %.preheader46.preheader ]

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="505" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="3">
<![CDATA[
.preheader46:1  %k_2_cast = zext i3 %k_2 to i4

]]></Node>
<StgValue><ssdm name="k_2_cast"/></StgValue>
</operation>

<operation id="506" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader46:2  %exitcond18 = icmp eq i3 %k_2, -3

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="507" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:3  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="508" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader46:4  %k_14 = add i3 %k_2, 1

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="509" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:5  br i1 %exitcond18, label %13, label %.preheader45.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader45.preheader:0  %tmp_74 = add i4 %k_2_cast, %r_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="511" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="4">
<![CDATA[
.preheader45.preheader:1  %tmp_74_cast_cast = zext i4 %tmp_74 to i12

]]></Node>
<StgValue><ssdm name="tmp_74_cast_cast"/></StgValue>
</operation>

<operation id="512" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader45.preheader:2  %tmp_75 = mul i12 %tmp_74_cast_cast, 84

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="513" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader45.preheader:3  %p_shl15 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k_2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="514" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="8">
<![CDATA[
.preheader45.preheader:4  %p_shl15_cast1 = zext i8 %p_shl15 to i13

]]></Node>
<StgValue><ssdm name="p_shl15_cast1"/></StgValue>
</operation>

<operation id="515" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="8">
<![CDATA[
.preheader45.preheader:5  %p_shl15_cast = zext i8 %p_shl15 to i9

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="516" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader45.preheader:6  %p_shl16 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_2, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="517" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="4">
<![CDATA[
.preheader45.preheader:7  %p_shl16_cast = zext i4 %p_shl16 to i9

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="518" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader45.preheader:8  %tmp_76 = sub i9 %p_shl15_cast, %p_shl16_cast

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="519" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.preheader45.preheader:9  %p_shl17 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %k_2, i9 0)

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="520" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="13" op_0_bw="12">
<![CDATA[
.preheader45.preheader:10  %p_shl17_cast = zext i12 %p_shl17 to i13

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="521" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader45.preheader:11  %tmp_79 = sub i13 %p_shl17_cast, %p_shl15_cast1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="522" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
.preheader45.preheader:12  br label %.preheader45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @c_sum([150 x float]* %fv12, [30 x float]* %fv13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="524" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader45:0  %colOutIdx_3 = phi i3 [ 0, %.preheader45.preheader ], [ %colOutIdx_10, %.preheader45.loopexit ]

]]></Node>
<StgValue><ssdm name="colOutIdx_3"/></StgValue>
</operation>

<operation id="525" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="3">
<![CDATA[
.preheader45:1  %colOutIdx_3_cast = zext i3 %colOutIdx_3 to i4

]]></Node>
<StgValue><ssdm name="colOutIdx_3_cast"/></StgValue>
</operation>

<operation id="526" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader45:2  %exitcond17 = icmp eq i3 %colOutIdx_3, -3

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="527" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader45:3  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="528" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader45:4  %colOutIdx_10 = add i3 %colOutIdx_3, 1

]]></Node>
<StgValue><ssdm name="colOutIdx_10"/></StgValue>
</operation>

<operation id="529" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45:5  br i1 %exitcond17, label %.preheader46.loopexit, label %.preheader44.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader44.preheader:0  %tmp_86 = add i4 %colOutIdx_3_cast, %c_2

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="531" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader44.preheader:1  %p_shl26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_86, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="532" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="7">
<![CDATA[
.preheader44.preheader:2  %p_shl26_cast = zext i7 %p_shl26 to i8

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="533" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader44.preheader:3  %p_shl27 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_86, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl27"/></StgValue>
</operation>

<operation id="534" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="5">
<![CDATA[
.preheader44.preheader:4  %p_shl27_cast = zext i5 %p_shl27 to i8

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="535" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader44.preheader:5  %tmp_87 = sub i8 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="536" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader44.preheader:6  %p_shl28 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %colOutIdx_3, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl28"/></StgValue>
</operation>

<operation id="537" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="6">
<![CDATA[
.preheader44.preheader:7  %p_shl28_cast = zext i6 %p_shl28 to i7

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="538" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader44.preheader:8  %p_shl29 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %colOutIdx_3, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl29"/></StgValue>
</operation>

<operation id="539" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="4">
<![CDATA[
.preheader44.preheader:9  %p_shl29_cast = zext i4 %p_shl29 to i7

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="540" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader44.preheader:10  %tmp_88 = sub i7 %p_shl28_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="541" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader44.preheader:11  %p_shl30 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %colOutIdx_3, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl30"/></StgValue>
</operation>

<operation id="542" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="10">
<![CDATA[
.preheader44.preheader:12  %p_shl30_cast = zext i10 %p_shl30 to i11

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="543" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader44.preheader:13  %p_shl31 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %colOutIdx_3, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl31"/></StgValue>
</operation>

<operation id="544" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="8">
<![CDATA[
.preheader44.preheader:14  %p_shl31_cast = zext i8 %p_shl31 to i11

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="545" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader44.preheader:15  %tmp_89 = sub i11 %p_shl30_cast, %p_shl31_cast

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="546" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
.preheader44.preheader:16  br label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.loopexit:0  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="548" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader44:0  %b_k_1 = phi i3 [ %b_k_8, %12 ], [ 0, %.preheader44.preheader ]

]]></Node>
<StgValue><ssdm name="b_k_1"/></StgValue>
</operation>

<operation id="549" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="3">
<![CDATA[
.preheader44:1  %b_k_1_cast = zext i3 %b_k_1 to i8

]]></Node>
<StgValue><ssdm name="b_k_1_cast"/></StgValue>
</operation>

<operation id="550" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="3">
<![CDATA[
.preheader44:2  %b_k_1_cast1 = zext i3 %b_k_1 to i7

]]></Node>
<StgValue><ssdm name="b_k_1_cast1"/></StgValue>
</operation>

<operation id="551" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:3  %exitcond16 = icmp eq i3 %b_k_1, -2

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="552" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader44:4  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="553" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:5  %b_k_8 = add i3 %b_k_1, 1

]]></Node>
<StgValue><ssdm name="b_k_8"/></StgValue>
</operation>

<operation id="554" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader44:6  br i1 %exitcond16, label %.preheader45.loopexit, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp9 = add i8 %tmp_87, %b_k_1_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="556" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="8">
<![CDATA[
:1  %tmp9_cast = sext i8 %tmp9 to i12

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="557" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_98 = add i12 %tmp9_cast, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="558" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="12">
<![CDATA[
:3  %tmp_98_cast = sext i12 %tmp_98 to i32

]]></Node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="559" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_99 = zext i32 %tmp_98_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="560" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pool1ActivationMap_a_2 = getelementptr inbounds [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="pool1ActivationMap_a_2"/></StgValue>
</operation>

<operation id="561" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="11">
<![CDATA[
:6  %pool1ActivationMap_l = load float* %pool1ActivationMap_a_2, align 4

]]></Node>
<StgValue><ssdm name="pool1ActivationMap_l"/></StgValue>
</operation>

<operation id="562" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp10 = add i7 %tmp_88, %b_k_1_cast1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="563" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="7">
<![CDATA[
:8  %tmp10_cast = sext i7 %tmp10 to i9

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="564" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_101 = add i9 %tmp10_cast, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="565" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:12  %tmp_103 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %b_k_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="566" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="7">
<![CDATA[
:13  %tmp_103_cast = zext i7 %tmp_103 to i11

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="567" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i13.i32.i32(i13 %tmp_79, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="568" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:15  %tmp11 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_113, i5 %f_2)

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="569" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:16  %tmp12 = add i11 %tmp_89, %tmp_103_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="570" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="13" op_0_bw="11">
<![CDATA[
:17  %tmp12_cast = sext i11 %tmp12 to i13

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="571" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:18  %tmp_106 = add i13 %tmp12_cast, %tmp11

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="572" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="13">
<![CDATA[
:19  %tmp_106_cast = sext i13 %tmp_106 to i32

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="573" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
:20  %tmp_107 = zext i32 %tmp_106_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="574" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %weightsConv2_addr = getelementptr inbounds [2400 x float]* @weightsConv2, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="weightsConv2_addr"/></StgValue>
</operation>

<operation id="575" st_id="46" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="12">
<![CDATA[
:22  %weightsConv2_load = load float* %weightsConv2_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsConv2_load"/></StgValue>
</operation>

<operation id="576" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
.preheader45.loopexit:0  br label %.preheader45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="577" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="11">
<![CDATA[
:6  %pool1ActivationMap_l = load float* %pool1ActivationMap_a_2, align 4

]]></Node>
<StgValue><ssdm name="pool1ActivationMap_l"/></StgValue>
</operation>

<operation id="578" st_id="47" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="12">
<![CDATA[
:22  %weightsConv2_load = load float* %weightsConv2_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsConv2_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="579" st_id="48" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_108 = fmul float %weightsConv2_load, %pool1ActivationMap_l

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="580" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="9">
<![CDATA[
:10  %tmp_101_cast = sext i9 %tmp_101 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="581" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_102 = zext i32 %tmp_101_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="582" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %fv12_addr = getelementptr inbounds [150 x float]* %fv12, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="fv12_addr"/></StgValue>
</operation>

<operation id="583" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:25  store float %tmp_108, float* %fv12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="585" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @c_sum([150 x float]* %fv12, [30 x float]* %fv13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="586" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @d_sum([30 x float]* %fv13, [6 x float]* %fv14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="587" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @d_sum([30 x float]* %fv13, [6 x float]* %fv14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="588" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="3">
<![CDATA[
:2  %y_2 = load float* %fv14_addr, align 16

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="589" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="3">
<![CDATA[
:2  %y_2 = load float* %fv14_addr, align 16

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="590" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="591" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %y3_i = phi float [ %y_2, %13 ], [ %y_3, %15 ]

]]></Node>
<StgValue><ssdm name="y3_i"/></StgValue>
</operation>

<operation id="592" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %k_i1 = phi i3 [ 0, %13 ], [ %k_20, %15 ]

]]></Node>
<StgValue><ssdm name="k_i1"/></StgValue>
</operation>

<operation id="593" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond_i1 = icmp eq i3 %k_i1, -3

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="594" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="595" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %k_20 = add i3 %k_i1, 1

]]></Node>
<StgValue><ssdm name="k_20"/></StgValue>
</operation>

<operation id="596" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i1, label %e_sum.exit, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_i1 = zext i3 %k_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="598" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fv14_addr_1 = getelementptr [6 x float]* %fv14, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="fv14_addr_1"/></StgValue>
</operation>

<operation id="599" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="3">
<![CDATA[
:2  %fv14_load = load float* %fv14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fv14_load"/></StgValue>
</operation>

<operation id="600" st_id="55" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
e_sum.exit:0  %tmp_77 = fadd float %y3_i, %biasConv2_load

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="601" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
e_sum.exit:1  %tmp_78 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="602" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
e_sum.exit:2  %tmp14 = add i8 %tmp_78, %f_2_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="603" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="8">
<![CDATA[
e_sum.exit:3  %tmp14_cast = zext i8 %tmp14 to i11

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="604" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
e_sum.exit:4  %tmp_80 = add i11 %tmp13, %tmp14_cast

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="605" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="3">
<![CDATA[
:2  %fv14_load = load float* %fv14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fv14_load"/></StgValue>
</operation>

<operation id="606" st_id="56" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_3 = fadd float %y3_i, %fv14_load

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="607" st_id="57" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_3 = fadd float %y3_i, %fv14_load

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="608" st_id="58" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_3 = fadd float %y3_i, %fv14_load

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="609" st_id="59" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_3 = fadd float %y3_i, %fv14_load

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="610" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="611" st_id="60" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
e_sum.exit:0  %tmp_77 = fadd float %y3_i, %biasConv2_load

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="612" st_id="61" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
e_sum.exit:0  %tmp_77 = fadd float %y3_i, %biasConv2_load

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="613" st_id="62" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
e_sum.exit:0  %tmp_77 = fadd float %y3_i, %biasConv2_load

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="614" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="11">
<![CDATA[
e_sum.exit:5  %tmp_81 = zext i11 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="615" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
e_sum.exit:6  %conv2ActivationMap_a = getelementptr inbounds [1600 x float]* %conv2ActivationMap, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="conv2ActivationMap_a"/></StgValue>
</operation>

<operation id="616" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
e_sum.exit:7  store float %tmp_77, float* %conv2ActivationMap_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
e_sum.exit:8  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="618" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader43:0  %k_3 = phi i4 [ %k_11, %.preheader43.loopexit ], [ 0, %.preheader43.preheader ]

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="619" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader43:1  %exitcond15 = icmp eq i4 %k_3, -6

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="620" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader43:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="621" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader43:3  %k_11 = add i4 %k_3, 1

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="622" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader43:4  br i1 %exitcond15, label %meminst60.preheader, label %.preheader42.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader42.preheader:0  %p_shl3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %k_3, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="624" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader42.preheader:1  %p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %k_3, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="625" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="9">
<![CDATA[
.preheader42.preheader:2  %p_shl4_cast = zext i9 %p_shl4 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="626" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader42.preheader:3  %tmp8 = add i11 %p_shl4_cast, %p_shl3

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="627" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.preheader:4  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
meminst60.preheader:0  br label %meminst60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="629" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader42:0  %colOutIdx_4 = phi i4 [ 0, %.preheader42.preheader ], [ %colOutIdx_5, %.preheader42.loopexit ]

]]></Node>
<StgValue><ssdm name="colOutIdx_4"/></StgValue>
</operation>

<operation id="630" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader42:1  %exitcond14 = icmp eq i4 %colOutIdx_4, -6

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="631" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader42:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="632" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader42:3  %colOutIdx_5 = add i4 %colOutIdx_4, 1

]]></Node>
<StgValue><ssdm name="colOutIdx_5"/></StgValue>
</operation>

<operation id="633" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:4  br i1 %exitcond14, label %.preheader43.loopexit, label %.preheader41.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader41.preheader:0  %tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %colOutIdx_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="635" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader:1  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
.preheader43.loopexit:0  br label %.preheader43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="637" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41:0  %b_k_2 = phi i5 [ %b_k_6, %16 ], [ 0, %.preheader41.preheader ]

]]></Node>
<StgValue><ssdm name="b_k_2"/></StgValue>
</operation>

<operation id="638" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="5">
<![CDATA[
.preheader41:1  %b_k_2_cast = zext i5 %b_k_2 to i8

]]></Node>
<StgValue><ssdm name="b_k_2_cast"/></StgValue>
</operation>

<operation id="639" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader41:2  %exitcond13 = icmp eq i5 %b_k_2, -16

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="640" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader41:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="641" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader41:4  %b_k_6 = add i5 %b_k_2, 1

]]></Node>
<StgValue><ssdm name="b_k_6"/></StgValue>
</operation>

<operation id="642" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41:5  br i1 %exitcond13, label %.preheader42.loopexit, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp16 = add i8 %tmp_33, %b_k_2_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="644" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="8">
<![CDATA[
:1  %tmp16_cast = zext i8 %tmp16 to i11

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="645" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_69 = add i11 %tmp16_cast, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="646" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="11">
<![CDATA[
:3  %tmp_72 = zext i11 %tmp_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="647" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv2ActivationMap_a_1 = getelementptr inbounds [1600 x float]* %conv2ActivationMap, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="conv2ActivationMap_a_1"/></StgValue>
</operation>

<operation id="648" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="11">
<![CDATA[
:5  %rowOutIdx_5 = load float* %conv2ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="rowOutIdx_5"/></StgValue>
</operation>

<operation id="649" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.loopexit:0  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="650" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="11">
<![CDATA[
:5  %rowOutIdx_5 = load float* %conv2ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="rowOutIdx_5"/></StgValue>
</operation>

<operation id="651" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32">
<![CDATA[
:6  %rowOutIdx_7_to_int = bitcast float %rowOutIdx_5 to i32

]]></Node>
<StgValue><ssdm name="rowOutIdx_7_to_int"/></StgValue>
</operation>

<operation id="652" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_7_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="653" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_83 = trunc i32 %rowOutIdx_7_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="654" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs5 = icmp ne i8 %tmp_82, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="655" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %notrhs5 = icmp eq i23 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="656" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_85 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="657" st_id="66" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_90 = fcmp olt float %rowOutIdx_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="658" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_94 = and i1 %tmp_85, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="659" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %rowOutIdx_2 = select i1 %tmp_94, float 0.000000e+00, float %rowOutIdx_5

]]></Node>
<StgValue><ssdm name="rowOutIdx_2"/></StgValue>
</operation>

<operation id="660" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %relu2ActivationMap_a = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="relu2ActivationMap_a"/></StgValue>
</operation>

<operation id="661" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:16  store float %rowOutIdx_2, float* %relu2ActivationMap_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="663" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst60:0  %invdar1 = phi i9 [ %indvarinc1, %meminst60 ], [ 0, %meminst60.preheader ]

]]></Node>
<StgValue><ssdm name="invdar1"/></StgValue>
</operation>

<operation id="664" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst60:1  %indvarinc1 = add i9 %invdar1, 1

]]></Node>
<StgValue><ssdm name="indvarinc1"/></StgValue>
</operation>

<operation id="665" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="9">
<![CDATA[
meminst60:2  %tmp_16 = zext i9 %invdar1 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="666" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst60:3  %pool2ActivationMap_a = getelementptr [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="pool2ActivationMap_a"/></StgValue>
</operation>

<operation id="667" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
meminst60:4  store float 0.000000e+00, float* %pool2ActivationMap_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst60:5  %tmp_20 = icmp eq i9 %invdar1, -113

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="669" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst60:6  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memset_pool2Activati) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="670" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst60:7  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="671" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst60:8  br i1 %tmp_20, label %.preheader64.preheader, label %meminst60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32">
<![CDATA[
.preheader64.preheader:0  %maxval_1_6 = alloca float

]]></Node>
<StgValue><ssdm name="maxval_1_6"/></StgValue>
</operation>

<operation id="673" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32">
<![CDATA[
.preheader64.preheader:1  %maxval_1_7 = alloca float

]]></Node>
<StgValue><ssdm name="maxval_1_7"/></StgValue>
</operation>

<operation id="674" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader64.preheader:2  store float %maxval_1_3_load, float* %maxval_1_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader64.preheader:3  store float %maxval_1_load, float* %maxval_1_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:4  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="677" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader64:0  %f_3 = phi i5 [ 0, %.preheader64.preheader ], [ %f_8, %.preheader64.loopexit ]

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="678" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="5">
<![CDATA[
.preheader64:1  %f_3_cast = zext i5 %f_3 to i8

]]></Node>
<StgValue><ssdm name="f_3_cast"/></StgValue>
</operation>

<operation id="679" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader64:2  %exitcond12 = icmp eq i5 %f_3, -16

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="680" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="681" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader64:4  %f_8 = add i5 %f_3, 1

]]></Node>
<StgValue><ssdm name="f_8"/></StgValue>
</operation>

<operation id="682" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:5  br i1 %exitcond12, label %.preheader39.preheader, label %.preheader40.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:0  %tmp_48 = add i8 %f_3_cast, -80

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="684" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
.preheader40.preheader:1  br label %.preheader40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader39.preheader:0  %fv16_addr = getelementptr [16 x float]* %fv16, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fv16_addr"/></StgValue>
</operation>

<operation id="686" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
.preheader39.preheader:1  br label %.preheader39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="687" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader40:0  %x_assign_5 = phi float [ 1.000000e+00, %.preheader40.preheader ], [ %rowOutIdx_7, %20 ]

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="688" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader40:1  %r_3 = phi i3 [ 0, %.preheader40.preheader ], [ %r_7, %20 ]

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="689" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader40:2  %exitcond11 = icmp eq i3 %r_3, -3

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="690" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader40:3  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="691" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader40:4  %r_7 = add i3 %r_3, 1

]]></Node>
<StgValue><ssdm name="r_7"/></StgValue>
</operation>

<operation id="692" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader40:5  br i1 %exitcond11, label %.preheader64.loopexit, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:0  %k_12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_3, i1 false)

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="694" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:1  %p_shl23 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %r_3, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="695" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="9">
<![CDATA[
:2  %p_shl35_cast = zext i9 %p_shl23 to i11

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="696" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %tmp_84 = or i4 %k_12, 1

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="697" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:4  %p_shl34 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_84, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl34"/></StgValue>
</operation>

<operation id="698" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="11">
<![CDATA[
:5  %p_shl36_cast = zext i11 %p_shl34 to i12

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="699" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:6  %p_shl35 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_84, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl35"/></StgValue>
</operation>

<operation id="700" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="9">
<![CDATA[
:7  %p_shl37_cast = zext i9 %p_shl35 to i12

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="701" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32">
<![CDATA[
:8  %p_Val2_s_41 = bitcast float %x_assign_5 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s_41"/></StgValue>
</operation>

<operation id="702" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.loopexit:0  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="704" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %c_3 = phi i3 [ 0, %17 ], [ %colOutIdx_16, %19 ]

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="705" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond10 = icmp eq i3 %c_3, -3

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="706" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="707" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %colOutIdx_16 = add i3 %c_3, 1

]]></Node>
<StgValue><ssdm name="colOutIdx_16"/></StgValue>
</operation>

<operation id="708" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond10, label %20, label %.preheader132.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
.preheader132.preheader:0  br label %.preheader132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="70" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="rowOutIdx_7"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="711" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader132:0  %j_1 = phi i2 [ %j_3, %._crit_edge58 ], [ 0, %.preheader132.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="712" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader132:1  %exitcond9 = icmp eq i2 %j_1, -2

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="713" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader132:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="714" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader132:3  %j_3 = add i2 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="715" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader132:4  br i1 %exitcond9, label %19, label %._crit_edge58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge58:2  %tmp_165 = trunc i2 %j_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="717" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="1" op_3_bw="4">
<![CDATA[
._crit_edge58:3  %tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 %c_3, i1 %tmp_165, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="718" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge58:4  %tmp_120 = add i8 %tmp_116, %f_3_cast

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="719" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge58:5  %tmp_120_cast = zext i8 %tmp_120 to i12

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="720" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
._crit_edge58:6  %tmp17 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_3, i8 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="721" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge58:7  %tmp_121 = add i11 %p_shl35_cast, %tmp17

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="722" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge58:8  %tmp_122 = zext i11 %tmp_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="723" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge58:10  %relu2ActivationMap_a_1 = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="relu2ActivationMap_a_1"/></StgValue>
</operation>

<operation id="724" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge58:11  %b_maxval_3 = load float* %relu2ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_3"/></StgValue>
</operation>

<operation id="725" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge58:12  %tmp18 = add i12 %tmp_120_cast, %p_shl36_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="726" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge58:13  %tmp_131 = add i12 %p_shl37_cast, %tmp18

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="727" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge58:14  %tmp_132 = zext i12 %tmp_131 to i64

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="728" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge58:15  %relu2ActivationMap_a_2 = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="relu2ActivationMap_a_2"/></StgValue>
</operation>

<operation id="729" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge58:16  %b_maxval_4 = load float* %relu2ActivationMap_a_2, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_4"/></StgValue>
</operation>

<operation id="730" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:17  %tmp_135 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %c_3, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="731" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="7">
<![CDATA[
:18  %tmp_135_cast = zext i7 %tmp_135 to i8

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="732" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s_41, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="733" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s_41, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="734" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="23" op_0_bw="32">
<![CDATA[
:21  %tmp_144 = trunc i32 %p_Val2_s_41 to i23

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="735" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:22  %tmp_161_i_i_i2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_144, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_161_i_i_i2"/></StgValue>
</operation>

<operation id="736" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="79" op_0_bw="25">
<![CDATA[
:23  %tmp_161_i_i_i2_cast1 = zext i25 %tmp_161_i_i_i2 to i79

]]></Node>
<StgValue><ssdm name="tmp_161_i_i_i2_cast1"/></StgValue>
</operation>

<operation id="737" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="8">
<![CDATA[
:24  %tmp_i_i_i_i2_cast = zext i8 %loc_V_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2_cast"/></StgValue>
</operation>

<operation id="738" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:25  %sh_assign_4 = add i9 -127, %tmp_i_i_i_i2_cast

]]></Node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="739" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:26  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="740" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %tmp_162_i_i_i2 = sub i8 127, %loc_V_2

]]></Node>
<StgValue><ssdm name="tmp_162_i_i_i2"/></StgValue>
</operation>

<operation id="741" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="8">
<![CDATA[
:28  %tmp_162_i_i_i2_cast = sext i8 %tmp_162_i_i_i2 to i9

]]></Node>
<StgValue><ssdm name="tmp_162_i_i_i2_cast"/></StgValue>
</operation>

<operation id="742" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:29  %sh_assign_5 = select i1 %tmp_150, i9 %tmp_162_i_i_i2_cast, i9 %sh_assign_4

]]></Node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="743" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="9">
<![CDATA[
:30  %sh_assign_5_cast = sext i9 %sh_assign_5 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast"/></StgValue>
</operation>

<operation id="744" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="25" op_0_bw="9">
<![CDATA[
:31  %sh_assign_5_cast_cas = sext i9 %sh_assign_5 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast_cas"/></StgValue>
</operation>

<operation id="745" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="79" op_0_bw="32">
<![CDATA[
:32  %tmp_163_i_i_i2 = zext i32 %sh_assign_5_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_163_i_i_i2"/></StgValue>
</operation>

<operation id="746" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:33  %tmp_164_i_i_i2 = lshr i25 %tmp_161_i_i_i2, %sh_assign_5_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_164_i_i_i2"/></StgValue>
</operation>

<operation id="747" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:34  %tmp_165_i_i_i2 = shl i79 %tmp_161_i_i_i2_cast1, %tmp_163_i_i_i2

]]></Node>
<StgValue><ssdm name="tmp_165_i_i_i2"/></StgValue>
</operation>

<operation id="748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:35  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_164_i_i_i2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="749" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="1">
<![CDATA[
:36  %tmp_145 = zext i1 %tmp_154 to i32

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="750" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_146 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_165_i_i_i2, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="751" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %p_Val2_9 = select i1 %tmp_150, i32 %tmp_145, i32 %tmp_146

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="752" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %p_Val2_6_i_i_i2 = sub i32 0, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_6_i_i_i2"/></StgValue>
</operation>

<operation id="753" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %p_Val2_1 = select i1 %tmp_143, i32 %p_Val2_6_i_i_i2, i32 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="754" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_156 = shl i32 %p_Val2_1, 6

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="755" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_158 = shl i32 %p_Val2_1, 4

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="756" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp19 = add i32 %tmp_158, %tmp_156

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="757" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %tmp20 = add i8 %tmp_48, %tmp_135_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="758" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="8">
<![CDATA[
:45  %tmp20_cast = sext i8 %tmp20 to i32

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="759" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_139 = add i32 %tmp19, %tmp20_cast

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="760" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge58:9  %tmp_122_cast_cast = zext i11 %tmp_121 to i12

]]></Node>
<StgValue><ssdm name="tmp_122_cast_cast"/></StgValue>
</operation>

<operation id="761" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge58:11  %b_maxval_3 = load float* %relu2ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_3"/></StgValue>
</operation>

<operation id="762" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge58:16  %b_maxval_4 = load float* %relu2ActivationMap_a_2, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_4"/></StgValue>
</operation>

<operation id="763" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge58:17  %b_maxval_3_to_int = bitcast float %b_maxval_3 to i32

]]></Node>
<StgValue><ssdm name="b_maxval_3_to_int"/></StgValue>
</operation>

<operation id="764" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge58:18  %tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_3_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="765" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge58:19  %tmp_166 = trunc i32 %b_maxval_3_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="766" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge58:20  %b_maxval_4_to_int = bitcast float %b_maxval_4 to i32

]]></Node>
<StgValue><ssdm name="b_maxval_4_to_int"/></StgValue>
</operation>

<operation id="767" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge58:21  %tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_4_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="768" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge58:22  %tmp_167 = trunc i32 %b_maxval_4_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="769" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge58:23  %notlhs9 = icmp ne i8 %tmp_155, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="770" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge58:24  %notrhs9 = icmp eq i23 %tmp_166, 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="771" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge58:25  %tmp_159 = or i1 %notrhs9, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="772" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge58:26  %notlhs10 = icmp ne i8 %tmp_157, -1

]]></Node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="773" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge58:27  %notrhs10 = icmp eq i23 %tmp_167, 0

]]></Node>
<StgValue><ssdm name="notrhs10"/></StgValue>
</operation>

<operation id="774" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge58:28  %tmp_160 = or i1 %notrhs10, %notlhs10

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="775" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge58:29  %tmp_161 = and i1 %tmp_159, %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="776" st_id="72" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge58:30  %tmp_162 = fcmp olt float %b_maxval_3, %b_maxval_4

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="777" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge58:31  %tmp_163 = and i1 %tmp_161, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="778" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge58:32  %b_maxval_7 = select i1 %tmp_163, i12 %tmp_131, i12 %tmp_122_cast_cast

]]></Node>
<StgValue><ssdm name="b_maxval_7"/></StgValue>
</operation>

<operation id="779" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge58:33  %b_maxval_7_cast = zext i12 %b_maxval_7 to i64

]]></Node>
<StgValue><ssdm name="b_maxval_7_cast"/></StgValue>
</operation>

<operation id="780" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge58:34  %relu2ActivationMap_a_3 = getelementptr [1600 x float]* %relu2ActivationMap, i64 0, i64 %b_maxval_7_cast

]]></Node>
<StgValue><ssdm name="relu2ActivationMap_a_3"/></StgValue>
</operation>

<operation id="781" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge58:35  %b_maxval_9 = load float* %relu2ActivationMap_a_3, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_9"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="782" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge58:0  %maxval_1_6_load_1 = load float* %maxval_1_6

]]></Node>
<StgValue><ssdm name="maxval_1_6_load_1"/></StgValue>
</operation>

<operation id="783" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge58:1  %maxval_1_7_load_1 = load float* %maxval_1_7

]]></Node>
<StgValue><ssdm name="maxval_1_7_load_1"/></StgValue>
</operation>

<operation id="784" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge58:35  %b_maxval_9 = load float* %relu2ActivationMap_a_3, align 4

]]></Node>
<StgValue><ssdm name="b_maxval_9"/></StgValue>
</operation>

<operation id="785" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge58:36  %maxval_1_4 = select i1 %tmp_165, float %b_maxval_9, float %maxval_1_7_load_1

]]></Node>
<StgValue><ssdm name="maxval_1_4"/></StgValue>
</operation>

<operation id="786" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge58:37  %maxval_1_5 = select i1 %tmp_165, float %maxval_1_6_load_1, float %b_maxval_9

]]></Node>
<StgValue><ssdm name="maxval_1_5"/></StgValue>
</operation>

<operation id="787" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge58:38  store float %maxval_1_4, float* %maxval_1_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge58:39  store float %maxval_1_5, float* %maxval_1_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge58:40  br label %.preheader132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="790" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32">
<![CDATA[
:0  %maxval_1_6_load = load float* %maxval_1_6

]]></Node>
<StgValue><ssdm name="maxval_1_6_load"/></StgValue>
</operation>

<operation id="791" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32">
<![CDATA[
:1  %maxval_1_7_load = load float* %maxval_1_7

]]></Node>
<StgValue><ssdm name="maxval_1_7_load"/></StgValue>
</operation>

<operation id="792" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32">
<![CDATA[
:2  %maxval_0_8_to_int = bitcast float %maxval_1_6_load to i32

]]></Node>
<StgValue><ssdm name="maxval_0_8_to_int"/></StgValue>
</operation>

<operation id="793" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_0_8_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="794" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_129 = trunc i32 %maxval_0_8_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="795" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32">
<![CDATA[
:5  %maxval_1_8_to_int = bitcast float %maxval_1_7_load to i32

]]></Node>
<StgValue><ssdm name="maxval_1_8_to_int"/></StgValue>
</operation>

<operation id="796" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_1_8_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="797" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="23" op_0_bw="32">
<![CDATA[
:7  %tmp_134 = trunc i32 %maxval_1_8_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="798" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs7 = icmp ne i8 %tmp_119, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="799" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs7 = icmp eq i23 %tmp_129, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="800" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_136 = or i1 %notrhs7, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="801" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %notlhs8 = icmp ne i8 %tmp_133, -1

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="802" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:12  %notrhs8 = icmp eq i23 %tmp_134, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="803" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_137 = or i1 %notrhs8, %notlhs8

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="804" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_138 = and i1 %tmp_136, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="805" st_id="74" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_141 = fcmp olt float %maxval_1_6_load, %maxval_1_7_load

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="806" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_142 = and i1 %tmp_138, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="807" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_140 = sext i32 %tmp_139 to i64

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="808" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %pool2ActivationMap_a_1 = getelementptr inbounds [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="pool2ActivationMap_a_1"/></StgValue>
</operation>

<operation id="809" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %maxval_1_8_maxval_0_8 = select i1 %tmp_142, float %maxval_1_7_load, float %maxval_1_6_load

]]></Node>
<StgValue><ssdm name="maxval_1_8_maxval_0_8"/></StgValue>
</operation>

<operation id="810" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:50  store float %maxval_1_8_maxval_0_8, float* %pool2ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="812" st_id="75" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="rowOutIdx_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="813" st_id="76" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="rowOutIdx_7"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="814" st_id="77" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="rowOutIdx_7"/></StgValue>
</operation>

<operation id="815" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="816" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader39:0  %f_4 = phi i7 [ %f_9, %h_sum.exit ], [ 0, %.preheader39.preheader ]

]]></Node>
<StgValue><ssdm name="f_4"/></StgValue>
</operation>

<operation id="817" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader39:1  %exitcond8 = icmp eq i7 %f_4, -8

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="818" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader39:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="819" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader39:3  %f_9 = add i7 %f_4, 1

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="820" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader39:4  br i1 %exitcond8, label %.preheader35.preheader, label %.preheader38.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.preheader:0  br label %.preheader38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.preheader:0  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="823" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader38:0  %k_4 = phi i3 [ %k_13, %.preheader38.loopexit ], [ 0, %.preheader38.preheader ]

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="824" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader38:1  %phi_mul6 = phi i16 [ %next_mul7, %.preheader38.loopexit ], [ 0, %.preheader38.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul6"/></StgValue>
</operation>

<operation id="825" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader38:2  %next_mul7 = add i16 %phi_mul6, 9600

]]></Node>
<StgValue><ssdm name="next_mul7"/></StgValue>
</operation>

<operation id="826" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader38:3  %exitcond7 = icmp eq i3 %k_4, -3

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="827" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader38:4  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="828" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader38:5  %k_13 = add i3 %k_4, 1

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="829" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader38:6  br i1 %exitcond7, label %22, label %.preheader37.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader37.preheader:0  %p_shl13 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %k_4, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="831" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader37.preheader:1  %p_shl14 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k_4, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="832" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="9" op_0_bw="7">
<![CDATA[
.preheader37.preheader:2  %p_shl14_cast = zext i7 %p_shl14 to i9

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="833" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader37.preheader:3  %tmp23 = add i9 %p_shl13, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="834" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
.preheader37.preheader:4  br label %.preheader37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @f_sum([400 x float]* %b_pool2ActivationMap, [80 x float]* %fv15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="836" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader37:0  %colOutIdx_6 = phi i3 [ 0, %.preheader37.preheader ], [ %colOutIdx_9, %.preheader37.loopexit ]

]]></Node>
<StgValue><ssdm name="colOutIdx_6"/></StgValue>
</operation>

<operation id="837" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader37:1  %exitcond6 = icmp eq i3 %colOutIdx_6, -3

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="838" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader37:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="839" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader37:3  %colOutIdx_9 = add i3 %colOutIdx_6, 1

]]></Node>
<StgValue><ssdm name="colOutIdx_9"/></StgValue>
</operation>

<operation id="840" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37:4  br i1 %exitcond6, label %.preheader38.loopexit, label %.preheader36.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader36.preheader:0  %tmp_96 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %colOutIdx_6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="842" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.preheader36.preheader:1  %p_shl24 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %colOutIdx_6, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="843" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="15" op_0_bw="14">
<![CDATA[
.preheader36.preheader:2  %p_shl24_cast = zext i14 %p_shl24 to i15

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="844" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader36.preheader:3  %p_shl25 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %colOutIdx_6, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="845" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="15" op_0_bw="10">
<![CDATA[
.preheader36.preheader:4  %p_shl25_cast = zext i10 %p_shl25 to i15

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="846" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader36.preheader:5  %tmp_109 = sub i15 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="847" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
.preheader36.preheader:6  br label %.preheader36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.loopexit:0  br label %.preheader38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="849" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader36:0  %b_k_3 = phi i5 [ %b_k_7, %21 ], [ 0, %.preheader36.preheader ]

]]></Node>
<StgValue><ssdm name="b_k_3"/></StgValue>
</operation>

<operation id="850" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="7" op_0_bw="5">
<![CDATA[
.preheader36:1  %b_k_3_cast = zext i5 %b_k_3 to i7

]]></Node>
<StgValue><ssdm name="b_k_3_cast"/></StgValue>
</operation>

<operation id="851" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader36:2  %exitcond5 = icmp eq i5 %b_k_3, -16

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="852" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader36:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="853" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader36:4  %b_k_7 = add i5 %b_k_3, 1

]]></Node>
<StgValue><ssdm name="b_k_7"/></StgValue>
</operation>

<operation id="854" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader36:5  br i1 %exitcond5, label %.preheader37.loopexit, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp24 = add i7 %tmp_96, %b_k_3_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="856" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="7">
<![CDATA[
:1  %tmp24_cast = zext i7 %tmp24 to i9

]]></Node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="857" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_147 = add i9 %tmp24_cast, %tmp23

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="858" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_148 = zext i9 %tmp_147 to i64

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="859" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %pool2ActivationMap_a_2 = getelementptr inbounds [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="pool2ActivationMap_a_2"/></StgValue>
</operation>

<operation id="860" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="9">
<![CDATA[
:5  %pool2ActivationMap_l = load float* %pool2ActivationMap_a_2, align 4

]]></Node>
<StgValue><ssdm name="pool2ActivationMap_l"/></StgValue>
</operation>

<operation id="861" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="4" op_0_bw="5">
<![CDATA[
:6  %tmp_168 = trunc i5 %b_k_3 to i4

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="862" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:7  %p_shl32 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_168, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl32"/></StgValue>
</operation>

<operation id="863" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="11">
<![CDATA[
:8  %p_shl32_cast = zext i11 %p_shl32 to i12

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="864" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:9  %p_shl33 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_168, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl33"/></StgValue>
</operation>

<operation id="865" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="7">
<![CDATA[
:10  %p_shl33_cast = zext i7 %p_shl33 to i12

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="866" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %tmp_149 = sub i12 %p_shl32_cast, %p_shl33_cast

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="867" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="15" op_0_bw="12">
<![CDATA[
:12  %tmp_149_cast = sext i12 %tmp_149 to i15

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="868" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_164 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %phi_mul6, i32 7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="869" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
:14  %tmp25 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_164, i7 %f_4)

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="870" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="17" op_0_bw="16">
<![CDATA[
:15  %tmp25_cast = zext i16 %tmp25 to i17

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="871" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp26 = add i15 %tmp_109, %tmp_149_cast

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="872" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="17" op_0_bw="15">
<![CDATA[
:17  %tmp26_cast = sext i15 %tmp26 to i17

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="873" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:18  %tmp_151 = add i17 %tmp26_cast, %tmp25_cast

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="874" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="17">
<![CDATA[
:19  %tmp_151_cast = sext i17 %tmp_151 to i32

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="875" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="32">
<![CDATA[
:20  %tmp_152 = zext i32 %tmp_151_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="876" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %weightsFC1_addr = getelementptr inbounds [48000 x float]* @weightsFC1, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="weightsFC1_addr"/></StgValue>
</operation>

<operation id="877" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="16">
<![CDATA[
:22  %weightsFC1_load = load float* %weightsFC1_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsFC1_load"/></StgValue>
</operation>

<operation id="878" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
.preheader37.loopexit:0  br label %.preheader37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="879" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="9">
<![CDATA[
:5  %pool2ActivationMap_l = load float* %pool2ActivationMap_a_2, align 4

]]></Node>
<StgValue><ssdm name="pool2ActivationMap_l"/></StgValue>
</operation>

<operation id="880" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="16">
<![CDATA[
:22  %weightsFC1_load = load float* %weightsFC1_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsFC1_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="881" st_id="83" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_153 = fmul float %pool2ActivationMap_l, %weightsFC1_load

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="882" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %b_pool2ActivationMap_1 = getelementptr inbounds [400 x float]* %b_pool2ActivationMap, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="b_pool2ActivationMap_1"/></StgValue>
</operation>

<operation id="883" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:25  store float %tmp_153, float* %b_pool2ActivationMap_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="885" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @f_sum([400 x float]* %b_pool2ActivationMap, [80 x float]* %fv15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="886" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @g_sum([80 x float]* %fv15, [16 x float]* %fv16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="887" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @g_sum([80 x float]* %fv15, [16 x float]* %fv16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="888" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="4">
<![CDATA[
:2  %y_4 = load float* %fv16_addr, align 16

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="889" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="4">
<![CDATA[
:2  %y_4 = load float* %fv16_addr, align 16

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="890" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="891" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %y1_i = phi float [ %y_4, %22 ], [ %y_5, %24 ]

]]></Node>
<StgValue><ssdm name="y1_i"/></StgValue>
</operation>

<operation id="892" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %k_i2 = phi i4 [ 0, %22 ], [ %k_15, %24 ]

]]></Node>
<StgValue><ssdm name="k_i2"/></StgValue>
</operation>

<operation id="893" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond_i2 = icmp eq i4 %k_i2, -1

]]></Node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="894" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="895" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %k_15 = add i4 %k_i2, 1

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="896" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i2, label %h_sum.exit, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_i2 = zext i4 %k_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="898" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fv16_addr_1 = getelementptr [16 x float]* %fv16, i64 0, i64 %tmp_i2

]]></Node>
<StgValue><ssdm name="fv16_addr_1"/></StgValue>
</operation>

<operation id="899" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="4">
<![CDATA[
:2  %fv16_load = load float* %fv16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fv16_load"/></StgValue>
</operation>

<operation id="900" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="7">
<![CDATA[
h_sum.exit:0  %tmp_52 = zext i7 %f_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="901" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
h_sum.exit:1  %biasFC1_addr = getelementptr inbounds [120 x float]* @biasFC1, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="biasFC1_addr"/></StgValue>
</operation>

<operation id="902" st_id="90" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="7">
<![CDATA[
h_sum.exit:2  %biasFC1_load = load float* %biasFC1_addr, align 4

]]></Node>
<StgValue><ssdm name="biasFC1_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="903" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="4">
<![CDATA[
:2  %fv16_load = load float* %fv16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fv16_load"/></StgValue>
</operation>

<operation id="904" st_id="91" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_5 = fadd float %y1_i, %fv16_load

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="905" st_id="92" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_5 = fadd float %y1_i, %fv16_load

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="906" st_id="93" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_5 = fadd float %y1_i, %fv16_load

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="907" st_id="94" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_5 = fadd float %y1_i, %fv16_load

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="908" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="909" st_id="95" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="7">
<![CDATA[
h_sum.exit:2  %biasFC1_load = load float* %biasFC1_addr, align 4

]]></Node>
<StgValue><ssdm name="biasFC1_load"/></StgValue>
</operation>

<operation id="910" st_id="95" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
h_sum.exit:3  %tmp_54 = fadd float %y1_i, %biasFC1_load

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="911" st_id="96" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
h_sum.exit:3  %tmp_54 = fadd float %y1_i, %biasFC1_load

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="912" st_id="97" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
h_sum.exit:3  %tmp_54 = fadd float %y1_i, %biasFC1_load

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="913" st_id="98" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
h_sum.exit:3  %tmp_54 = fadd float %y1_i, %biasFC1_load

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="914" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
h_sum.exit:4  %fc1ActivationMap_add = getelementptr inbounds [120 x float]* %fc1ActivationMap, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="fc1ActivationMap_add"/></StgValue>
</operation>

<operation id="915" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
h_sum.exit:5  store float %tmp_54, float* %fc1ActivationMap_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
h_sum.exit:6  br label %.preheader39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="917" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader35:0  %k_5 = phi i7 [ %k_21, %25 ], [ 0, %.preheader35.preheader ]

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="918" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader35:1  %exitcond4 = icmp eq i7 %k_5, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="919" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader35:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="920" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader35:3  %k_21 = add i7 %k_5, 1

]]></Node>
<StgValue><ssdm name="k_21"/></StgValue>
</operation>

<operation id="921" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader35:4  br i1 %exitcond4, label %.preheader34.preheader, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_49 = zext i7 %k_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="923" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc1ActivationMap_add_1 = getelementptr inbounds [120 x float]* %fc1ActivationMap, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="fc1ActivationMap_add_1"/></StgValue>
</operation>

<operation id="924" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="7">
<![CDATA[
:2  %rowOutIdx_6 = load float* %fc1ActivationMap_add_1, align 4

]]></Node>
<StgValue><ssdm name="rowOutIdx_6"/></StgValue>
</operation>

<operation id="925" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
.preheader34.preheader:0  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="926" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="7">
<![CDATA[
:2  %rowOutIdx_6 = load float* %fc1ActivationMap_add_1, align 4

]]></Node>
<StgValue><ssdm name="rowOutIdx_6"/></StgValue>
</operation>

<operation id="927" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32">
<![CDATA[
:3  %rowOutIdx_8_to_int = bitcast float %rowOutIdx_6 to i32

]]></Node>
<StgValue><ssdm name="rowOutIdx_8_to_int"/></StgValue>
</operation>

<operation id="928" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_8_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="929" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="23" op_0_bw="32">
<![CDATA[
:5  %tmp_100 = trunc i32 %rowOutIdx_8_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="930" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %notlhs6 = icmp ne i8 %tmp_97, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="931" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %notrhs6 = icmp eq i23 %tmp_100, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="932" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_104 = or i1 %notrhs6, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="933" st_id="100" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_105 = fcmp olt float %rowOutIdx_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="934" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_110 = and i1 %tmp_104, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="935" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %rowOutIdx_4 = select i1 %tmp_110, float 0.000000e+00, float %rowOutIdx_6

]]></Node>
<StgValue><ssdm name="rowOutIdx_4"/></StgValue>
</operation>

<operation id="936" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %relu3ActivationMap_a = getelementptr inbounds [120 x float]* %relu3ActivationMap, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="relu3ActivationMap_a"/></StgValue>
</operation>

<operation id="937" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:13  store float %rowOutIdx_4, float* %relu3ActivationMap_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="939" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader34:0  %k_6 = phi i7 [ %k_22, %29 ], [ 0, %.preheader34.preheader ]

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="940" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader34:1  %exitcond3 = icmp eq i7 %k_6, -44

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="941" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader34:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="942" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader34:3  %k_22 = add i7 %k_6, 1

]]></Node>
<StgValue><ssdm name="k_22"/></StgValue>
</operation>

<operation id="943" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader34:4  br i1 %exitcond3, label %.preheader.preheader, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_91 = zext i7 %k_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="945" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:1  %p_shl20 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %k_6, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="946" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="15" op_0_bw="14">
<![CDATA[
:2  %p_shl20_cast = zext i14 %p_shl20 to i15

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="947" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:3  %p_shl21 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %k_6, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="948" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="15" op_0_bw="10">
<![CDATA[
:4  %p_shl21_cast = zext i10 %p_shl21 to i15

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="949" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_92 = sub i15 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="950" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="952" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_95 = phi float [ 0.000000e+00, %26 ], [ %tmp_123, %28 ]

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="953" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %colOutIdx_7 = phi i7 [ 0, %26 ], [ %colOutIdx_13, %28 ]

]]></Node>
<StgValue><ssdm name="colOutIdx_7"/></StgValue>
</operation>

<operation id="954" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="15" op_0_bw="7">
<![CDATA[
:2  %colOutIdx_7_cast = zext i7 %colOutIdx_7 to i15

]]></Node>
<StgValue><ssdm name="colOutIdx_7_cast"/></StgValue>
</operation>

<operation id="955" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond2 = icmp eq i7 %colOutIdx_7, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="956" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="957" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %colOutIdx_13 = add i7 %colOutIdx_7, 1

]]></Node>
<StgValue><ssdm name="colOutIdx_13"/></StgValue>
</operation>

<operation id="958" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %29, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_114 = zext i7 %colOutIdx_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="960" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %relu3ActivationMap_a_1 = getelementptr inbounds [120 x float]* %relu3ActivationMap, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="relu3ActivationMap_a_1"/></StgValue>
</operation>

<operation id="961" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="7">
<![CDATA[
:2  %relu3ActivationMap_l = load float* %relu3ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="relu3ActivationMap_l"/></StgValue>
</operation>

<operation id="962" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %tmp_115 = add i15 %tmp_92, %colOutIdx_7_cast

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="963" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="15">
<![CDATA[
:4  %tmp_115_cast = sext i15 %tmp_115 to i32

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="964" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_117 = zext i32 %tmp_115_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="965" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weightsFC2_addr = getelementptr inbounds [10080 x float]* @weightsFC2, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightsFC2_addr"/></StgValue>
</operation>

<operation id="966" st_id="102" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="14">
<![CDATA[
:7  %weightsFC2_load = load float* %weightsFC2_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsFC2_load"/></StgValue>
</operation>

<operation id="967" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %biasFC2_addr = getelementptr inbounds [84 x float]* @biasFC2, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="biasFC2_addr"/></StgValue>
</operation>

<operation id="968" st_id="102" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="7">
<![CDATA[
:1  %biasFC2_load = load float* %biasFC2_addr, align 4

]]></Node>
<StgValue><ssdm name="biasFC2_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="969" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="7">
<![CDATA[
:2  %relu3ActivationMap_l = load float* %relu3ActivationMap_a_1, align 4

]]></Node>
<StgValue><ssdm name="relu3ActivationMap_l"/></StgValue>
</operation>

<operation id="970" st_id="103" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="14">
<![CDATA[
:7  %weightsFC2_load = load float* %weightsFC2_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsFC2_load"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="971" st_id="104" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_118 = fmul float %relu3ActivationMap_l, %weightsFC2_load

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="972" st_id="105" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_123 = fadd float %tmp_95, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="973" st_id="106" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_123 = fadd float %tmp_95, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="974" st_id="107" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_123 = fadd float %tmp_95, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="975" st_id="108" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_123 = fadd float %tmp_95, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="976" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="977" st_id="109" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="7">
<![CDATA[
:1  %biasFC2_load = load float* %biasFC2_addr, align 4

]]></Node>
<StgValue><ssdm name="biasFC2_load"/></StgValue>
</operation>

<operation id="978" st_id="109" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_112 = fadd float %tmp_95, %biasFC2_load

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="979" st_id="110" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_112 = fadd float %tmp_95, %biasFC2_load

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="980" st_id="111" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_112 = fadd float %tmp_95, %biasFC2_load

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="981" st_id="112" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_112 = fadd float %tmp_95, %biasFC2_load

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="982" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_relu3ActivationMap_1 = getelementptr inbounds [84 x float]* %d_relu3ActivationMap, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="d_relu3ActivationMap_1"/></StgValue>
</operation>

<operation id="983" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_112, float* %d_relu3ActivationMap_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="984" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="985" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %k_7 = phi i4 [ %k_16, %33 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="986" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul8 = phi i10 [ %next_mul9, %33 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul8"/></StgValue>
</operation>

<operation id="987" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %next_mul9 = add i10 %phi_mul8, 84

]]></Node>
<StgValue><ssdm name="next_mul9"/></StgValue>
</operation>

<operation id="988" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %exitcond1 = icmp eq i4 %k_7, -6

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="989" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="990" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5  %k_16 = add i4 %k_7, 1

]]></Node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="991" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond1, label %34, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_93 = zext i4 %k_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="993" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="995" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_111 = phi float [ 0.000000e+00, %30 ], [ %tmp_130, %32 ]

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="996" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %colOutIdx_8 = phi i7 [ 0, %30 ], [ %colOutIdx_14, %32 ]

]]></Node>
<StgValue><ssdm name="colOutIdx_8"/></StgValue>
</operation>

<operation id="997" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="10" op_0_bw="7">
<![CDATA[
:2  %colOutIdx_8_cast = zext i7 %colOutIdx_8 to i10

]]></Node>
<StgValue><ssdm name="colOutIdx_8_cast"/></StgValue>
</operation>

<operation id="998" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond = icmp eq i7 %colOutIdx_8, -44

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="999" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1000" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %colOutIdx_14 = add i7 %colOutIdx_8, 1

]]></Node>
<StgValue><ssdm name="colOutIdx_14"/></StgValue>
</operation>

<operation id="1001" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %33, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_125 = zext i7 %colOutIdx_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1003" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %d_relu3ActivationMap_2 = getelementptr inbounds [84 x float]* %d_relu3ActivationMap, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="d_relu3ActivationMap_2"/></StgValue>
</operation>

<operation id="1004" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="7">
<![CDATA[
:2  %d_relu3ActivationMap_3 = load float* %d_relu3ActivationMap_2, align 4

]]></Node>
<StgValue><ssdm name="d_relu3ActivationMap_3"/></StgValue>
</operation>

<operation id="1005" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_126 = add i10 %phi_mul8, %colOutIdx_8_cast

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1006" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_127 = zext i10 %tmp_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1007" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weightsFC3_addr = getelementptr inbounds [840 x float]* @weightsFC3, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="weightsFC3_addr"/></StgValue>
</operation>

<operation id="1008" st_id="114" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="10">
<![CDATA[
:6  %weightsFC3_load = load float* %weightsFC3_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsFC3_load"/></StgValue>
</operation>

<operation id="1009" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %biasFC3_addr = getelementptr inbounds [10 x float]* @biasFC3, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="biasFC3_addr"/></StgValue>
</operation>

<operation id="1010" st_id="114" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="4">
<![CDATA[
:1  %biasFC3_load = load float* %biasFC3_addr, align 4

]]></Node>
<StgValue><ssdm name="biasFC3_load"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1011" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="7">
<![CDATA[
:2  %d_relu3ActivationMap_3 = load float* %d_relu3ActivationMap_2, align 4

]]></Node>
<StgValue><ssdm name="d_relu3ActivationMap_3"/></StgValue>
</operation>

<operation id="1012" st_id="115" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="10">
<![CDATA[
:6  %weightsFC3_load = load float* %weightsFC3_addr, align 4

]]></Node>
<StgValue><ssdm name="weightsFC3_load"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1013" st_id="116" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_128 = fmul float %d_relu3ActivationMap_3, %weightsFC3_load

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1014" st_id="117" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_130 = fadd float %tmp_111, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1015" st_id="118" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_130 = fadd float %tmp_111, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1016" st_id="119" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_130 = fadd float %tmp_111, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1017" st_id="120" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_130 = fadd float %tmp_111, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1018" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1019" st_id="121" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="4">
<![CDATA[
:1  %biasFC3_load = load float* %biasFC3_addr, align 4

]]></Node>
<StgValue><ssdm name="biasFC3_load"/></StgValue>
</operation>

<operation id="1020" st_id="121" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_124 = fadd float %tmp_111, %biasFC3_load

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1021" st_id="122" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_124 = fadd float %tmp_111, %biasFC3_load

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1022" st_id="123" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_124 = fadd float %tmp_111, %biasFC3_load

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1023" st_id="124" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_124 = fadd float %tmp_111, %biasFC3_load

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1024" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %netScores_addr = getelementptr [10 x float]* %netScores, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="netScores_addr"/></StgValue>
</operation>

<operation id="1025" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float %tmp_124, float* %netScores_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
