{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748541925769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748541925774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 15:05:25 2025 " "Processing started: Thu May 29 15:05:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748541925774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541925774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541925774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748541925983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748541925983 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier Parametros.v(62) " "Verilog HDL syntax error at Parametros.v(62) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748541930594 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting an identifier (\"input\" is a reserved keyword ) TopDE.v(7) " "Verilog HDL syntax error at TopDE.v(7) near text: \"input\";  expecting an identifier (\"input\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748541930594 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting an identifier (\"output\" is a reserved keyword ) TopDE.v(10) " "Verilog HDL syntax error at TopDE.v(10) near text: \"output\";  expecting an identifier (\"output\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/TopDE.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748541930596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 0 0 " "Found 0 design units, including 0 entities, in source file topde.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930598 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 0 0 " "Found 0 design units, including 0 entities, in source file uniciclo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 0 0 " "Found 0 design units, including 0 entities, in source file multiciclo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 0 0 " "Found 0 design units, including 0 entities, in source file pipeline.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930602 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930603 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 0 0 " "Found 0 design units, including 0 entities, in source file registers.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930606 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930607 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 0 0 " "Found 0 design units, including 0 entities, in source file immgen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748541930608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748541930609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHSU Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPMULHSU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIV Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPDIV\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPDIVU Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPDIVU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPREM Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPREM\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab2/TopDE_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1748541930610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 0 0 " "Found 0 design units, including 0 entities, in source file alucontrol.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930611 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 155 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 155 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748541930642 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 29 15:05:30 2025 " "Processing ended: Thu May 29 15:05:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748541930642 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748541930642 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748541930642 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541930642 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 157 s 1  " "Quartus Prime Full Compilation was unsuccessful. 157 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748541931209 ""}
