// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fpga_convolution_HH_
#define _fpga_convolution_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fpga_convolution_cud.h"
#include "fpga_convolution_bkb.h"
#include "fpga_convolution_AXILiteS_s_axi.h"
#include "fpga_convolution_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct fpga_convolution : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const7;


    // Module declarations
    fpga_convolution(sc_module_name name);
    SC_HAS_PROCESS(fpga_convolution);

    ~fpga_convolution();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fpga_convolution_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* fpga_convolution_AXILiteS_s_axi_U;
    fpga_convolution_gmem_m_axi<32,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* fpga_convolution_gmem_m_axi_U;
    fpga_convolution_bkb* empty_U;
    fpga_convolution_cud<1,2,32,32,32>* fpga_convolution_cud_U0;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<35> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > image_r;
    sc_signal< sc_lv<32> > kernel;
    sc_signal< sc_lv<32> > output_r;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<32> > reg_360;
    sc_signal< sc_lv<31> > tmp_3_cast_fu_375_p1;
    sc_signal< sc_lv<31> > tmp_3_cast_reg_696;
    sc_signal< sc_lv<31> > tmp_6_cast_fu_389_p1;
    sc_signal< sc_lv<31> > tmp_6_cast_reg_701;
    sc_signal< sc_lv<32> > tmp_s_fu_403_p1;
    sc_signal< sc_lv<32> > tmp_s_reg_706;
    sc_signal< sc_lv<32> > image2_sum_fu_437_p2;
    sc_signal< sc_lv<32> > image2_sum_reg_717;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_fu_412_p2;
    sc_signal< sc_lv<1> > icmp_fu_428_p2;
    sc_signal< sc_lv<32> > pos_3_fu_453_p2;
    sc_signal< sc_lv<32> > pos_3_reg_722;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_ARREADY;
    sc_signal< sc_lv<32> > pos_6_fu_470_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > exitcond3_fu_465_p2;
    sc_signal< sc_lv<32> > pos_5_fu_476_p2;
    sc_signal< sc_lv<32> > flag_3_fu_482_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<32> > tmp_9_fu_488_p2;
    sc_signal< sc_lv<17> > pos_4_fu_505_p2;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > exitcond2_fu_499_p2;
    sc_signal< sc_lv<31> > counter_cast_cast_fu_511_p1;
    sc_signal< sc_lv<31> > counter_cast_cast_reg_764;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<17> > counter_1_fu_521_p2;
    sc_signal< sc_lv<17> > counter_1_reg_772;
    sc_signal< sc_lv<1> > icmp1_fu_537_p2;
    sc_signal< sc_lv<1> > icmp1_reg_777;
    sc_signal< sc_lv<1> > tmp_7_fu_515_p2;
    sc_signal< sc_lv<32> > p_position_fu_549_p3;
    sc_signal< sc_lv<32> > p_position_reg_782;
    sc_signal< sc_lv<18> > tmp_6_fu_557_p1;
    sc_signal< sc_lv<18> > tmp_6_reg_787;
    sc_signal< sc_lv<7> > column_cast5_fu_561_p1;
    sc_signal< sc_lv<7> > column_cast5_reg_792;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<18> > column_cast4_fu_565_p1;
    sc_signal< sc_lv<18> > column_cast4_reg_797;
    sc_signal< sc_lv<4> > column_1_fu_575_p2;
    sc_signal< sc_lv<4> > column_1_reg_805;
    sc_signal< sc_lv<31> > output6_sum_fu_581_p2;
    sc_signal< sc_lv<31> > output6_sum_reg_810;
    sc_signal< sc_lv<1> > exitcond1_fu_569_p2;
    sc_signal< sc_lv<32> > flag_4_fu_591_p3;
    sc_signal< sc_lv<32> > flag_4_reg_815;
    sc_signal< sc_lv<32> > position_2_fu_598_p2;
    sc_signal< sc_lv<32> > position_2_reg_820;
    sc_signal< sc_lv<4> > row_1_fu_609_p2;
    sc_signal< sc_lv<4> > row_1_reg_828;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<12> > next_mul_fu_615_p2;
    sc_signal< sc_lv<12> > next_mul_reg_833;
    sc_signal< sc_lv<1> > exitcond_fu_603_p2;
    sc_signal< sc_lv<18> > tmp_4_fu_630_p2;
    sc_signal< sc_lv<18> > tmp_4_reg_838;
    sc_signal< sc_lv<7> > next_mul8_fu_635_p2;
    sc_signal< sc_lv<7> > next_mul8_reg_843;
    sc_signal< sc_lv<31> > kernel4_sum_fu_650_p2;
    sc_signal< sc_lv<31> > kernel4_sum_reg_848;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<32> > empty_q0;
    sc_signal< sc_lv<32> > empty_9_reg_864;
    sc_signal< sc_lv<32> > grp_fu_669_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_869;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<32> > tempsum_fu_674_p2;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_AWREADY;
    sc_signal< sc_lv<17> > empty_address0;
    sc_signal< sc_logic > empty_ce0;
    sc_signal< sc_logic > empty_we0;
    sc_signal< sc_lv<32> > empty_d0;
    sc_signal< sc_lv<32> > flag_reg_188;
    sc_signal< sc_lv<32> > pos_reg_200;
    sc_signal< sc_lv<32> > pos_1_reg_213;
    sc_signal< sc_lv<32> > flag_1_reg_224;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > pos_2_reg_236;
    sc_signal< sc_lv<17> > pos1_reg_246;
    sc_signal< sc_lv<32> > flag_2_reg_257;
    sc_signal< sc_lv<17> > counter_reg_269;
    sc_signal< sc_lv<32> > position_reg_280;
    sc_signal< sc_lv<32> > tempsum_1_reg_291;
    sc_signal< sc_lv<4> > column_reg_304;
    sc_signal< sc_lv<32> > tempsum_2_reg_315;
    sc_signal< sc_lv<4> > row_reg_327;
    sc_signal< sc_lv<12> > phi_mul_reg_338;
    sc_signal< sc_lv<7> > phi_mul7_reg_349;
    sc_signal< sc_lv<32> > pos1_cast6_fu_494_p1;
    sc_signal< sc_lv<32> > tmp_4_cast_fu_665_p1;
    sc_signal< sc_lv<32> > kernel4_sum_cast_fu_655_p1;
    sc_signal< sc_lv<32> > output6_sum_cast_fu_679_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_WREADY;
    sc_signal< sc_lv<32> > image_count_fu_112;
    sc_signal< sc_lv<32> > image_count_1_fu_442_p2;
    sc_signal< sc_lv<30> > tmp_1_fu_365_p4;
    sc_signal< sc_lv<30> > tmp_2_fu_379_p4;
    sc_signal< sc_lv<30> > image1_fu_393_p4;
    sc_signal< sc_lv<24> > tmp_3_fu_418_p4;
    sc_signal< sc_lv<24> > tmp_5_fu_527_p4;
    sc_signal< sc_lv<32> > position_1_fu_543_p2;
    sc_signal< sc_lv<32> > flag_2_op_fu_585_p2;
    sc_signal< sc_lv<18> > tmp_2_cast7_fu_621_p1;
    sc_signal< sc_lv<18> > tmp1_fu_625_p2;
    sc_signal< sc_lv<7> > sum3_fu_641_p2;
    sc_signal< sc_lv<31> > sum3_cast_cast_fu_646_p1;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<35> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<35> ap_ST_fsm_state1;
    static const sc_lv<35> ap_ST_fsm_state2;
    static const sc_lv<35> ap_ST_fsm_state3;
    static const sc_lv<35> ap_ST_fsm_state4;
    static const sc_lv<35> ap_ST_fsm_state5;
    static const sc_lv<35> ap_ST_fsm_state6;
    static const sc_lv<35> ap_ST_fsm_state7;
    static const sc_lv<35> ap_ST_fsm_state8;
    static const sc_lv<35> ap_ST_fsm_state9;
    static const sc_lv<35> ap_ST_fsm_state10;
    static const sc_lv<35> ap_ST_fsm_state11;
    static const sc_lv<35> ap_ST_fsm_state12;
    static const sc_lv<35> ap_ST_fsm_state13;
    static const sc_lv<35> ap_ST_fsm_state14;
    static const sc_lv<35> ap_ST_fsm_state15;
    static const sc_lv<35> ap_ST_fsm_state16;
    static const sc_lv<35> ap_ST_fsm_state17;
    static const sc_lv<35> ap_ST_fsm_state18;
    static const sc_lv<35> ap_ST_fsm_state19;
    static const sc_lv<35> ap_ST_fsm_state20;
    static const sc_lv<35> ap_ST_fsm_state21;
    static const sc_lv<35> ap_ST_fsm_state22;
    static const sc_lv<35> ap_ST_fsm_state23;
    static const sc_lv<35> ap_ST_fsm_state24;
    static const sc_lv<35> ap_ST_fsm_state25;
    static const sc_lv<35> ap_ST_fsm_state26;
    static const sc_lv<35> ap_ST_fsm_state27;
    static const sc_lv<35> ap_ST_fsm_state28;
    static const sc_lv<35> ap_ST_fsm_state29;
    static const sc_lv<35> ap_ST_fsm_state30;
    static const sc_lv<35> ap_ST_fsm_state31;
    static const sc_lv<35> ap_ST_fsm_state32;
    static const sc_lv<35> ap_ST_fsm_state33;
    static const sc_lv<35> ap_ST_fsm_state34;
    static const sc_lv<35> ap_ST_fsm_state35;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_22;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<17> ap_const_lv17_10A00;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_10A00;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<17> ap_const_lv17_11464;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<32> ap_const_lv32_109F6;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<12> ap_const_lv12_10A;
    static const sc_lv<7> ap_const_lv7_B;
    static const sc_lv<32> ap_const_lv32_19;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state35();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_gmem_ARREADY();
    void thread_ap_sig_ioackin_gmem_AWREADY();
    void thread_ap_sig_ioackin_gmem_WREADY();
    void thread_column_1_fu_575_p2();
    void thread_column_cast4_fu_565_p1();
    void thread_column_cast5_fu_561_p1();
    void thread_counter_1_fu_521_p2();
    void thread_counter_cast_cast_fu_511_p1();
    void thread_empty_address0();
    void thread_empty_ce0();
    void thread_empty_d0();
    void thread_empty_we0();
    void thread_exitcond1_fu_569_p2();
    void thread_exitcond2_fu_499_p2();
    void thread_exitcond3_fu_465_p2();
    void thread_exitcond_fu_603_p2();
    void thread_flag_2_op_fu_585_p2();
    void thread_flag_3_fu_482_p2();
    void thread_flag_4_fu_591_p3();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_icmp1_fu_537_p2();
    void thread_icmp_fu_428_p2();
    void thread_image1_fu_393_p4();
    void thread_image2_sum_fu_437_p2();
    void thread_image_count_1_fu_442_p2();
    void thread_kernel4_sum_cast_fu_655_p1();
    void thread_kernel4_sum_fu_650_p2();
    void thread_next_mul8_fu_635_p2();
    void thread_next_mul_fu_615_p2();
    void thread_output6_sum_cast_fu_679_p1();
    void thread_output6_sum_fu_581_p2();
    void thread_p_position_fu_549_p3();
    void thread_pos1_cast6_fu_494_p1();
    void thread_pos_3_fu_453_p2();
    void thread_pos_4_fu_505_p2();
    void thread_pos_5_fu_476_p2();
    void thread_pos_6_fu_470_p2();
    void thread_position_1_fu_543_p2();
    void thread_position_2_fu_598_p2();
    void thread_row_1_fu_609_p2();
    void thread_sum3_cast_cast_fu_646_p1();
    void thread_sum3_fu_641_p2();
    void thread_tempsum_fu_674_p2();
    void thread_tmp1_fu_625_p2();
    void thread_tmp_1_fu_365_p4();
    void thread_tmp_2_cast7_fu_621_p1();
    void thread_tmp_2_fu_379_p4();
    void thread_tmp_3_cast_fu_375_p1();
    void thread_tmp_3_fu_418_p4();
    void thread_tmp_4_cast_fu_665_p1();
    void thread_tmp_4_fu_630_p2();
    void thread_tmp_5_fu_527_p4();
    void thread_tmp_6_cast_fu_389_p1();
    void thread_tmp_6_fu_557_p1();
    void thread_tmp_7_fu_515_p2();
    void thread_tmp_9_fu_488_p2();
    void thread_tmp_fu_412_p2();
    void thread_tmp_s_fu_403_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
