{
    "id": "1688113412",
    "title": "Allen linear (interval) temporal logic - translation to LTL and monitor synthesis",
    "venue": "computer aided verification",
    "year": 2006,
    "authors": [
        {
            "name": "Grigore Rosu",
            "id": "96492545",
            "org": "Department of Computer Science, University of Illinois at Urbana-Champaign#TAB#"
        },
        {
            "name": "Saddek Bensalem",
            "id": "85442675",
            "org": "VERIMAG, Gieres, France#TAB#"
        }
    ],
    "fields_of_study": [
        "Interval temporal logic",
        "Algorithm",
        "Satisfiability",
        "Exponential function",
        "Finite-state machine",
        "Computer science",
        "Logic model",
        "Linear temporal logic",
        "Temporal logic",
        "Linear logic"
    ],
    "references": [
        "42515457",
        "55426108",
        "91479047",
        "1989358964",
        "2003227046",
        "2023808162",
        "2116764847",
        "2122540544",
        "2142785340",
        "2153385696"
    ]
}