{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 11:31:06 2017 " "Info: Processing started: Tue May 09 11:31:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Digital_Clock_2 -c Digital_Clock_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Digital_Clock_2 -c Digital_Clock_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk2 " "Info: Detected ripple clock \"clk2\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 133 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hr_low_carryout " "Info: Detected ripple clock \"hr_low_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "hr_low_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_freq_div " "Info: Detected ripple clock \"clk_freq_div\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_freq_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_min " "Info: Detected ripple clock \"key_min\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_min" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_en " "Info: Detected ripple clock \"key_en\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_en" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "min_low_carryin " "Info: Detected gated clock \"min_low_carryin\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_low_carryin" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "min_low_carryout " "Info: Detected ripple clock \"min_low_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_low_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_hr " "Info: Detected ripple clock \"key_hr\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_hr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "min_high_carryout " "Info: Detected ripple clock \"min_high_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_high_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "hr_low_carryin " "Info: Detected gated clock \"hr_low_carryin\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "hr_low_carryin" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register hr_high_out\[4\] register hr_low_carryout 69.7 MHz 14.348 ns Internal " "Info: Clock \"clk\" has Internal fmax of 69.7 MHz between source register \"hr_high_out\[4\]\" and destination register \"hr_low_carryout\" (period= 14.348 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.715 ns + Longest register register " "Info: + Longest register to register delay is 1.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_high_out\[4\] 1 REG LCFF_X12_Y12_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 4; REG Node = 'hr_high_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr_high_out[4] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.534 ns) 1.032 ns always5~3 2 COMB LCCOMB_X12_Y12_N26 5 " "Info: 2: + IC(0.498 ns) + CELL(0.534 ns) = 1.032 ns; Loc. = LCCOMB_X12_Y12_N26; Fanout = 5; COMB Node = 'always5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { hr_high_out[4] always5~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.607 ns always5~5 3 COMB LCCOMB_X12_Y12_N30 1 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 1.607 ns; Loc. = LCCOMB_X12_Y12_N30; Fanout = 1; COMB Node = 'always5~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { always5~3 always5~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.715 ns hr_low_carryout 4 REG LCFF_X12_Y12_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.715 ns; Loc. = LCFF_X12_Y12_N31; Fanout = 1; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { always5~5 hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.848 ns ( 49.45 % ) " "Info: Total cell delay = 0.848 ns ( 49.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.867 ns ( 50.55 % ) " "Info: Total interconnect delay = 0.867 ns ( 50.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { hr_high_out[4] always5~3 always5~5 hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.715 ns" { hr_high_out[4] {} always5~3 {} always5~5 {} hr_low_carryout {} } { 0.000ns 0.498ns 0.369ns 0.000ns } { 0.000ns 0.534ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.369 ns - Smallest " "Info: - Smallest clock skew is -12.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.199 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.970 ns) 3.318 ns key_hr 2 REG LCFF_X24_Y4_N27 1 " "Info: 2: + IC(1.238 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X24_Y4_N27; Fanout = 1; REG Node = 'key_hr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { clk key_hr } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.206 ns) 3.945 ns hr_low_carryin 3 COMB LCCOMB_X24_Y4_N28 2 " "Info: 3: + IC(0.421 ns) + CELL(0.206 ns) = 3.945 ns; Loc. = LCCOMB_X24_Y4_N28; Fanout = 2; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { key_hr hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.666 ns) 7.199 ns hr_low_carryout 4 REG LCFF_X12_Y12_N31 1 " "Info: 4: + IC(2.588 ns) + CELL(0.666 ns) = 7.199 ns; Loc. = LCFF_X12_Y12_N31; Fanout = 1; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.952 ns ( 41.01 % ) " "Info: Total cell delay = 2.952 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.247 ns ( 58.99 % ) " "Info: Total interconnect delay = 4.247 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.199 ns" { clk key_hr hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.199 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} } { 0.000ns 0.000ns 1.238ns 0.421ns 2.588ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.568 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 19.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.970 ns) 3.318 ns key_en 2 REG LCFF_X24_Y4_N23 1 " "Info: 2: + IC(1.238 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X24_Y4_N23; Fanout = 1; REG Node = 'key_en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { clk key_en } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.589 ns) 4.349 ns min_low_carryin 3 COMB LCCOMB_X24_Y4_N30 2 " "Info: 3: + IC(0.442 ns) + CELL(0.589 ns) = 4.349 ns; Loc. = LCCOMB_X24_Y4_N30; Fanout = 2; COMB Node = 'min_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { key_en min_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.037 ns) + CELL(0.970 ns) 7.356 ns min_low_carryout 4 REG LCFF_X13_Y6_N31 2 " "Info: 4: + IC(2.037 ns) + CELL(0.970 ns) = 7.356 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 2; REG Node = 'min_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { min_low_carryin min_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.970 ns) 9.859 ns min_high_carryout 5 REG LCFF_X17_Y7_N7 1 " "Info: 5: + IC(1.533 ns) + CELL(0.970 ns) = 9.859 ns; Loc. = LCFF_X17_Y7_N7; Fanout = 1; REG Node = 'min_high_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { min_low_carryout min_high_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.319 ns) 12.066 ns hr_low_carryin 6 COMB LCCOMB_X24_Y4_N28 2 " "Info: 6: + IC(1.888 ns) + CELL(0.319 ns) = 12.066 ns; Loc. = LCCOMB_X24_Y4_N28; Fanout = 2; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { min_high_carryout hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.970 ns) 15.624 ns hr_low_carryout 7 REG LCFF_X12_Y12_N31 1 " "Info: 7: + IC(2.588 ns) + CELL(0.970 ns) = 15.624 ns; Loc. = LCFF_X12_Y12_N31; Fanout = 1; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(0.000 ns) 18.046 ns hr_low_carryout~clkctrl 8 COMB CLKCTRL_G1 5 " "Info: 8: + IC(2.422 ns) + CELL(0.000 ns) = 18.046 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'hr_low_carryout~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { hr_low_carryout hr_low_carryout~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 19.568 ns hr_high_out\[4\] 9 REG LCFF_X12_Y12_N25 4 " "Info: 9: + IC(0.856 ns) + CELL(0.666 ns) = 19.568 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 4; REG Node = 'hr_high_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { hr_low_carryout~clkctrl hr_high_out[4] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.564 ns ( 33.54 % ) " "Info: Total cell delay = 6.564 ns ( 33.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.004 ns ( 66.46 % ) " "Info: Total interconnect delay = 13.004 ns ( 66.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.568 ns" { clk key_en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.568 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[4] {} } { 0.000ns 0.000ns 1.238ns 0.442ns 2.037ns 1.533ns 1.888ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.589ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.199 ns" { clk key_hr hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.199 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} } { 0.000ns 0.000ns 1.238ns 0.421ns 2.588ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.568 ns" { clk key_en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.568 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[4] {} } { 0.000ns 0.000ns 1.238ns 0.442ns 2.037ns 1.533ns 1.888ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.589ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { hr_high_out[4] always5~3 always5~5 hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.715 ns" { hr_high_out[4] {} always5~3 {} always5~5 {} hr_low_carryout {} } { 0.000ns 0.498ns 0.369ns 0.000ns } { 0.000ns 0.534ns 0.206ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.199 ns" { clk key_hr hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.199 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} } { 0.000ns 0.000ns 1.238ns 0.421ns 2.588ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.568 ns" { clk key_en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.568 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[4] {} } { 0.000ns 0.000ns 1.238ns 0.442ns 2.037ns 1.533ns 1.888ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.589ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 93 " "Warning: Circuit may not operate. Detected 93 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "hr_high_out\[1\] hr_high_out\[1\] clk 7.622 ns " "Info: Found hold time violation between source  pin or register \"hr_high_out\[1\]\" and destination pin or register \"hr_high_out\[1\]\" for clock \"clk\" (Hold time is 7.622 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.121 ns + Largest " "Info: + Largest clock skew is 8.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.568 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 19.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.970 ns) 3.318 ns key_en 2 REG LCFF_X24_Y4_N23 1 " "Info: 2: + IC(1.238 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X24_Y4_N23; Fanout = 1; REG Node = 'key_en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { clk key_en } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.589 ns) 4.349 ns min_low_carryin 3 COMB LCCOMB_X24_Y4_N30 2 " "Info: 3: + IC(0.442 ns) + CELL(0.589 ns) = 4.349 ns; Loc. = LCCOMB_X24_Y4_N30; Fanout = 2; COMB Node = 'min_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { key_en min_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.037 ns) + CELL(0.970 ns) 7.356 ns min_low_carryout 4 REG LCFF_X13_Y6_N31 2 " "Info: 4: + IC(2.037 ns) + CELL(0.970 ns) = 7.356 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 2; REG Node = 'min_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { min_low_carryin min_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.970 ns) 9.859 ns min_high_carryout 5 REG LCFF_X17_Y7_N7 1 " "Info: 5: + IC(1.533 ns) + CELL(0.970 ns) = 9.859 ns; Loc. = LCFF_X17_Y7_N7; Fanout = 1; REG Node = 'min_high_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { min_low_carryout min_high_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.319 ns) 12.066 ns hr_low_carryin 6 COMB LCCOMB_X24_Y4_N28 2 " "Info: 6: + IC(1.888 ns) + CELL(0.319 ns) = 12.066 ns; Loc. = LCCOMB_X24_Y4_N28; Fanout = 2; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { min_high_carryout hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.970 ns) 15.624 ns hr_low_carryout 7 REG LCFF_X12_Y12_N31 1 " "Info: 7: + IC(2.588 ns) + CELL(0.970 ns) = 15.624 ns; Loc. = LCFF_X12_Y12_N31; Fanout = 1; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(0.000 ns) 18.046 ns hr_low_carryout~clkctrl 8 COMB CLKCTRL_G1 5 " "Info: 8: + IC(2.422 ns) + CELL(0.000 ns) = 18.046 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'hr_low_carryout~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { hr_low_carryout hr_low_carryout~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 19.568 ns hr_high_out\[1\] 9 REG LCFF_X12_Y12_N9 6 " "Info: 9: + IC(0.856 ns) + CELL(0.666 ns) = 19.568 ns; Loc. = LCFF_X12_Y12_N9; Fanout = 6; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { hr_low_carryout~clkctrl hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.564 ns ( 33.54 % ) " "Info: Total cell delay = 6.564 ns ( 33.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.004 ns ( 66.46 % ) " "Info: Total interconnect delay = 13.004 ns ( 66.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.568 ns" { clk key_en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.568 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.238ns 0.442ns 2.037ns 1.533ns 1.888ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.589ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.447 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 11.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.970 ns) 3.318 ns key_hr 2 REG LCFF_X24_Y4_N27 1 " "Info: 2: + IC(1.238 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X24_Y4_N27; Fanout = 1; REG Node = 'key_hr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { clk key_hr } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.206 ns) 3.945 ns hr_low_carryin 3 COMB LCCOMB_X24_Y4_N28 2 " "Info: 3: + IC(0.421 ns) + CELL(0.206 ns) = 3.945 ns; Loc. = LCCOMB_X24_Y4_N28; Fanout = 2; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { key_hr hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.970 ns) 7.503 ns hr_low_carryout 4 REG LCFF_X12_Y12_N31 1 " "Info: 4: + IC(2.588 ns) + CELL(0.970 ns) = 7.503 ns; Loc. = LCFF_X12_Y12_N31; Fanout = 1; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(0.000 ns) 9.925 ns hr_low_carryout~clkctrl 5 COMB CLKCTRL_G1 5 " "Info: 5: + IC(2.422 ns) + CELL(0.000 ns) = 9.925 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'hr_low_carryout~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { hr_low_carryout hr_low_carryout~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 11.447 ns hr_high_out\[1\] 6 REG LCFF_X12_Y12_N9 6 " "Info: 6: + IC(0.856 ns) + CELL(0.666 ns) = 11.447 ns; Loc. = LCFF_X12_Y12_N9; Fanout = 6; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { hr_low_carryout~clkctrl hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.922 ns ( 34.26 % ) " "Info: Total cell delay = 3.922 ns ( 34.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.525 ns ( 65.74 % ) " "Info: Total interconnect delay = 7.525 ns ( 65.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.447 ns" { clk key_hr hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.447 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.238ns 0.421ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.568 ns" { clk key_en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.568 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.238ns 0.442ns 2.037ns 1.533ns 1.888ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.589ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.447 ns" { clk key_hr hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.447 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.238ns 0.421ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_high_out\[1\] 1 REG LCFF_X12_Y12_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N9; Fanout = 6; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns hr_high_out~1 2 COMB LCCOMB_X12_Y12_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y12_N8; Fanout = 1; COMB Node = 'hr_high_out~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { hr_high_out[1] hr_high_out~1 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns hr_high_out\[1\] 3 REG LCFF_X12_Y12_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y12_N9; Fanout = 6; REG Node = 'hr_high_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { hr_high_out~1 hr_high_out[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { hr_high_out[1] hr_high_out~1 hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { hr_high_out[1] {} hr_high_out~1 {} hr_high_out[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.568 ns" { clk key_en min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.568 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.238ns 0.442ns 2.037ns 1.533ns 1.888ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.589ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.447 ns" { clk key_hr hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.447 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[1] {} } { 0.000ns 0.000ns 1.238ns 0.421ns 2.588ns 2.422ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { hr_high_out[1] hr_high_out~1 hr_high_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { hr_high_out[1] {} hr_high_out~1 {} hr_high_out[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_low_min\[9\] min clk 4.485 ns register " "Info: tsu for register \"key_low_min\[9\]\" (data pin = \"min\", clock pin = \"clk\") is 4.485 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.287 ns + Longest pin register " "Info: + Longest pin to register delay is 7.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns min 1 PIN PIN_67 21 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 21; PIN Node = 'min'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { min } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.693 ns) + CELL(0.660 ns) 7.287 ns key_low_min\[9\] 2 REG LCFF_X25_Y4_N31 2 " "Info: 2: + IC(5.693 ns) + CELL(0.660 ns) = 7.287 ns; Loc. = LCFF_X25_Y4_N31; Fanout = 2; REG Node = 'key_low_min\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { min key_low_min[9] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.594 ns ( 21.87 % ) " "Info: Total cell delay = 1.594 ns ( 21.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.693 ns ( 78.13 % ) " "Info: Total interconnect delay = 5.693 ns ( 78.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { min key_low_min[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.287 ns" { min {} min~combout {} key_low_min[9] {} } { 0.000ns 0.000ns 5.693ns } { 0.000ns 0.934ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.762 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G7 112 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 112; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.762 ns key_low_min\[9\] 3 REG LCFF_X25_Y4_N31 2 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X25_Y4_N31; Fanout = 2; REG Node = 'key_low_min\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl key_low_min[9] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl key_low_min[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} key_low_min[9] {} } { 0.000ns 0.000ns 0.140ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { min key_low_min[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.287 ns" { min {} min~combout {} key_low_min[9] {} } { 0.000ns 0.000ns 5.693ns } { 0.000ns 0.934ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl key_low_min[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} key_low_min[9] {} } { 0.000ns 0.000ns 0.140ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_data\[1\] LEDOut\[0\] 27.682 ns register " "Info: tco from clock \"clk\" to destination pin \"out_data\[1\]\" through register \"LEDOut\[0\]\" is 27.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 18.119 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 18.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.970 ns) 3.318 ns clk2 2 REG LCFF_X24_Y4_N21 2 " "Info: 2: + IC(1.238 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X24_Y4_N21; Fanout = 2; REG Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { clk clk2 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(13.279 ns) + CELL(0.000 ns) 16.597 ns clk2~clkctrl 3 COMB CLKCTRL_G2 11 " "Info: 3: + IC(13.279 ns) + CELL(0.000 ns) = 16.597 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.279 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 18.119 ns LEDOut\[0\] 4 REG LCFF_X13_Y12_N27 7 " "Info: 4: + IC(0.856 ns) + CELL(0.666 ns) = 18.119 ns; Loc. = LCFF_X13_Y12_N27; Fanout = 7; REG Node = 'LEDOut\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { clk2~clkctrl LEDOut[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 15.16 % ) " "Info: Total cell delay = 2.746 ns ( 15.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.373 ns ( 84.84 % ) " "Info: Total interconnect delay = 15.373 ns ( 84.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.119 ns" { clk clk2 clk2~clkctrl LEDOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.119 ns" { clk {} clk~combout {} clk2 {} clk2~clkctrl {} LEDOut[0] {} } { 0.000ns 0.000ns 1.238ns 13.279ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.259 ns + Longest register pin " "Info: + Longest register to pin delay is 9.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDOut\[0\] 1 REG LCFF_X13_Y12_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N27; Fanout = 7; REG Node = 'LEDOut\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDOut[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.624 ns) 2.593 ns WideOr6~0 2 COMB LCCOMB_X8_Y10_N0 1 " "Info: 2: + IC(1.969 ns) + CELL(0.624 ns) = 2.593 ns; Loc. = LCCOMB_X8_Y10_N0; Fanout = 1; COMB Node = 'WideOr6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { LEDOut[0] WideOr6~0 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.624 ns) 3.581 ns WideOr6~1 3 COMB LCCOMB_X8_Y10_N18 1 " "Info: 3: + IC(0.364 ns) + CELL(0.624 ns) = 3.581 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'WideOr6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { WideOr6~0 WideOr6~1 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.432 ns) + CELL(3.246 ns) 9.259 ns out_data\[1\] 4 PIN PIN_41 0 " "Info: 4: + IC(2.432 ns) + CELL(3.246 ns) = 9.259 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'out_data\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { WideOr6~1 out_data[1] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 48.54 % ) " "Info: Total cell delay = 4.494 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.765 ns ( 51.46 % ) " "Info: Total interconnect delay = 4.765 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { LEDOut[0] WideOr6~0 WideOr6~1 out_data[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { LEDOut[0] {} WideOr6~0 {} WideOr6~1 {} out_data[1] {} } { 0.000ns 1.969ns 0.364ns 2.432ns } { 0.000ns 0.624ns 0.624ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.119 ns" { clk clk2 clk2~clkctrl LEDOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.119 ns" { clk {} clk~combout {} clk2 {} clk2~clkctrl {} LEDOut[0] {} } { 0.000ns 0.000ns 1.238ns 13.279ns 0.856ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { LEDOut[0] WideOr6~0 WideOr6~1 out_data[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { LEDOut[0] {} WideOr6~0 {} WideOr6~1 {} out_data[1] {} } { 0.000ns 1.969ns 0.364ns 2.432ns } { 0.000ns 0.624ns 0.624ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_low_hr\[20\] hr clk -4.197 ns register " "Info: th for register \"key_low_hr\[20\]\" (data pin = \"hr\", clock pin = \"clk\") is -4.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.766 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G7 112 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 112; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 2.766 ns key_low_hr\[20\] 3 REG LCFF_X20_Y1_N21 2 " "Info: 3: + IC(0.850 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X20_Y1_N21; Fanout = 2; REG Node = 'key_low_hr\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~clkctrl key_low_hr[20] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.21 % ) " "Info: Total cell delay = 1.776 ns ( 64.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 35.79 % ) " "Info: Total interconnect delay = 0.990 ns ( 35.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl key_low_hr[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} key_low_hr[20] {} } { 0.000ns 0.000ns 0.140ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.269 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns hr 1 PIN PIN_65 21 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 21; PIN Node = 'hr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.665 ns) + CELL(0.660 ns) 7.269 ns key_low_hr\[20\] 2 REG LCFF_X20_Y1_N21 2 " "Info: 2: + IC(5.665 ns) + CELL(0.660 ns) = 7.269 ns; Loc. = LCFF_X20_Y1_N21; Fanout = 2; REG Node = 'key_low_hr\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.325 ns" { hr key_low_hr[20] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.604 ns ( 22.07 % ) " "Info: Total cell delay = 1.604 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.665 ns ( 77.93 % ) " "Info: Total interconnect delay = 5.665 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.269 ns" { hr key_low_hr[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.269 ns" { hr {} hr~combout {} key_low_hr[20] {} } { 0.000ns 0.000ns 5.665ns } { 0.000ns 0.944ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl key_low_hr[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} key_low_hr[20] {} } { 0.000ns 0.000ns 0.140ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.269 ns" { hr key_low_hr[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.269 ns" { hr {} hr~combout {} key_low_hr[20] {} } { 0.000ns 0.000ns 5.665ns } { 0.000ns 0.944ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 11:31:07 2017 " "Info: Processing ended: Tue May 09 11:31:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
