Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Jan  7 13:03:48 2019
| Host         : 5CG64360W4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -74.918    -2374.441                     32                 1440        0.061        0.000                      0                 1440        9.020        0.000                       0                   671  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -74.918    -2374.441                     32                 1440        0.061        0.000                      0                 1440        9.020        0.000                       0                   671  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack      -74.918ns,  Total Violation    -2374.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -74.918ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.583ns  (logic 59.621ns (63.036%)  route 34.962ns (36.964%))
  Logic Levels:           317  (CARRY4=280 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 23.336 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.868 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/O[2]
                         net (fo=4, routed)           0.725    92.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_5
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.301    92.893 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38/O
                         net (fo=1, routed)           0.594    93.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    93.612 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16/O
                         net (fo=2, routed)           0.966    94.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    94.702 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8/O
                         net (fo=6, routed)           0.514    95.215    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I2_O)        0.124    95.339 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9/O
                         net (fo=5, routed)           0.715    96.054    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9_n_0
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    96.178 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_24/O
                         net (fo=2, routed)           0.844    97.022    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_24_n_0
    SLICE_X25Y98         LUT4 (Prop_lut4_I1_O)        0.124    97.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[22]_i_9/O
                         net (fo=1, routed)           0.000    97.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[22]
    SLICE_X25Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    97.391 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[22]_i_6/O
                         net (fo=1, routed)           0.454    97.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[22]_i_6_n_0
    SLICE_X20Y98         LUT6 (Prop_lut6_I0_O)        0.298    98.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[22]_i_4/O
                         net (fo=1, routed)           0.161    98.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP_n_25
    SLICE_X20Y98         LUT6 (Prop_lut6_I3_O)        0.124    98.428 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    98.428    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X20Y98         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.487    23.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y98         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.396    23.733    
                         clock uncertainty           -0.302    23.431    
    SLICE_X20Y98         FDRE (Setup_fdre_C_D)        0.079    23.510    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         23.510    
                         arrival time                         -98.428    
  -------------------------------------------------------------------
                         slack                                -74.918    

Slack (VIOLATED) :        -74.901ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.525ns  (logic 59.202ns (62.631%)  route 35.323ns (37.369%))
  Logic Levels:           316  (CARRY4=280 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 23.343 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.868 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/O[2]
                         net (fo=4, routed)           0.725    92.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_5
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.301    92.893 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38/O
                         net (fo=1, routed)           0.594    93.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    93.612 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16/O
                         net (fo=2, routed)           0.966    94.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    94.702 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8/O
                         net (fo=6, routed)           0.514    95.215    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I2_O)        0.124    95.339 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9/O
                         net (fo=5, routed)           1.451    96.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I2_O)        0.124    96.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_4/O
                         net (fo=1, routed)           0.445    97.359    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[24]
    SLICE_X18Y96         LUT6 (Prop_lut6_I0_O)        0.124    97.483 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.490    97.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_3_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124    98.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.149    98.246    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/resultaat[24]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.124    98.370 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    98.370    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X13Y95         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.494    23.343    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y95         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.396    23.740    
                         clock uncertainty           -0.302    23.438    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)        0.031    23.469    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         23.469    
                         arrival time                         -98.370    
  -------------------------------------------------------------------
                         slack                                -74.901    

Slack (VIOLATED) :        -74.900ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.519ns  (logic 59.594ns (63.050%)  route 34.925ns (36.950%))
  Logic Levels:           317  (CARRY4=280 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.868 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/O[2]
                         net (fo=4, routed)           0.725    92.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_5
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.301    92.893 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38/O
                         net (fo=1, routed)           0.594    93.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    93.612 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16/O
                         net (fo=2, routed)           0.966    94.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    94.702 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8/O
                         net (fo=6, routed)           0.514    95.215    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I2_O)        0.124    95.339 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9/O
                         net (fo=5, routed)           0.332    95.672    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I1_O)        0.124    95.796 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[26]_i_13/O
                         net (fo=2, routed)           0.920    96.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[26]_i_13_n_0
    SLICE_X27Y97         LUT4 (Prop_lut4_I1_O)        0.124    96.839 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[25]_i_9/O
                         net (fo=1, routed)           0.000    96.839    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[25]
    SLICE_X27Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    97.056 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[25]_i_6/O
                         net (fo=1, routed)           0.582    97.638    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[25]_i_6_n_0
    SLICE_X18Y97         LUT6 (Prop_lut6_I0_O)        0.299    97.937 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[25]_i_4/O
                         net (fo=1, routed)           0.302    98.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP_n_20
    SLICE_X18Y98         LUT6 (Prop_lut6_I3_O)        0.124    98.364 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    98.364    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X18Y98         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.488    23.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y98         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.396    23.734    
                         clock uncertainty           -0.302    23.432    
    SLICE_X18Y98         FDRE (Setup_fdre_C_D)        0.032    23.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         23.464    
                         arrival time                         -98.364    
  -------------------------------------------------------------------
                         slack                                -74.900    

Slack (VIOLATED) :        -74.876ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.470ns  (logic 60.171ns (63.693%)  route 34.299ns (36.307%))
  Logic Levels:           321  (CARRY4=284 LUT2=1 LUT3=28 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 23.413 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.746 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.746    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.863 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.863    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_17_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.980 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.980    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_23_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_13_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.412 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_23/O[3]
                         net (fo=4, routed)           0.870    93.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_23_n_4
    SLICE_X43Y99         LUT4 (Prop_lut4_I3_O)        0.307    93.588 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_23/O
                         net (fo=1, routed)           0.593    94.181    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_23_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124    94.305 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_10/O
                         net (fo=4, routed)           0.848    95.153    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_10_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I2_O)        0.124    95.277 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[28]_i_19/O
                         net (fo=1, routed)           0.588    95.866    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[28]_i_19_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.124    95.990 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[28]_i_8/O
                         net (fo=2, routed)           0.432    96.422    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[28]_i_8_n_0
    SLICE_X36Y99         LUT3 (Prop_lut3_I0_O)        0.124    96.546 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_28/O
                         net (fo=3, routed)           0.363    96.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_28_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I2_O)        0.124    97.033 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_20/O
                         net (fo=1, routed)           0.000    97.033    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[31]
    SLICE_X37Y99         MUXF7 (Prop_muxf7_I1_O)      0.245    97.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_10/O
                         net (fo=1, routed)           0.309    97.587    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_10_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I0_O)        0.298    97.885 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_6/O
                         net (fo=1, routed)           0.306    98.191    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP_n_1
    SLICE_X40Y99         LUT6 (Prop_lut6_I3_O)        0.124    98.315 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000    98.315    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X40Y99         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.564    23.413    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.296    23.709    
                         clock uncertainty           -0.302    23.407    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.032    23.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         23.439    
                         arrival time                         -98.315    
  -------------------------------------------------------------------
                         slack                                -74.876    

Slack (VIOLATED) :        -74.874ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.390ns  (logic 59.621ns (63.164%)  route 34.769ns (36.836%))
  Logic Levels:           317  (CARRY4=280 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 23.336 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.868 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/O[2]
                         net (fo=4, routed)           0.725    92.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_5
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.301    92.893 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38/O
                         net (fo=1, routed)           0.594    93.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    93.612 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16/O
                         net (fo=2, routed)           0.966    94.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    94.702 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8/O
                         net (fo=6, routed)           0.514    95.215    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I2_O)        0.124    95.339 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9/O
                         net (fo=5, routed)           0.715    96.054    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9_n_0
    SLICE_X37Y98         LUT5 (Prop_lut5_I2_O)        0.124    96.178 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_24/O
                         net (fo=2, routed)           0.738    96.916    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_24_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I3_O)        0.124    97.040 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_18/O
                         net (fo=1, routed)           0.000    97.040    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[23]
    SLICE_X27Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    97.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_7/O
                         net (fo=1, routed)           0.264    97.549    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_7_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.298    97.847 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_4/O
                         net (fo=1, routed)           0.264    98.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP_n_24
    SLICE_X27Y98         LUT6 (Prop_lut6_I3_O)        0.124    98.235 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    98.235    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X27Y98         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.487    23.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.296    23.632    
                         clock uncertainty           -0.302    23.330    
    SLICE_X27Y98         FDRE (Setup_fdre_C_D)        0.031    23.361    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         23.361    
                         arrival time                         -98.235    
  -------------------------------------------------------------------
                         slack                                -74.874    

Slack (VIOLATED) :        -74.865ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.432ns  (logic 59.594ns (63.108%)  route 34.838ns (36.892%))
  Logic Levels:           317  (CARRY4=280 LUT2=1 LUT3=27 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.868 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/O[2]
                         net (fo=4, routed)           0.725    92.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_5
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.301    92.893 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38/O
                         net (fo=1, routed)           0.594    93.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    93.612 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16/O
                         net (fo=2, routed)           0.683    94.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.124    94.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[9]_i_8/O
                         net (fo=4, routed)           0.927    95.346    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[9]_i_8_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    95.470 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[13]_i_13/O
                         net (fo=3, routed)           0.517    95.987    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[13]_i_13_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124    96.111 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_24/O
                         net (fo=2, routed)           0.707    96.818    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_24_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I3_O)        0.124    96.942 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_18/O
                         net (fo=1, routed)           0.000    96.942    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[15]
    SLICE_X39Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    97.159 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_7/O
                         net (fo=1, routed)           0.533    97.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.299    97.991 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_4/O
                         net (fo=1, routed)           0.162    98.153    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP_n_29
    SLICE_X34Y98         LUT6 (Prop_lut6_I3_O)        0.124    98.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    98.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X34Y98         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.488    23.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y98         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.296    23.633    
                         clock uncertainty           -0.302    23.331    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)        0.081    23.412    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         23.412    
                         arrival time                         -98.277    
  -------------------------------------------------------------------
                         slack                                -74.865    

Slack (VIOLATED) :        -74.830ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.394ns  (logic 59.589ns (63.128%)  route 34.805ns (36.872%))
  Logic Levels:           317  (CARRY4=280 LUT2=1 LUT3=27 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 23.336 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.868 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/O[2]
                         net (fo=4, routed)           0.725    92.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_5
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.301    92.893 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38/O
                         net (fo=1, routed)           0.594    93.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    93.612 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16/O
                         net (fo=2, routed)           0.683    94.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.124    94.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[9]_i_8/O
                         net (fo=4, routed)           0.927    95.346    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[9]_i_8_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    95.470 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[13]_i_13/O
                         net (fo=3, routed)           0.517    95.987    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[13]_i_13_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124    96.111 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_24/O
                         net (fo=2, routed)           0.910    97.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_24_n_0
    SLICE_X30Y99         LUT4 (Prop_lut4_I1_O)        0.124    97.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[14]_i_9/O
                         net (fo=1, routed)           0.000    97.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[14]
    SLICE_X30Y99         MUXF7 (Prop_muxf7_I1_O)      0.214    97.359 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[14]_i_6/O
                         net (fo=1, routed)           0.299    97.657    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[14]_i_6_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.297    97.954 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[14]_i_4/O
                         net (fo=1, routed)           0.161    98.115    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP_n_30
    SLICE_X28Y99         LUT6 (Prop_lut6_I3_O)        0.124    98.239 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    98.239    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X28Y99         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.487    23.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.296    23.632    
                         clock uncertainty           -0.302    23.330    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.079    23.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         23.409    
                         arrival time                         -98.239    
  -------------------------------------------------------------------
                         slack                                -74.830    

Slack (VIOLATED) :        -74.828ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.422ns  (logic 60.139ns (63.692%)  route 34.283ns (36.308%))
  Logic Levels:           321  (CARRY4=284 LUT2=1 LUT3=28 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 23.413 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.746 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.746    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.863 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.863    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_17_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.980 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.980    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_23_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_13_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.412 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_23/O[3]
                         net (fo=4, routed)           0.870    93.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_23_n_4
    SLICE_X43Y99         LUT4 (Prop_lut4_I3_O)        0.307    93.588 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_23/O
                         net (fo=1, routed)           0.593    94.181    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_23_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124    94.305 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_10/O
                         net (fo=4, routed)           0.848    95.153    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_10_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I2_O)        0.124    95.277 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[28]_i_19/O
                         net (fo=1, routed)           0.588    95.866    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[28]_i_19_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.124    95.990 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[28]_i_8/O
                         net (fo=2, routed)           0.432    96.422    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[28]_i_8_n_0
    SLICE_X36Y99         LUT3 (Prop_lut3_I0_O)        0.124    96.546 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_28/O
                         net (fo=3, routed)           0.478    97.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_28_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    97.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_9/O
                         net (fo=1, routed)           0.000    97.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[30]
    SLICE_X38Y99         MUXF7 (Prop_muxf7_I1_O)      0.214    97.362 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_6/O
                         net (fo=1, routed)           0.325    97.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_6_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.297    97.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_4/O
                         net (fo=1, routed)           0.159    98.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I3_O)        0.124    98.266 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    98.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X40Y99         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.564    23.413    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.296    23.709    
                         clock uncertainty           -0.302    23.407    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.031    23.438    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                         -98.266    
  -------------------------------------------------------------------
                         slack                                -74.828    

Slack (VIOLATED) :        -74.802ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.394ns  (logic 59.430ns (62.960%)  route 34.964ns (37.040%))
  Logic Levels:           316  (CARRY4=280 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 23.413 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.868 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/O[2]
                         net (fo=4, routed)           0.725    92.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_5
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.301    92.893 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38/O
                         net (fo=1, routed)           0.594    93.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    93.612 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16/O
                         net (fo=2, routed)           0.683    94.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.124    94.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[9]_i_8/O
                         net (fo=4, routed)           0.927    95.346    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[9]_i_8_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    95.470 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[13]_i_13/O
                         net (fo=3, routed)           0.884    96.353    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[13]_i_13_n_0
    SLICE_X43Y95         LUT4 (Prop_lut4_I1_O)        0.150    96.503 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[12]_i_4/O
                         net (fo=1, routed)           0.577    97.080    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[12]
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.326    97.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.151    97.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[12]_i_3_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.124    97.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.433    98.114    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/resultaat[12]
    SLICE_X43Y97         LUT6 (Prop_lut6_I2_O)        0.124    98.238 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    98.238    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X43Y97         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.564    23.413    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y97         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.296    23.709    
                         clock uncertainty           -0.302    23.407    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.029    23.436    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         23.436    
                         arrival time                         -98.239    
  -------------------------------------------------------------------
                         slack                                -74.802    

Slack (VIOLATED) :        -74.792ns  (required time - arrival time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.305ns  (logic 59.621ns (63.222%)  route 34.684ns (36.778%))
  Logic Levels:           317  (CARRY4=280 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 23.332 - 20.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.713     3.845    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y58          FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     4.301 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.507     4.808    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/Q[0]
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.124     4.932 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2574_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.464 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.578 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.692 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.692    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.806 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.920 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.920    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.148 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.059     7.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.373     7.965 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444/O
                         net (fo=1, routed)           0.000     7.965    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2444_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.498 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.498    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.615    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.732 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.732    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.849 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.966 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.966    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          0.793    10.150    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.332    10.482 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.482    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2364_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.032 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.032    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.000    11.146    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.374    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.602    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    11.716    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    11.830    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.987 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.969    12.956    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X5Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.741 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    13.741    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.855 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.000    13.855    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.969 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    13.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.083 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.083    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.197 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.197    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.311 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.311    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.425 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.425    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.539    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.696 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.992    15.688    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.329    16.017 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.017    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2196_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.550 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.550    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.784    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    16.901    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.018    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.369    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.937    18.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.332    18.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2112_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    19.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    19.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.300 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.791    21.090    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.329    21.419 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028/O
                         net (fo=1, routed)           0.000    21.419    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_2028_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.952 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.069 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.069    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.186 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.186    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.303 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.303    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.420    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.537 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.537    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.654 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.654    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.771 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    22.771    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          0.791    23.719    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.332    24.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.051    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1944_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.601 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.829 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    24.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.943 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    24.943    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.057 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.057    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.171 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.171    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.285 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.009    25.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.408    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.565 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.014    26.579    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    26.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1860_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.458 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.000    27.458    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.572 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    27.572    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    27.686    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    27.914    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.009    28.037    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.151 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.151    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.422 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.796    29.218    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.329    29.547 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    29.547    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.097 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.097    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.009    30.562    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.676 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    30.676    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.790 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    30.790    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.904 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    30.904    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.061 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.887    31.948    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.329    32.277 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.277    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1692_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.827 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    32.827    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.941 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    32.941    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.055 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.055    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.169 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.009    33.178    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.292 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.292    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.406 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    33.406    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.520 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    33.520    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.634 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    33.634    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          1.042    34.832    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X4Y67          LUT3 (Prop_lut3_I0_O)        0.329    35.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608/O
                         net (fo=1, routed)           0.000    35.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1608_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.694 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    35.694    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1517_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.811 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    35.811    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.928 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    35.928    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.045 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.162 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.162    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.279 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.279    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.396 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.396    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.513 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.009    36.522    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.679 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.143    37.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X6Y67          LUT3 (Prop_lut3_I0_O)        0.332    38.154 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524/O
                         net (fo=1, routed)           0.000    38.154    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1524_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433/CO[3]
                         net (fo=1, routed)           0.000    38.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1433_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    38.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.921 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    38.921    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.038 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.038    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.155 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.155    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.272 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.272    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.389 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.389    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.009    39.515    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.672 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          1.098    40.770    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.332    41.102 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1440_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.635 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.635    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.752 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.752    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.869 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    41.869    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.986 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    41.986    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.103 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.103    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.220 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.220    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.337 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.337    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.454 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.009    42.463    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.620 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          1.206    43.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.332    44.158 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356/O
                         net (fo=1, routed)           0.000    44.158    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1356_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.708 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.708    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.822 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.822    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.936 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.936    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.050 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    45.050    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.164 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    45.164    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.278 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.278    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.392 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.392    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.506 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.506    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.663 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          1.032    46.695    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X10Y64         LUT3 (Prop_lut3_I0_O)        0.329    47.024 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    47.024    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1272_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.557 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.557    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.674 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.674    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.791 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.791    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.908 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.908    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.025 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    48.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.142 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    48.142    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.259 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.376 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.376    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.533 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.946    49.479    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X12Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.282 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.282    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.399 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.399    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.633 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.633    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.750 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.750    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.867 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.867    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.984 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.984    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.101 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    51.101    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.258 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          0.767    52.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I0_O)        0.332    52.357 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104/O
                         net (fo=1, routed)           0.000    52.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1104_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.907 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.907    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    53.021    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.135    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.249    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_998_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_993_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_988_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_983_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_980_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.862 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.107    54.969    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_979_n_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I0_O)        0.329    55.298 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.298    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_1020_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.848 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.848    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_929_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.962 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.962    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_924_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.076 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    56.076    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_919_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.190 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.190    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_914_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.304 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.304    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_909_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.418    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_904_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.532 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.532    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_899_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.646 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.646    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_896_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.777    57.580    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_895_n_2
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.329    57.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_936_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_845_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_840_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_835_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.801    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_830_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.915    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_825_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    59.029    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_820_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.143    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_815_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    59.266    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_812_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.423 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.922    60.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_811_n_2
    SLICE_X12Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.145 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    61.145    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_761_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.262 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_756_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.379 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.009    61.388    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_751_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.505 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.505    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_746_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.622 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.622    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_741_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.739 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.739    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_736_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.856 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.856    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_731_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.973 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.973    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_728_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.130 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.981    63.111    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.332    63.443 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.443    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_768_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.976    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.009    64.102    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.219 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    64.219    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.336 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    64.336    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.453 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.453    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.000    64.570    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.687    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.804 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.804    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.961 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.923    65.884    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_643_n_2
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.332    66.216 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    66.216    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_684_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.766 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.009    66.775    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_593_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.889    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_588_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.003 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_583_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.117 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    67.117    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_578_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.231 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    67.231    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_573_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.345 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    67.345    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_568_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.459 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.459    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_563_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.573 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.573    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_560_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.730 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.948    68.679    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_559_n_2
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.008 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600/O
                         net (fo=1, routed)           0.000    69.008    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[31]_i_600_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.558 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.009    69.567    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_498_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.681 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    69.681    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_493_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.795 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    69.795    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_488_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.909 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.909    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_483_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.023 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    70.023    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_478_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.137 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    70.137    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_473_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.251 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    70.251    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_468_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.365 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    70.365    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_465_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.522 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          0.887    71.409    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_464_n_2
    SLICE_X15Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.738 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165/O
                         net (fo=1, routed)           0.000    71.738    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[30]_i_165_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.288 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    72.288    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_145_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.402 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    72.402    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_402_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.516 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    72.516    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_397_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.630 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    72.630    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_392_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.744 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    72.744    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_387_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.858 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.858    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_382_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.972 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.972    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_377_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.086 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_374_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.243 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.955    74.198    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_373_n_2
    SLICE_X16Y77         LUT3 (Prop_lut3_I0_O)        0.329    74.527 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    74.527    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[27]_i_158_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.060 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    75.060    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_138_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.177 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.177    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_125_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.294 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.294    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_316_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.411 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    75.411    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_311_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.528 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    75.528    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_306_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.645 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    75.645    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_301_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    75.762    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_296_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.879 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.879    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_293_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.036 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.793    76.829    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_292_n_2
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.332    77.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    77.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[23]_i_136_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.711 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.711    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_116_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.825 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.825    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_118_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.939 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.939    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_105_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.053 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    78.053    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_240_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.167 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    78.167    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_235_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.281 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    78.281    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_230_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.395 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    78.395    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_225_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.509    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_222_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.666 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.819    79.484    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_221_n_2
    SLICE_X19Y81         LUT3 (Prop_lut3_I0_O)        0.329    79.813 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105/O
                         net (fo=1, routed)           0.000    79.813    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[18]_i_105_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.363 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.363    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_85_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.477 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    80.477    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_96_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.591 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    80.591    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_98_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.705 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    80.705    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_85_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.819 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    80.819    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_174_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.933 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    80.933    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_169_n_0
    SLICE_X19Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.047 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_164_n_0
    SLICE_X19Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.161 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.161    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_161_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.318 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          0.922    82.240    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_160_n_2
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96/O
                         net (fo=1, routed)           0.000    82.569    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[15]_i_96_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.119    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_76_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.233    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_65_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.347    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_76_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.461    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_78_n_0
    SLICE_X22Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_65_n_0
    SLICE_X22Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    83.689    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_118_n_0
    SLICE_X22Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.803 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    83.803    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_113_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.917 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    83.917    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_110_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          1.201    85.275    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_109_n_2
    SLICE_X30Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.075 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    86.075    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_47_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.192 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.192    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_56_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.309 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.309    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_45_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.426 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.426    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_56_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.543 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    86.543    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_58_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.660 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.660    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_45_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.777 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    86.777    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_72_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.894 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.894    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_69_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.051 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.913    87.964    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_68_n_2
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.332    88.296 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    88.296    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[7]_i_49_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.846    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_27_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.960    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[11]_i_27_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.074    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[15]_i_36_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.188    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[18]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.302    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[23]_i_36_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    89.416    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[27]_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.530    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[30]_i_25_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.644    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_38_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.801 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.965    90.767    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[31]_i_37_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.329    91.096 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    91.096    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[3]_i_28_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.629 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.629    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[3]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.868 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17/O[2]
                         net (fo=4, routed)           0.725    92.592    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[7]_i_17_n_5
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.301    92.893 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38/O
                         net (fo=1, routed)           0.594    93.488    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_38_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124    93.612 f  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16/O
                         net (fo=2, routed)           0.966    94.578    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_16_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    94.702 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8/O
                         net (fo=6, routed)           0.514    95.215    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[17]_i_8_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I2_O)        0.124    95.339 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9/O
                         net (fo=5, routed)           0.332    95.672    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[24]_i_9_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I1_O)        0.124    95.796 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[26]_i_13/O
                         net (fo=2, routed)           0.906    96.702    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[26]_i_13_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I1_O)        0.124    96.826 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[26]_i_9/O
                         net (fo=1, routed)           0.000    96.826    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/data5[26]
    SLICE_X27Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    97.071 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[26]_i_6/O
                         net (fo=1, routed)           0.394    97.464    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata_reg[26]_i_6_n_0
    SLICE_X25Y97         LUT6 (Prop_lut6_I0_O)        0.298    97.762 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP/axi_rdata[26]_i_4/O
                         net (fo=1, routed)           0.263    98.025    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/MATH_UNIT_IP_n_21
    SLICE_X25Y97         LUT6 (Prop_lut6_I3_O)        0.124    98.149 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    98.149    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X25Y97         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.483    23.332    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y97         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.296    23.628    
                         clock uncertainty           -0.302    23.326    
    SLICE_X25Y97         FDRE (Setup_fdre_C_D)        0.031    23.357    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         23.357    
                         arrival time                         -98.149    
  -------------------------------------------------------------------
                         slack                                -74.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.821    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.761    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[17]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.273%)  route 0.270ns (65.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.270     1.911    design_1_i/processing_system7_0/inst/M_AXI_GP0_RDATA[17]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[17])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.158     1.804    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.855     1.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.370     1.522    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.159     1.807    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.856     1.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.370     1.523    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.430%)  route 0.436ns (75.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.555     1.474    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y64         FDRE                                         r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.436     2.052    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X8Y48          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.837     1.875    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.118     1.757    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.940    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.749    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.856     1.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.370     1.523    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.631    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.101     1.749    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X4Y46          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.855     1.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y46          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.370     1.522    
    SLICE_X4Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.630    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.563     1.482    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.679    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X9Y33          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.829     1.867    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.384     1.482    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.075     1.557    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.099     1.748    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.856     1.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.370     1.523    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.625    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.563     1.482    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.690    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/p_1_in
    SLICE_X9Y33          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.829     1.867    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y33          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.384     1.482    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.078     1.560    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y47    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X9Y47     design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y46    design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y50     design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y50     design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y50     design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y49     design_1_i/AXI_MATH_UNIT_0/U0/AXI_MATH_UNIT_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y53     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y53     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y34     design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y76     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y77     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y77     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y75     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y47     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



