{"vcs1":{"timestamp_begin":1770244279.672626878, "rt":0.56, "ut":0.26, "st":0.20}}
{"vcselab":{"timestamp_begin":1770244280.413319405, "rt":0.59, "ut":0.43, "st":0.10}}
{"link":{"timestamp_begin":1770244281.145763327, "rt":0.80, "ut":0.37, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770244279.051188415}
{"VCS_COMP_START_TIME": 1770244279.051188415}
{"VCS_COMP_END_TIME": 1770244282.111835607}
{"VCS_USER_OPTIONS": "-sverilog lab1SOP.sv"}
{"vcs1": {"peak_mem": 1544416}}
{"stitch_vcselab": {"peak_mem": 1544500}}
