$date
	Sat Jan 27 17:46:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$var wire 1 ! ZF $end
$var wire 8 " OUT [7:0] $end
$var reg 8 # IN0 [7:0] $end
$var reg 8 $ IN1 [7:0] $end
$var reg 4 % OP [3:0] $end
$scope module alu1 $end
$var wire 8 & IN0 [7:0] $end
$var wire 8 ' IN1 [7:0] $end
$var wire 4 ( OP [3:0] $end
$var reg 8 ) OUT [7:0] $end
$var reg 1 ! ZF $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b1010 (
b0 '
b0 &
b1010 %
b0 $
b0 #
b0 "
x!
$end
#20000
0!
b11111111 "
b11111111 )
b101 %
b101 (
b11011100 $
b11011100 '
b100011 #
b100011 &
#40000
1!
b0 "
b0 )
b100100 #
b100100 &
#60000
0!
b11011011 "
b11011011 )
b11111111 #
b11111111 &
#80000
1!
b0 "
b0 )
b0 %
b0 (
#100000
0!
b11011100 "
b11011100 )
b11 %
b11 (
#120000
1!
b0 "
b0 )
b1001 %
b1001 (
#140000
b101010 "
b101010 )
b1010 %
b1010 (
b101010 #
b101010 &
#160000
0!
b11110110 "
b11110110 )
b1 %
b1 (
#180000
