#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 12 15:47:31 2023
# Process ID: 17004
# Current directory: D:/Git/LAB2_Grayscale/LAB2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12932 D:\Git\LAB2_Grayscale\LAB2\LAB2.xpr
# Log file: D:/Git/LAB2_Grayscale/LAB2/vivado.log
# Journal file: D:/Git/LAB2_Grayscale/LAB2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git/LAB2_Grayscale/LAB2/LAB2.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivadoProjects/LAB2' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/Git/LAB2_Grayscale/my_repo'; using path 'D:/VivadoProjects/my_repo' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/my_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.906 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Git/LAB2_Grayscale/LAB2/LAB2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Git/LAB2_Grayscale/LAB2/LAB2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- DigiLAB:ip:AXI4Stream_UART:1.1 - AXI4Stream_UART_0
Adding component instance block -- xilinx.com:module_ref:divisor:1.0 - divisor_0
Successfully read diagram <design_1> from block design file <D:/Git/LAB2_Grayscale/LAB2/LAB2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.906 ; gain = 0.000
update_module_reference design_1_divisor_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/my_repo'.
Upgrading 'D:/Git/LAB2_Grayscale/LAB2/LAB2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_divisor_0_0 from divisor_v1_0 1.0 to divisor_v1_0 1.0
Wrote  : <D:\Git\LAB2_Grayscale\LAB2\LAB2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Git/LAB2_Grayscale/LAB2/LAB2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
save_bd_design
Wrote  : <D:\Git\LAB2_Grayscale\LAB2\LAB2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Git/LAB2_Grayscale/LAB2/LAB2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Git/LAB2_Grayscale/LAB2/LAB2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Git/LAB2_Grayscale/LAB2/LAB2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Git/LAB2_Grayscale/LAB2/LAB2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block divisor_0 .
Exporting to file d:/Git/LAB2_Grayscale/LAB2/LAB2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Git/LAB2_Grayscale/LAB2/LAB2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Git/LAB2_Grayscale/LAB2/LAB2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 12 15:51:19 2023] Launched design_1_divisor_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_divisor_0_0_synth_1: D:/Git/LAB2_Grayscale/LAB2/LAB2.runs/design_1_divisor_0_0_synth_1/runme.log
synth_1: D:/Git/LAB2_Grayscale/LAB2/LAB2.runs/synth_1/runme.log
[Wed Apr 12 15:51:19 2023] Launched impl_1...
Run output will be captured here: D:/Git/LAB2_Grayscale/LAB2/LAB2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1007.047 ; gain = 6.141
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.773 ; gain = 10.727
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5B4A8A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2591.090 ; gain = 1573.316
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Git/LAB2_Grayscale/LAB2/LAB2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5B4A8A
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2766.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3446.797 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3446.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3446.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:14 . Memory (MB): peak = 3571.906 ; gain = 929.801
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 16:12:22 2023...
