Partition Merge report for wishbone_cycy10_soc
Sat Jan 11 22:09:43 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Sat Jan 11 22:09:43 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; wishbone_cycy10_soc                         ;
; Top-level Entity Name              ; wishbone_soc                                ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 17,397                                      ;
;     Total combinational functions  ; 11,170                                      ;
;     Dedicated logic registers      ; 8,464                                       ;
; Total registers                    ; 8464                                        ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 450,048                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------+---------+
; Name                                                                        ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                           ; Details ;
+-----------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------+---------+
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; sdr_addr_o[0]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[0]~buf0                                                          ; N/A     ;
; sdr_addr_o[0]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[0]~buf0                                                          ; N/A     ;
; sdr_addr_o[10]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[10]~buf0                                                         ; N/A     ;
; sdr_addr_o[10]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[10]~buf0                                                         ; N/A     ;
; sdr_addr_o[11]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[11]~buf0                                                         ; N/A     ;
; sdr_addr_o[11]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[11]~buf0                                                         ; N/A     ;
; sdr_addr_o[1]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[1]~buf0                                                          ; N/A     ;
; sdr_addr_o[1]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[1]~buf0                                                          ; N/A     ;
; sdr_addr_o[2]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[2]~buf0                                                          ; N/A     ;
; sdr_addr_o[2]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[2]~buf0                                                          ; N/A     ;
; sdr_addr_o[3]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[3]~buf0                                                          ; N/A     ;
; sdr_addr_o[3]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[3]~buf0                                                          ; N/A     ;
; sdr_addr_o[4]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[4]~buf0                                                          ; N/A     ;
; sdr_addr_o[4]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[4]~buf0                                                          ; N/A     ;
; sdr_addr_o[5]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[5]~buf0                                                          ; N/A     ;
; sdr_addr_o[5]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[5]~buf0                                                          ; N/A     ;
; sdr_addr_o[6]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[6]~buf0                                                          ; N/A     ;
; sdr_addr_o[6]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[6]~buf0                                                          ; N/A     ;
; sdr_addr_o[7]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[7]~buf0                                                          ; N/A     ;
; sdr_addr_o[7]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[7]~buf0                                                          ; N/A     ;
; sdr_addr_o[8]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[8]~buf0                                                          ; N/A     ;
; sdr_addr_o[8]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[8]~buf0                                                          ; N/A     ;
; sdr_addr_o[9]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[9]~buf0                                                          ; N/A     ;
; sdr_addr_o[9]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_addr_o[9]~buf0                                                          ; N/A     ;
; sdr_ba_o[0]                                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_ba_o[0]~buf0                                                            ; N/A     ;
; sdr_ba_o[0]                                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_ba_o[0]~buf0                                                            ; N/A     ;
; sdr_ba_o[1]                                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_ba_o[1]~buf0                                                            ; N/A     ;
; sdr_ba_o[1]                                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_ba_o[1]~buf0                                                            ; N/A     ;
; sdr_cas_n_o                                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_cas_n_o~buf0                                                            ; N/A     ;
; sdr_cas_n_o                                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_cas_n_o~buf0                                                            ; N/A     ;
; sdr_clk_o                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_clk_o~buf0                                                              ; N/A     ;
; sdr_clk_o                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_clk_o~buf0                                                              ; N/A     ;
; sdr_clk_o~buf0                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_clk_o~buf0                                                              ; N/A     ;
; sdr_cs_n_o                                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_cs_n_o~buf0                                                             ; N/A     ;
; sdr_cs_n_o                                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_cs_n_o~buf0                                                             ; N/A     ;
; sdr_dq_io[0]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[0]                                                                ; N/A     ;
; sdr_dq_io[0]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[0]                                                                ; N/A     ;
; sdr_dq_io[10]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[10]                                                               ; N/A     ;
; sdr_dq_io[10]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[10]                                                               ; N/A     ;
; sdr_dq_io[11]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[11]                                                               ; N/A     ;
; sdr_dq_io[11]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[11]                                                               ; N/A     ;
; sdr_dq_io[12]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[12]                                                               ; N/A     ;
; sdr_dq_io[12]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[12]                                                               ; N/A     ;
; sdr_dq_io[13]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[13]                                                               ; N/A     ;
; sdr_dq_io[13]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[13]                                                               ; N/A     ;
; sdr_dq_io[14]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[14]                                                               ; N/A     ;
; sdr_dq_io[14]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[14]                                                               ; N/A     ;
; sdr_dq_io[15]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[15]                                                               ; N/A     ;
; sdr_dq_io[15]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[15]                                                               ; N/A     ;
; sdr_dq_io[1]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[1]                                                                ; N/A     ;
; sdr_dq_io[1]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[1]                                                                ; N/A     ;
; sdr_dq_io[2]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[2]                                                                ; N/A     ;
; sdr_dq_io[2]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[2]                                                                ; N/A     ;
; sdr_dq_io[3]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[3]                                                                ; N/A     ;
; sdr_dq_io[3]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[3]                                                                ; N/A     ;
; sdr_dq_io[4]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[4]                                                                ; N/A     ;
; sdr_dq_io[4]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[4]                                                                ; N/A     ;
; sdr_dq_io[5]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[5]                                                                ; N/A     ;
; sdr_dq_io[5]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[5]                                                                ; N/A     ;
; sdr_dq_io[6]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[6]                                                                ; N/A     ;
; sdr_dq_io[6]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[6]                                                                ; N/A     ;
; sdr_dq_io[7]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[7]                                                                ; N/A     ;
; sdr_dq_io[7]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[7]                                                                ; N/A     ;
; sdr_dq_io[8]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[8]                                                                ; N/A     ;
; sdr_dq_io[8]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[8]                                                                ; N/A     ;
; sdr_dq_io[9]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[9]                                                                ; N/A     ;
; sdr_dq_io[9]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dq_io[9]                                                                ; N/A     ;
; sdr_dqm_o[0]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dqm_o[0]~buf0                                                           ; N/A     ;
; sdr_dqm_o[0]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dqm_o[0]~buf0                                                           ; N/A     ;
; sdr_dqm_o[1]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dqm_o[1]~buf0                                                           ; N/A     ;
; sdr_dqm_o[1]                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_dqm_o[1]~buf0                                                           ; N/A     ;
; sdr_ras_n_o                                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_ras_n_o~buf0                                                            ; N/A     ;
; sdr_ras_n_o                                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_ras_n_o~buf0                                                            ; N/A     ;
; sdr_we_n_o                                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_we_n_o~buf0                                                             ; N/A     ;
; sdr_we_n_o                                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdr_we_n_o~buf0                                                             ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15] ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]  ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]   ; N/A     ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]   ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_read_n_o                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_read_n_o                           ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_read_n_o                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_read_n_o                           ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[0]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[0]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[0]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[0]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[10]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[10]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[10]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[10]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[11]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[11]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[11]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[11]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[12]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[12]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[12]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[12]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[13]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[13]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[13]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[13]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[14]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[14]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[14]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[14]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[15]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[15]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[15]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[15]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[1]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[1]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[1]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[1]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[2]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[2]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[2]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[2]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[3]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[3]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[3]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[3]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[4]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[4]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[4]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[4]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[5]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[5]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[5]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[5]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[6]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[6]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[6]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[6]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[7]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[7]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[7]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[7]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[8]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[8]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[8]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[8]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[9]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[9]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[9]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_r[9]                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_valid_r                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_valid_r                   ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_valid_r                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_valid_r                   ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_waitrequest_r                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_waitrequest_r                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_waitrequest_r                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_waitrequest_r                      ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                          ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                          ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]                    ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                     ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[0]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[0]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[0]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[0]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[10]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[10]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[10]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[10]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[11]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[11]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[11]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[11]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[12]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[12]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[12]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[12]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[13]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[13]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[13]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[13]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[14]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[14]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[14]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[14]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[15]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[15]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[15]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[15]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[16]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[16]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[16]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[16]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[17]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[17]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[17]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[17]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[18]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[18]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[18]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[18]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[19]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[19]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[19]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[19]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[1]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[1]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[1]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[1]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[20]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[20]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[20]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[20]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[21]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[21]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[21]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[21]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[22]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[22]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[22]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[22]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[23]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[23]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[23]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[23]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[24]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[24]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[24]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[24]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[25]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[25]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[25]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[25]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[26]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[26]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[26]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[26]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[27]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[27]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[27]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[27]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[28]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[28]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[28]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[28]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[29]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[29]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[29]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[29]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[2]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[2]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[2]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[2]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[30]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[30]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[30]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[30]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[31]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[31]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[31]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[31]                                       ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[3]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[3]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[3]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[3]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[4]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[4]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[4]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[4]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[5]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[5]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[5]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[5]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[6]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[6]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[6]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[6]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[7]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[7]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[7]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[7]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[8]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[8]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[8]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[8]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[9]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[9]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|rdata[9]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|rdata[9]                                        ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_ack_o                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                                  ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_ack_o                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                                  ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                  ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                  ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                             ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                              ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                               ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                               ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                               ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                               ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                               ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                               ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                               ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                               ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                  ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                  ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_we_r                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                   ; N/A     ;
; wb32_avalon16:wb32_avalon16|wishbone_we_r                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                   ; N/A     ;
+-----------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 13651  ; 153              ; 3613                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Total combinational functions               ; 9990   ; 126              ; 1054                           ; 0                              ;
; Logic element usage by number of LUT inputs ;        ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 6728   ; 52               ; 625                            ; 0                              ;
;     -- 3 input functions                    ; 1930   ; 38               ; 312                            ; 0                              ;
;     -- <=2 input functions                  ; 1332   ; 36               ; 117                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Logic elements by mode                      ;        ;                  ;                                ;                                ;
;     -- normal mode                          ; 8853   ; 118              ; 980                            ; 0                              ;
;     -- arithmetic mode                      ; 1137   ; 8                ; 74                             ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Total registers                             ; 5172   ; 91               ; 3201                           ; 0                              ;
;     -- Dedicated logic registers            ; 5172   ; 91               ; 3201                           ; 0                              ;
;     -- I/O registers                        ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Virtual pins                                ; 0      ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 51     ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8      ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 393216 ; 0                ; 56832                          ; 0                              ;
; Total RAM block bits                        ; 0      ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1      ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0      ; 0                ; 0                              ; 1                              ;
;                                             ;        ;                  ;                                ;                                ;
; Connections                                 ;        ;                  ;                                ;                                ;
;     -- Input Connections                    ; 5363   ; 134              ; 4480                           ; 2                              ;
;     -- Registered Input Connections         ; 5172   ; 102              ; 3671                           ; 0                              ;
;     -- Output Connections                   ; 1882   ; 364              ; 34                             ; 7699                           ;
;     -- Registered Output Connections        ; 370    ; 364              ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Internal Connections                        ;        ;                  ;                                ;                                ;
;     -- Total Connections                    ; 58552  ; 1051             ; 16962                          ; 7702                           ;
;     -- Registered Connections               ; 26201  ; 821              ; 13456                          ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; External Connections                        ;        ;                  ;                                ;                                ;
;     -- Top                                  ; 32     ; 123              ; 1742                           ; 5348                           ;
;     -- sld_hub:auto_hub                     ; 123    ; 20               ; 355                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1742   ; 355              ; 64                             ; 2353                           ;
;     -- hard_block:auto_generated_inst       ; 5348   ; 0                ; 2353                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Partition Interface                         ;        ;                  ;                                ;                                ;
;     -- Input Ports                          ; 7      ; 45               ; 735                            ; 2                              ;
;     -- Output Ports                         ; 32     ; 62               ; 459                            ; 5                              ;
;     -- Bidir Ports                          ; 16     ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Registered Ports                            ;        ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0      ; 4                ; 450                            ; 0                              ;
;     -- Registered Output Ports              ; 0      ; 29               ; 445                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Port Connectivity                           ;        ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 0                ; 17                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0      ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 15                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 25               ; 226                            ; 0                              ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 30               ; 240                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0      ; 29               ; 447                            ; 0                              ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                              ;
+-----------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                              ; Partition ; Type          ; Location ; Status                                     ;
+-----------------------------------+-----------+---------------+----------+--------------------------------------------+
; altera_reserved_tck               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; clk                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk~input                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; clk_50                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk_50                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk_50~input               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; led[0]                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led[0]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led[0]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; led[1]                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led[1]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led[1]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; led[2]                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led[2]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led[2]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; led[3]                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led[3]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led[3]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; led[4]                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led[4]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led[4]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; led[5]                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led[5]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led[5]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; led[6]                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led[6]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led[6]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; led[7]                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- led[7]                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- led[7]~output              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; rst_n                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- rst_n                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- rst_n~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[0]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[0]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[0]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[10]                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[10]             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[10]~output      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[11]                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[11]             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[11]~output      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[1]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[1]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[1]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[2]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[2]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[2]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[3]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[3]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[3]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[4]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[4]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[4]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[5]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[5]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[5]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[6]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[6]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[6]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[7]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[7]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[7]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[8]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[8]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[8]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_addr_o[9]                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_addr_o[9]              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_addr_o[9]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_ba_o[0]                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_ba_o[0]                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_ba_o[0]~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_ba_o[1]                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_ba_o[1]                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_ba_o[1]~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_cas_n_o                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_cas_n_o                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_cas_n_o~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_cke_o                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_cke_o                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_cke_o~output           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_clk_o                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_clk_o                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_clk_o~output           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_cs_n_o                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_cs_n_o                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_cs_n_o~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[0]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[0]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[0]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[10]                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[10]              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[10]~output       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[11]                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[11]              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[11]~output       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[12]                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[12]              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[12]~output       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[13]                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[13]              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[13]~output       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[14]                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[14]              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[14]~output       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[15]                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[15]              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[15]~output       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[1]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[1]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[1]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[2]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[2]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[2]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[3]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[3]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[3]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[4]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[4]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[4]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[5]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[5]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[5]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[6]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[6]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[6]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[7]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[7]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[7]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[8]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[8]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[8]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dq_io[9]                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- sdr_dq_io[9]               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- sdr_dq_io[9]~output        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dqm_o[0]                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_dqm_o[0]               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_dqm_o[0]~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_dqm_o[1]                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_dqm_o[1]               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_dqm_o[1]~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_ras_n_o                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_ras_n_o                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_ras_n_o~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; sdr_we_n_o                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- sdr_we_n_o                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- sdr_we_n_o~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; uart_rxd_i                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- uart_rxd_i                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- uart_rxd_i~input           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
; uart_txd_o                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- uart_txd_o                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- uart_txd_o~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                   ;           ;               ;          ;                                            ;
+-----------------------------------+-----------+---------------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                               ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 17,397                                                                                                 ;
;                                             ;                                                                                                        ;
; Total combinational functions               ; 11170                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                        ;
;     -- 4 input functions                    ; 7405                                                                                                   ;
;     -- 3 input functions                    ; 2280                                                                                                   ;
;     -- <=2 input functions                  ; 1485                                                                                                   ;
;                                             ;                                                                                                        ;
; Logic elements by mode                      ;                                                                                                        ;
;     -- normal mode                          ; 9951                                                                                                   ;
;     -- arithmetic mode                      ; 1219                                                                                                   ;
;                                             ;                                                                                                        ;
; Total registers                             ; 8464                                                                                                   ;
;     -- Dedicated logic registers            ; 8464                                                                                                   ;
;     -- I/O registers                        ; 0                                                                                                      ;
;                                             ;                                                                                                        ;
; I/O pins                                    ; 51                                                                                                     ;
; Total memory bits                           ; 450048                                                                                                 ;
;                                             ;                                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 8                                                                                                      ;
;                                             ;                                                                                                        ;
; Total PLLs                                  ; 1                                                                                                      ;
;     -- PLLs                                 ; 1                                                                                                      ;
;                                             ;                                                                                                        ;
; Maximum fan-out node                        ; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 7698                                                                                                   ;
; Total fan-out                               ; 73973                                                                                                  ;
; Average fan-out                             ; 3.69                                                                                                   ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; rom_wishbone:rom_wishbone0|ip_rom:ip_rom0|altsyncram:altsyncram_component|altsyncram_mba1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 12288        ; 32           ; --           ; --           ; 393216 ; firmware.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 222          ; 256          ; 222          ; 56832  ; None         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 11 22:09:40 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 477 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v Line: 41
    Warning (15610): No output dependent on input pin "uart_rxd_i" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v Line: 64
Info (21057): Implemented 17908 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 17557 logic cells
    Info (21064): Implemented 286 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4752 megabytes
    Info: Processing ended: Sat Jan 11 22:09:44 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


