# do {tcr_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:24 on May 11,2022
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tcr_tb xil_defaultlib.glbl -o tcr_tb_opt 
# 
# Top level modules:
# 	tcr_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_textio
# -- Loading entity tcr_tb
# -- Loading architecture Behavioral of tcr_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity prsg_tcr
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity buffer_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of prsg_tcr
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture Behavioral of buffer_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is tcr_tb_opt
# End time: 14:39:25 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
