## Hi there 👋
# 👋 Hello! I'm **Tamizharasan**

### 🧩 Aspiring RTL & Digital Design and Verification Engineer | Junior VLSI Engineer

💡 Passionate about turning logic into silicon reality.  
Focused on **Front-End VLSI Design** and building reliable, efficient digital systems.
                                ( SELF LEARNER )
---

### 🛠 Tech Toolbox

| Domain | Tools / Skills |
|--------|----------------|
| RTL Design | Verilog, FSM Desig, FIFO, Learning SystemVerilog, |
| Tools | Vivado, Gvim |
| Protocols | AMBA APB, AXI, PCIe Datalink Layer |
| Fundamentals | Digital Electronics, CDC Basics |
| OS Skills |Learning Linux Commands |

---

### 🎯 What I'm Learning
- SystemVerilog OOP & Verification Concepts  
- Synthesis Constraints & Linting  
- CDC Design & Synchronizers  

---

### 🎓 Background

- B.Tech in Electronics & Communication Engineering  
- Bharat University – **CGPA: 8.09**  

---

### 🚀 Goals

Craft clean RTL.  
Contribute to SoC Design.  
Grow into a strong Front-End Chip Designer.
Want to become a VLSI Design Verification Engineer
---

### 🌐 Connect With Me

📩 **Email:** *tamizharasan9150@gmail.com*  
🔗 **LinkedIn:** *https://www.linkedin.com/in/-tamizh-arasan--/*  
📁 **Portfolio:** Coming soon…

---

### 📊 GitHub Stats

<p align="center">
<img src="https://github-readme-stats.vercel.app/api?username=YOUR-USERNAME&show_icons=true&theme=radical" height="170" />
<img src="https://github-readme-streak-stats.herokuapp.com/?user=YOUR-USERNAME&theme=radical" height="170" />
</p>

---

⭐ If you like my projects, feel free to **star** them. Collaboration is always welcome!

<!--
**Tamizharasan-VLSI/Tamizharasan-VLSI** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
