
---------- Begin Simulation Statistics ----------
simSeconds                                   0.147539                       # Number of seconds simulated (Second)
simTicks                                 147538814000                       # Number of ticks simulated (Tick)
finalTick                                147538814000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    717.00                       # Real time elapsed on the host (Second)
hostTickRate                                205773007                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     737640                       # Number of bytes of host memory used (Byte)
simInsts                                     63736208                       # Number of instructions simulated (Count)
simOps                                       65363050                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    88893                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      91162                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        147538815                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.314835                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.431996                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        96676259                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     6257                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       79730479                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  41079                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             31319465                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          87623222                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 223                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           146967682                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.542503                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.124516                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 109523986     74.52%     74.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  15834766     10.77%     85.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   9536773      6.49%     91.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5871431      4.00%     95.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4379355      2.98%     98.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1340062      0.91%     99.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    402665      0.27%     99.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     54998      0.04%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     23646      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             146967682                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   12576      0.58%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2051789     95.40%     95.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 86288      4.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      30439420     38.18%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        10439      0.01%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            2      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     38.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     40981491     51.40%     89.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8299114     10.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       79730479                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.540403                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2150653                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026974                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                308620372                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               128022315                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        78038788                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    81881119                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    515058                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           17359                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          571133                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       48014704                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      10359862                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     21747121                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4916559                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                15896472                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12084348                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            598943                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              8935560                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               317423                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 8930022                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999380                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1251821                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               4803                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           21764                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              20977                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              787                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          364                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        31855830                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            6034                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            598283                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    142628078                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.458276                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.375014                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       116213233     81.48%     81.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        14906408     10.45%     91.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4191091      2.94%     94.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1338583      0.94%     95.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          777385      0.55%     96.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1474034      1.03%     97.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          827545      0.58%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          584661      0.41%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2315138      1.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    142628078                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        2848                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                624365                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     25688111     39.30%     39.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         9468      0.01%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            2      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     39.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     32455084     49.65%     88.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7210385     11.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     65363050                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2315138                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             63736208                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               65363050                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       63736208                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         65363050                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.314835                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.431996                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           39665469                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          58139581                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         32455084                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7210385                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     25688111     39.30%     39.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         9468      0.01%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            2      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     39.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     32455084     49.65%     88.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7210385     11.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     65363050                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      8492968                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      7843182                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       649786                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      6474461                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2018507                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       624365                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       629398                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       31384705                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          31384705                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      31384705                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         31384705                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      5016953                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5016953                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      5016953                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5016953                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 309440993925                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 309440993925                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 309440993925                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 309440993925                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     36401658                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      36401658                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     36401658                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     36401658                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.137822                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.137822                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.137822                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.137822                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61679.069731                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61679.069731                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61679.069731                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61679.069731                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       386796                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           16                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        21791                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      17.750264                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     5.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       558580                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            558580                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2580934                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2580934                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2580934                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2580934                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2436019                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2436019                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2436019                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2436019                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 133477054887                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 133477054887                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 133477054887                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 133477054887                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.066921                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.066921                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.066921                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.066921                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 54793.109121                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 54793.109121                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 54793.109121                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54793.109121                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2435954                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data         2967                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         2967                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        73000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        73000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         2969                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         2969                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.000674                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.000674                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        36500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        36500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            2                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            2                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     24726914                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        24726914                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      4489242                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       4489242                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 289591872000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 289591872000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     29216156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     29216156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.153656                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.153656                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 64507.966378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 64507.966378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2232005                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2232005                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2257237                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2257237                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 127091780000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 127091780000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.077260                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.077260                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 56304.136429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 56304.136429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         2848                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         2848                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         2848                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         2848                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      6657791                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6657791                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       527711                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       527711                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  19849121925                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  19849121925                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7185502                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7185502                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.073441                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.073441                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 37613.621708                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 37613.621708                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       348929                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       348929                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       178782                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       178782                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   6385274887                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   6385274887                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.024881                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.024881                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 35715.423740                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 35715.423740                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.997889                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             33826538                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2436018                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              13.885997                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              165000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.997889                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           75250968                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          75250968                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  8319469                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             122954351                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9948543                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               5130112                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 615207                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7422727                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   684                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              101966860                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2448                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            79215421                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          9881444                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        40692720                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        8137636                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.536912                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      357206964                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      22335959                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      80391897                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     53997660                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          48830356                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     48083646                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites        11393                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads            16                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           10202820                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     129182116                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1231758                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            80                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  14496897                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                111800                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          146967682                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.828018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.124268                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                122319823     83.23%     83.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2814263      1.91%     85.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3303139      2.25%     87.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2806283      1.91%     89.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2625739      1.79%     91.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1888890      1.29%     92.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1298852      0.88%     93.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  3173593      2.16%     95.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6737100      4.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            146967682                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             118755021                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.804907                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           15896472                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.107744                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     17169472                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       14329011                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          14329011                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      14329011                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         14329011                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       167884                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          167884                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       167884                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         167884                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3661811999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3661811999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3661811999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3661811999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     14496895                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      14496895                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     14496895                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     14496895                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.011581                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011581                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.011581                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011581                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 21811.560357                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 21811.560357                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 21811.560357                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 21811.560357                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          881                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           38                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      23.184211                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       164116                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            164116                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         3702                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          3702                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         3702                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         3702                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       164182                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       164182                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       164182                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       164182                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3170430999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3170430999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3170430999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3170430999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.011325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.011325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.011325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.011325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 19310.466428                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 19310.466428                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 19310.466428                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 19310.466428                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 164116                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     14329011                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        14329011                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       167884                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        167884                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3661811999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3661811999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     14496895                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     14496895                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.011581                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011581                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 21811.560357                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 21811.560357                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         3702                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         3702                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       164182                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       164182                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3170430999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3170430999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.011325                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.011325                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 19310.466428                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 19310.466428                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.998899                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14493191                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             164180                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              88.276227                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.998899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           29157970                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          29157970                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    615207                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4063987                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 79793080                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               96682516                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                23373                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 48014704                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                10359862                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3409                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    163697                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 79518116                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          21129                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         303916                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       337521                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               641437                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 78398467                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                78038788                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  55851278                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  71507089                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.528937                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.781059                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    11388562                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                15559620                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                36868                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               21129                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                3149477                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3255                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  16161                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           32455084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.701698                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            24.612333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               28465098     87.71%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               815079      2.51%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                16537      0.05%     90.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               111389      0.34%     90.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               127463      0.39%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                19508      0.06%     91.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                74681      0.23%     91.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              2306039      7.11%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               106204      0.33%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               239063      0.74%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             102287      0.32%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               4416      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               4991      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4288      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               6367      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3572      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1768      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1206      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                750      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                566      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                456      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                418      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                433      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                695      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                984      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1719      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2159      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3156      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3608      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               4279      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            25905      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             32455084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 615207                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 10407708                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                84495586                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         135269                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12601311                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              38712601                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               98231662                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   546                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4111002                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               37515664                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 235213                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            96419539                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   463373252                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                109200710                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              64187094                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 32232445                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    3415                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                3412                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  31928616                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        237526594                       # The number of ROB reads (Count)
system.cpu.rob.writes                       198789576                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 63736208                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   65363050                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   338                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 150360                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 870410                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1020770                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                150360                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                870410                       # number of overall hits (Count)
system.l2.overallHits::total                  1020770                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                13821                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1565609                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1579430                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               13821                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1565609                       # number of overall misses (Count)
system.l2.overallMisses::total                1579430                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      1163897000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    117209302500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       118373199500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     1163897000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   117209302500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      118373199500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             164181                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2436019                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2600200                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            164181                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2436019                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2600200                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.084181                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.642692                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.607426                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.084181                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.642692                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.607426                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84212.213299                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 74864.990237                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    74946.784283                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84212.213299                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 74864.990237                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   74946.784283                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               172872                       # number of writebacks (Count)
system.l2.writebacks::total                    172872                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                 10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                199                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   209                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data               199                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  209                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst            13811                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1565410                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1579221                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           13811                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1565410                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1579221                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   1024965500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 101540921500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   102565887000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   1024965500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 101540921500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  102565887000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.084121                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.642610                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.607346                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.084121                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.642610                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.607346                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74213.706466                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 64865.384468                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 64947.139761                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74213.706466                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 64865.384468                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 64947.139761                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1676397                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       305549                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         305549                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          150360                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             150360                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         13821                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            13821                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   1163897000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1163897000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       164181                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         164181                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.084181                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.084181                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84212.213299                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84212.213299                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst           10                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             10                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst        13811                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        13811                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   1024965500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1024965500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.084121                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.084121                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74213.706466                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74213.706466                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             103334                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                103334                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            75798                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               75798                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   4848655000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     4848655000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         179132                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            179132                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.423140                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.423140                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63968.112615                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63968.112615                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        75798                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           75798                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   4090675000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   4090675000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.423140                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.423140                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 53968.112615                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 53968.112615                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         767076                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            767076                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1489811                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1489811                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 112360647500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 112360647500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      2256887                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2256887                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.660118                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.660118                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75419.397158                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75419.397158                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data          199                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           199                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1489612                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1489612                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  97450246500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  97450246500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.660030                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.660030                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 65419.885514                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65419.885514                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       159364                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           159364                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       159364                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       159364                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       558580                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           558580                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       558580                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       558580                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                   255.990226                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      4880443                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1676653                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.910825                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      18.930750                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         2.626552                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data       234.432924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.073948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.010260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.915754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024            256                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  165                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   78                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   13                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   43166277                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  43166277                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    155290.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     13811.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1481097.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005676942750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         9393                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         9393                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3181620                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             146058                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1579221                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     172872                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1579221                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   172872                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  84313                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 17582                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1579221                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               172872                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1297875                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  183642                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   11812                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   8637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   9184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   9414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   9497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   9511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   9573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   9542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   9562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   9646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   9441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   9432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   9409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   9400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   9393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   9393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         9393                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     159.124029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    102.949080                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    317.333379                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          9244     98.41%     98.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           83      0.88%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535           24      0.26%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047           12      0.13%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            8      0.09%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            4      0.04%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.02%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.03%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.02%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167            3      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          9393                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         9393                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.530076                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.506155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.909897                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             6864     73.08%     73.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              314      3.34%     76.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2008     21.38%     97.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              184      1.96%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               18      0.19%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                5      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          9393                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 5396032                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               101070144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             11063808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              685041049.60475016                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              74989134.72355825                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  147538778000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      84207.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       883904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     94790208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9937088                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 5990992.987106430344                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 642476413.020373106003                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 67352364.646227940917                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        13811                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1565410                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       172872                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    452279250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  37641575750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3607617133250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32747.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24045.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  20868718.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       883904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    100186240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      101070144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       883904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       883904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     11063808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     11063808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        13811                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1565410                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1579221                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       172872                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         172872                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        5990993                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      679050057                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         685041050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      5990993                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5990993                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     74989135                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         74989135                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     74989135                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       5990993                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     679050057                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        760030184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1494908                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              155267                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        66428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        81280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        37284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       143232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       197395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       193521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       119197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        20707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        20613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        74648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        82402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        88362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        88640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       122164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        85438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        73597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        12210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        13637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         6978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        70911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        12275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             10064330000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7474540000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        38093855000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6732.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25482.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1265455                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             137693                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.68                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       247016                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   427.532986                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   267.529499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   361.823079                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        61220     24.78%     24.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        46460     18.81%     43.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        27527     11.14%     54.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        19706      7.98%     62.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        17023      6.89%     69.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        12842      5.20%     74.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         9879      4.00%     78.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         8458      3.42%     82.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        43901     17.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       247016                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              95674112                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            9937088                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              648.467406                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               67.352365                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.07                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               85.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1047909240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       556961790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     6133574160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     300598920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11646198720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  61171016040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5142470400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   85998729270                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   582.888848                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12847684750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4926480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 129764649250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       715863540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       380463930                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4540068960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     509894820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11646198720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  58068992820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   7754700480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   83616183270                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   566.740243                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19553600750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4926480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 123058733250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1503421                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        172872                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1400459                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              75798                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             75798                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1503423                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4731771                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4731771                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    112133824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                112133824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1579221                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1579221    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1579221                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          4727774000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         8305592250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3152552                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1578923                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2421066                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       731452                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       164116                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          3380899                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            179132                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           179132                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         164181                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2256887                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       492477                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7307991                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7800468                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21010944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    191654272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               212665216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1676397                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  11063808                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4276597                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.099549                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.301772                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3853916     90.12%     90.12% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  419630      9.81%     99.93% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    3051      0.07%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4276597                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 147538814000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3322831000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         246328383                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3654126800                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       5200270                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2600071                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        14067                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          408613                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       405562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         3051                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
