

================================================================
== Vivado HLS Report for 'udp_rshiftWordByOcte'
================================================================
* Date:           Mon Mar  1 13:03:27 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.633|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%fsmState_load = load i1* @fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1389]   --->   Operation 3 'load' 'fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %fsmState_load, label %5, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1389]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_udp2shiftFifo_V_d, i64* @rx_udp2shiftFifo_V_k, i1* @rx_udp2shiftFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1392]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = (!fsmState_load)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge64.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1392]   --->   Operation 6 'br' <Predicate = (!fsmState_load)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_udp2shiftFifo_V_d, i64* @rx_udp2shiftFifo_V_k, i1* @rx_udp2shiftFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1394]   --->   Operation 7 'read' 'empty' <Predicate = (!fsmState_load & tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1394]   --->   Operation 8 'extractvalue' 'tmp_data_V_3' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1394]   --->   Operation 9 'extractvalue' 'tmp_keep_V_3' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1394]   --->   Operation 10 'extractvalue' 'tmp_last_V' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rs_firstWord_load = load i1* @rs_firstWord, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1395]   --->   Operation 11 'load' 'rs_firstWord_load' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br i1 %rs_firstWord_load, label %._crit_edge65.i, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1395]   --->   Operation 12 'br' <Predicate = (!fsmState_load & tmp)> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_9_i = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %tmp_keep_V_3, i32 8, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1409]   --->   Operation 13 'partselect' 'p_Result_9_i' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%tmp_last_V_1 = icmp eq i56 %p_Result_9_i, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1409]   --->   Operation 14 'icmp' 'tmp_last_V_1' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "br label %._crit_edge65.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1414]   --->   Operation 15 'br' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 0.65>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0256_2_0_i = phi i1 [ %tmp_last_V_1, %2 ], [ false, %1 ]"   --->   Operation 16 'phi' 'p_0256_2_0_i' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V, label %3, label %mergeST.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1418]   --->   Operation 17 'br' <Predicate = (!fsmState_load & tmp)> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %p_0256_2_0_i, label %._crit_edge67.i, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1422]   --->   Operation 18 'br' <Predicate = (!fsmState_load & tmp & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "store i1 true, i1* @fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1424]   --->   Operation 19 'store' <Predicate = (!fsmState_load & tmp & tmp_last_V & !p_0256_2_0_i)> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "br label %mergeST.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1426]   --->   Operation 20 'br' <Predicate = (!fsmState_load & tmp & tmp_last_V)> <Delay = 0.65>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rs_firstWord_new_0_i = phi i1 [ true, %._crit_edge67.i ], [ false, %._crit_edge65.i ]"   --->   Operation 21 'phi' 'rs_firstWord_new_0_i' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "store i1 %rs_firstWord_new_0_i, i1* @rs_firstWord, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1417]   --->   Operation 22 'store' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "store i1 false, i1* @fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1440]   --->   Operation 23 'store' <Predicate = (fsmState_load)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_udp2ibFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_udp2ibFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_udp2ibFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_udp2shiftFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_udp2shiftFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_udp2shiftFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str177) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1378]   --->   Operation 30 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V_14, align 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1403]   --->   Operation 31 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @prevWord_keep_V_15, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1406]   --->   Operation 32 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_i = call i448 @_ssdm_op_PartSelect.i448.i512.i32.i32(i512 %p_Val2_s, i32 64, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1403]   --->   Operation 33 'partselect' 'p_Result_i' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_3 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1404]   --->   Operation 34 'trunc' 'trunc_ln647' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i64.i448(i64 %trunc_ln647, i448 %p_Result_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1404]   --->   Operation 35 'bitconcatenate' 'p_Result_s' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %p_Val2_1, i32 8, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1406]   --->   Operation 36 'partselect' 'p_Result_6_i' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i64 %tmp_keep_V_3 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1407]   --->   Operation 37 'trunc' 'trunc_ln647_1' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %trunc_ln647_1, i56 %p_Result_6_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1407]   --->   Operation 38 'bitconcatenate' 'p_Result_1' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_udp2ibFifo_V_data, i64* @rx_udp2ibFifo_V_keep, i1* @rx_udp2ibFifo_V_last, i512 %p_Result_s, i64 %p_Result_1, i1 %tmp_last_V_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1413]   --->   Operation 39 'write' <Predicate = (!fsmState_load & tmp & !rs_firstWord_load)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i512 %tmp_data_V_3, i512* @prevWord_data_V_14, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1416]   --->   Operation 40 'store' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i64 %tmp_keep_V_3, i64* @prevWord_keep_V_15, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../axi_utils.hpp:50->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1416]   --->   Operation 41 'store' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge67.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1425]   --->   Operation 42 'br' <Predicate = (!fsmState_load & tmp & tmp_last_V & !p_0256_2_0_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %._crit_edge64.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1428]   --->   Operation 43 'br' <Predicate = (!fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %"udp_rshiftWordByOctet<net_axis<512>, 512, 2>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1429]   --->   Operation 44 'br' <Predicate = (!fsmState_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_i_196 = call i448 @_ssdm_op_PartSelect.i448.i512.i32.i32(i512 %p_Val2_s, i32 64, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1431]   --->   Operation 45 'partselect' 'p_Result_i_196' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_2 = call i512 @_ssdm_op_BitConcatenate.i512.i64.i448(i64 0, i448 %p_Result_i_196) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1432]   --->   Operation 46 'bitconcatenate' 'p_Result_2' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %p_Val2_1, i32 8, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1433]   --->   Operation 47 'partselect' 'p_Result_2_i' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 0, i56 %p_Result_2_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1434]   --->   Operation 48 'bitconcatenate' 'p_Result_3' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_udp2ibFifo_V_data, i64* @rx_udp2ibFifo_V_keep, i1* @rx_udp2ibFifo_V_last, i512 %p_Result_2, i64 %p_Result_3, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1439]   --->   Operation 49 'write' <Predicate = (fsmState_load)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %"udp_rshiftWordByOctet<net_axis<512>, 512, 2>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:1441]   --->   Operation 50 'br' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_udp2shiftFifo_V_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udp2shiftFifo_V_k]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udp2shiftFifo_V_l]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rs_firstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_udp2ibFifo_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udp2ibFifo_V_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udp2ibFifo_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fsmState_load        (load          ) [ 011]
br_ln1389            (br            ) [ 000]
tmp                  (nbreadreq     ) [ 011]
br_ln1392            (br            ) [ 000]
empty                (read          ) [ 000]
tmp_data_V_3         (extractvalue  ) [ 011]
tmp_keep_V_3         (extractvalue  ) [ 011]
tmp_last_V           (extractvalue  ) [ 011]
rs_firstWord_load    (load          ) [ 011]
br_ln1395            (br            ) [ 000]
p_Result_9_i         (partselect    ) [ 000]
tmp_last_V_1         (icmp          ) [ 011]
br_ln1414            (br            ) [ 000]
p_0256_2_0_i         (phi           ) [ 011]
br_ln1418            (br            ) [ 000]
br_ln1422            (br            ) [ 000]
store_ln1424         (store         ) [ 000]
br_ln1426            (br            ) [ 000]
rs_firstWord_new_0_i (phi           ) [ 000]
store_ln1417         (store         ) [ 000]
store_ln1440         (store         ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specpipeline_ln1378  (specpipeline  ) [ 000]
p_Val2_s             (load          ) [ 000]
p_Val2_1             (load          ) [ 000]
p_Result_i           (partselect    ) [ 000]
trunc_ln647          (trunc         ) [ 000]
p_Result_s           (bitconcatenate) [ 000]
p_Result_6_i         (partselect    ) [ 000]
trunc_ln647_1        (trunc         ) [ 000]
p_Result_1           (bitconcatenate) [ 000]
write_ln1413         (write         ) [ 000]
store_ln50           (store         ) [ 000]
store_ln50           (store         ) [ 000]
br_ln1425            (br            ) [ 000]
br_ln1428            (br            ) [ 000]
br_ln1429            (br            ) [ 000]
p_Result_i_196       (partselect    ) [ 000]
p_Result_2           (bitconcatenate) [ 000]
p_Result_2_i         (partselect    ) [ 000]
p_Result_3           (bitconcatenate) [ 000]
write_ln1439         (write         ) [ 000]
br_ln1441            (br            ) [ 000]
ret_ln0              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fsmState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_udp2shiftFifo_V_d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2shiftFifo_V_d"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_udp2shiftFifo_V_k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2shiftFifo_V_k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_udp2shiftFifo_V_l">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2shiftFifo_V_l"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rs_firstWord">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rs_firstWord"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_udp2ibFifo_V_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2ibFifo_V_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_udp2ibFifo_V_keep">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2ibFifo_V_keep"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_udp2ibFifo_V_last">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2ibFifo_V_last"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i448"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i56"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="0"/>
<pin id="73" dir="0" index="2" bw="64" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="577" slack="0"/>
<pin id="84" dir="0" index="1" bw="512" slack="0"/>
<pin id="85" dir="0" index="2" bw="64" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="512" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="0" index="4" bw="512" slack="0"/>
<pin id="98" dir="0" index="5" bw="64" slack="0"/>
<pin id="99" dir="0" index="6" bw="1" slack="0"/>
<pin id="100" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1413/2 write_ln1439/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="p_0256_2_0_i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0256_2_0_i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_0256_2_0_i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0256_2_0_i/1 "/>
</bind>
</comp>

<comp id="117" class="1005" name="rs_firstWord_new_0_i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="rs_firstWord_new_0_i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rs_firstWord_new_0_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="448" slack="0"/>
<pin id="130" dir="0" index="1" bw="512" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="0" index="3" bw="10" slack="0"/>
<pin id="133" dir="1" index="4" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 p_Result_i_196/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="56" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="7" slack="0"/>
<pin id="142" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i/2 p_Result_2_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="fsmState_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmState_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_data_V_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="577" slack="0"/>
<pin id="152" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_keep_V_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="577" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_last_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="577" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="rs_firstWord_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rs_firstWord_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_9_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="56" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_last_V_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="56" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln1424_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1424/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln1417_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1417/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln1440_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1440/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Val2_s_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="512" slack="0"/>
<pin id="203" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Val2_1_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln647_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="512" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Result_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="512" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="448" slack="0"/>
<pin id="218" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln647_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Result_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="56" slack="0"/>
<pin id="230" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln50_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="512" slack="1"/>
<pin id="237" dir="0" index="1" bw="512" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln50_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="512" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="448" slack="0"/>
<pin id="249" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="56" slack="0"/>
<pin id="258" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="fsmState_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsmState_load "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_data_V_3_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="512" slack="1"/>
<pin id="273" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp_keep_V_3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_last_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="rs_firstWord_load_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_load "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_last_V_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="56" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="82" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="82" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="82" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="154" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="120" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="128" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="92" pin=4"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="137" pin="4"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="92" pin=5"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="128" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="92" pin=4"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="137" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="92" pin=5"/></net>

<net id="266"><net_src comp="146" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="70" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="150" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="280"><net_src comp="154" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="286"><net_src comp="158" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="162" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="176" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="92" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fsmState | {1 }
	Port: prevWord_data_V_14 | {2 }
	Port: prevWord_keep_V_15 | {2 }
	Port: rs_firstWord | {1 }
	Port: rx_udp2ibFifo_V_data | {2 }
	Port: rx_udp2ibFifo_V_keep | {2 }
	Port: rx_udp2ibFifo_V_last | {2 }
 - Input state : 
	Port: udp_rshiftWordByOcte : fsmState | {1 }
	Port: udp_rshiftWordByOcte : prevWord_data_V_14 | {2 }
	Port: udp_rshiftWordByOcte : prevWord_keep_V_15 | {2 }
	Port: udp_rshiftWordByOcte : rx_udp2shiftFifo_V_d | {1 }
	Port: udp_rshiftWordByOcte : rx_udp2shiftFifo_V_k | {1 }
	Port: udp_rshiftWordByOcte : rx_udp2shiftFifo_V_l | {1 }
	Port: udp_rshiftWordByOcte : rs_firstWord | {1 }
  - Chain level:
	State 1
		br_ln1389 : 1
		br_ln1395 : 1
		p_Result_9_i : 1
		tmp_last_V_1 : 2
		p_0256_2_0_i : 3
		br_ln1418 : 1
		br_ln1422 : 4
		rs_firstWord_new_0_i : 2
		store_ln1417 : 3
	State 2
		p_Result_i : 1
		p_Result_s : 2
		p_Result_6_i : 1
		p_Result_1 : 2
		write_ln1413 : 3
		p_Result_i_196 : 1
		p_Result_2 : 2
		p_Result_2_i : 1
		p_Result_3 : 2
		write_ln1439 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |  tmp_last_V_1_fu_176 |    0    |    29   |
|----------|----------------------|---------|---------|
| nbreadreq|  tmp_nbreadreq_fu_70 |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   |   empty_read_fu_82   |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_92   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      grp_fu_128      |    0    |    0    |
|partselect|      grp_fu_137      |    0    |    0    |
|          |  p_Result_9_i_fu_166 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_data_V_3_fu_150 |    0    |    0    |
|extractvalue|  tmp_keep_V_3_fu_154 |    0    |    0    |
|          |   tmp_last_V_fu_158  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln647_fu_211  |    0    |    0    |
|          | trunc_ln647_1_fu_223 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_s_fu_214  |    0    |    0    |
|bitconcatenate|   p_Result_1_fu_226  |    0    |    0    |
|          |   p_Result_2_fu_245  |    0    |    0    |
|          |   p_Result_3_fu_254  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    29   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    fsmState_load_reg_263   |    1   |
|    p_0256_2_0_i_reg_106    |    1   |
|  rs_firstWord_load_reg_287 |    1   |
|rs_firstWord_new_0_i_reg_117|    1   |
|    tmp_data_V_3_reg_271    |   512  |
|    tmp_keep_V_3_reg_277    |   64   |
|    tmp_last_V_1_reg_291    |    1   |
|     tmp_last_V_reg_283     |    1   |
|         tmp_reg_267        |    1   |
+----------------------------+--------+
|            Total           |   583  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_92 |  p4  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_92 |  p5  |   2  |  64  |   128  ||    9    |
| grp_write_fu_92 |  p6  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  1.968  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   583  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   583  |   56   |
+-----------+--------+--------+--------+
