<stg><name>Loop_0_proc</name>


<trans_list>

<trans id="1638" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="216">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecStableContent([6272 x i216]* %input_V)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="216" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecMemCore([6272 x i216]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i7* %row_assign_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3  %col_assign_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %col_assign)

]]></Node>
<StgValue><ssdm name="col_assign_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4  %row_assign_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %row_assign)

]]></Node>
<StgValue><ssdm name="row_assign_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:5  call void @_ssdm_op_Write.ap_fifo.i7P(i7* %row_assign_out, i7 %row_assign_read)

]]></Node>
<StgValue><ssdm name="write_ln302"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i7* %col_assign_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:7  call void @_ssdm_op_Write.ap_fifo.i7P(i7* %col_assign_out, i7 %col_assign_read)

]]></Node>
<StgValue><ssdm name="write_ln302"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:8  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %row_assign_read, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8">
<![CDATA[
entry:9  %zext_ln258 = zext i8 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:10  %shl_ln258_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %col_assign_read, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln258_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="8">
<![CDATA[
entry:11  %zext_ln258_1 = zext i8 %shl_ln258_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln258_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="7">
<![CDATA[
entry:12  %trunc_ln215 = trunc i7 %col_assign_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
entry:13  %trunc_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln215, i1 false)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
entry:14  br label %.preheader40.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:0  %indvar_flatten = phi i6 [ 0, %entry ], [ %add_ln255, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:1  %i_0_i_i_i_i = phi i3 [ 0, %entry ], [ %select_ln255_4, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:2  %tmpout_63_V_1 = phi i24 [ 0, %entry ], [ %tmpout_63_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_63_V_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:3  %tmpout_62_V_1 = phi i24 [ 0, %entry ], [ %tmpout_62_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_62_V_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:4  %tmpout_61_V_1 = phi i24 [ 0, %entry ], [ %tmpout_61_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_61_V_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:5  %tmpout_60_V_1 = phi i24 [ 0, %entry ], [ %tmpout_60_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_60_V_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:6  %tmpout_59_V_1 = phi i24 [ 0, %entry ], [ %tmpout_59_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_59_V_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:7  %tmpout_58_V_1 = phi i24 [ 0, %entry ], [ %tmpout_58_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_58_V_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:8  %tmpout_57_V_1 = phi i24 [ 0, %entry ], [ %tmpout_57_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_57_V_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:9  %tmpout_56_V_1 = phi i24 [ 0, %entry ], [ %tmpout_56_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_56_V_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:10  %tmpout_55_V_1 = phi i24 [ 0, %entry ], [ %tmpout_55_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_55_V_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:11  %tmpout_54_V_1 = phi i24 [ 0, %entry ], [ %tmpout_54_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_54_V_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:12  %tmpout_53_V_1 = phi i24 [ 0, %entry ], [ %tmpout_53_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_53_V_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:13  %tmpout_52_V_1 = phi i24 [ 0, %entry ], [ %tmpout_52_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_52_V_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:14  %tmpout_51_V_1 = phi i24 [ 0, %entry ], [ %tmpout_51_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_51_V_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:15  %tmpout_50_V_1 = phi i24 [ 0, %entry ], [ %tmpout_50_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_50_V_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:16  %tmpout_49_V_1 = phi i24 [ 0, %entry ], [ %tmpout_49_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_49_V_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:17  %tmpout_48_V_1 = phi i24 [ 0, %entry ], [ %tmpout_48_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_48_V_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:18  %tmpout_47_V_1 = phi i24 [ 0, %entry ], [ %tmpout_47_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_47_V_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:19  %tmpout_46_V_1 = phi i24 [ 0, %entry ], [ %tmpout_46_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_46_V_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:20  %tmpout_45_V_1 = phi i24 [ 0, %entry ], [ %tmpout_45_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_45_V_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:21  %tmpout_44_V_1 = phi i24 [ 0, %entry ], [ %tmpout_44_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_44_V_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:22  %tmpout_43_V_1 = phi i24 [ 0, %entry ], [ %tmpout_43_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_43_V_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:23  %tmpout_42_V_1 = phi i24 [ 0, %entry ], [ %tmpout_42_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_42_V_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:24  %tmpout_41_V_1 = phi i24 [ 0, %entry ], [ %tmpout_41_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_41_V_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:25  %tmpout_40_V_1 = phi i24 [ 0, %entry ], [ %tmpout_40_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_40_V_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:26  %tmpout_39_V_1 = phi i24 [ 0, %entry ], [ %tmpout_39_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_39_V_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:27  %tmpout_38_V_1 = phi i24 [ 0, %entry ], [ %tmpout_38_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_38_V_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:28  %tmpout_37_V_1 = phi i24 [ 0, %entry ], [ %tmpout_37_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_37_V_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:29  %tmpout_36_V_1 = phi i24 [ 0, %entry ], [ %tmpout_36_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_36_V_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:30  %tmpout_35_V_1 = phi i24 [ 0, %entry ], [ %tmpout_35_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_35_V_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:31  %tmpout_34_V_1 = phi i24 [ 0, %entry ], [ %tmpout_34_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_34_V_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:32  %tmpout_33_V_1 = phi i24 [ 0, %entry ], [ %tmpout_33_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_33_V_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:33  %tmpout_32_V_1 = phi i24 [ 0, %entry ], [ %tmpout_32_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_32_V_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:34  %tmpout_31_V_1 = phi i24 [ 0, %entry ], [ %tmpout_31_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_31_V_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:35  %tmpout_30_V_1 = phi i24 [ 0, %entry ], [ %tmpout_30_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_30_V_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:36  %tmpout_29_V_1 = phi i24 [ 0, %entry ], [ %tmpout_29_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_29_V_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:37  %tmpout_28_V_1 = phi i24 [ 0, %entry ], [ %tmpout_28_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_28_V_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:38  %tmpout_27_V_1 = phi i24 [ 0, %entry ], [ %tmpout_27_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_27_V_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:39  %tmpout_26_V_1 = phi i24 [ 0, %entry ], [ %tmpout_26_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_26_V_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:40  %tmpout_25_V_1 = phi i24 [ 0, %entry ], [ %tmpout_25_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_25_V_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:41  %tmpout_24_V_1 = phi i24 [ 0, %entry ], [ %tmpout_24_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_24_V_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:42  %tmpout_23_V_1 = phi i24 [ 0, %entry ], [ %tmpout_23_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_23_V_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:43  %tmpout_22_V_1 = phi i24 [ 0, %entry ], [ %tmpout_22_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_22_V_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:44  %tmpout_21_V_1 = phi i24 [ 0, %entry ], [ %tmpout_21_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_21_V_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:45  %tmpout_20_V_1 = phi i24 [ 0, %entry ], [ %tmpout_20_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_20_V_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:46  %tmpout_19_V_1 = phi i24 [ 0, %entry ], [ %tmpout_19_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_19_V_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:47  %tmpout_18_V_1 = phi i24 [ 0, %entry ], [ %tmpout_18_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_18_V_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:48  %tmpout_17_V_1 = phi i24 [ 0, %entry ], [ %tmpout_17_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_17_V_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:49  %tmpout_16_V_1 = phi i24 [ 0, %entry ], [ %tmpout_16_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_16_V_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:50  %tmpout_15_V_1 = phi i24 [ 0, %entry ], [ %tmpout_15_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_15_V_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:51  %tmpout_14_V_1 = phi i24 [ 0, %entry ], [ %tmpout_14_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_14_V_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:52  %tmpout_12_V_1 = phi i24 [ 0, %entry ], [ %tmpout_12_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_12_V_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:53  %tmpout_11_V_1 = phi i24 [ 0, %entry ], [ %tmpout_11_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_11_V_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:54  %tmpout_10_V_1 = phi i24 [ 0, %entry ], [ %tmpout_10_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_10_V_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:55  %tmpout_9_V_1 = phi i24 [ 0, %entry ], [ %tmpout_9_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_9_V_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:56  %tmpout_8_V_1 = phi i24 [ 0, %entry ], [ %tmpout_8_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_8_V_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:57  %tmpout_7_V_1 = phi i24 [ 0, %entry ], [ %tmpout_7_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_7_V_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:58  %tmpout_6_V_1 = phi i24 [ 0, %entry ], [ %tmpout_6_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_6_V_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:59  %tmpout_5_V_1 = phi i24 [ 0, %entry ], [ %tmpout_5_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_5_V_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:60  %tmpout_4_V_1 = phi i24 [ 0, %entry ], [ %tmpout_4_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_4_V_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:61  %tmpout_3_V_1 = phi i24 [ 0, %entry ], [ %tmpout_3_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_3_V_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:62  %tmpout_2_V_1 = phi i24 [ 0, %entry ], [ %tmpout_2_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_2_V_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:63  %tmpout_1_V_1 = phi i24 [ 0, %entry ], [ %tmpout_1_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_1_V_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:64  %tmpout_0_V_1 = phi i24 [ 0, %entry ], [ %tmpout_0_V_2, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="tmpout_0_V_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader40.i.i.i.i:65  %j_0_i_i_i_i = phi i3 [ 0, %entry ], [ %j, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="j_0_i_i_i_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="3">
<![CDATA[
.preheader40.i.i.i.i:66  %zext_ln255 = zext i3 %i_0_i_i_i_i to i7

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="3">
<![CDATA[
.preheader40.i.i.i.i:67  %zext_ln255_1 = zext i3 %i_0_i_i_i_i to i4

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader40.i.i.i.i:68  %add_ln258 = add i4 %zext_ln255_1, -3

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="4">
<![CDATA[
.preheader40.i.i.i.i:69  %sext_ln258 = sext i4 %add_ln258 to i9

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader40.i.i.i.i:70  %add_ln258_1 = add i9 %zext_ln258, %sext_ln258

]]></Node>
<StgValue><ssdm name="add_ln258_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader40.i.i.i.i:71  %shl_ln9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0_i_i_i_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="6">
<![CDATA[
.preheader40.i.i.i.i:72  %zext_ln261 = zext i6 %shl_ln9 to i7

]]></Node>
<StgValue><ssdm name="zext_ln261"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader40.i.i.i.i:73  %sub_ln261 = sub i7 %zext_ln261, %zext_ln255

]]></Node>
<StgValue><ssdm name="sub_ln261"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.preheader40.i.i.i.i:74  %tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln258_1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader40.i.i.i.i:75  %xor_ln258 = xor i1 %tmp_763, true

]]></Node>
<StgValue><ssdm name="xor_ln258"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader40.i.i.i.i:76  %icmp_ln258 = icmp slt i9 %add_ln258_1, 224

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader40.i.i.i.i:77  %and_ln258_1 = and i1 %icmp_ln258, %xor_ln258

]]></Node>
<StgValue><ssdm name="and_ln258_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader40.i.i.i.i:78  %icmp_ln255 = icmp eq i6 %indvar_flatten, -15

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader40.i.i.i.i:79  %add_ln255 = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader40.i.i.i.i:80  br i1 %icmp_ln255, label %.exit, label %hls_label_18

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_18:0  %i = add i3 1, %i_0_i_i_i_i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_18:2  %icmp_ln256 = icmp eq i3 %j_0_i_i_i_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_18:3  %select_ln255 = select i1 %icmp_ln256, i3 0, i3 %j_0_i_i_i_i

]]></Node>
<StgValue><ssdm name="select_ln255"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="3">
<![CDATA[
hls_label_18:4  %zext_ln255_2 = zext i3 %i to i7

]]></Node>
<StgValue><ssdm name="zext_ln255_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="3">
<![CDATA[
hls_label_18:5  %zext_ln255_3 = zext i3 %i to i4

]]></Node>
<StgValue><ssdm name="zext_ln255_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_18:6  %add_ln258_4 = add i4 -3, %zext_ln255_3

]]></Node>
<StgValue><ssdm name="add_ln258_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="4">
<![CDATA[
hls_label_18:7  %sext_ln258_2 = sext i4 %add_ln258_4 to i9

]]></Node>
<StgValue><ssdm name="sext_ln258_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_18:8  %add_ln258_5 = add i9 %sext_ln258_2, %zext_ln258

]]></Node>
<StgValue><ssdm name="add_ln258_5"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_18:9  %select_ln255_1 = select i1 %icmp_ln256, i9 %add_ln258_5, i9 %add_ln258_1

]]></Node>
<StgValue><ssdm name="select_ln255_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
hls_label_18:10  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %select_ln255_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
hls_label_18:11  %tmp_1422 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %select_ln255_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1422"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="11">
<![CDATA[
hls_label_18:12  %sext_ln215_1197 = sext i11 %tmp_1422 to i14

]]></Node>
<StgValue><ssdm name="sext_ln215_1197"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_18:13  %sub_ln215 = sub i14 %tmp_s, %sext_ln215_1197

]]></Node>
<StgValue><ssdm name="sub_ln215"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_18:14  %shl_ln261_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln261_mid1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:15  %zext_ln261_2 = zext i6 %shl_ln261_mid1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln261_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:16  %sub_ln261_1 = sub i7 %zext_ln261_2, %zext_ln255_2

]]></Node>
<StgValue><ssdm name="sub_ln261_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_18:17  %select_ln255_2 = select i1 %icmp_ln256, i7 %sub_ln261_1, i7 %sub_ln261

]]></Node>
<StgValue><ssdm name="select_ln255_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
hls_label_18:18  %tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln258_5, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_18:19  %xor_ln258_1 = xor i1 %tmp_764, true

]]></Node>
<StgValue><ssdm name="xor_ln258_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_18:20  %icmp_ln258_2 = icmp slt i9 %add_ln258_5, 224

]]></Node>
<StgValue><ssdm name="icmp_ln258_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_18:21  %and_ln258_3 = and i1 %icmp_ln258_2, %xor_ln258_1

]]></Node>
<StgValue><ssdm name="and_ln258_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_18:22  %select_ln255_3 = select i1 %icmp_ln256, i1 %and_ln258_3, i1 %and_ln258_1

]]></Node>
<StgValue><ssdm name="select_ln255_3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_18:23  %select_ln255_4 = select i1 %icmp_ln256, i3 %i, i3 %i_0_i_i_i_i

]]></Node>
<StgValue><ssdm name="select_ln255_4"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="3">
<![CDATA[
hls_label_18:24  %zext_ln256 = zext i3 %select_ln255 to i4

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="3">
<![CDATA[
hls_label_18:25  %zext_ln256_1 = zext i3 %select_ln255 to i7

]]></Node>
<StgValue><ssdm name="zext_ln256_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_18:28  %add_ln258_2 = add i4 -3, %zext_ln256

]]></Node>
<StgValue><ssdm name="add_ln258_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="4">
<![CDATA[
hls_label_18:29  %sext_ln258_1 = sext i4 %add_ln258_2 to i9

]]></Node>
<StgValue><ssdm name="sext_ln258_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_18:30  %add_ln258_3 = add i9 %sext_ln258_1, %zext_ln258_1

]]></Node>
<StgValue><ssdm name="add_ln258_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
hls_label_18:31  %tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln258_3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_18:32  %xor_ln258_2 = xor i1 %tmp_765, true

]]></Node>
<StgValue><ssdm name="xor_ln258_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_18:33  %icmp_ln258_1 = icmp slt i9 %add_ln258_3, 224

]]></Node>
<StgValue><ssdm name="icmp_ln258_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:34  %add_ln261 = add i7 %select_ln255_2, %zext_ln256_1

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="7">
<![CDATA[
hls_label_18:35  %sext_ln261 = sext i7 %add_ln261 to i32

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="32">
<![CDATA[
hls_label_18:36  %zext_ln261_1 = zext i32 %sext_ln261 to i64

]]></Node>
<StgValue><ssdm name="zext_ln261_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_18:37  %tmp_766 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln258_3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="6">
<![CDATA[
hls_label_18:38  %zext_ln215 = zext i6 %tmp_766 to i14

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_18:39  %add_ln215_33 = add i14 %zext_ln215, %sub_ln215

]]></Node>
<StgValue><ssdm name="add_ln215_33"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="14">
<![CDATA[
hls_label_18:40  %sext_ln215_1198 = sext i14 %add_ln215_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln215_1198"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="216" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:41  %input_V_addr = getelementptr [6272 x i216]* %input_V, i64 0, i64 %sext_ln215_1198

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_18:42  %add_ln215 = add i3 -3, %select_ln255

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_18:43  %add_ln215_32 = add i3 %add_ln215, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln215_32"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="216" op_0_bw="13">
<![CDATA[
hls_label_18:44  %input_V_load = load i216* %input_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_18:46  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %add_ln215_32, i3 %add_ln215_32)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:47  %p_cast3_i_i = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="p_cast3_i_i"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:49  %empty = add i7 8, %p_cast3_i_i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:70  %c1_weight_V_0_addr = getelementptr [49 x i7]* @c1_weight_V_0, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_0_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:71  %c1_weight_V_0_load = load i7* %c1_weight_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_0_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:96  %c1_weight_V_1_addr = getelementptr [49 x i8]* @c1_weight_V_1, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_1_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:97  %c1_weight_V_1_load = load i8* %c1_weight_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_1_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:121  %c1_weight_V_2_addr = getelementptr [49 x i8]* @c1_weight_V_2, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_2_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:122  %c1_weight_V_2_load = load i8* %c1_weight_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_2_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:129  %c1_weight_V_3_addr = getelementptr [49 x i8]* @c1_weight_V_3, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_3_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:130  %c1_weight_V_3_load = load i8* %c1_weight_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_3_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:134  %c1_weight_V_4_addr = getelementptr [49 x i8]* @c1_weight_V_4, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_4_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:135  %c1_weight_V_4_load = load i8* %c1_weight_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_4_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:138  %c1_weight_V_5_addr = getelementptr [49 x i7]* @c1_weight_V_5, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_5_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:139  %c1_weight_V_5_load = load i7* %c1_weight_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_5_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:147  %c1_weight_V_6_addr = getelementptr [49 x i8]* @c1_weight_V_6, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_6_addr"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:148  %c1_weight_V_6_load = load i8* %c1_weight_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_6_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:152  %c1_weight_V_7_addr = getelementptr [49 x i8]* @c1_weight_V_7, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_7_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:153  %c1_weight_V_7_load = load i8* %c1_weight_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_7_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:156  %c1_weight_V_8_addr = getelementptr [49 x i8]* @c1_weight_V_8, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_8_addr"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:157  %c1_weight_V_8_load = load i8* %c1_weight_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_8_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:164  %c1_weight_V_9_addr = getelementptr [49 x i7]* @c1_weight_V_9, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_9_addr"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:165  %c1_weight_V_9_load = load i7* %c1_weight_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_9_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:169  %c1_weight_V_10_addr = getelementptr [49 x i8]* @c1_weight_V_10, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_10_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:170  %c1_weight_V_10_load = load i8* %c1_weight_V_10_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_10_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:174  %c1_weight_V_11_addr = getelementptr [49 x i8]* @c1_weight_V_11, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_11_addr"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:175  %c1_weight_V_11_load = load i8* %c1_weight_V_11_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_11_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:182  %c1_weight_V_12_addr = getelementptr [49 x i8]* @c1_weight_V_12, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_12_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:183  %c1_weight_V_12_load = load i8* %c1_weight_V_12_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_12_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:187  %c1_weight_V_13_addr = getelementptr [49 x i8]* @c1_weight_V_13, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_13_addr"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:188  %c1_weight_V_13_load = load i8* %c1_weight_V_13_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_13_load"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:191  %c1_weight_V_14_addr = getelementptr [49 x i8]* @c1_weight_V_14, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_14_addr"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:192  %c1_weight_V_14_load = load i8* %c1_weight_V_14_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_14_load"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:199  %c1_weight_V_15_addr = getelementptr [49 x i8]* @c1_weight_V_15, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_15_addr"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:200  %c1_weight_V_15_load = load i8* %c1_weight_V_15_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_15_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:204  %c1_weight_V_16_addr = getelementptr [49 x i8]* @c1_weight_V_16, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_16_addr"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:205  %c1_weight_V_16_load = load i8* %c1_weight_V_16_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_16_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:208  %c1_weight_V_17_addr = getelementptr [49 x i8]* @c1_weight_V_17, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_17_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:209  %c1_weight_V_17_load = load i8* %c1_weight_V_17_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_17_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:216  %c1_weight_V_18_addr = getelementptr [49 x i8]* @c1_weight_V_18, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_18_addr"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:217  %c1_weight_V_18_load = load i8* %c1_weight_V_18_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_18_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:221  %c1_weight_V_19_addr = getelementptr [49 x i8]* @c1_weight_V_19, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_19_addr"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:222  %c1_weight_V_19_load = load i8* %c1_weight_V_19_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_19_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:225  %c1_weight_V_20_addr = getelementptr [49 x i8]* @c1_weight_V_20, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_20_addr"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:226  %c1_weight_V_20_load = load i8* %c1_weight_V_20_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_20_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:233  %c1_weight_V_21_addr = getelementptr [49 x i8]* @c1_weight_V_21, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_21_addr"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:234  %c1_weight_V_21_load = load i8* %c1_weight_V_21_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_21_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:238  %c1_weight_V_22_addr = getelementptr [49 x i8]* @c1_weight_V_22, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_22_addr"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:239  %c1_weight_V_22_load = load i8* %c1_weight_V_22_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_22_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:242  %c1_weight_V_23_addr = getelementptr [49 x i8]* @c1_weight_V_23, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_23_addr"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:243  %c1_weight_V_23_load = load i8* %c1_weight_V_23_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_23_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:250  %c1_weight_V_24_addr = getelementptr [49 x i8]* @c1_weight_V_24, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_24_addr"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:251  %c1_weight_V_24_load = load i8* %c1_weight_V_24_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_24_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:255  %c1_weight_V_25_addr = getelementptr [49 x i8]* @c1_weight_V_25, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_25_addr"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:256  %c1_weight_V_25_load = load i8* %c1_weight_V_25_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_25_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:259  %c1_weight_V_26_addr = getelementptr [49 x i8]* @c1_weight_V_26, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_26_addr"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:260  %c1_weight_V_26_load = load i8* %c1_weight_V_26_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_26_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:267  %c1_weight_V_27_addr = getelementptr [49 x i8]* @c1_weight_V_27, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_27_addr"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:268  %c1_weight_V_27_load = load i8* %c1_weight_V_27_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_27_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:272  %c1_weight_V_28_addr = getelementptr [49 x i8]* @c1_weight_V_28, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_28_addr"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:273  %c1_weight_V_28_load = load i8* %c1_weight_V_28_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_28_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:276  %c1_weight_V_29_addr = getelementptr [49 x i8]* @c1_weight_V_29, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_29_addr"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:277  %c1_weight_V_29_load = load i8* %c1_weight_V_29_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_29_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:284  %c1_weight_V_30_addr = getelementptr [49 x i8]* @c1_weight_V_30, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_30_addr"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:285  %c1_weight_V_30_load = load i8* %c1_weight_V_30_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_30_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:289  %c1_weight_V_31_addr = getelementptr [49 x i6]* @c1_weight_V_31, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_31_addr"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:290  %c1_weight_V_31_load = load i6* %c1_weight_V_31_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_31_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:294  %c1_weight_V_32_addr = getelementptr [49 x i8]* @c1_weight_V_32, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_32_addr"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:295  %c1_weight_V_32_load = load i8* %c1_weight_V_32_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_32_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:302  %c1_weight_V_33_addr = getelementptr [49 x i8]* @c1_weight_V_33, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_33_addr"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:303  %c1_weight_V_33_load = load i8* %c1_weight_V_33_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_33_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:307  %c1_weight_V_34_addr = getelementptr [49 x i8]* @c1_weight_V_34, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_34_addr"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:308  %c1_weight_V_34_load = load i8* %c1_weight_V_34_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_34_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:311  %c1_weight_V_35_addr = getelementptr [49 x i8]* @c1_weight_V_35, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_35_addr"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:312  %c1_weight_V_35_load = load i8* %c1_weight_V_35_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_35_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:319  %c1_weight_V_36_addr = getelementptr [49 x i8]* @c1_weight_V_36, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_36_addr"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:320  %c1_weight_V_36_load = load i8* %c1_weight_V_36_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_36_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:324  %c1_weight_V_37_addr = getelementptr [49 x i6]* @c1_weight_V_37, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_37_addr"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:325  %c1_weight_V_37_load = load i6* %c1_weight_V_37_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_37_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:329  %c1_weight_V_38_addr = getelementptr [49 x i8]* @c1_weight_V_38, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_38_addr"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:330  %c1_weight_V_38_load = load i8* %c1_weight_V_38_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_38_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:337  %c1_weight_V_42_addr = getelementptr [49 x i8]* @c1_weight_V_42, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_42_addr"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:338  %c1_weight_V_42_load = load i8* %c1_weight_V_42_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_42_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:342  %c1_weight_V_43_addr = getelementptr [49 x i4]* @c1_weight_V_43, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_43_addr"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="4" op_0_bw="6">
<![CDATA[
hls_label_18:343  %c1_weight_V_43_load = load i4* %c1_weight_V_43_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_43_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:347  %c1_weight_V_44_addr = getelementptr [49 x i8]* @c1_weight_V_44, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_44_addr"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:348  %c1_weight_V_44_load = load i8* %c1_weight_V_44_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_44_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:355  %c1_weight_V_45_addr = getelementptr [49 x i8]* @c1_weight_V_45, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_45_addr"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:356  %c1_weight_V_45_load = load i8* %c1_weight_V_45_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_45_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:360  %c1_weight_V_46_addr = getelementptr [49 x i8]* @c1_weight_V_46, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_46_addr"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:361  %c1_weight_V_46_load = load i8* %c1_weight_V_46_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_46_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:364  %c1_weight_V_47_addr = getelementptr [49 x i8]* @c1_weight_V_47, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_47_addr"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:365  %c1_weight_V_47_load = load i8* %c1_weight_V_47_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_47_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:372  %c1_weight_V_48_addr = getelementptr [49 x i8]* @c1_weight_V_48, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_48_addr"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:373  %c1_weight_V_48_load = load i8* %c1_weight_V_48_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_48_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:377  %c1_weight_V_49_addr = getelementptr [49 x i6]* @c1_weight_V_49, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_49_addr"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:378  %c1_weight_V_49_load = load i6* %c1_weight_V_49_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_49_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:382  %c1_weight_V_50_addr = getelementptr [49 x i8]* @c1_weight_V_50, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_50_addr"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:383  %c1_weight_V_50_load = load i8* %c1_weight_V_50_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_50_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:390  %c1_weight_V_51_addr = getelementptr [49 x i8]* @c1_weight_V_51, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_51_addr"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:391  %c1_weight_V_51_load = load i8* %c1_weight_V_51_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_51_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:395  %c1_weight_V_52_addr = getelementptr [49 x i8]* @c1_weight_V_52, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_52_addr"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:396  %c1_weight_V_52_load = load i8* %c1_weight_V_52_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_52_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:399  %c1_weight_V_53_addr = getelementptr [49 x i7]* @c1_weight_V_53, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_53_addr"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:400  %c1_weight_V_53_load = load i7* %c1_weight_V_53_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_53_load"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:408  %c1_weight_V_54_addr = getelementptr [49 x i8]* @c1_weight_V_54, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_54_addr"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:409  %c1_weight_V_54_load = load i8* %c1_weight_V_54_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_54_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:413  %c1_weight_V_55_addr = getelementptr [49 x i8]* @c1_weight_V_55, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_55_addr"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:414  %c1_weight_V_55_load = load i8* %c1_weight_V_55_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_55_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:417  %c1_weight_V_56_addr = getelementptr [49 x i8]* @c1_weight_V_56, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_56_addr"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:418  %c1_weight_V_56_load = load i8* %c1_weight_V_56_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_56_load"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:425  %c1_weight_V_57_addr = getelementptr [49 x i6]* @c1_weight_V_57, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_57_addr"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:426  %c1_weight_V_57_load = load i6* %c1_weight_V_57_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_57_load"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:430  %c1_weight_V_58_addr = getelementptr [49 x i8]* @c1_weight_V_58, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_58_addr"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:431  %c1_weight_V_58_load = load i8* %c1_weight_V_58_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_58_load"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:435  %c1_weight_V_59_addr = getelementptr [49 x i8]* @c1_weight_V_59, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_59_addr"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:436  %c1_weight_V_59_load = load i8* %c1_weight_V_59_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_59_load"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:443  %c1_weight_V_60_addr = getelementptr [49 x i8]* @c1_weight_V_60, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_60_addr"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:444  %c1_weight_V_60_load = load i8* %c1_weight_V_60_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_60_load"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:448  %c1_weight_V_61_addr = getelementptr [49 x i8]* @c1_weight_V_61, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_61_addr"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:449  %c1_weight_V_61_load = load i8* %c1_weight_V_61_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_61_load"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:452  %c1_weight_V_62_addr = getelementptr [49 x i8]* @c1_weight_V_62, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_62_addr"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:453  %c1_weight_V_62_load = load i8* %c1_weight_V_62_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_62_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:460  %c1_weight_V_63_addr = getelementptr [49 x i8]* @c1_weight_V_63, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_63_addr"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:461  %c1_weight_V_63_load = load i8* %c1_weight_V_63_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_63_load"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:465  %c1_weight_V_64_addr = getelementptr [49 x i8]* @c1_weight_V_64, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_64_addr"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:466  %c1_weight_V_64_load = load i8* %c1_weight_V_64_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_64_load"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:469  %c1_weight_V_65_addr = getelementptr [49 x i7]* @c1_weight_V_65, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_65_addr"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:470  %c1_weight_V_65_load = load i7* %c1_weight_V_65_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_65_load"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:478  %c1_weight_V_66_addr = getelementptr [49 x i8]* @c1_weight_V_66, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_66_addr"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:479  %c1_weight_V_66_load = load i8* %c1_weight_V_66_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_66_load"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:483  %c1_weight_V_67_addr = getelementptr [49 x i8]* @c1_weight_V_67, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_67_addr"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:484  %c1_weight_V_67_load = load i8* %c1_weight_V_67_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_67_load"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:487  %c1_weight_V_68_addr = getelementptr [49 x i8]* @c1_weight_V_68, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_68_addr"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:488  %c1_weight_V_68_load = load i8* %c1_weight_V_68_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_68_load"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:495  %c1_weight_V_69_addr = getelementptr [49 x i8]* @c1_weight_V_69, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_69_addr"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:496  %c1_weight_V_69_load = load i8* %c1_weight_V_69_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_69_load"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:500  %c1_weight_V_70_addr = getelementptr [49 x i8]* @c1_weight_V_70, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_70_addr"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:501  %c1_weight_V_70_load = load i8* %c1_weight_V_70_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_70_load"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:504  %c1_weight_V_71_addr = getelementptr [49 x i7]* @c1_weight_V_71, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_71_addr"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:505  %c1_weight_V_71_load = load i7* %c1_weight_V_71_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_71_load"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:513  %c1_weight_V_72_addr = getelementptr [49 x i8]* @c1_weight_V_72, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_72_addr"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:514  %c1_weight_V_72_load = load i8* %c1_weight_V_72_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_72_load"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:518  %c1_weight_V_73_addr = getelementptr [49 x i8]* @c1_weight_V_73, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_73_addr"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:519  %c1_weight_V_73_load = load i8* %c1_weight_V_73_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_73_load"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:522  %c1_weight_V_74_addr = getelementptr [49 x i7]* @c1_weight_V_74, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_74_addr"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:523  %c1_weight_V_74_load = load i7* %c1_weight_V_74_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_74_load"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:531  %c1_weight_V_75_addr = getelementptr [49 x i6]* @c1_weight_V_75, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_75_addr"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:532  %c1_weight_V_75_load = load i6* %c1_weight_V_75_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_75_load"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:536  %c1_weight_V_76_addr = getelementptr [49 x i8]* @c1_weight_V_76, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_76_addr"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:537  %c1_weight_V_76_load = load i8* %c1_weight_V_76_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_76_load"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:541  %c1_weight_V_77_addr = getelementptr [49 x i8]* @c1_weight_V_77, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_77_addr"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:542  %c1_weight_V_77_load = load i8* %c1_weight_V_77_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_77_load"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:549  %c1_weight_V_78_addr = getelementptr [49 x i8]* @c1_weight_V_78, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_78_addr"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:550  %c1_weight_V_78_load = load i8* %c1_weight_V_78_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_78_load"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:554  %c1_weight_V_79_addr = getelementptr [49 x i8]* @c1_weight_V_79, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_79_addr"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:555  %c1_weight_V_79_load = load i8* %c1_weight_V_79_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_79_load"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:558  %c1_weight_V_80_addr = getelementptr [49 x i8]* @c1_weight_V_80, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_80_addr"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:559  %c1_weight_V_80_load = load i8* %c1_weight_V_80_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_80_load"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:566  %c1_weight_V_81_addr = getelementptr [49 x i8]* @c1_weight_V_81, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_81_addr"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:567  %c1_weight_V_81_load = load i8* %c1_weight_V_81_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_81_load"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:571  %c1_weight_V_82_addr = getelementptr [49 x i8]* @c1_weight_V_82, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_82_addr"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:572  %c1_weight_V_82_load = load i8* %c1_weight_V_82_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_82_load"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:575  %c1_weight_V_83_addr = getelementptr [49 x i8]* @c1_weight_V_83, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_83_addr"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:576  %c1_weight_V_83_load = load i8* %c1_weight_V_83_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_83_load"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:583  %c1_weight_V_84_addr = getelementptr [49 x i8]* @c1_weight_V_84, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_84_addr"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:584  %c1_weight_V_84_load = load i8* %c1_weight_V_84_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_84_load"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:588  %c1_weight_V_85_addr = getelementptr [49 x i8]* @c1_weight_V_85, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_85_addr"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:589  %c1_weight_V_85_load = load i8* %c1_weight_V_85_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_85_load"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:592  %c1_weight_V_86_addr = getelementptr [49 x i8]* @c1_weight_V_86, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_86_addr"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:593  %c1_weight_V_86_load = load i8* %c1_weight_V_86_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_86_load"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:600  %c1_weight_V_87_addr = getelementptr [49 x i7]* @c1_weight_V_87, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_87_addr"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:601  %c1_weight_V_87_load = load i7* %c1_weight_V_87_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_87_load"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:605  %c1_weight_V_88_addr = getelementptr [49 x i8]* @c1_weight_V_88, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_88_addr"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:606  %c1_weight_V_88_load = load i8* %c1_weight_V_88_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_88_load"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:610  %c1_weight_V_89_addr = getelementptr [49 x i8]* @c1_weight_V_89, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_89_addr"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:611  %c1_weight_V_89_load = load i8* %c1_weight_V_89_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_89_load"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:618  %c1_weight_V_90_addr = getelementptr [49 x i8]* @c1_weight_V_90, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_90_addr"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:619  %c1_weight_V_90_load = load i8* %c1_weight_V_90_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_90_load"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:623  %c1_weight_V_91_addr = getelementptr [49 x i8]* @c1_weight_V_91, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_91_addr"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:624  %c1_weight_V_91_load = load i8* %c1_weight_V_91_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_91_load"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:627  %c1_weight_V_92_addr = getelementptr [49 x i6]* @c1_weight_V_92, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_92_addr"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:628  %c1_weight_V_92_load = load i6* %c1_weight_V_92_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_92_load"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:636  %c1_weight_V_93_addr = getelementptr [49 x i8]* @c1_weight_V_93, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_93_addr"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:637  %c1_weight_V_93_load = load i8* %c1_weight_V_93_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_93_load"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:641  %c1_weight_V_94_addr = getelementptr [49 x i8]* @c1_weight_V_94, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_94_addr"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:642  %c1_weight_V_94_load = load i8* %c1_weight_V_94_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_94_load"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:645  %c1_weight_V_95_addr = getelementptr [49 x i7]* @c1_weight_V_95, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_95_addr"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:646  %c1_weight_V_95_load = load i7* %c1_weight_V_95_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_95_load"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:654  %c1_weight_V_96_addr = getelementptr [49 x i6]* @c1_weight_V_96, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_96_addr"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:655  %c1_weight_V_96_load = load i6* %c1_weight_V_96_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_96_load"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:659  %c1_weight_V_97_addr = getelementptr [49 x i8]* @c1_weight_V_97, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_97_addr"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:660  %c1_weight_V_97_load = load i8* %c1_weight_V_97_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_97_load"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:664  %c1_weight_V_98_addr = getelementptr [49 x i8]* @c1_weight_V_98, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_98_addr"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:665  %c1_weight_V_98_load = load i8* %c1_weight_V_98_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_98_load"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:672  %c1_weight_V_99_addr = getelementptr [49 x i8]* @c1_weight_V_99, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_99_addr"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:673  %c1_weight_V_99_load = load i8* %c1_weight_V_99_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_99_load"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:677  %c1_weight_V_100_addr = getelementptr [49 x i8]* @c1_weight_V_100, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_100_addr"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:678  %c1_weight_V_100_load = load i8* %c1_weight_V_100_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_100_load"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:681  %c1_weight_V_101_addr = getelementptr [49 x i8]* @c1_weight_V_101, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_101_addr"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:682  %c1_weight_V_101_load = load i8* %c1_weight_V_101_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_101_load"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:689  %c1_weight_V_102_addr = getelementptr [49 x i8]* @c1_weight_V_102, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_102_addr"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:690  %c1_weight_V_102_load = load i8* %c1_weight_V_102_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_102_load"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:694  %c1_weight_V_103_addr = getelementptr [49 x i7]* @c1_weight_V_103, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_103_addr"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:695  %c1_weight_V_103_load = load i7* %c1_weight_V_103_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_103_load"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:699  %c1_weight_V_104_addr = getelementptr [49 x i8]* @c1_weight_V_104, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_104_addr"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:700  %c1_weight_V_104_load = load i8* %c1_weight_V_104_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_104_load"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:707  %c1_weight_V_105_addr = getelementptr [49 x i8]* @c1_weight_V_105, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_105_addr"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:708  %c1_weight_V_105_load = load i8* %c1_weight_V_105_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_105_load"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:712  %c1_weight_V_106_addr = getelementptr [49 x i8]* @c1_weight_V_106, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_106_addr"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:713  %c1_weight_V_106_load = load i8* %c1_weight_V_106_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_106_load"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:716  %c1_weight_V_107_addr = getelementptr [49 x i6]* @c1_weight_V_107, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_107_addr"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:717  %c1_weight_V_107_load = load i6* %c1_weight_V_107_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_107_load"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:725  %c1_weight_V_108_addr = getelementptr [49 x i8]* @c1_weight_V_108, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_108_addr"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:726  %c1_weight_V_108_load = load i8* %c1_weight_V_108_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_108_load"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:730  %c1_weight_V_109_addr = getelementptr [49 x i8]* @c1_weight_V_109, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_109_addr"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:731  %c1_weight_V_109_load = load i8* %c1_weight_V_109_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_109_load"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:734  %c1_weight_V_110_addr = getelementptr [49 x i8]* @c1_weight_V_110, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_110_addr"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:735  %c1_weight_V_110_load = load i8* %c1_weight_V_110_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_110_load"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:742  %c1_weight_V_111_addr = getelementptr [49 x i8]* @c1_weight_V_111, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_111_addr"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:743  %c1_weight_V_111_load = load i8* %c1_weight_V_111_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_111_load"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:747  %c1_weight_V_112_addr = getelementptr [49 x i8]* @c1_weight_V_112, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_112_addr"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:748  %c1_weight_V_112_load = load i8* %c1_weight_V_112_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_112_load"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:751  %c1_weight_V_113_addr = getelementptr [49 x i7]* @c1_weight_V_113, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_113_addr"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:752  %c1_weight_V_113_load = load i7* %c1_weight_V_113_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_113_load"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:760  %c1_weight_V_114_addr = getelementptr [49 x i8]* @c1_weight_V_114, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_114_addr"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:761  %c1_weight_V_114_load = load i8* %c1_weight_V_114_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_114_load"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:765  %c1_weight_V_115_addr = getelementptr [49 x i8]* @c1_weight_V_115, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_115_addr"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:766  %c1_weight_V_115_load = load i8* %c1_weight_V_115_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_115_load"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:769  %c1_weight_V_116_addr = getelementptr [49 x i8]* @c1_weight_V_116, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_116_addr"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:770  %c1_weight_V_116_load = load i8* %c1_weight_V_116_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_116_load"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:777  %c1_weight_V_117_addr = getelementptr [49 x i8]* @c1_weight_V_117, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_117_addr"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:778  %c1_weight_V_117_load = load i8* %c1_weight_V_117_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_117_load"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:782  %c1_weight_V_118_addr = getelementptr [49 x i8]* @c1_weight_V_118, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_118_addr"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:783  %c1_weight_V_118_load = load i8* %c1_weight_V_118_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_118_load"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:786  %c1_weight_V_119_addr = getelementptr [49 x i8]* @c1_weight_V_119, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_119_addr"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:787  %c1_weight_V_119_load = load i8* %c1_weight_V_119_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_119_load"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:794  %c1_weight_V_120_addr = getelementptr [49 x i8]* @c1_weight_V_120, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_120_addr"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:795  %c1_weight_V_120_load = load i8* %c1_weight_V_120_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_120_load"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:799  %c1_weight_V_121_addr = getelementptr [49 x i7]* @c1_weight_V_121, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_121_addr"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:800  %c1_weight_V_121_load = load i7* %c1_weight_V_121_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_121_load"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:803  %c1_weight_V_122_addr = getelementptr [49 x i7]* @c1_weight_V_122, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_122_addr"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:804  %c1_weight_V_122_load = load i7* %c1_weight_V_122_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_122_load"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:811  %c1_weight_V_123_addr = getelementptr [49 x i8]* @c1_weight_V_123, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_123_addr"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:812  %c1_weight_V_123_load = load i8* %c1_weight_V_123_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_123_load"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:816  %c1_weight_V_124_addr = getelementptr [49 x i6]* @c1_weight_V_124, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_124_addr"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:817  %c1_weight_V_124_load = load i6* %c1_weight_V_124_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_124_load"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:821  %c1_weight_V_125_addr = getelementptr [49 x i8]* @c1_weight_V_125, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_125_addr"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:822  %c1_weight_V_125_load = load i8* %c1_weight_V_125_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_125_load"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:829  %c1_weight_V_126_addr = getelementptr [49 x i8]* @c1_weight_V_126, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_126_addr"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:830  %c1_weight_V_126_load = load i8* %c1_weight_V_126_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_126_load"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:834  %c1_weight_V_127_addr = getelementptr [49 x i8]* @c1_weight_V_127, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_127_addr"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:835  %c1_weight_V_127_load = load i8* %c1_weight_V_127_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_127_load"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:838  %c1_weight_V_128_addr = getelementptr [49 x i7]* @c1_weight_V_128, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_128_addr"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:839  %c1_weight_V_128_load = load i7* %c1_weight_V_128_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_128_load"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:847  %c1_weight_V_129_addr = getelementptr [49 x i8]* @c1_weight_V_129, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_129_addr"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:848  %c1_weight_V_129_load = load i8* %c1_weight_V_129_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_129_load"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:852  %c1_weight_V_130_addr = getelementptr [49 x i6]* @c1_weight_V_130, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_130_addr"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:853  %c1_weight_V_130_load = load i6* %c1_weight_V_130_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_130_load"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:857  %c1_weight_V_131_addr = getelementptr [49 x i8]* @c1_weight_V_131, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_131_addr"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:858  %c1_weight_V_131_load = load i8* %c1_weight_V_131_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_131_load"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:865  %c1_weight_V_132_addr = getelementptr [49 x i8]* @c1_weight_V_132, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_132_addr"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:866  %c1_weight_V_132_load = load i8* %c1_weight_V_132_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_132_load"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:870  %c1_weight_V_133_addr = getelementptr [49 x i8]* @c1_weight_V_133, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_133_addr"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:871  %c1_weight_V_133_load = load i8* %c1_weight_V_133_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_133_load"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:874  %c1_weight_V_134_addr = getelementptr [49 x i8]* @c1_weight_V_134, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_134_addr"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:875  %c1_weight_V_134_load = load i8* %c1_weight_V_134_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_134_load"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:882  %c1_weight_V_135_addr = getelementptr [49 x i8]* @c1_weight_V_135, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_135_addr"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:883  %c1_weight_V_135_load = load i8* %c1_weight_V_135_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_135_load"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:887  %c1_weight_V_136_addr = getelementptr [49 x i7]* @c1_weight_V_136, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_136_addr"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:888  %c1_weight_V_136_load = load i7* %c1_weight_V_136_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_136_load"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:892  %c1_weight_V_137_addr = getelementptr [49 x i8]* @c1_weight_V_137, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_137_addr"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:893  %c1_weight_V_137_load = load i8* %c1_weight_V_137_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_137_load"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:900  %c1_weight_V_138_addr = getelementptr [49 x i8]* @c1_weight_V_138, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_138_addr"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:901  %c1_weight_V_138_load = load i8* %c1_weight_V_138_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_138_load"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:905  %c1_weight_V_139_addr = getelementptr [49 x i8]* @c1_weight_V_139, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_139_addr"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:906  %c1_weight_V_139_load = load i8* %c1_weight_V_139_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_139_load"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:909  %c1_weight_V_140_addr = getelementptr [49 x i8]* @c1_weight_V_140, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_140_addr"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:910  %c1_weight_V_140_load = load i8* %c1_weight_V_140_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_140_load"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:917  %c1_weight_V_141_addr = getelementptr [49 x i8]* @c1_weight_V_141, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_141_addr"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:918  %c1_weight_V_141_load = load i8* %c1_weight_V_141_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_141_load"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:922  %c1_weight_V_142_addr = getelementptr [49 x i8]* @c1_weight_V_142, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_142_addr"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:923  %c1_weight_V_142_load = load i8* %c1_weight_V_142_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_142_load"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:926  %c1_weight_V_143_addr = getelementptr [49 x i7]* @c1_weight_V_143, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_143_addr"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:927  %c1_weight_V_143_load = load i7* %c1_weight_V_143_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_143_load"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:935  %c1_weight_V_144_addr = getelementptr [49 x i8]* @c1_weight_V_144, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_144_addr"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:936  %c1_weight_V_144_load = load i8* %c1_weight_V_144_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_144_load"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:940  %c1_weight_V_145_addr = getelementptr [49 x i8]* @c1_weight_V_145, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_145_addr"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:941  %c1_weight_V_145_load = load i8* %c1_weight_V_145_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_145_load"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:944  %c1_weight_V_146_addr = getelementptr [49 x i8]* @c1_weight_V_146, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_146_addr"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:945  %c1_weight_V_146_load = load i8* %c1_weight_V_146_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_146_load"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:952  %c1_weight_V_147_addr = getelementptr [49 x i8]* @c1_weight_V_147, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_147_addr"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:953  %c1_weight_V_147_load = load i8* %c1_weight_V_147_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_147_load"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:957  %c1_weight_V_148_addr = getelementptr [49 x i8]* @c1_weight_V_148, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_148_addr"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:958  %c1_weight_V_148_load = load i8* %c1_weight_V_148_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_148_load"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:961  %c1_weight_V_149_addr = getelementptr [49 x i8]* @c1_weight_V_149, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_149_addr"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:962  %c1_weight_V_149_load = load i8* %c1_weight_V_149_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_149_load"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:969  %c1_weight_V_150_addr = getelementptr [49 x i8]* @c1_weight_V_150, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_150_addr"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:970  %c1_weight_V_150_load = load i8* %c1_weight_V_150_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_150_load"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:974  %c1_weight_V_151_addr = getelementptr [49 x i8]* @c1_weight_V_151, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_151_addr"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:975  %c1_weight_V_151_load = load i8* %c1_weight_V_151_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_151_load"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:978  %c1_weight_V_152_addr = getelementptr [49 x i7]* @c1_weight_V_152, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_152_addr"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:979  %c1_weight_V_152_load = load i7* %c1_weight_V_152_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_152_load"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:987  %c1_weight_V_153_addr = getelementptr [49 x i8]* @c1_weight_V_153, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_153_addr"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:988  %c1_weight_V_153_load = load i8* %c1_weight_V_153_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_153_load"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:992  %c1_weight_V_154_addr = getelementptr [49 x i8]* @c1_weight_V_154, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_154_addr"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:993  %c1_weight_V_154_load = load i8* %c1_weight_V_154_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_154_load"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:996  %c1_weight_V_155_addr = getelementptr [49 x i7]* @c1_weight_V_155, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_155_addr"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:997  %c1_weight_V_155_load = load i7* %c1_weight_V_155_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_155_load"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1005  %c1_weight_V_156_addr = getelementptr [49 x i8]* @c1_weight_V_156, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_156_addr"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1006  %c1_weight_V_156_load = load i8* %c1_weight_V_156_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_156_load"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1010  %c1_weight_V_157_addr = getelementptr [49 x i8]* @c1_weight_V_157, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_157_addr"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1011  %c1_weight_V_157_load = load i8* %c1_weight_V_157_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_157_load"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1014  %c1_weight_V_158_addr = getelementptr [49 x i8]* @c1_weight_V_158, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_158_addr"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1015  %c1_weight_V_158_load = load i8* %c1_weight_V_158_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_158_load"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1022  %c1_weight_V_159_addr = getelementptr [49 x i8]* @c1_weight_V_159, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_159_addr"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1023  %c1_weight_V_159_load = load i8* %c1_weight_V_159_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_159_load"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1027  %c1_weight_V_160_addr = getelementptr [49 x i8]* @c1_weight_V_160, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_160_addr"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1028  %c1_weight_V_160_load = load i8* %c1_weight_V_160_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_160_load"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1031  %c1_weight_V_161_addr = getelementptr [49 x i7]* @c1_weight_V_161, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_161_addr"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1032  %c1_weight_V_161_load = load i7* %c1_weight_V_161_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_161_load"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1040  %c1_weight_V_162_addr = getelementptr [49 x i8]* @c1_weight_V_162, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_162_addr"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1041  %c1_weight_V_162_load = load i8* %c1_weight_V_162_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_162_load"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1045  %c1_weight_V_163_addr = getelementptr [49 x i8]* @c1_weight_V_163, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_163_addr"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1046  %c1_weight_V_163_load = load i8* %c1_weight_V_163_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_163_load"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1049  %c1_weight_V_164_addr = getelementptr [49 x i8]* @c1_weight_V_164, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_164_addr"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1050  %c1_weight_V_164_load = load i8* %c1_weight_V_164_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_164_load"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1057  %c1_weight_V_165_addr = getelementptr [49 x i8]* @c1_weight_V_165, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_165_addr"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1058  %c1_weight_V_165_load = load i8* %c1_weight_V_165_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_165_load"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1062  %c1_weight_V_166_addr = getelementptr [49 x i8]* @c1_weight_V_166, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_166_addr"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1063  %c1_weight_V_166_load = load i8* %c1_weight_V_166_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_166_load"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1066  %c1_weight_V_167_addr = getelementptr [49 x i7]* @c1_weight_V_167, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_167_addr"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1067  %c1_weight_V_167_load = load i7* %c1_weight_V_167_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_167_load"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1075  %c1_weight_V_168_addr = getelementptr [49 x i8]* @c1_weight_V_168, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_168_addr"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1076  %c1_weight_V_168_load = load i8* %c1_weight_V_168_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_168_load"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1080  %c1_weight_V_169_addr = getelementptr [49 x i8]* @c1_weight_V_169, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_169_addr"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1081  %c1_weight_V_169_load = load i8* %c1_weight_V_169_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_169_load"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1084  %c1_weight_V_170_addr = getelementptr [49 x i7]* @c1_weight_V_170, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_170_addr"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1085  %c1_weight_V_170_load = load i7* %c1_weight_V_170_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_170_load"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1093  %c1_weight_V_171_addr = getelementptr [49 x i7]* @c1_weight_V_171, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_171_addr"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1094  %c1_weight_V_171_load = load i7* %c1_weight_V_171_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_171_load"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1098  %c1_weight_V_172_addr = getelementptr [49 x i8]* @c1_weight_V_172, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_172_addr"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1099  %c1_weight_V_172_load = load i8* %c1_weight_V_172_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_172_load"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1103  %c1_weight_V_173_addr = getelementptr [49 x i8]* @c1_weight_V_173, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_173_addr"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1104  %c1_weight_V_173_load = load i8* %c1_weight_V_173_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_173_load"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1111  %c1_weight_V_174_addr = getelementptr [49 x i8]* @c1_weight_V_174, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_174_addr"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1112  %c1_weight_V_174_load = load i8* %c1_weight_V_174_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_174_load"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1116  %c1_weight_V_175_addr = getelementptr [49 x i8]* @c1_weight_V_175, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_175_addr"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1117  %c1_weight_V_175_load = load i8* %c1_weight_V_175_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_175_load"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1120  %c1_weight_V_176_addr = getelementptr [49 x i8]* @c1_weight_V_176, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_176_addr"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1121  %c1_weight_V_176_load = load i8* %c1_weight_V_176_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_176_load"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1128  %c1_weight_V_177_addr = getelementptr [49 x i8]* @c1_weight_V_177, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_177_addr"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1129  %c1_weight_V_177_load = load i8* %c1_weight_V_177_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_177_load"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1133  %c1_weight_V_178_addr = getelementptr [49 x i8]* @c1_weight_V_178, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_178_addr"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1134  %c1_weight_V_178_load = load i8* %c1_weight_V_178_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_178_load"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1137  %c1_weight_V_179_addr = getelementptr [49 x i8]* @c1_weight_V_179, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_179_addr"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1138  %c1_weight_V_179_load = load i8* %c1_weight_V_179_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_179_load"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1145  %c1_weight_V_180_addr = getelementptr [49 x i8]* @c1_weight_V_180, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_180_addr"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1146  %c1_weight_V_180_load = load i8* %c1_weight_V_180_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_180_load"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1150  %c1_weight_V_181_addr = getelementptr [49 x i8]* @c1_weight_V_181, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_181_addr"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1151  %c1_weight_V_181_load = load i8* %c1_weight_V_181_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_181_load"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1154  %c1_weight_V_182_addr = getelementptr [49 x i7]* @c1_weight_V_182, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_182_addr"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1155  %c1_weight_V_182_load = load i7* %c1_weight_V_182_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_182_load"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1163  %c1_weight_V_183_addr = getelementptr [49 x i8]* @c1_weight_V_183, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_183_addr"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1164  %c1_weight_V_183_load = load i8* %c1_weight_V_183_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_183_load"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1168  %c1_weight_V_184_addr = getelementptr [49 x i8]* @c1_weight_V_184, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_184_addr"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1169  %c1_weight_V_184_load = load i8* %c1_weight_V_184_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_184_load"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1172  %c1_weight_V_185_addr = getelementptr [49 x i7]* @c1_weight_V_185, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_185_addr"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1173  %c1_weight_V_185_load = load i7* %c1_weight_V_185_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_185_load"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1181  %c1_weight_V_186_addr = getelementptr [49 x i8]* @c1_weight_V_186, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_186_addr"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1182  %c1_weight_V_186_load = load i8* %c1_weight_V_186_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_186_load"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1186  %c1_weight_V_187_addr = getelementptr [49 x i7]* @c1_weight_V_187, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_187_addr"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1187  %c1_weight_V_187_load = load i7* %c1_weight_V_187_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_187_load"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1190  %c1_weight_V_188_addr = getelementptr [49 x i7]* @c1_weight_V_188, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_188_addr"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1191  %c1_weight_V_188_load = load i7* %c1_weight_V_188_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_188_load"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1198  %c1_weight_V_189_addr = getelementptr [49 x i8]* @c1_weight_V_189, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_189_addr"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1199  %c1_weight_V_189_load = load i8* %c1_weight_V_189_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_189_load"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1203  %c1_weight_V_190_addr = getelementptr [49 x i8]* @c1_weight_V_190, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_190_addr"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1204  %c1_weight_V_190_load = load i8* %c1_weight_V_190_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_190_load"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:1207  %c1_weight_V_191_addr = getelementptr [49 x i8]* @c1_weight_V_191, i64 0, i64 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="c1_weight_V_191_addr"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1208  %c1_weight_V_191_load = load i8* %c1_weight_V_191_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_191_load"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_18:1215  %and_ln258 = and i1 %icmp_ln258_1, %xor_ln258_2

]]></Node>
<StgValue><ssdm name="and_ln258"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_18:1216  %and_ln258_2 = and i1 %select_ln255_3, %and_ln258

]]></Node>
<StgValue><ssdm name="and_ln258_2"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_18:1281  %j = add i3 1, %select_ln255

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_18:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_18:26  %tmp_670_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_670_i_i"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_18:27  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln257"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="216" op_0_bw="13">
<![CDATA[
hls_label_18:44  %input_V_load = load i216* %input_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="72" op_0_bw="216">
<![CDATA[
hls_label_18:45  %trunc_ln215_1 = trunc i216 %input_V_load to i72

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:48  %p_cast2_i_i = zext i6 %tmp to i8

]]></Node>
<StgValue><ssdm name="p_cast2_i_i"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="7">
<![CDATA[
hls_label_18:50  %p_cast_i_i = zext i7 %empty to i8

]]></Node>
<StgValue><ssdm name="p_cast_i_i"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_18:51  %icmp_ln215 = icmp ugt i8 %p_cast2_i_i, %p_cast_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:52  %zext_ln215_64 = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="zext_ln215_64"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="72" op_0_bw="72" op_1_bw="216" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_18:53  %tmp_767 = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 71, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:54  %sub_ln215_1 = sub i7 %zext_ln215_64, %empty

]]></Node>
<StgValue><ssdm name="sub_ln215_1"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:55  %sub_ln215_2 = sub i7 -57, %zext_ln215_64

]]></Node>
<StgValue><ssdm name="sub_ln215_2"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:56  %sub_ln215_3 = sub i7 %empty, %zext_ln215_64

]]></Node>
<StgValue><ssdm name="sub_ln215_3"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_18:57  %select_ln215 = select i1 %icmp_ln215, i7 %sub_ln215_1, i7 %sub_ln215_3

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="72" op_0_bw="1" op_1_bw="72" op_2_bw="72">
<![CDATA[
hls_label_18:58  %select_ln215_1 = select i1 %icmp_ln215, i72 %tmp_767, i72 %trunc_ln215_1

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_18:59  %select_ln215_2 = select i1 %icmp_ln215, i7 %sub_ln215_2, i7 %zext_ln215_64

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:60  %sub_ln215_4 = sub i7 -57, %select_ln215

]]></Node>
<StgValue><ssdm name="sub_ln215_4"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="72" op_0_bw="7">
<![CDATA[
hls_label_18:61  %zext_ln215_65 = zext i7 %select_ln215_2 to i72

]]></Node>
<StgValue><ssdm name="zext_ln215_65"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="72" op_0_bw="7">
<![CDATA[
hls_label_18:62  %zext_ln215_66 = zext i7 %sub_ln215_4 to i72

]]></Node>
<StgValue><ssdm name="zext_ln215_66"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:63  %lshr_ln215 = lshr i72 %select_ln215_1, %zext_ln215_65

]]></Node>
<StgValue><ssdm name="lshr_ln215"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:64  %lshr_ln215_1 = lshr i72 -1, %zext_ln215_66

]]></Node>
<StgValue><ssdm name="lshr_ln215_1"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:65  %and_ln215 = and i72 %lshr_ln215, %lshr_ln215_1

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="72">
<![CDATA[
hls_label_18:66  %trunc_ln215_2 = trunc i72 %and_ln215 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="9">
<![CDATA[
hls_label_18:67  %sext_ln215 = sext i9 %trunc_ln215_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="9">
<![CDATA[
hls_label_18:68  %sext_ln215_1104 = sext i9 %trunc_ln215_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln215_1104"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="17" op_0_bw="9">
<![CDATA[
hls_label_18:69  %sext_ln215_1024 = sext i9 %trunc_ln215_2 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1024"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:71  %c1_weight_V_0_load = load i7* %c1_weight_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_0_load"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:72  %sext_ln1352 = sext i7 %c1_weight_V_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:73  %mul_ln1352 = mul i16 %sext_ln215, %sext_ln1352

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:74  %sext_ln215_1182 = sext i16 %mul_ln1352 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1182"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="72" op_0_bw="72" op_1_bw="216" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_18:75  %tmp_674_i_i = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 72, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_674_i_i"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_18:76  %icmp_ln215_1 = icmp ugt i8 %p_cast2_i_i, %p_cast_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln215_1"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:77  %zext_ln215_67 = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="zext_ln215_67"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="72" op_0_bw="72" op_1_bw="216" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_18:78  %tmp_768 = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 143, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:79  %sub_ln215_5 = sub i7 %zext_ln215_67, %empty

]]></Node>
<StgValue><ssdm name="sub_ln215_5"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:80  %sub_ln215_6 = sub i7 -57, %zext_ln215_67

]]></Node>
<StgValue><ssdm name="sub_ln215_6"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:81  %sub_ln215_7 = sub i7 %empty, %zext_ln215_67

]]></Node>
<StgValue><ssdm name="sub_ln215_7"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_18:82  %select_ln215_3 = select i1 %icmp_ln215_1, i7 %sub_ln215_5, i7 %sub_ln215_7

]]></Node>
<StgValue><ssdm name="select_ln215_3"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="72" op_0_bw="1" op_1_bw="72" op_2_bw="72">
<![CDATA[
hls_label_18:83  %select_ln215_4 = select i1 %icmp_ln215_1, i72 %tmp_768, i72 %tmp_674_i_i

]]></Node>
<StgValue><ssdm name="select_ln215_4"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_18:84  %select_ln215_5 = select i1 %icmp_ln215_1, i7 %sub_ln215_6, i7 %zext_ln215_67

]]></Node>
<StgValue><ssdm name="select_ln215_5"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:85  %sub_ln215_8 = sub i7 -57, %select_ln215_3

]]></Node>
<StgValue><ssdm name="sub_ln215_8"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="72" op_0_bw="7">
<![CDATA[
hls_label_18:86  %zext_ln215_68 = zext i7 %select_ln215_5 to i72

]]></Node>
<StgValue><ssdm name="zext_ln215_68"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="72" op_0_bw="7">
<![CDATA[
hls_label_18:87  %zext_ln215_69 = zext i7 %sub_ln215_8 to i72

]]></Node>
<StgValue><ssdm name="zext_ln215_69"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:88  %lshr_ln215_2 = lshr i72 %select_ln215_4, %zext_ln215_68

]]></Node>
<StgValue><ssdm name="lshr_ln215_2"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:89  %lshr_ln215_3 = lshr i72 -1, %zext_ln215_69

]]></Node>
<StgValue><ssdm name="lshr_ln215_3"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:90  %and_ln215_1 = and i72 %lshr_ln215_2, %lshr_ln215_3

]]></Node>
<StgValue><ssdm name="and_ln215_1"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="72">
<![CDATA[
hls_label_18:91  %trunc_ln215_3 = trunc i72 %and_ln215_1 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln215_3"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="9">
<![CDATA[
hls_label_18:92  %sext_ln215_1183 = sext i9 %trunc_ln215_3 to i13

]]></Node>
<StgValue><ssdm name="sext_ln215_1183"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="9">
<![CDATA[
hls_label_18:93  %sext_ln215_1026 = sext i9 %trunc_ln215_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_1026"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="15" op_0_bw="9">
<![CDATA[
hls_label_18:94  %sext_ln215_1184 = sext i9 %trunc_ln215_3 to i15

]]></Node>
<StgValue><ssdm name="sext_ln215_1184"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="17" op_0_bw="9">
<![CDATA[
hls_label_18:95  %sext_ln215_1027 = sext i9 %trunc_ln215_3 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1027"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:97  %c1_weight_V_1_load = load i8* %c1_weight_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_1_load"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:98  %sext_ln215_1028 = sext i8 %c1_weight_V_1_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1028"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:99  %mul_ln1352_1024 = mul i17 %sext_ln215_1027, %sext_ln215_1028

]]></Node>
<StgValue><ssdm name="mul_ln1352_1024"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:100  %sext_ln700 = sext i17 %mul_ln1352_1024 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="72" op_0_bw="72" op_1_bw="216" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_18:101  %tmp_676_i_i = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 144, i32 215)

]]></Node>
<StgValue><ssdm name="tmp_676_i_i"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_18:102  %icmp_ln215_2 = icmp ugt i8 %p_cast2_i_i, %p_cast_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln215_2"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:103  %zext_ln215_70 = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="zext_ln215_70"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="72" op_0_bw="72" op_1_bw="216" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_18:104  %tmp_769 = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 215, i32 144)

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:105  %sub_ln215_9 = sub i7 %zext_ln215_70, %empty

]]></Node>
<StgValue><ssdm name="sub_ln215_9"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:106  %sub_ln215_10 = sub i7 -57, %zext_ln215_70

]]></Node>
<StgValue><ssdm name="sub_ln215_10"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:107  %sub_ln215_11 = sub i7 %empty, %zext_ln215_70

]]></Node>
<StgValue><ssdm name="sub_ln215_11"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_18:108  %select_ln215_6 = select i1 %icmp_ln215_2, i7 %sub_ln215_9, i7 %sub_ln215_11

]]></Node>
<StgValue><ssdm name="select_ln215_6"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="72" op_0_bw="1" op_1_bw="72" op_2_bw="72">
<![CDATA[
hls_label_18:109  %select_ln215_7 = select i1 %icmp_ln215_2, i72 %tmp_769, i72 %tmp_676_i_i

]]></Node>
<StgValue><ssdm name="select_ln215_7"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_18:110  %select_ln215_8 = select i1 %icmp_ln215_2, i7 %sub_ln215_10, i7 %zext_ln215_70

]]></Node>
<StgValue><ssdm name="select_ln215_8"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_18:111  %sub_ln215_12 = sub i7 -57, %select_ln215_6

]]></Node>
<StgValue><ssdm name="sub_ln215_12"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="72" op_0_bw="7">
<![CDATA[
hls_label_18:112  %zext_ln215_71 = zext i7 %select_ln215_8 to i72

]]></Node>
<StgValue><ssdm name="zext_ln215_71"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="72" op_0_bw="7">
<![CDATA[
hls_label_18:113  %zext_ln215_72 = zext i7 %sub_ln215_12 to i72

]]></Node>
<StgValue><ssdm name="zext_ln215_72"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:114  %lshr_ln215_4 = lshr i72 %select_ln215_7, %zext_ln215_71

]]></Node>
<StgValue><ssdm name="lshr_ln215_4"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:115  %lshr_ln215_5 = lshr i72 -1, %zext_ln215_72

]]></Node>
<StgValue><ssdm name="lshr_ln215_5"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
hls_label_18:116  %and_ln215_2 = and i72 %lshr_ln215_4, %lshr_ln215_5

]]></Node>
<StgValue><ssdm name="and_ln215_2"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="72">
<![CDATA[
hls_label_18:117  %trunc_ln215_4 = trunc i72 %and_ln215_2 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln215_4"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="9">
<![CDATA[
hls_label_18:118  %sext_ln215_1029 = sext i9 %trunc_ln215_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_1029"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="9">
<![CDATA[
hls_label_18:119  %sext_ln215_1185 = sext i9 %trunc_ln215_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln215_1185"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="17" op_0_bw="9">
<![CDATA[
hls_label_18:120  %sext_ln215_1030 = sext i9 %trunc_ln215_4 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1030"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:122  %c1_weight_V_2_load = load i8* %c1_weight_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_2_load"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:123  %sext_ln215_1031 = sext i8 %c1_weight_V_2_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1031"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:124  %mul_ln1352_1025 = mul i17 %sext_ln215_1030, %sext_ln215_1031

]]></Node>
<StgValue><ssdm name="mul_ln1352_1025"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:125  %add_ln700 = add i24 %tmpout_0_V_1, %sext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:126  %add_ln700_1152 = add i17 %mul_ln1352_1025, %sext_ln215_1182

]]></Node>
<StgValue><ssdm name="add_ln700_1152"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:127  %sext_ln700_1248 = sext i17 %add_ln700_1152 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1248"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:128  %tmpout_0_V = add i24 %sext_ln700_1248, %add_ln700

]]></Node>
<StgValue><ssdm name="tmpout_0_V"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:130  %c1_weight_V_3_load = load i8* %c1_weight_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_3_load"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:131  %sext_ln215_1032 = sext i8 %c1_weight_V_3_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1032"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:132  %mul_ln1352_1026 = mul i17 %sext_ln215_1024, %sext_ln215_1032

]]></Node>
<StgValue><ssdm name="mul_ln1352_1026"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:133  %sext_ln700_1249 = sext i17 %mul_ln1352_1026 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1249"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:135  %c1_weight_V_4_load = load i8* %c1_weight_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_4_load"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:136  %sext_ln215_1033 = sext i8 %c1_weight_V_4_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1033"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:137  %mul_ln1352_1027 = mul i17 %sext_ln215_1027, %sext_ln215_1033

]]></Node>
<StgValue><ssdm name="mul_ln1352_1027"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:139  %c1_weight_V_5_load = load i7* %c1_weight_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_5_load"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:140  %sext_ln1352_1 = sext i7 %c1_weight_V_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_1"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:141  %mul_ln1352_1028 = mul i16 %sext_ln215_1029, %sext_ln1352_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1028"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:142  %sext_ln700_1250 = sext i16 %mul_ln1352_1028 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1250"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:143  %add_ln700_1154 = add i24 %tmpout_1_V_1, %sext_ln700_1249

]]></Node>
<StgValue><ssdm name="add_ln700_1154"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:144  %add_ln700_1155 = add i17 %mul_ln1352_1027, %sext_ln700_1250

]]></Node>
<StgValue><ssdm name="add_ln700_1155"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:145  %sext_ln700_1251 = sext i17 %add_ln700_1155 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1251"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:146  %tmpout_1_V = add i24 %sext_ln700_1251, %add_ln700_1154

]]></Node>
<StgValue><ssdm name="tmpout_1_V"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:148  %c1_weight_V_6_load = load i8* %c1_weight_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_6_load"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:149  %sext_ln215_1034 = sext i8 %c1_weight_V_6_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1034"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:150  %mul_ln1352_1029 = mul i17 %sext_ln215_1024, %sext_ln215_1034

]]></Node>
<StgValue><ssdm name="mul_ln1352_1029"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:151  %sext_ln700_1252 = sext i17 %mul_ln1352_1029 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1252"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:153  %c1_weight_V_7_load = load i8* %c1_weight_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_7_load"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:154  %sext_ln215_1035 = sext i8 %c1_weight_V_7_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1035"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:155  %mul_ln1352_1030 = mul i17 %sext_ln215_1027, %sext_ln215_1035

]]></Node>
<StgValue><ssdm name="mul_ln1352_1030"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:157  %c1_weight_V_8_load = load i8* %c1_weight_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_8_load"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:158  %sext_ln215_1036 = sext i8 %c1_weight_V_8_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1036"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:159  %mul_ln1352_1031 = mul i17 %sext_ln215_1030, %sext_ln215_1036

]]></Node>
<StgValue><ssdm name="mul_ln1352_1031"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:160  %add_ln700_1157 = add i24 %tmpout_2_V_1, %sext_ln700_1252

]]></Node>
<StgValue><ssdm name="add_ln700_1157"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:161  %add_ln700_1158 = add i17 %mul_ln1352_1030, %mul_ln1352_1031

]]></Node>
<StgValue><ssdm name="add_ln700_1158"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:162  %sext_ln700_1253 = sext i17 %add_ln700_1158 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1253"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:163  %tmpout_2_V = add i24 %sext_ln700_1253, %add_ln700_1157

]]></Node>
<StgValue><ssdm name="tmpout_2_V"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:165  %c1_weight_V_9_load = load i7* %c1_weight_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_9_load"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:166  %sext_ln1352_2 = sext i7 %c1_weight_V_9_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_2"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:167  %mul_ln1352_1032 = mul i16 %sext_ln215, %sext_ln1352_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_1032"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:168  %sext_ln215_1186 = sext i16 %mul_ln1352_1032 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1186"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:170  %c1_weight_V_10_load = load i8* %c1_weight_V_10_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_10_load"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:171  %sext_ln215_1037 = sext i8 %c1_weight_V_10_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1037"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:172  %mul_ln1352_1033 = mul i17 %sext_ln215_1027, %sext_ln215_1037

]]></Node>
<StgValue><ssdm name="mul_ln1352_1033"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:173  %sext_ln700_1254 = sext i17 %mul_ln1352_1033 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1254"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:175  %c1_weight_V_11_load = load i8* %c1_weight_V_11_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_11_load"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:176  %sext_ln215_1038 = sext i8 %c1_weight_V_11_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1038"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:177  %mul_ln1352_1034 = mul i17 %sext_ln215_1030, %sext_ln215_1038

]]></Node>
<StgValue><ssdm name="mul_ln1352_1034"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:178  %add_ln700_1160 = add i24 %tmpout_3_V_1, %sext_ln700_1254

]]></Node>
<StgValue><ssdm name="add_ln700_1160"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:179  %add_ln700_1161 = add i17 %mul_ln1352_1034, %sext_ln215_1186

]]></Node>
<StgValue><ssdm name="add_ln700_1161"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:180  %sext_ln700_1255 = sext i17 %add_ln700_1161 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1255"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:181  %tmpout_3_V = add i24 %sext_ln700_1255, %add_ln700_1160

]]></Node>
<StgValue><ssdm name="tmpout_3_V"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:183  %c1_weight_V_12_load = load i8* %c1_weight_V_12_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_12_load"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:184  %sext_ln215_1039 = sext i8 %c1_weight_V_12_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1039"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:185  %mul_ln1352_1035 = mul i17 %sext_ln215_1024, %sext_ln215_1039

]]></Node>
<StgValue><ssdm name="mul_ln1352_1035"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:186  %sext_ln700_1256 = sext i17 %mul_ln1352_1035 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1256"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:188  %c1_weight_V_13_load = load i8* %c1_weight_V_13_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_13_load"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:189  %sext_ln215_1040 = sext i8 %c1_weight_V_13_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1040"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:190  %mul_ln1352_1036 = mul i17 %sext_ln215_1027, %sext_ln215_1040

]]></Node>
<StgValue><ssdm name="mul_ln1352_1036"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:192  %c1_weight_V_14_load = load i8* %c1_weight_V_14_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_14_load"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:193  %sext_ln215_1041 = sext i8 %c1_weight_V_14_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1041"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:194  %mul_ln1352_1037 = mul i17 %sext_ln215_1030, %sext_ln215_1041

]]></Node>
<StgValue><ssdm name="mul_ln1352_1037"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:195  %add_ln700_1163 = add i24 %tmpout_4_V_1, %sext_ln700_1256

]]></Node>
<StgValue><ssdm name="add_ln700_1163"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:196  %add_ln700_1164 = add i17 %mul_ln1352_1036, %mul_ln1352_1037

]]></Node>
<StgValue><ssdm name="add_ln700_1164"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:197  %sext_ln700_1257 = sext i17 %add_ln700_1164 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1257"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:198  %tmpout_4_V = add i24 %sext_ln700_1257, %add_ln700_1163

]]></Node>
<StgValue><ssdm name="tmpout_4_V"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:200  %c1_weight_V_15_load = load i8* %c1_weight_V_15_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_15_load"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:201  %sext_ln215_1042 = sext i8 %c1_weight_V_15_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1042"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:202  %mul_ln1352_1038 = mul i17 %sext_ln215_1024, %sext_ln215_1042

]]></Node>
<StgValue><ssdm name="mul_ln1352_1038"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:203  %sext_ln700_1258 = sext i17 %mul_ln1352_1038 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1258"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:205  %c1_weight_V_16_load = load i8* %c1_weight_V_16_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_16_load"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:206  %sext_ln215_1043 = sext i8 %c1_weight_V_16_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1043"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:207  %mul_ln1352_1039 = mul i17 %sext_ln215_1027, %sext_ln215_1043

]]></Node>
<StgValue><ssdm name="mul_ln1352_1039"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:209  %c1_weight_V_17_load = load i8* %c1_weight_V_17_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_17_load"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:210  %sext_ln215_1044 = sext i8 %c1_weight_V_17_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1044"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:211  %mul_ln1352_1040 = mul i17 %sext_ln215_1030, %sext_ln215_1044

]]></Node>
<StgValue><ssdm name="mul_ln1352_1040"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:212  %add_ln700_1166 = add i24 %tmpout_5_V_1, %sext_ln700_1258

]]></Node>
<StgValue><ssdm name="add_ln700_1166"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:213  %add_ln700_1167 = add i17 %mul_ln1352_1039, %mul_ln1352_1040

]]></Node>
<StgValue><ssdm name="add_ln700_1167"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:214  %sext_ln700_1259 = sext i17 %add_ln700_1167 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1259"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:215  %tmpout_5_V = add i24 %sext_ln700_1259, %add_ln700_1166

]]></Node>
<StgValue><ssdm name="tmpout_5_V"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:217  %c1_weight_V_18_load = load i8* %c1_weight_V_18_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_18_load"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:218  %sext_ln215_1045 = sext i8 %c1_weight_V_18_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1045"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:219  %mul_ln1352_1041 = mul i17 %sext_ln215_1024, %sext_ln215_1045

]]></Node>
<StgValue><ssdm name="mul_ln1352_1041"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:220  %sext_ln700_1260 = sext i17 %mul_ln1352_1041 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1260"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:222  %c1_weight_V_19_load = load i8* %c1_weight_V_19_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_19_load"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:223  %sext_ln215_1046 = sext i8 %c1_weight_V_19_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1046"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:224  %mul_ln1352_1042 = mul i17 %sext_ln215_1027, %sext_ln215_1046

]]></Node>
<StgValue><ssdm name="mul_ln1352_1042"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:226  %c1_weight_V_20_load = load i8* %c1_weight_V_20_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_20_load"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:227  %sext_ln215_1047 = sext i8 %c1_weight_V_20_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1047"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:228  %mul_ln1352_1043 = mul i17 %sext_ln215_1030, %sext_ln215_1047

]]></Node>
<StgValue><ssdm name="mul_ln1352_1043"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:229  %add_ln700_1169 = add i24 %tmpout_6_V_1, %sext_ln700_1260

]]></Node>
<StgValue><ssdm name="add_ln700_1169"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:230  %add_ln700_1170 = add i17 %mul_ln1352_1042, %mul_ln1352_1043

]]></Node>
<StgValue><ssdm name="add_ln700_1170"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:231  %sext_ln700_1261 = sext i17 %add_ln700_1170 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1261"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:232  %tmpout_6_V = add i24 %sext_ln700_1261, %add_ln700_1169

]]></Node>
<StgValue><ssdm name="tmpout_6_V"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:234  %c1_weight_V_21_load = load i8* %c1_weight_V_21_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_21_load"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:235  %sext_ln215_1048 = sext i8 %c1_weight_V_21_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1048"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:236  %mul_ln1352_1044 = mul i17 %sext_ln215_1024, %sext_ln215_1048

]]></Node>
<StgValue><ssdm name="mul_ln1352_1044"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:237  %sext_ln700_1262 = sext i17 %mul_ln1352_1044 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1262"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:239  %c1_weight_V_22_load = load i8* %c1_weight_V_22_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_22_load"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:240  %sext_ln215_1049 = sext i8 %c1_weight_V_22_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1049"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:241  %mul_ln1352_1045 = mul i17 %sext_ln215_1027, %sext_ln215_1049

]]></Node>
<StgValue><ssdm name="mul_ln1352_1045"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:243  %c1_weight_V_23_load = load i8* %c1_weight_V_23_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_23_load"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:244  %sext_ln215_1050 = sext i8 %c1_weight_V_23_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1050"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:245  %mul_ln1352_1046 = mul i17 %sext_ln215_1030, %sext_ln215_1050

]]></Node>
<StgValue><ssdm name="mul_ln1352_1046"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:246  %add_ln700_1172 = add i24 %tmpout_7_V_1, %sext_ln700_1262

]]></Node>
<StgValue><ssdm name="add_ln700_1172"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:247  %add_ln700_1173 = add i17 %mul_ln1352_1045, %mul_ln1352_1046

]]></Node>
<StgValue><ssdm name="add_ln700_1173"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:248  %sext_ln700_1263 = sext i17 %add_ln700_1173 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1263"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:249  %tmpout_7_V = add i24 %sext_ln700_1263, %add_ln700_1172

]]></Node>
<StgValue><ssdm name="tmpout_7_V"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:251  %c1_weight_V_24_load = load i8* %c1_weight_V_24_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_24_load"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:252  %sext_ln215_1051 = sext i8 %c1_weight_V_24_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1051"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:253  %mul_ln1352_1047 = mul i17 %sext_ln215_1024, %sext_ln215_1051

]]></Node>
<StgValue><ssdm name="mul_ln1352_1047"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:254  %sext_ln700_1264 = sext i17 %mul_ln1352_1047 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1264"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:256  %c1_weight_V_25_load = load i8* %c1_weight_V_25_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_25_load"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:257  %sext_ln215_1052 = sext i8 %c1_weight_V_25_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1052"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:258  %mul_ln1352_1048 = mul i17 %sext_ln215_1027, %sext_ln215_1052

]]></Node>
<StgValue><ssdm name="mul_ln1352_1048"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:260  %c1_weight_V_26_load = load i8* %c1_weight_V_26_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_26_load"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:261  %sext_ln215_1053 = sext i8 %c1_weight_V_26_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1053"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:262  %mul_ln1352_1049 = mul i17 %sext_ln215_1030, %sext_ln215_1053

]]></Node>
<StgValue><ssdm name="mul_ln1352_1049"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:263  %add_ln700_1175 = add i24 %tmpout_8_V_1, %sext_ln700_1264

]]></Node>
<StgValue><ssdm name="add_ln700_1175"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:264  %add_ln700_1176 = add i17 %mul_ln1352_1048, %mul_ln1352_1049

]]></Node>
<StgValue><ssdm name="add_ln700_1176"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:265  %sext_ln700_1265 = sext i17 %add_ln700_1176 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1265"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:266  %tmpout_8_V = add i24 %sext_ln700_1265, %add_ln700_1175

]]></Node>
<StgValue><ssdm name="tmpout_8_V"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:268  %c1_weight_V_27_load = load i8* %c1_weight_V_27_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_27_load"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:269  %sext_ln215_1054 = sext i8 %c1_weight_V_27_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1054"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:270  %mul_ln1352_1050 = mul i17 %sext_ln215_1024, %sext_ln215_1054

]]></Node>
<StgValue><ssdm name="mul_ln1352_1050"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:271  %sext_ln700_1266 = sext i17 %mul_ln1352_1050 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1266"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:273  %c1_weight_V_28_load = load i8* %c1_weight_V_28_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_28_load"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:274  %sext_ln215_1055 = sext i8 %c1_weight_V_28_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1055"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:275  %mul_ln1352_1051 = mul i17 %sext_ln215_1027, %sext_ln215_1055

]]></Node>
<StgValue><ssdm name="mul_ln1352_1051"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:277  %c1_weight_V_29_load = load i8* %c1_weight_V_29_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_29_load"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:278  %sext_ln215_1056 = sext i8 %c1_weight_V_29_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1056"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:279  %mul_ln1352_1052 = mul i17 %sext_ln215_1030, %sext_ln215_1056

]]></Node>
<StgValue><ssdm name="mul_ln1352_1052"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:280  %add_ln700_1178 = add i24 %tmpout_9_V_1, %sext_ln700_1266

]]></Node>
<StgValue><ssdm name="add_ln700_1178"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:281  %add_ln700_1179 = add i17 %mul_ln1352_1051, %mul_ln1352_1052

]]></Node>
<StgValue><ssdm name="add_ln700_1179"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:282  %sext_ln700_1267 = sext i17 %add_ln700_1179 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1267"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:283  %tmpout_9_V = add i24 %sext_ln700_1267, %add_ln700_1178

]]></Node>
<StgValue><ssdm name="tmpout_9_V"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:285  %c1_weight_V_30_load = load i8* %c1_weight_V_30_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_30_load"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:286  %sext_ln215_1057 = sext i8 %c1_weight_V_30_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1057"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:287  %mul_ln1352_1053 = mul i17 %sext_ln215_1024, %sext_ln215_1057

]]></Node>
<StgValue><ssdm name="mul_ln1352_1053"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:288  %sext_ln700_1268 = sext i17 %mul_ln1352_1053 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1268"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:290  %c1_weight_V_31_load = load i6* %c1_weight_V_31_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_31_load"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:291  %sext_ln1352_3 = sext i6 %c1_weight_V_31_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_3"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:292  %mul_ln1352_1054 = mul i15 %sext_ln215_1184, %sext_ln1352_3

]]></Node>
<StgValue><ssdm name="mul_ln1352_1054"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="15">
<![CDATA[
hls_label_18:293  %sext_ln1352_4 = sext i15 %mul_ln1352_1054 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_4"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:295  %c1_weight_V_32_load = load i8* %c1_weight_V_32_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_32_load"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="8">
<![CDATA[
hls_label_18:296  %sext_ln1352_5 = sext i8 %c1_weight_V_32_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_5"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:297  %mul_ln700 = mul i16 %sext_ln215_1029, %sext_ln1352_5

]]></Node>
<StgValue><ssdm name="mul_ln700"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:298  %add_ln700_1181 = add i24 %tmpout_10_V_1, %sext_ln700_1268

]]></Node>
<StgValue><ssdm name="add_ln700_1181"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:299  %add_ln700_1182 = add i16 %mul_ln700, %sext_ln1352_4

]]></Node>
<StgValue><ssdm name="add_ln700_1182"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="16">
<![CDATA[
hls_label_18:300  %sext_ln700_1269 = sext i16 %add_ln700_1182 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1269"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:301  %tmpout_10_V = add i24 %sext_ln700_1269, %add_ln700_1181

]]></Node>
<StgValue><ssdm name="tmpout_10_V"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:303  %c1_weight_V_33_load = load i8* %c1_weight_V_33_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_33_load"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:304  %sext_ln215_1059 = sext i8 %c1_weight_V_33_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1059"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:305  %mul_ln1352_1055 = mul i17 %sext_ln215_1024, %sext_ln215_1059

]]></Node>
<StgValue><ssdm name="mul_ln1352_1055"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:306  %sext_ln700_1270 = sext i17 %mul_ln1352_1055 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1270"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:308  %c1_weight_V_34_load = load i8* %c1_weight_V_34_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_34_load"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:309  %sext_ln215_1060 = sext i8 %c1_weight_V_34_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1060"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:310  %mul_ln1352_1056 = mul i17 %sext_ln215_1027, %sext_ln215_1060

]]></Node>
<StgValue><ssdm name="mul_ln1352_1056"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:312  %c1_weight_V_35_load = load i8* %c1_weight_V_35_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_35_load"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:313  %sext_ln215_1061 = sext i8 %c1_weight_V_35_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1061"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:314  %mul_ln1352_1057 = mul i17 %sext_ln215_1030, %sext_ln215_1061

]]></Node>
<StgValue><ssdm name="mul_ln1352_1057"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:315  %add_ln700_1184 = add i24 %tmpout_11_V_1, %sext_ln700_1270

]]></Node>
<StgValue><ssdm name="add_ln700_1184"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:316  %add_ln700_1185 = add i17 %mul_ln1352_1056, %mul_ln1352_1057

]]></Node>
<StgValue><ssdm name="add_ln700_1185"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:317  %sext_ln700_1271 = sext i17 %add_ln700_1185 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1271"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:318  %tmpout_11_V = add i24 %sext_ln700_1271, %add_ln700_1184

]]></Node>
<StgValue><ssdm name="tmpout_11_V"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:320  %c1_weight_V_36_load = load i8* %c1_weight_V_36_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_36_load"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:321  %sext_ln215_1062 = sext i8 %c1_weight_V_36_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1062"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:322  %mul_ln1352_1058 = mul i17 %sext_ln215_1024, %sext_ln215_1062

]]></Node>
<StgValue><ssdm name="mul_ln1352_1058"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:323  %sext_ln700_1272 = sext i17 %mul_ln1352_1058 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1272"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:325  %c1_weight_V_37_load = load i6* %c1_weight_V_37_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_37_load"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:326  %sext_ln1352_6 = sext i6 %c1_weight_V_37_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_6"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:327  %mul_ln1352_1059 = mul i15 %sext_ln215_1184, %sext_ln1352_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_1059"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="15">
<![CDATA[
hls_label_18:328  %sext_ln1352_8 = sext i15 %mul_ln1352_1059 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_8"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:330  %c1_weight_V_38_load = load i8* %c1_weight_V_38_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_38_load"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="8">
<![CDATA[
hls_label_18:331  %sext_ln1352_12 = sext i8 %c1_weight_V_38_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_12"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:332  %mul_ln700_1 = mul i16 %sext_ln215_1029, %sext_ln1352_12

]]></Node>
<StgValue><ssdm name="mul_ln700_1"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:333  %add_ln700_1187 = add i24 %tmpout_12_V_1, %sext_ln700_1272

]]></Node>
<StgValue><ssdm name="add_ln700_1187"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:334  %add_ln700_1188 = add i16 %mul_ln700_1, %sext_ln1352_8

]]></Node>
<StgValue><ssdm name="add_ln700_1188"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="24" op_0_bw="16">
<![CDATA[
hls_label_18:335  %sext_ln700_1273 = sext i16 %add_ln700_1188 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1273"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:336  %tmpout_12_V = add i24 %sext_ln700_1273, %add_ln700_1187

]]></Node>
<StgValue><ssdm name="tmpout_12_V"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:338  %c1_weight_V_42_load = load i8* %c1_weight_V_42_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_42_load"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:339  %sext_ln215_1064 = sext i8 %c1_weight_V_42_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1064"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:340  %mul_ln1352_1060 = mul i17 %sext_ln215_1024, %sext_ln215_1064

]]></Node>
<StgValue><ssdm name="mul_ln1352_1060"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:341  %sext_ln700_1274 = sext i17 %mul_ln1352_1060 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1274"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="4" op_0_bw="6">
<![CDATA[
hls_label_18:343  %c1_weight_V_43_load = load i4* %c1_weight_V_43_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_43_load"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="13" op_0_bw="4">
<![CDATA[
hls_label_18:344  %sext_ln1352_14 = sext i4 %c1_weight_V_43_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln1352_14"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_18:345  %mul_ln1352_1061 = mul i13 %sext_ln215_1183, %sext_ln1352_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_1061"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="17" op_0_bw="13">
<![CDATA[
hls_label_18:346  %sext_ln215_1187 = sext i13 %mul_ln1352_1061 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1187"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:348  %c1_weight_V_44_load = load i8* %c1_weight_V_44_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_44_load"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:349  %sext_ln215_1065 = sext i8 %c1_weight_V_44_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1065"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:350  %mul_ln1352_1062 = mul i17 %sext_ln215_1030, %sext_ln215_1065

]]></Node>
<StgValue><ssdm name="mul_ln1352_1062"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:351  %add_ln700_1190 = add i24 %tmpout_14_V_1, %sext_ln700_1274

]]></Node>
<StgValue><ssdm name="add_ln700_1190"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:352  %add_ln700_1191 = add i17 %mul_ln1352_1062, %sext_ln215_1187

]]></Node>
<StgValue><ssdm name="add_ln700_1191"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:353  %sext_ln700_1275 = sext i17 %add_ln700_1191 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1275"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:354  %tmpout_14_V = add i24 %sext_ln700_1275, %add_ln700_1190

]]></Node>
<StgValue><ssdm name="tmpout_14_V"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:356  %c1_weight_V_45_load = load i8* %c1_weight_V_45_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_45_load"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:357  %sext_ln215_1066 = sext i8 %c1_weight_V_45_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1066"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:358  %mul_ln1352_1063 = mul i17 %sext_ln215_1024, %sext_ln215_1066

]]></Node>
<StgValue><ssdm name="mul_ln1352_1063"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:359  %sext_ln700_1276 = sext i17 %mul_ln1352_1063 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1276"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:361  %c1_weight_V_46_load = load i8* %c1_weight_V_46_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_46_load"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:362  %sext_ln215_1067 = sext i8 %c1_weight_V_46_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1067"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:363  %mul_ln1352_1064 = mul i17 %sext_ln215_1027, %sext_ln215_1067

]]></Node>
<StgValue><ssdm name="mul_ln1352_1064"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:365  %c1_weight_V_47_load = load i8* %c1_weight_V_47_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_47_load"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:366  %sext_ln215_1068 = sext i8 %c1_weight_V_47_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1068"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:367  %mul_ln1352_1065 = mul i17 %sext_ln215_1030, %sext_ln215_1068

]]></Node>
<StgValue><ssdm name="mul_ln1352_1065"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:368  %add_ln700_1193 = add i24 %tmpout_15_V_1, %sext_ln700_1276

]]></Node>
<StgValue><ssdm name="add_ln700_1193"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:369  %add_ln700_1194 = add i17 %mul_ln1352_1064, %mul_ln1352_1065

]]></Node>
<StgValue><ssdm name="add_ln700_1194"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:370  %sext_ln700_1277 = sext i17 %add_ln700_1194 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1277"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:371  %tmpout_15_V = add i24 %sext_ln700_1277, %add_ln700_1193

]]></Node>
<StgValue><ssdm name="tmpout_15_V"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:373  %c1_weight_V_48_load = load i8* %c1_weight_V_48_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_48_load"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:374  %sext_ln215_1069 = sext i8 %c1_weight_V_48_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1069"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:375  %mul_ln1352_1066 = mul i17 %sext_ln215_1024, %sext_ln215_1069

]]></Node>
<StgValue><ssdm name="mul_ln1352_1066"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:376  %sext_ln700_1278 = sext i17 %mul_ln1352_1066 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1278"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:378  %c1_weight_V_49_load = load i6* %c1_weight_V_49_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_49_load"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:379  %sext_ln1352_16 = sext i6 %c1_weight_V_49_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_16"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:380  %mul_ln1352_1067 = mul i15 %sext_ln215_1184, %sext_ln1352_16

]]></Node>
<StgValue><ssdm name="mul_ln1352_1067"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="15">
<![CDATA[
hls_label_18:381  %sext_ln1352_18 = sext i15 %mul_ln1352_1067 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_18"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:383  %c1_weight_V_50_load = load i8* %c1_weight_V_50_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_50_load"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="8">
<![CDATA[
hls_label_18:384  %sext_ln1352_22 = sext i8 %c1_weight_V_50_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_22"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:385  %mul_ln700_2 = mul i16 %sext_ln215_1029, %sext_ln1352_22

]]></Node>
<StgValue><ssdm name="mul_ln700_2"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:386  %add_ln700_1196 = add i24 %tmpout_16_V_1, %sext_ln700_1278

]]></Node>
<StgValue><ssdm name="add_ln700_1196"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:387  %add_ln700_1197 = add i16 %mul_ln700_2, %sext_ln1352_18

]]></Node>
<StgValue><ssdm name="add_ln700_1197"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="16">
<![CDATA[
hls_label_18:388  %sext_ln700_1279 = sext i16 %add_ln700_1197 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1279"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:389  %tmpout_16_V = add i24 %sext_ln700_1279, %add_ln700_1196

]]></Node>
<StgValue><ssdm name="tmpout_16_V"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:391  %c1_weight_V_51_load = load i8* %c1_weight_V_51_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_51_load"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:392  %sext_ln215_1071 = sext i8 %c1_weight_V_51_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1071"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:393  %mul_ln1352_1068 = mul i17 %sext_ln215_1024, %sext_ln215_1071

]]></Node>
<StgValue><ssdm name="mul_ln1352_1068"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:394  %sext_ln700_1280 = sext i17 %mul_ln1352_1068 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1280"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:396  %c1_weight_V_52_load = load i8* %c1_weight_V_52_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_52_load"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:397  %sext_ln215_1072 = sext i8 %c1_weight_V_52_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1072"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:398  %mul_ln1352_1069 = mul i17 %sext_ln215_1027, %sext_ln215_1072

]]></Node>
<StgValue><ssdm name="mul_ln1352_1069"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:400  %c1_weight_V_53_load = load i7* %c1_weight_V_53_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_53_load"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:401  %sext_ln1352_7 = sext i7 %c1_weight_V_53_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_7"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:402  %mul_ln1352_1070 = mul i16 %sext_ln215_1029, %sext_ln1352_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_1070"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:403  %sext_ln700_1281 = sext i16 %mul_ln1352_1070 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1281"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:404  %add_ln700_1199 = add i24 %tmpout_17_V_1, %sext_ln700_1280

]]></Node>
<StgValue><ssdm name="add_ln700_1199"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:405  %add_ln700_1200 = add i17 %mul_ln1352_1069, %sext_ln700_1281

]]></Node>
<StgValue><ssdm name="add_ln700_1200"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:406  %sext_ln700_1282 = sext i17 %add_ln700_1200 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1282"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:407  %tmpout_17_V = add i24 %sext_ln700_1282, %add_ln700_1199

]]></Node>
<StgValue><ssdm name="tmpout_17_V"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:409  %c1_weight_V_54_load = load i8* %c1_weight_V_54_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_54_load"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:410  %sext_ln215_1073 = sext i8 %c1_weight_V_54_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1073"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:411  %mul_ln1352_1071 = mul i17 %sext_ln215_1024, %sext_ln215_1073

]]></Node>
<StgValue><ssdm name="mul_ln1352_1071"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:412  %sext_ln700_1283 = sext i17 %mul_ln1352_1071 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1283"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:414  %c1_weight_V_55_load = load i8* %c1_weight_V_55_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_55_load"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:415  %sext_ln215_1074 = sext i8 %c1_weight_V_55_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1074"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:416  %mul_ln1352_1072 = mul i17 %sext_ln215_1027, %sext_ln215_1074

]]></Node>
<StgValue><ssdm name="mul_ln1352_1072"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:418  %c1_weight_V_56_load = load i8* %c1_weight_V_56_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_56_load"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:419  %sext_ln215_1075 = sext i8 %c1_weight_V_56_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1075"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:420  %mul_ln1352_1073 = mul i17 %sext_ln215_1030, %sext_ln215_1075

]]></Node>
<StgValue><ssdm name="mul_ln1352_1073"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:421  %add_ln700_1202 = add i24 %tmpout_18_V_1, %sext_ln700_1283

]]></Node>
<StgValue><ssdm name="add_ln700_1202"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:422  %add_ln700_1203 = add i17 %mul_ln1352_1072, %mul_ln1352_1073

]]></Node>
<StgValue><ssdm name="add_ln700_1203"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:423  %sext_ln700_1284 = sext i17 %add_ln700_1203 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1284"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:424  %tmpout_18_V = add i24 %sext_ln700_1284, %add_ln700_1202

]]></Node>
<StgValue><ssdm name="tmpout_18_V"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:426  %c1_weight_V_57_load = load i6* %c1_weight_V_57_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_57_load"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:427  %sext_ln1352_24 = sext i6 %c1_weight_V_57_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_24"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:428  %mul_ln1352_1074 = mul i15 %sext_ln215_1104, %sext_ln1352_24

]]></Node>
<StgValue><ssdm name="mul_ln1352_1074"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="15">
<![CDATA[
hls_label_18:429  %sext_ln215_1188 = sext i15 %mul_ln1352_1074 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1188"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:431  %c1_weight_V_58_load = load i8* %c1_weight_V_58_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_58_load"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:432  %sext_ln215_1076 = sext i8 %c1_weight_V_58_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1076"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:433  %mul_ln1352_1075 = mul i17 %sext_ln215_1027, %sext_ln215_1076

]]></Node>
<StgValue><ssdm name="mul_ln1352_1075"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:434  %sext_ln700_1285 = sext i17 %mul_ln1352_1075 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1285"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:436  %c1_weight_V_59_load = load i8* %c1_weight_V_59_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_59_load"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:437  %sext_ln215_1077 = sext i8 %c1_weight_V_59_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1077"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:438  %mul_ln1352_1076 = mul i17 %sext_ln215_1030, %sext_ln215_1077

]]></Node>
<StgValue><ssdm name="mul_ln1352_1076"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:439  %add_ln700_1205 = add i24 %tmpout_19_V_1, %sext_ln700_1285

]]></Node>
<StgValue><ssdm name="add_ln700_1205"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:440  %add_ln700_1206 = add i17 %mul_ln1352_1076, %sext_ln215_1188

]]></Node>
<StgValue><ssdm name="add_ln700_1206"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:441  %sext_ln700_1286 = sext i17 %add_ln700_1206 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1286"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:442  %tmpout_19_V = add i24 %sext_ln700_1286, %add_ln700_1205

]]></Node>
<StgValue><ssdm name="tmpout_19_V"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:444  %c1_weight_V_60_load = load i8* %c1_weight_V_60_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_60_load"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:445  %sext_ln215_1078 = sext i8 %c1_weight_V_60_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1078"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:446  %mul_ln1352_1077 = mul i17 %sext_ln215_1024, %sext_ln215_1078

]]></Node>
<StgValue><ssdm name="mul_ln1352_1077"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:447  %sext_ln700_1287 = sext i17 %mul_ln1352_1077 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1287"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:449  %c1_weight_V_61_load = load i8* %c1_weight_V_61_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_61_load"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:450  %sext_ln215_1079 = sext i8 %c1_weight_V_61_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1079"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:451  %mul_ln1352_1078 = mul i17 %sext_ln215_1027, %sext_ln215_1079

]]></Node>
<StgValue><ssdm name="mul_ln1352_1078"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:453  %c1_weight_V_62_load = load i8* %c1_weight_V_62_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_62_load"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:454  %sext_ln215_1080 = sext i8 %c1_weight_V_62_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1080"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:455  %mul_ln1352_1079 = mul i17 %sext_ln215_1030, %sext_ln215_1080

]]></Node>
<StgValue><ssdm name="mul_ln1352_1079"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:456  %add_ln700_1208 = add i24 %tmpout_20_V_1, %sext_ln700_1287

]]></Node>
<StgValue><ssdm name="add_ln700_1208"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:457  %add_ln700_1209 = add i17 %mul_ln1352_1078, %mul_ln1352_1079

]]></Node>
<StgValue><ssdm name="add_ln700_1209"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:458  %sext_ln700_1288 = sext i17 %add_ln700_1209 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1288"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:459  %tmpout_20_V = add i24 %sext_ln700_1288, %add_ln700_1208

]]></Node>
<StgValue><ssdm name="tmpout_20_V"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:461  %c1_weight_V_63_load = load i8* %c1_weight_V_63_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_63_load"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:462  %sext_ln215_1081 = sext i8 %c1_weight_V_63_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1081"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:463  %mul_ln1352_1080 = mul i17 %sext_ln215_1024, %sext_ln215_1081

]]></Node>
<StgValue><ssdm name="mul_ln1352_1080"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:464  %sext_ln700_1289 = sext i17 %mul_ln1352_1080 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1289"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:466  %c1_weight_V_64_load = load i8* %c1_weight_V_64_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_64_load"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:467  %sext_ln215_1082 = sext i8 %c1_weight_V_64_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1082"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:468  %mul_ln1352_1081 = mul i17 %sext_ln215_1027, %sext_ln215_1082

]]></Node>
<StgValue><ssdm name="mul_ln1352_1081"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:470  %c1_weight_V_65_load = load i7* %c1_weight_V_65_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_65_load"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:471  %sext_ln1352_9 = sext i7 %c1_weight_V_65_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_9"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:472  %mul_ln1352_1082 = mul i16 %sext_ln215_1029, %sext_ln1352_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_1082"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:473  %sext_ln700_1290 = sext i16 %mul_ln1352_1082 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1290"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:474  %add_ln700_1211 = add i24 %tmpout_21_V_1, %sext_ln700_1289

]]></Node>
<StgValue><ssdm name="add_ln700_1211"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:475  %add_ln700_1212 = add i17 %mul_ln1352_1081, %sext_ln700_1290

]]></Node>
<StgValue><ssdm name="add_ln700_1212"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:476  %sext_ln700_1291 = sext i17 %add_ln700_1212 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1291"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:477  %tmpout_21_V = add i24 %sext_ln700_1291, %add_ln700_1211

]]></Node>
<StgValue><ssdm name="tmpout_21_V"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:479  %c1_weight_V_66_load = load i8* %c1_weight_V_66_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_66_load"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:480  %sext_ln215_1083 = sext i8 %c1_weight_V_66_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1083"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:481  %mul_ln1352_1083 = mul i17 %sext_ln215_1024, %sext_ln215_1083

]]></Node>
<StgValue><ssdm name="mul_ln1352_1083"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:482  %sext_ln700_1292 = sext i17 %mul_ln1352_1083 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1292"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:484  %c1_weight_V_67_load = load i8* %c1_weight_V_67_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_67_load"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:485  %sext_ln215_1084 = sext i8 %c1_weight_V_67_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1084"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:486  %mul_ln1352_1084 = mul i17 %sext_ln215_1027, %sext_ln215_1084

]]></Node>
<StgValue><ssdm name="mul_ln1352_1084"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:488  %c1_weight_V_68_load = load i8* %c1_weight_V_68_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_68_load"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:489  %sext_ln215_1085 = sext i8 %c1_weight_V_68_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1085"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:490  %mul_ln1352_1085 = mul i17 %sext_ln215_1030, %sext_ln215_1085

]]></Node>
<StgValue><ssdm name="mul_ln1352_1085"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:491  %add_ln700_1214 = add i24 %tmpout_22_V_1, %sext_ln700_1292

]]></Node>
<StgValue><ssdm name="add_ln700_1214"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:492  %add_ln700_1215 = add i17 %mul_ln1352_1084, %mul_ln1352_1085

]]></Node>
<StgValue><ssdm name="add_ln700_1215"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:493  %sext_ln700_1293 = sext i17 %add_ln700_1215 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1293"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:494  %tmpout_22_V = add i24 %sext_ln700_1293, %add_ln700_1214

]]></Node>
<StgValue><ssdm name="tmpout_22_V"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:496  %c1_weight_V_69_load = load i8* %c1_weight_V_69_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_69_load"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:497  %sext_ln215_1086 = sext i8 %c1_weight_V_69_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1086"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:498  %mul_ln1352_1086 = mul i17 %sext_ln215_1024, %sext_ln215_1086

]]></Node>
<StgValue><ssdm name="mul_ln1352_1086"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:499  %sext_ln700_1294 = sext i17 %mul_ln1352_1086 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1294"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:501  %c1_weight_V_70_load = load i8* %c1_weight_V_70_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_70_load"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:502  %sext_ln215_1087 = sext i8 %c1_weight_V_70_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1087"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:503  %mul_ln1352_1087 = mul i17 %sext_ln215_1027, %sext_ln215_1087

]]></Node>
<StgValue><ssdm name="mul_ln1352_1087"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:505  %c1_weight_V_71_load = load i7* %c1_weight_V_71_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_71_load"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:506  %sext_ln1352_10 = sext i7 %c1_weight_V_71_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_10"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:507  %mul_ln1352_1088 = mul i16 %sext_ln215_1029, %sext_ln1352_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_1088"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:508  %sext_ln700_1295 = sext i16 %mul_ln1352_1088 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1295"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:509  %add_ln700_1217 = add i24 %tmpout_23_V_1, %sext_ln700_1294

]]></Node>
<StgValue><ssdm name="add_ln700_1217"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:510  %add_ln700_1218 = add i17 %mul_ln1352_1087, %sext_ln700_1295

]]></Node>
<StgValue><ssdm name="add_ln700_1218"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:511  %sext_ln700_1296 = sext i17 %add_ln700_1218 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1296"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:512  %tmpout_23_V = add i24 %sext_ln700_1296, %add_ln700_1217

]]></Node>
<StgValue><ssdm name="tmpout_23_V"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:514  %c1_weight_V_72_load = load i8* %c1_weight_V_72_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_72_load"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:515  %sext_ln215_1088 = sext i8 %c1_weight_V_72_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1088"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:516  %mul_ln1352_1089 = mul i17 %sext_ln215_1024, %sext_ln215_1088

]]></Node>
<StgValue><ssdm name="mul_ln1352_1089"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:517  %sext_ln700_1297 = sext i17 %mul_ln1352_1089 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1297"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:519  %c1_weight_V_73_load = load i8* %c1_weight_V_73_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_73_load"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:520  %sext_ln215_1089 = sext i8 %c1_weight_V_73_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1089"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:521  %mul_ln1352_1090 = mul i17 %sext_ln215_1027, %sext_ln215_1089

]]></Node>
<StgValue><ssdm name="mul_ln1352_1090"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:523  %c1_weight_V_74_load = load i7* %c1_weight_V_74_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_74_load"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:524  %sext_ln1352_11 = sext i7 %c1_weight_V_74_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_11"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:525  %mul_ln1352_1091 = mul i16 %sext_ln215_1029, %sext_ln1352_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_1091"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:526  %sext_ln700_1298 = sext i16 %mul_ln1352_1091 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1298"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:527  %add_ln700_1220 = add i24 %tmpout_24_V_1, %sext_ln700_1297

]]></Node>
<StgValue><ssdm name="add_ln700_1220"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:528  %add_ln700_1221 = add i17 %mul_ln1352_1090, %sext_ln700_1298

]]></Node>
<StgValue><ssdm name="add_ln700_1221"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:529  %sext_ln700_1299 = sext i17 %add_ln700_1221 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1299"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:530  %tmpout_24_V = add i24 %sext_ln700_1299, %add_ln700_1220

]]></Node>
<StgValue><ssdm name="tmpout_24_V"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:532  %c1_weight_V_75_load = load i6* %c1_weight_V_75_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_75_load"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:533  %sext_ln1352_37 = sext i6 %c1_weight_V_75_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_37"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:534  %mul_ln1352_1092 = mul i15 %sext_ln215_1104, %sext_ln1352_37

]]></Node>
<StgValue><ssdm name="mul_ln1352_1092"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="17" op_0_bw="15">
<![CDATA[
hls_label_18:535  %sext_ln215_1189 = sext i15 %mul_ln1352_1092 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1189"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:537  %c1_weight_V_76_load = load i8* %c1_weight_V_76_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_76_load"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:538  %sext_ln215_1090 = sext i8 %c1_weight_V_76_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1090"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:539  %mul_ln1352_1093 = mul i17 %sext_ln215_1027, %sext_ln215_1090

]]></Node>
<StgValue><ssdm name="mul_ln1352_1093"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:540  %sext_ln700_1300 = sext i17 %mul_ln1352_1093 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1300"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:542  %c1_weight_V_77_load = load i8* %c1_weight_V_77_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_77_load"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:543  %sext_ln215_1091 = sext i8 %c1_weight_V_77_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1091"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:544  %mul_ln1352_1094 = mul i17 %sext_ln215_1030, %sext_ln215_1091

]]></Node>
<StgValue><ssdm name="mul_ln1352_1094"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:545  %add_ln700_1223 = add i24 %tmpout_25_V_1, %sext_ln700_1300

]]></Node>
<StgValue><ssdm name="add_ln700_1223"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:546  %add_ln700_1224 = add i17 %mul_ln1352_1094, %sext_ln215_1189

]]></Node>
<StgValue><ssdm name="add_ln700_1224"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:547  %sext_ln700_1301 = sext i17 %add_ln700_1224 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1301"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:548  %tmpout_25_V = add i24 %sext_ln700_1301, %add_ln700_1223

]]></Node>
<StgValue><ssdm name="tmpout_25_V"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:550  %c1_weight_V_78_load = load i8* %c1_weight_V_78_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_78_load"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:551  %sext_ln215_1092 = sext i8 %c1_weight_V_78_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1092"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:552  %mul_ln1352_1095 = mul i17 %sext_ln215_1024, %sext_ln215_1092

]]></Node>
<StgValue><ssdm name="mul_ln1352_1095"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:553  %sext_ln700_1302 = sext i17 %mul_ln1352_1095 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1302"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:555  %c1_weight_V_79_load = load i8* %c1_weight_V_79_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_79_load"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:556  %sext_ln215_1093 = sext i8 %c1_weight_V_79_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1093"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:557  %mul_ln1352_1096 = mul i17 %sext_ln215_1027, %sext_ln215_1093

]]></Node>
<StgValue><ssdm name="mul_ln1352_1096"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:559  %c1_weight_V_80_load = load i8* %c1_weight_V_80_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_80_load"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:560  %sext_ln215_1094 = sext i8 %c1_weight_V_80_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1094"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:561  %mul_ln1352_1097 = mul i17 %sext_ln215_1030, %sext_ln215_1094

]]></Node>
<StgValue><ssdm name="mul_ln1352_1097"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:562  %add_ln700_1226 = add i24 %tmpout_26_V_1, %sext_ln700_1302

]]></Node>
<StgValue><ssdm name="add_ln700_1226"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:563  %add_ln700_1227 = add i17 %mul_ln1352_1096, %mul_ln1352_1097

]]></Node>
<StgValue><ssdm name="add_ln700_1227"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:564  %sext_ln700_1303 = sext i17 %add_ln700_1227 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1303"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:565  %tmpout_26_V = add i24 %sext_ln700_1303, %add_ln700_1226

]]></Node>
<StgValue><ssdm name="tmpout_26_V"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:567  %c1_weight_V_81_load = load i8* %c1_weight_V_81_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_81_load"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:568  %sext_ln215_1095 = sext i8 %c1_weight_V_81_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1095"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:569  %mul_ln1352_1098 = mul i17 %sext_ln215_1024, %sext_ln215_1095

]]></Node>
<StgValue><ssdm name="mul_ln1352_1098"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:570  %sext_ln700_1304 = sext i17 %mul_ln1352_1098 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1304"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:572  %c1_weight_V_82_load = load i8* %c1_weight_V_82_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_82_load"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:573  %sext_ln215_1096 = sext i8 %c1_weight_V_82_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1096"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:574  %mul_ln1352_1099 = mul i17 %sext_ln215_1027, %sext_ln215_1096

]]></Node>
<StgValue><ssdm name="mul_ln1352_1099"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:576  %c1_weight_V_83_load = load i8* %c1_weight_V_83_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_83_load"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:577  %sext_ln215_1097 = sext i8 %c1_weight_V_83_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1097"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:578  %mul_ln1352_1100 = mul i17 %sext_ln215_1030, %sext_ln215_1097

]]></Node>
<StgValue><ssdm name="mul_ln1352_1100"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:579  %add_ln700_1229 = add i24 %tmpout_27_V_1, %sext_ln700_1304

]]></Node>
<StgValue><ssdm name="add_ln700_1229"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:580  %add_ln700_1230 = add i17 %mul_ln1352_1099, %mul_ln1352_1100

]]></Node>
<StgValue><ssdm name="add_ln700_1230"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:581  %sext_ln700_1305 = sext i17 %add_ln700_1230 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1305"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:582  %tmpout_27_V = add i24 %sext_ln700_1305, %add_ln700_1229

]]></Node>
<StgValue><ssdm name="tmpout_27_V"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:584  %c1_weight_V_84_load = load i8* %c1_weight_V_84_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_84_load"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:585  %sext_ln215_1098 = sext i8 %c1_weight_V_84_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1098"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:586  %mul_ln1352_1101 = mul i17 %sext_ln215_1024, %sext_ln215_1098

]]></Node>
<StgValue><ssdm name="mul_ln1352_1101"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:587  %sext_ln700_1306 = sext i17 %mul_ln1352_1101 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1306"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:589  %c1_weight_V_85_load = load i8* %c1_weight_V_85_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_85_load"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:590  %sext_ln215_1099 = sext i8 %c1_weight_V_85_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1099"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:591  %mul_ln1352_1102 = mul i17 %sext_ln215_1027, %sext_ln215_1099

]]></Node>
<StgValue><ssdm name="mul_ln1352_1102"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:593  %c1_weight_V_86_load = load i8* %c1_weight_V_86_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_86_load"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:594  %sext_ln215_1100 = sext i8 %c1_weight_V_86_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1100"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:595  %mul_ln1352_1103 = mul i17 %sext_ln215_1030, %sext_ln215_1100

]]></Node>
<StgValue><ssdm name="mul_ln1352_1103"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:596  %add_ln700_1232 = add i24 %tmpout_28_V_1, %sext_ln700_1306

]]></Node>
<StgValue><ssdm name="add_ln700_1232"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:597  %add_ln700_1233 = add i17 %mul_ln1352_1102, %mul_ln1352_1103

]]></Node>
<StgValue><ssdm name="add_ln700_1233"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:598  %sext_ln700_1307 = sext i17 %add_ln700_1233 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1307"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:599  %tmpout_28_V = add i24 %sext_ln700_1307, %add_ln700_1232

]]></Node>
<StgValue><ssdm name="tmpout_28_V"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:601  %c1_weight_V_87_load = load i7* %c1_weight_V_87_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_87_load"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:602  %sext_ln1352_13 = sext i7 %c1_weight_V_87_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_13"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:603  %mul_ln1352_1104 = mul i16 %sext_ln215, %sext_ln1352_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_1104"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:604  %sext_ln215_1190 = sext i16 %mul_ln1352_1104 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1190"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:606  %c1_weight_V_88_load = load i8* %c1_weight_V_88_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_88_load"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:607  %sext_ln215_1101 = sext i8 %c1_weight_V_88_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1101"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:608  %mul_ln1352_1105 = mul i17 %sext_ln215_1027, %sext_ln215_1101

]]></Node>
<StgValue><ssdm name="mul_ln1352_1105"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:609  %sext_ln700_1308 = sext i17 %mul_ln1352_1105 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1308"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:611  %c1_weight_V_89_load = load i8* %c1_weight_V_89_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_89_load"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:612  %sext_ln215_1102 = sext i8 %c1_weight_V_89_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1102"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:613  %mul_ln1352_1106 = mul i17 %sext_ln215_1030, %sext_ln215_1102

]]></Node>
<StgValue><ssdm name="mul_ln1352_1106"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:614  %add_ln700_1235 = add i24 %tmpout_29_V_1, %sext_ln700_1308

]]></Node>
<StgValue><ssdm name="add_ln700_1235"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:615  %add_ln700_1236 = add i17 %mul_ln1352_1106, %sext_ln215_1190

]]></Node>
<StgValue><ssdm name="add_ln700_1236"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:616  %sext_ln700_1309 = sext i17 %add_ln700_1236 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1309"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:617  %tmpout_29_V = add i24 %sext_ln700_1309, %add_ln700_1235

]]></Node>
<StgValue><ssdm name="tmpout_29_V"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:619  %c1_weight_V_90_load = load i8* %c1_weight_V_90_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_90_load"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:620  %sext_ln215_1103 = sext i8 %c1_weight_V_90_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1103"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:621  %mul_ln1352_1107 = mul i17 %sext_ln215_1024, %sext_ln215_1103

]]></Node>
<StgValue><ssdm name="mul_ln1352_1107"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:622  %sext_ln700_1310 = sext i17 %mul_ln1352_1107 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1310"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:624  %c1_weight_V_91_load = load i8* %c1_weight_V_91_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_91_load"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="8">
<![CDATA[
hls_label_18:625  %sext_ln1352_38 = sext i8 %c1_weight_V_91_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_38"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:626  %mul_ln215 = mul i16 %sext_ln215_1026, %sext_ln1352_38

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:628  %c1_weight_V_92_load = load i6* %c1_weight_V_92_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_92_load"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:629  %sext_ln1352_39 = sext i6 %c1_weight_V_92_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_39"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:630  %mul_ln1352_1108 = mul i15 %sext_ln215_1185, %sext_ln1352_39

]]></Node>
<StgValue><ssdm name="mul_ln1352_1108"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="15">
<![CDATA[
hls_label_18:631  %sext_ln1352_40 = sext i15 %mul_ln1352_1108 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_40"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:632  %add_ln700_1238 = add i24 %tmpout_30_V_1, %sext_ln700_1310

]]></Node>
<StgValue><ssdm name="add_ln700_1238"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:633  %add_ln700_1239 = add i16 %mul_ln215, %sext_ln1352_40

]]></Node>
<StgValue><ssdm name="add_ln700_1239"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="24" op_0_bw="16">
<![CDATA[
hls_label_18:634  %sext_ln700_1311 = sext i16 %add_ln700_1239 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1311"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:635  %tmpout_30_V = add i24 %sext_ln700_1311, %add_ln700_1238

]]></Node>
<StgValue><ssdm name="tmpout_30_V"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:637  %c1_weight_V_93_load = load i8* %c1_weight_V_93_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_93_load"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:638  %sext_ln215_1105 = sext i8 %c1_weight_V_93_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1105"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:639  %mul_ln1352_1109 = mul i17 %sext_ln215_1024, %sext_ln215_1105

]]></Node>
<StgValue><ssdm name="mul_ln1352_1109"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:640  %sext_ln700_1312 = sext i17 %mul_ln1352_1109 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1312"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:642  %c1_weight_V_94_load = load i8* %c1_weight_V_94_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_94_load"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:643  %sext_ln215_1106 = sext i8 %c1_weight_V_94_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1106"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:644  %mul_ln1352_1110 = mul i17 %sext_ln215_1027, %sext_ln215_1106

]]></Node>
<StgValue><ssdm name="mul_ln1352_1110"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:646  %c1_weight_V_95_load = load i7* %c1_weight_V_95_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_95_load"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:647  %sext_ln1352_15 = sext i7 %c1_weight_V_95_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_15"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:648  %mul_ln1352_1111 = mul i16 %sext_ln215_1029, %sext_ln1352_15

]]></Node>
<StgValue><ssdm name="mul_ln1352_1111"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:649  %sext_ln700_1313 = sext i16 %mul_ln1352_1111 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1313"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:650  %add_ln700_1241 = add i24 %tmpout_31_V_1, %sext_ln700_1312

]]></Node>
<StgValue><ssdm name="add_ln700_1241"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:651  %add_ln700_1242 = add i17 %mul_ln1352_1110, %sext_ln700_1313

]]></Node>
<StgValue><ssdm name="add_ln700_1242"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:652  %sext_ln700_1314 = sext i17 %add_ln700_1242 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1314"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:653  %tmpout_31_V = add i24 %sext_ln700_1314, %add_ln700_1241

]]></Node>
<StgValue><ssdm name="tmpout_31_V"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:655  %c1_weight_V_96_load = load i6* %c1_weight_V_96_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_96_load"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:656  %sext_ln1352_41 = sext i6 %c1_weight_V_96_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_41"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:657  %mul_ln1352_1112 = mul i15 %sext_ln215_1104, %sext_ln1352_41

]]></Node>
<StgValue><ssdm name="mul_ln1352_1112"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="17" op_0_bw="15">
<![CDATA[
hls_label_18:658  %sext_ln215_1191 = sext i15 %mul_ln1352_1112 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1191"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:660  %c1_weight_V_97_load = load i8* %c1_weight_V_97_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_97_load"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:661  %sext_ln215_1107 = sext i8 %c1_weight_V_97_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1107"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:662  %mul_ln1352_1113 = mul i17 %sext_ln215_1027, %sext_ln215_1107

]]></Node>
<StgValue><ssdm name="mul_ln1352_1113"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:663  %sext_ln700_1315 = sext i17 %mul_ln1352_1113 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1315"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:665  %c1_weight_V_98_load = load i8* %c1_weight_V_98_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_98_load"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:666  %sext_ln215_1108 = sext i8 %c1_weight_V_98_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1108"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:667  %mul_ln1352_1114 = mul i17 %sext_ln215_1030, %sext_ln215_1108

]]></Node>
<StgValue><ssdm name="mul_ln1352_1114"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:668  %add_ln700_1244 = add i24 %tmpout_32_V_1, %sext_ln700_1315

]]></Node>
<StgValue><ssdm name="add_ln700_1244"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:669  %add_ln700_1245 = add i17 %mul_ln1352_1114, %sext_ln215_1191

]]></Node>
<StgValue><ssdm name="add_ln700_1245"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:670  %sext_ln700_1316 = sext i17 %add_ln700_1245 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1316"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:671  %tmpout_32_V = add i24 %sext_ln700_1316, %add_ln700_1244

]]></Node>
<StgValue><ssdm name="tmpout_32_V"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:673  %c1_weight_V_99_load = load i8* %c1_weight_V_99_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_99_load"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:674  %sext_ln215_1109 = sext i8 %c1_weight_V_99_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1109"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:675  %mul_ln1352_1115 = mul i17 %sext_ln215_1024, %sext_ln215_1109

]]></Node>
<StgValue><ssdm name="mul_ln1352_1115"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:676  %sext_ln700_1317 = sext i17 %mul_ln1352_1115 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1317"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:678  %c1_weight_V_100_load = load i8* %c1_weight_V_100_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_100_load"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:679  %sext_ln215_1110 = sext i8 %c1_weight_V_100_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1110"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:680  %mul_ln1352_1116 = mul i17 %sext_ln215_1027, %sext_ln215_1110

]]></Node>
<StgValue><ssdm name="mul_ln1352_1116"/></StgValue>
</operation>

<operation id="1066" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:682  %c1_weight_V_101_load = load i8* %c1_weight_V_101_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_101_load"/></StgValue>
</operation>

<operation id="1067" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:683  %sext_ln215_1111 = sext i8 %c1_weight_V_101_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1111"/></StgValue>
</operation>

<operation id="1068" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:684  %mul_ln1352_1117 = mul i17 %sext_ln215_1030, %sext_ln215_1111

]]></Node>
<StgValue><ssdm name="mul_ln1352_1117"/></StgValue>
</operation>

<operation id="1069" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:685  %add_ln700_1247 = add i24 %tmpout_33_V_1, %sext_ln700_1317

]]></Node>
<StgValue><ssdm name="add_ln700_1247"/></StgValue>
</operation>

<operation id="1070" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:686  %add_ln700_1248 = add i17 %mul_ln1352_1116, %mul_ln1352_1117

]]></Node>
<StgValue><ssdm name="add_ln700_1248"/></StgValue>
</operation>

<operation id="1071" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:687  %sext_ln700_1318 = sext i17 %add_ln700_1248 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1318"/></StgValue>
</operation>

<operation id="1072" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:688  %tmpout_33_V = add i24 %sext_ln700_1318, %add_ln700_1247

]]></Node>
<StgValue><ssdm name="tmpout_33_V"/></StgValue>
</operation>

<operation id="1073" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:690  %c1_weight_V_102_load = load i8* %c1_weight_V_102_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_102_load"/></StgValue>
</operation>

<operation id="1074" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:691  %sext_ln215_1112 = sext i8 %c1_weight_V_102_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1112"/></StgValue>
</operation>

<operation id="1075" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:692  %mul_ln1352_1118 = mul i17 %sext_ln215_1024, %sext_ln215_1112

]]></Node>
<StgValue><ssdm name="mul_ln1352_1118"/></StgValue>
</operation>

<operation id="1076" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:693  %sext_ln700_1319 = sext i17 %mul_ln1352_1118 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1319"/></StgValue>
</operation>

<operation id="1077" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:695  %c1_weight_V_103_load = load i7* %c1_weight_V_103_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_103_load"/></StgValue>
</operation>

<operation id="1078" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:696  %sext_ln1352_17 = sext i7 %c1_weight_V_103_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_17"/></StgValue>
</operation>

<operation id="1079" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:697  %mul_ln1352_1119 = mul i16 %sext_ln215_1026, %sext_ln1352_17

]]></Node>
<StgValue><ssdm name="mul_ln1352_1119"/></StgValue>
</operation>

<operation id="1080" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:698  %sext_ln215_1192 = sext i16 %mul_ln1352_1119 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1192"/></StgValue>
</operation>

<operation id="1081" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:700  %c1_weight_V_104_load = load i8* %c1_weight_V_104_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_104_load"/></StgValue>
</operation>

<operation id="1082" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:701  %sext_ln215_1113 = sext i8 %c1_weight_V_104_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1113"/></StgValue>
</operation>

<operation id="1083" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:702  %mul_ln1352_1120 = mul i17 %sext_ln215_1030, %sext_ln215_1113

]]></Node>
<StgValue><ssdm name="mul_ln1352_1120"/></StgValue>
</operation>

<operation id="1084" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:703  %add_ln700_1250 = add i24 %tmpout_34_V_1, %sext_ln700_1319

]]></Node>
<StgValue><ssdm name="add_ln700_1250"/></StgValue>
</operation>

<operation id="1085" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:704  %add_ln700_1251 = add i17 %mul_ln1352_1120, %sext_ln215_1192

]]></Node>
<StgValue><ssdm name="add_ln700_1251"/></StgValue>
</operation>

<operation id="1086" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:705  %sext_ln700_1320 = sext i17 %add_ln700_1251 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1320"/></StgValue>
</operation>

<operation id="1087" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:706  %tmpout_34_V = add i24 %sext_ln700_1320, %add_ln700_1250

]]></Node>
<StgValue><ssdm name="tmpout_34_V"/></StgValue>
</operation>

<operation id="1088" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:708  %c1_weight_V_105_load = load i8* %c1_weight_V_105_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_105_load"/></StgValue>
</operation>

<operation id="1089" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:709  %sext_ln215_1114 = sext i8 %c1_weight_V_105_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1114"/></StgValue>
</operation>

<operation id="1090" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:710  %mul_ln1352_1121 = mul i17 %sext_ln215_1024, %sext_ln215_1114

]]></Node>
<StgValue><ssdm name="mul_ln1352_1121"/></StgValue>
</operation>

<operation id="1091" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:711  %sext_ln700_1321 = sext i17 %mul_ln1352_1121 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1321"/></StgValue>
</operation>

<operation id="1092" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:713  %c1_weight_V_106_load = load i8* %c1_weight_V_106_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_106_load"/></StgValue>
</operation>

<operation id="1093" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:714  %sext_ln215_1115 = sext i8 %c1_weight_V_106_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1115"/></StgValue>
</operation>

<operation id="1094" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:715  %mul_ln1352_1122 = mul i17 %sext_ln215_1027, %sext_ln215_1115

]]></Node>
<StgValue><ssdm name="mul_ln1352_1122"/></StgValue>
</operation>

<operation id="1095" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:717  %c1_weight_V_107_load = load i6* %c1_weight_V_107_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_107_load"/></StgValue>
</operation>

<operation id="1096" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:718  %sext_ln1352_42 = sext i6 %c1_weight_V_107_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_42"/></StgValue>
</operation>

<operation id="1097" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:719  %mul_ln1352_1123 = mul i15 %sext_ln215_1185, %sext_ln1352_42

]]></Node>
<StgValue><ssdm name="mul_ln1352_1123"/></StgValue>
</operation>

<operation id="1098" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="17" op_0_bw="15">
<![CDATA[
hls_label_18:720  %sext_ln700_1322 = sext i15 %mul_ln1352_1123 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1322"/></StgValue>
</operation>

<operation id="1099" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:721  %add_ln700_1253 = add i24 %tmpout_35_V_1, %sext_ln700_1321

]]></Node>
<StgValue><ssdm name="add_ln700_1253"/></StgValue>
</operation>

<operation id="1100" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:722  %add_ln700_1254 = add i17 %mul_ln1352_1122, %sext_ln700_1322

]]></Node>
<StgValue><ssdm name="add_ln700_1254"/></StgValue>
</operation>

<operation id="1101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:723  %sext_ln700_1323 = sext i17 %add_ln700_1254 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1323"/></StgValue>
</operation>

<operation id="1102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:724  %tmpout_35_V = add i24 %sext_ln700_1323, %add_ln700_1253

]]></Node>
<StgValue><ssdm name="tmpout_35_V"/></StgValue>
</operation>

<operation id="1103" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:726  %c1_weight_V_108_load = load i8* %c1_weight_V_108_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_108_load"/></StgValue>
</operation>

<operation id="1104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:727  %sext_ln215_1116 = sext i8 %c1_weight_V_108_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1116"/></StgValue>
</operation>

<operation id="1105" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:728  %mul_ln1352_1124 = mul i17 %sext_ln215_1024, %sext_ln215_1116

]]></Node>
<StgValue><ssdm name="mul_ln1352_1124"/></StgValue>
</operation>

<operation id="1106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:729  %sext_ln700_1324 = sext i17 %mul_ln1352_1124 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1324"/></StgValue>
</operation>

<operation id="1107" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:731  %c1_weight_V_109_load = load i8* %c1_weight_V_109_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_109_load"/></StgValue>
</operation>

<operation id="1108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:732  %sext_ln215_1117 = sext i8 %c1_weight_V_109_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1117"/></StgValue>
</operation>

<operation id="1109" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:733  %mul_ln1352_1125 = mul i17 %sext_ln215_1027, %sext_ln215_1117

]]></Node>
<StgValue><ssdm name="mul_ln1352_1125"/></StgValue>
</operation>

<operation id="1110" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:735  %c1_weight_V_110_load = load i8* %c1_weight_V_110_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_110_load"/></StgValue>
</operation>

<operation id="1111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:736  %sext_ln215_1118 = sext i8 %c1_weight_V_110_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1118"/></StgValue>
</operation>

<operation id="1112" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:737  %mul_ln1352_1126 = mul i17 %sext_ln215_1030, %sext_ln215_1118

]]></Node>
<StgValue><ssdm name="mul_ln1352_1126"/></StgValue>
</operation>

<operation id="1113" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:738  %add_ln700_1256 = add i24 %tmpout_36_V_1, %sext_ln700_1324

]]></Node>
<StgValue><ssdm name="add_ln700_1256"/></StgValue>
</operation>

<operation id="1114" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:739  %add_ln700_1257 = add i17 %mul_ln1352_1125, %mul_ln1352_1126

]]></Node>
<StgValue><ssdm name="add_ln700_1257"/></StgValue>
</operation>

<operation id="1115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:740  %sext_ln700_1325 = sext i17 %add_ln700_1257 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1325"/></StgValue>
</operation>

<operation id="1116" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:741  %tmpout_36_V = add i24 %sext_ln700_1325, %add_ln700_1256

]]></Node>
<StgValue><ssdm name="tmpout_36_V"/></StgValue>
</operation>

<operation id="1117" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:743  %c1_weight_V_111_load = load i8* %c1_weight_V_111_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_111_load"/></StgValue>
</operation>

<operation id="1118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:744  %sext_ln215_1119 = sext i8 %c1_weight_V_111_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1119"/></StgValue>
</operation>

<operation id="1119" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:745  %mul_ln1352_1127 = mul i17 %sext_ln215_1024, %sext_ln215_1119

]]></Node>
<StgValue><ssdm name="mul_ln1352_1127"/></StgValue>
</operation>

<operation id="1120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:746  %sext_ln700_1326 = sext i17 %mul_ln1352_1127 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1326"/></StgValue>
</operation>

<operation id="1121" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:748  %c1_weight_V_112_load = load i8* %c1_weight_V_112_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_112_load"/></StgValue>
</operation>

<operation id="1122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:749  %sext_ln215_1120 = sext i8 %c1_weight_V_112_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1120"/></StgValue>
</operation>

<operation id="1123" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:750  %mul_ln1352_1128 = mul i17 %sext_ln215_1027, %sext_ln215_1120

]]></Node>
<StgValue><ssdm name="mul_ln1352_1128"/></StgValue>
</operation>

<operation id="1124" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:752  %c1_weight_V_113_load = load i7* %c1_weight_V_113_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_113_load"/></StgValue>
</operation>

<operation id="1125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:753  %sext_ln1352_19 = sext i7 %c1_weight_V_113_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_19"/></StgValue>
</operation>

<operation id="1126" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:754  %mul_ln1352_1129 = mul i16 %sext_ln215_1029, %sext_ln1352_19

]]></Node>
<StgValue><ssdm name="mul_ln1352_1129"/></StgValue>
</operation>

<operation id="1127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:755  %sext_ln700_1327 = sext i16 %mul_ln1352_1129 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1327"/></StgValue>
</operation>

<operation id="1128" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:756  %add_ln700_1259 = add i24 %tmpout_37_V_1, %sext_ln700_1326

]]></Node>
<StgValue><ssdm name="add_ln700_1259"/></StgValue>
</operation>

<operation id="1129" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:757  %add_ln700_1260 = add i17 %mul_ln1352_1128, %sext_ln700_1327

]]></Node>
<StgValue><ssdm name="add_ln700_1260"/></StgValue>
</operation>

<operation id="1130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:758  %sext_ln700_1328 = sext i17 %add_ln700_1260 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1328"/></StgValue>
</operation>

<operation id="1131" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:759  %tmpout_37_V = add i24 %sext_ln700_1328, %add_ln700_1259

]]></Node>
<StgValue><ssdm name="tmpout_37_V"/></StgValue>
</operation>

<operation id="1132" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:761  %c1_weight_V_114_load = load i8* %c1_weight_V_114_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_114_load"/></StgValue>
</operation>

<operation id="1133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:762  %sext_ln215_1121 = sext i8 %c1_weight_V_114_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1121"/></StgValue>
</operation>

<operation id="1134" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:763  %mul_ln1352_1130 = mul i17 %sext_ln215_1024, %sext_ln215_1121

]]></Node>
<StgValue><ssdm name="mul_ln1352_1130"/></StgValue>
</operation>

<operation id="1135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:764  %sext_ln700_1329 = sext i17 %mul_ln1352_1130 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1329"/></StgValue>
</operation>

<operation id="1136" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:766  %c1_weight_V_115_load = load i8* %c1_weight_V_115_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_115_load"/></StgValue>
</operation>

<operation id="1137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:767  %sext_ln215_1122 = sext i8 %c1_weight_V_115_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1122"/></StgValue>
</operation>

<operation id="1138" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:768  %mul_ln1352_1131 = mul i17 %sext_ln215_1027, %sext_ln215_1122

]]></Node>
<StgValue><ssdm name="mul_ln1352_1131"/></StgValue>
</operation>

<operation id="1139" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:770  %c1_weight_V_116_load = load i8* %c1_weight_V_116_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_116_load"/></StgValue>
</operation>

<operation id="1140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:771  %sext_ln215_1123 = sext i8 %c1_weight_V_116_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1123"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:772  %mul_ln1352_1132 = mul i17 %sext_ln215_1030, %sext_ln215_1123

]]></Node>
<StgValue><ssdm name="mul_ln1352_1132"/></StgValue>
</operation>

<operation id="1142" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:773  %add_ln700_1262 = add i24 %tmpout_38_V_1, %sext_ln700_1329

]]></Node>
<StgValue><ssdm name="add_ln700_1262"/></StgValue>
</operation>

<operation id="1143" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:774  %add_ln700_1263 = add i17 %mul_ln1352_1131, %mul_ln1352_1132

]]></Node>
<StgValue><ssdm name="add_ln700_1263"/></StgValue>
</operation>

<operation id="1144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:775  %sext_ln700_1330 = sext i17 %add_ln700_1263 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1330"/></StgValue>
</operation>

<operation id="1145" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:776  %tmpout_38_V = add i24 %sext_ln700_1330, %add_ln700_1262

]]></Node>
<StgValue><ssdm name="tmpout_38_V"/></StgValue>
</operation>

<operation id="1146" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:778  %c1_weight_V_117_load = load i8* %c1_weight_V_117_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_117_load"/></StgValue>
</operation>

<operation id="1147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:779  %sext_ln215_1124 = sext i8 %c1_weight_V_117_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1124"/></StgValue>
</operation>

<operation id="1148" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:780  %mul_ln1352_1133 = mul i17 %sext_ln215_1024, %sext_ln215_1124

]]></Node>
<StgValue><ssdm name="mul_ln1352_1133"/></StgValue>
</operation>

<operation id="1149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:781  %sext_ln700_1331 = sext i17 %mul_ln1352_1133 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1331"/></StgValue>
</operation>

<operation id="1150" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:783  %c1_weight_V_118_load = load i8* %c1_weight_V_118_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_118_load"/></StgValue>
</operation>

<operation id="1151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:784  %sext_ln215_1125 = sext i8 %c1_weight_V_118_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1125"/></StgValue>
</operation>

<operation id="1152" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:785  %mul_ln1352_1134 = mul i17 %sext_ln215_1027, %sext_ln215_1125

]]></Node>
<StgValue><ssdm name="mul_ln1352_1134"/></StgValue>
</operation>

<operation id="1153" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:787  %c1_weight_V_119_load = load i8* %c1_weight_V_119_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_119_load"/></StgValue>
</operation>

<operation id="1154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:788  %sext_ln215_1126 = sext i8 %c1_weight_V_119_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1126"/></StgValue>
</operation>

<operation id="1155" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:789  %mul_ln1352_1135 = mul i17 %sext_ln215_1030, %sext_ln215_1126

]]></Node>
<StgValue><ssdm name="mul_ln1352_1135"/></StgValue>
</operation>

<operation id="1156" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:790  %add_ln700_1265 = add i24 %tmpout_39_V_1, %sext_ln700_1331

]]></Node>
<StgValue><ssdm name="add_ln700_1265"/></StgValue>
</operation>

<operation id="1157" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:791  %add_ln700_1266 = add i17 %mul_ln1352_1134, %mul_ln1352_1135

]]></Node>
<StgValue><ssdm name="add_ln700_1266"/></StgValue>
</operation>

<operation id="1158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:792  %sext_ln700_1332 = sext i17 %add_ln700_1266 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1332"/></StgValue>
</operation>

<operation id="1159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:793  %tmpout_39_V = add i24 %sext_ln700_1332, %add_ln700_1265

]]></Node>
<StgValue><ssdm name="tmpout_39_V"/></StgValue>
</operation>

<operation id="1160" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:795  %c1_weight_V_120_load = load i8* %c1_weight_V_120_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_120_load"/></StgValue>
</operation>

<operation id="1161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:796  %sext_ln215_1127 = sext i8 %c1_weight_V_120_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1127"/></StgValue>
</operation>

<operation id="1162" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:797  %mul_ln1352_1136 = mul i17 %sext_ln215_1024, %sext_ln215_1127

]]></Node>
<StgValue><ssdm name="mul_ln1352_1136"/></StgValue>
</operation>

<operation id="1163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:798  %sext_ln700_1333 = sext i17 %mul_ln1352_1136 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1333"/></StgValue>
</operation>

<operation id="1164" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:800  %c1_weight_V_121_load = load i7* %c1_weight_V_121_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_121_load"/></StgValue>
</operation>

<operation id="1165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:801  %sext_ln1352_20 = sext i7 %c1_weight_V_121_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_20"/></StgValue>
</operation>

<operation id="1166" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:802  %mul_ln1352_1137 = mul i16 %sext_ln215_1026, %sext_ln1352_20

]]></Node>
<StgValue><ssdm name="mul_ln1352_1137"/></StgValue>
</operation>

<operation id="1167" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:804  %c1_weight_V_122_load = load i7* %c1_weight_V_122_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_122_load"/></StgValue>
</operation>

<operation id="1168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:805  %sext_ln1352_21 = sext i7 %c1_weight_V_122_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_21"/></StgValue>
</operation>

<operation id="1169" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:806  %mul_ln1352_1138 = mul i16 %sext_ln215_1029, %sext_ln1352_21

]]></Node>
<StgValue><ssdm name="mul_ln1352_1138"/></StgValue>
</operation>

<operation id="1170" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:807  %add_ln700_1268 = add i24 %tmpout_40_V_1, %sext_ln700_1333

]]></Node>
<StgValue><ssdm name="add_ln700_1268"/></StgValue>
</operation>

<operation id="1171" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:808  %add_ln700_1269 = add i16 %mul_ln1352_1137, %mul_ln1352_1138

]]></Node>
<StgValue><ssdm name="add_ln700_1269"/></StgValue>
</operation>

<operation id="1172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="24" op_0_bw="16">
<![CDATA[
hls_label_18:809  %sext_ln700_1334 = sext i16 %add_ln700_1269 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1334"/></StgValue>
</operation>

<operation id="1173" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:810  %tmpout_40_V = add i24 %sext_ln700_1334, %add_ln700_1268

]]></Node>
<StgValue><ssdm name="tmpout_40_V"/></StgValue>
</operation>

<operation id="1174" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:812  %c1_weight_V_123_load = load i8* %c1_weight_V_123_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_123_load"/></StgValue>
</operation>

<operation id="1175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:813  %sext_ln215_1128 = sext i8 %c1_weight_V_123_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1128"/></StgValue>
</operation>

<operation id="1176" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:814  %mul_ln1352_1139 = mul i17 %sext_ln215_1024, %sext_ln215_1128

]]></Node>
<StgValue><ssdm name="mul_ln1352_1139"/></StgValue>
</operation>

<operation id="1177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:815  %sext_ln700_1335 = sext i17 %mul_ln1352_1139 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1335"/></StgValue>
</operation>

<operation id="1178" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:817  %c1_weight_V_124_load = load i6* %c1_weight_V_124_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_124_load"/></StgValue>
</operation>

<operation id="1179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:818  %sext_ln1352_43 = sext i6 %c1_weight_V_124_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_43"/></StgValue>
</operation>

<operation id="1180" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:819  %mul_ln1352_1140 = mul i15 %sext_ln215_1184, %sext_ln1352_43

]]></Node>
<StgValue><ssdm name="mul_ln1352_1140"/></StgValue>
</operation>

<operation id="1181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="17" op_0_bw="15">
<![CDATA[
hls_label_18:820  %sext_ln215_1193 = sext i15 %mul_ln1352_1140 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1193"/></StgValue>
</operation>

<operation id="1182" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:822  %c1_weight_V_125_load = load i8* %c1_weight_V_125_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_125_load"/></StgValue>
</operation>

<operation id="1183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:823  %sext_ln215_1129 = sext i8 %c1_weight_V_125_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1129"/></StgValue>
</operation>

<operation id="1184" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:824  %mul_ln1352_1141 = mul i17 %sext_ln215_1030, %sext_ln215_1129

]]></Node>
<StgValue><ssdm name="mul_ln1352_1141"/></StgValue>
</operation>

<operation id="1185" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:825  %add_ln700_1271 = add i24 %tmpout_41_V_1, %sext_ln700_1335

]]></Node>
<StgValue><ssdm name="add_ln700_1271"/></StgValue>
</operation>

<operation id="1186" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:826  %add_ln700_1272 = add i17 %mul_ln1352_1141, %sext_ln215_1193

]]></Node>
<StgValue><ssdm name="add_ln700_1272"/></StgValue>
</operation>

<operation id="1187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:827  %sext_ln700_1336 = sext i17 %add_ln700_1272 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1336"/></StgValue>
</operation>

<operation id="1188" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:828  %tmpout_41_V = add i24 %sext_ln700_1336, %add_ln700_1271

]]></Node>
<StgValue><ssdm name="tmpout_41_V"/></StgValue>
</operation>

<operation id="1189" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:830  %c1_weight_V_126_load = load i8* %c1_weight_V_126_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_126_load"/></StgValue>
</operation>

<operation id="1190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:831  %sext_ln215_1130 = sext i8 %c1_weight_V_126_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1130"/></StgValue>
</operation>

<operation id="1191" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:832  %mul_ln1352_1142 = mul i17 %sext_ln215_1024, %sext_ln215_1130

]]></Node>
<StgValue><ssdm name="mul_ln1352_1142"/></StgValue>
</operation>

<operation id="1192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:833  %sext_ln700_1337 = sext i17 %mul_ln1352_1142 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1337"/></StgValue>
</operation>

<operation id="1193" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:835  %c1_weight_V_127_load = load i8* %c1_weight_V_127_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_127_load"/></StgValue>
</operation>

<operation id="1194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:836  %sext_ln215_1131 = sext i8 %c1_weight_V_127_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1131"/></StgValue>
</operation>

<operation id="1195" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:837  %mul_ln1352_1143 = mul i17 %sext_ln215_1027, %sext_ln215_1131

]]></Node>
<StgValue><ssdm name="mul_ln1352_1143"/></StgValue>
</operation>

<operation id="1196" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:839  %c1_weight_V_128_load = load i7* %c1_weight_V_128_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_128_load"/></StgValue>
</operation>

<operation id="1197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:840  %sext_ln1352_23 = sext i7 %c1_weight_V_128_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_23"/></StgValue>
</operation>

<operation id="1198" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:841  %mul_ln1352_1144 = mul i16 %sext_ln215_1029, %sext_ln1352_23

]]></Node>
<StgValue><ssdm name="mul_ln1352_1144"/></StgValue>
</operation>

<operation id="1199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:842  %sext_ln700_1338 = sext i16 %mul_ln1352_1144 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1338"/></StgValue>
</operation>

<operation id="1200" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:843  %add_ln700_1274 = add i24 %tmpout_42_V_1, %sext_ln700_1337

]]></Node>
<StgValue><ssdm name="add_ln700_1274"/></StgValue>
</operation>

<operation id="1201" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:844  %add_ln700_1275 = add i17 %mul_ln1352_1143, %sext_ln700_1338

]]></Node>
<StgValue><ssdm name="add_ln700_1275"/></StgValue>
</operation>

<operation id="1202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:845  %sext_ln700_1339 = sext i17 %add_ln700_1275 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1339"/></StgValue>
</operation>

<operation id="1203" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:846  %tmpout_42_V = add i24 %sext_ln700_1339, %add_ln700_1274

]]></Node>
<StgValue><ssdm name="tmpout_42_V"/></StgValue>
</operation>

<operation id="1204" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:848  %c1_weight_V_129_load = load i8* %c1_weight_V_129_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_129_load"/></StgValue>
</operation>

<operation id="1205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:849  %sext_ln215_1132 = sext i8 %c1_weight_V_129_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1132"/></StgValue>
</operation>

<operation id="1206" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:850  %mul_ln1352_1145 = mul i17 %sext_ln215_1024, %sext_ln215_1132

]]></Node>
<StgValue><ssdm name="mul_ln1352_1145"/></StgValue>
</operation>

<operation id="1207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:851  %sext_ln700_1340 = sext i17 %mul_ln1352_1145 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1340"/></StgValue>
</operation>

<operation id="1208" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="6" op_0_bw="6">
<![CDATA[
hls_label_18:853  %c1_weight_V_130_load = load i6* %c1_weight_V_130_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_130_load"/></StgValue>
</operation>

<operation id="1209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="15" op_0_bw="6">
<![CDATA[
hls_label_18:854  %sext_ln1352_44 = sext i6 %c1_weight_V_130_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln1352_44"/></StgValue>
</operation>

<operation id="1210" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_18:855  %mul_ln1352_1146 = mul i15 %sext_ln215_1184, %sext_ln1352_44

]]></Node>
<StgValue><ssdm name="mul_ln1352_1146"/></StgValue>
</operation>

<operation id="1211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="17" op_0_bw="15">
<![CDATA[
hls_label_18:856  %sext_ln215_1194 = sext i15 %mul_ln1352_1146 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1194"/></StgValue>
</operation>

<operation id="1212" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:858  %c1_weight_V_131_load = load i8* %c1_weight_V_131_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_131_load"/></StgValue>
</operation>

<operation id="1213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:859  %sext_ln215_1133 = sext i8 %c1_weight_V_131_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1133"/></StgValue>
</operation>

<operation id="1214" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:860  %mul_ln1352_1147 = mul i17 %sext_ln215_1030, %sext_ln215_1133

]]></Node>
<StgValue><ssdm name="mul_ln1352_1147"/></StgValue>
</operation>

<operation id="1215" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:861  %add_ln700_1277 = add i24 %tmpout_43_V_1, %sext_ln700_1340

]]></Node>
<StgValue><ssdm name="add_ln700_1277"/></StgValue>
</operation>

<operation id="1216" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:862  %add_ln700_1278 = add i17 %mul_ln1352_1147, %sext_ln215_1194

]]></Node>
<StgValue><ssdm name="add_ln700_1278"/></StgValue>
</operation>

<operation id="1217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:863  %sext_ln700_1341 = sext i17 %add_ln700_1278 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1341"/></StgValue>
</operation>

<operation id="1218" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:864  %tmpout_43_V = add i24 %sext_ln700_1341, %add_ln700_1277

]]></Node>
<StgValue><ssdm name="tmpout_43_V"/></StgValue>
</operation>

<operation id="1219" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:866  %c1_weight_V_132_load = load i8* %c1_weight_V_132_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_132_load"/></StgValue>
</operation>

<operation id="1220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:867  %sext_ln215_1134 = sext i8 %c1_weight_V_132_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1134"/></StgValue>
</operation>

<operation id="1221" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:868  %mul_ln1352_1148 = mul i17 %sext_ln215_1024, %sext_ln215_1134

]]></Node>
<StgValue><ssdm name="mul_ln1352_1148"/></StgValue>
</operation>

<operation id="1222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:869  %sext_ln700_1342 = sext i17 %mul_ln1352_1148 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1342"/></StgValue>
</operation>

<operation id="1223" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:871  %c1_weight_V_133_load = load i8* %c1_weight_V_133_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_133_load"/></StgValue>
</operation>

<operation id="1224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:872  %sext_ln215_1135 = sext i8 %c1_weight_V_133_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1135"/></StgValue>
</operation>

<operation id="1225" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:873  %mul_ln1352_1149 = mul i17 %sext_ln215_1027, %sext_ln215_1135

]]></Node>
<StgValue><ssdm name="mul_ln1352_1149"/></StgValue>
</operation>

<operation id="1226" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:875  %c1_weight_V_134_load = load i8* %c1_weight_V_134_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_134_load"/></StgValue>
</operation>

<operation id="1227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:876  %sext_ln215_1136 = sext i8 %c1_weight_V_134_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1136"/></StgValue>
</operation>

<operation id="1228" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:877  %mul_ln1352_1150 = mul i17 %sext_ln215_1030, %sext_ln215_1136

]]></Node>
<StgValue><ssdm name="mul_ln1352_1150"/></StgValue>
</operation>

<operation id="1229" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:878  %add_ln700_1280 = add i24 %tmpout_44_V_1, %sext_ln700_1342

]]></Node>
<StgValue><ssdm name="add_ln700_1280"/></StgValue>
</operation>

<operation id="1230" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:879  %add_ln700_1281 = add i17 %mul_ln1352_1149, %mul_ln1352_1150

]]></Node>
<StgValue><ssdm name="add_ln700_1281"/></StgValue>
</operation>

<operation id="1231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:880  %sext_ln700_1343 = sext i17 %add_ln700_1281 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1343"/></StgValue>
</operation>

<operation id="1232" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:881  %tmpout_44_V = add i24 %sext_ln700_1343, %add_ln700_1280

]]></Node>
<StgValue><ssdm name="tmpout_44_V"/></StgValue>
</operation>

<operation id="1233" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:883  %c1_weight_V_135_load = load i8* %c1_weight_V_135_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_135_load"/></StgValue>
</operation>

<operation id="1234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:884  %sext_ln215_1137 = sext i8 %c1_weight_V_135_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1137"/></StgValue>
</operation>

<operation id="1235" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:885  %mul_ln1352_1151 = mul i17 %sext_ln215_1024, %sext_ln215_1137

]]></Node>
<StgValue><ssdm name="mul_ln1352_1151"/></StgValue>
</operation>

<operation id="1236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:886  %sext_ln700_1344 = sext i17 %mul_ln1352_1151 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1344"/></StgValue>
</operation>

<operation id="1237" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:888  %c1_weight_V_136_load = load i7* %c1_weight_V_136_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_136_load"/></StgValue>
</operation>

<operation id="1238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:889  %sext_ln1352_25 = sext i7 %c1_weight_V_136_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_25"/></StgValue>
</operation>

<operation id="1239" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:890  %mul_ln1352_1152 = mul i16 %sext_ln215_1026, %sext_ln1352_25

]]></Node>
<StgValue><ssdm name="mul_ln1352_1152"/></StgValue>
</operation>

<operation id="1240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:891  %sext_ln215_1195 = sext i16 %mul_ln1352_1152 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1195"/></StgValue>
</operation>

<operation id="1241" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:893  %c1_weight_V_137_load = load i8* %c1_weight_V_137_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_137_load"/></StgValue>
</operation>

<operation id="1242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:894  %sext_ln215_1138 = sext i8 %c1_weight_V_137_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1138"/></StgValue>
</operation>

<operation id="1243" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:895  %mul_ln1352_1153 = mul i17 %sext_ln215_1030, %sext_ln215_1138

]]></Node>
<StgValue><ssdm name="mul_ln1352_1153"/></StgValue>
</operation>

<operation id="1244" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:896  %add_ln700_1283 = add i24 %tmpout_45_V_1, %sext_ln700_1344

]]></Node>
<StgValue><ssdm name="add_ln700_1283"/></StgValue>
</operation>

<operation id="1245" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:897  %add_ln700_1284 = add i17 %mul_ln1352_1153, %sext_ln215_1195

]]></Node>
<StgValue><ssdm name="add_ln700_1284"/></StgValue>
</operation>

<operation id="1246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:898  %sext_ln700_1345 = sext i17 %add_ln700_1284 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1345"/></StgValue>
</operation>

<operation id="1247" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:899  %tmpout_45_V = add i24 %sext_ln700_1345, %add_ln700_1283

]]></Node>
<StgValue><ssdm name="tmpout_45_V"/></StgValue>
</operation>

<operation id="1248" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:901  %c1_weight_V_138_load = load i8* %c1_weight_V_138_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_138_load"/></StgValue>
</operation>

<operation id="1249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:902  %sext_ln215_1139 = sext i8 %c1_weight_V_138_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1139"/></StgValue>
</operation>

<operation id="1250" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:903  %mul_ln1352_1154 = mul i17 %sext_ln215_1024, %sext_ln215_1139

]]></Node>
<StgValue><ssdm name="mul_ln1352_1154"/></StgValue>
</operation>

<operation id="1251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:904  %sext_ln700_1346 = sext i17 %mul_ln1352_1154 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1346"/></StgValue>
</operation>

<operation id="1252" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:906  %c1_weight_V_139_load = load i8* %c1_weight_V_139_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_139_load"/></StgValue>
</operation>

<operation id="1253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:907  %sext_ln215_1140 = sext i8 %c1_weight_V_139_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1140"/></StgValue>
</operation>

<operation id="1254" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:908  %mul_ln1352_1155 = mul i17 %sext_ln215_1027, %sext_ln215_1140

]]></Node>
<StgValue><ssdm name="mul_ln1352_1155"/></StgValue>
</operation>

<operation id="1255" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:910  %c1_weight_V_140_load = load i8* %c1_weight_V_140_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_140_load"/></StgValue>
</operation>

<operation id="1256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:911  %sext_ln215_1141 = sext i8 %c1_weight_V_140_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1141"/></StgValue>
</operation>

<operation id="1257" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:912  %mul_ln1352_1156 = mul i17 %sext_ln215_1030, %sext_ln215_1141

]]></Node>
<StgValue><ssdm name="mul_ln1352_1156"/></StgValue>
</operation>

<operation id="1258" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:913  %add_ln700_1286 = add i24 %tmpout_46_V_1, %sext_ln700_1346

]]></Node>
<StgValue><ssdm name="add_ln700_1286"/></StgValue>
</operation>

<operation id="1259" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:914  %add_ln700_1287 = add i17 %mul_ln1352_1155, %mul_ln1352_1156

]]></Node>
<StgValue><ssdm name="add_ln700_1287"/></StgValue>
</operation>

<operation id="1260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:915  %sext_ln700_1347 = sext i17 %add_ln700_1287 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1347"/></StgValue>
</operation>

<operation id="1261" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:916  %tmpout_46_V = add i24 %sext_ln700_1347, %add_ln700_1286

]]></Node>
<StgValue><ssdm name="tmpout_46_V"/></StgValue>
</operation>

<operation id="1262" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:918  %c1_weight_V_141_load = load i8* %c1_weight_V_141_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_141_load"/></StgValue>
</operation>

<operation id="1263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:919  %sext_ln215_1142 = sext i8 %c1_weight_V_141_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1142"/></StgValue>
</operation>

<operation id="1264" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:920  %mul_ln1352_1157 = mul i17 %sext_ln215_1024, %sext_ln215_1142

]]></Node>
<StgValue><ssdm name="mul_ln1352_1157"/></StgValue>
</operation>

<operation id="1265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:921  %sext_ln700_1348 = sext i17 %mul_ln1352_1157 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1348"/></StgValue>
</operation>

<operation id="1266" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:923  %c1_weight_V_142_load = load i8* %c1_weight_V_142_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_142_load"/></StgValue>
</operation>

<operation id="1267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:924  %sext_ln215_1143 = sext i8 %c1_weight_V_142_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1143"/></StgValue>
</operation>

<operation id="1268" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:925  %mul_ln1352_1158 = mul i17 %sext_ln215_1027, %sext_ln215_1143

]]></Node>
<StgValue><ssdm name="mul_ln1352_1158"/></StgValue>
</operation>

<operation id="1269" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:927  %c1_weight_V_143_load = load i7* %c1_weight_V_143_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_143_load"/></StgValue>
</operation>

<operation id="1270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:928  %sext_ln1352_26 = sext i7 %c1_weight_V_143_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_26"/></StgValue>
</operation>

<operation id="1271" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:929  %mul_ln1352_1159 = mul i16 %sext_ln215_1029, %sext_ln1352_26

]]></Node>
<StgValue><ssdm name="mul_ln1352_1159"/></StgValue>
</operation>

<operation id="1272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:930  %sext_ln700_1349 = sext i16 %mul_ln1352_1159 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1349"/></StgValue>
</operation>

<operation id="1273" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:931  %add_ln700_1289 = add i24 %tmpout_47_V_1, %sext_ln700_1348

]]></Node>
<StgValue><ssdm name="add_ln700_1289"/></StgValue>
</operation>

<operation id="1274" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:932  %add_ln700_1290 = add i17 %mul_ln1352_1158, %sext_ln700_1349

]]></Node>
<StgValue><ssdm name="add_ln700_1290"/></StgValue>
</operation>

<operation id="1275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:933  %sext_ln700_1350 = sext i17 %add_ln700_1290 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1350"/></StgValue>
</operation>

<operation id="1276" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:934  %tmpout_47_V = add i24 %sext_ln700_1350, %add_ln700_1289

]]></Node>
<StgValue><ssdm name="tmpout_47_V"/></StgValue>
</operation>

<operation id="1277" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:936  %c1_weight_V_144_load = load i8* %c1_weight_V_144_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_144_load"/></StgValue>
</operation>

<operation id="1278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:937  %sext_ln215_1144 = sext i8 %c1_weight_V_144_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1144"/></StgValue>
</operation>

<operation id="1279" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:938  %mul_ln1352_1160 = mul i17 %sext_ln215_1024, %sext_ln215_1144

]]></Node>
<StgValue><ssdm name="mul_ln1352_1160"/></StgValue>
</operation>

<operation id="1280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:939  %sext_ln700_1351 = sext i17 %mul_ln1352_1160 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1351"/></StgValue>
</operation>

<operation id="1281" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:941  %c1_weight_V_145_load = load i8* %c1_weight_V_145_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_145_load"/></StgValue>
</operation>

<operation id="1282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:942  %sext_ln215_1145 = sext i8 %c1_weight_V_145_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1145"/></StgValue>
</operation>

<operation id="1283" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:943  %mul_ln1352_1161 = mul i17 %sext_ln215_1027, %sext_ln215_1145

]]></Node>
<StgValue><ssdm name="mul_ln1352_1161"/></StgValue>
</operation>

<operation id="1284" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:945  %c1_weight_V_146_load = load i8* %c1_weight_V_146_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_146_load"/></StgValue>
</operation>

<operation id="1285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:946  %sext_ln215_1146 = sext i8 %c1_weight_V_146_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1146"/></StgValue>
</operation>

<operation id="1286" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:947  %mul_ln1352_1162 = mul i17 %sext_ln215_1030, %sext_ln215_1146

]]></Node>
<StgValue><ssdm name="mul_ln1352_1162"/></StgValue>
</operation>

<operation id="1287" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:948  %add_ln700_1292 = add i24 %tmpout_48_V_1, %sext_ln700_1351

]]></Node>
<StgValue><ssdm name="add_ln700_1292"/></StgValue>
</operation>

<operation id="1288" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:949  %add_ln700_1293 = add i17 %mul_ln1352_1161, %mul_ln1352_1162

]]></Node>
<StgValue><ssdm name="add_ln700_1293"/></StgValue>
</operation>

<operation id="1289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:950  %sext_ln700_1352 = sext i17 %add_ln700_1293 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1352"/></StgValue>
</operation>

<operation id="1290" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:951  %tmpout_48_V = add i24 %sext_ln700_1352, %add_ln700_1292

]]></Node>
<StgValue><ssdm name="tmpout_48_V"/></StgValue>
</operation>

<operation id="1291" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:953  %c1_weight_V_147_load = load i8* %c1_weight_V_147_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_147_load"/></StgValue>
</operation>

<operation id="1292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:954  %sext_ln215_1147 = sext i8 %c1_weight_V_147_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1147"/></StgValue>
</operation>

<operation id="1293" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:955  %mul_ln1352_1163 = mul i17 %sext_ln215_1024, %sext_ln215_1147

]]></Node>
<StgValue><ssdm name="mul_ln1352_1163"/></StgValue>
</operation>

<operation id="1294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:956  %sext_ln700_1353 = sext i17 %mul_ln1352_1163 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1353"/></StgValue>
</operation>

<operation id="1295" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:958  %c1_weight_V_148_load = load i8* %c1_weight_V_148_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_148_load"/></StgValue>
</operation>

<operation id="1296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:959  %sext_ln215_1148 = sext i8 %c1_weight_V_148_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1148"/></StgValue>
</operation>

<operation id="1297" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:960  %mul_ln1352_1164 = mul i17 %sext_ln215_1027, %sext_ln215_1148

]]></Node>
<StgValue><ssdm name="mul_ln1352_1164"/></StgValue>
</operation>

<operation id="1298" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:962  %c1_weight_V_149_load = load i8* %c1_weight_V_149_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_149_load"/></StgValue>
</operation>

<operation id="1299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:963  %sext_ln215_1149 = sext i8 %c1_weight_V_149_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1149"/></StgValue>
</operation>

<operation id="1300" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:964  %mul_ln1352_1165 = mul i17 %sext_ln215_1030, %sext_ln215_1149

]]></Node>
<StgValue><ssdm name="mul_ln1352_1165"/></StgValue>
</operation>

<operation id="1301" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:965  %add_ln700_1295 = add i24 %tmpout_49_V_1, %sext_ln700_1353

]]></Node>
<StgValue><ssdm name="add_ln700_1295"/></StgValue>
</operation>

<operation id="1302" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:966  %add_ln700_1296 = add i17 %mul_ln1352_1164, %mul_ln1352_1165

]]></Node>
<StgValue><ssdm name="add_ln700_1296"/></StgValue>
</operation>

<operation id="1303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:967  %sext_ln700_1354 = sext i17 %add_ln700_1296 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1354"/></StgValue>
</operation>

<operation id="1304" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:968  %tmpout_49_V = add i24 %sext_ln700_1354, %add_ln700_1295

]]></Node>
<StgValue><ssdm name="tmpout_49_V"/></StgValue>
</operation>

<operation id="1305" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:970  %c1_weight_V_150_load = load i8* %c1_weight_V_150_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_150_load"/></StgValue>
</operation>

<operation id="1306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:971  %sext_ln215_1150 = sext i8 %c1_weight_V_150_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1150"/></StgValue>
</operation>

<operation id="1307" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:972  %mul_ln1352_1166 = mul i17 %sext_ln215_1024, %sext_ln215_1150

]]></Node>
<StgValue><ssdm name="mul_ln1352_1166"/></StgValue>
</operation>

<operation id="1308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:973  %sext_ln700_1355 = sext i17 %mul_ln1352_1166 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1355"/></StgValue>
</operation>

<operation id="1309" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:975  %c1_weight_V_151_load = load i8* %c1_weight_V_151_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_151_load"/></StgValue>
</operation>

<operation id="1310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:976  %sext_ln215_1151 = sext i8 %c1_weight_V_151_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1151"/></StgValue>
</operation>

<operation id="1311" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:977  %mul_ln1352_1167 = mul i17 %sext_ln215_1027, %sext_ln215_1151

]]></Node>
<StgValue><ssdm name="mul_ln1352_1167"/></StgValue>
</operation>

<operation id="1312" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:979  %c1_weight_V_152_load = load i7* %c1_weight_V_152_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_152_load"/></StgValue>
</operation>

<operation id="1313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:980  %sext_ln1352_27 = sext i7 %c1_weight_V_152_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_27"/></StgValue>
</operation>

<operation id="1314" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:981  %mul_ln1352_1168 = mul i16 %sext_ln215_1029, %sext_ln1352_27

]]></Node>
<StgValue><ssdm name="mul_ln1352_1168"/></StgValue>
</operation>

<operation id="1315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:982  %sext_ln700_1356 = sext i16 %mul_ln1352_1168 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1356"/></StgValue>
</operation>

<operation id="1316" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:983  %add_ln700_1298 = add i24 %tmpout_50_V_1, %sext_ln700_1355

]]></Node>
<StgValue><ssdm name="add_ln700_1298"/></StgValue>
</operation>

<operation id="1317" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:984  %add_ln700_1299 = add i17 %mul_ln1352_1167, %sext_ln700_1356

]]></Node>
<StgValue><ssdm name="add_ln700_1299"/></StgValue>
</operation>

<operation id="1318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:985  %sext_ln700_1357 = sext i17 %add_ln700_1299 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1357"/></StgValue>
</operation>

<operation id="1319" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:986  %tmpout_50_V = add i24 %sext_ln700_1357, %add_ln700_1298

]]></Node>
<StgValue><ssdm name="tmpout_50_V"/></StgValue>
</operation>

<operation id="1320" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:988  %c1_weight_V_153_load = load i8* %c1_weight_V_153_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_153_load"/></StgValue>
</operation>

<operation id="1321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:989  %sext_ln215_1152 = sext i8 %c1_weight_V_153_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1152"/></StgValue>
</operation>

<operation id="1322" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:990  %mul_ln1352_1169 = mul i17 %sext_ln215_1024, %sext_ln215_1152

]]></Node>
<StgValue><ssdm name="mul_ln1352_1169"/></StgValue>
</operation>

<operation id="1323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:991  %sext_ln700_1358 = sext i17 %mul_ln1352_1169 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1358"/></StgValue>
</operation>

<operation id="1324" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:993  %c1_weight_V_154_load = load i8* %c1_weight_V_154_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_154_load"/></StgValue>
</operation>

<operation id="1325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:994  %sext_ln215_1153 = sext i8 %c1_weight_V_154_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1153"/></StgValue>
</operation>

<operation id="1326" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:995  %mul_ln1352_1170 = mul i17 %sext_ln215_1027, %sext_ln215_1153

]]></Node>
<StgValue><ssdm name="mul_ln1352_1170"/></StgValue>
</operation>

<operation id="1327" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:997  %c1_weight_V_155_load = load i7* %c1_weight_V_155_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_155_load"/></StgValue>
</operation>

<operation id="1328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:998  %sext_ln1352_28 = sext i7 %c1_weight_V_155_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_28"/></StgValue>
</operation>

<operation id="1329" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:999  %mul_ln1352_1171 = mul i16 %sext_ln215_1029, %sext_ln1352_28

]]></Node>
<StgValue><ssdm name="mul_ln1352_1171"/></StgValue>
</operation>

<operation id="1330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:1000  %sext_ln700_1359 = sext i16 %mul_ln1352_1171 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1359"/></StgValue>
</operation>

<operation id="1331" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1001  %add_ln700_1301 = add i24 %tmpout_51_V_1, %sext_ln700_1358

]]></Node>
<StgValue><ssdm name="add_ln700_1301"/></StgValue>
</operation>

<operation id="1332" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1002  %add_ln700_1302 = add i17 %mul_ln1352_1170, %sext_ln700_1359

]]></Node>
<StgValue><ssdm name="add_ln700_1302"/></StgValue>
</operation>

<operation id="1333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1003  %sext_ln700_1360 = sext i17 %add_ln700_1302 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1360"/></StgValue>
</operation>

<operation id="1334" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1004  %tmpout_51_V = add i24 %sext_ln700_1360, %add_ln700_1301

]]></Node>
<StgValue><ssdm name="tmpout_51_V"/></StgValue>
</operation>

<operation id="1335" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1006  %c1_weight_V_156_load = load i8* %c1_weight_V_156_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_156_load"/></StgValue>
</operation>

<operation id="1336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1007  %sext_ln215_1154 = sext i8 %c1_weight_V_156_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1154"/></StgValue>
</operation>

<operation id="1337" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1008  %mul_ln1352_1172 = mul i17 %sext_ln215_1024, %sext_ln215_1154

]]></Node>
<StgValue><ssdm name="mul_ln1352_1172"/></StgValue>
</operation>

<operation id="1338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1009  %sext_ln700_1361 = sext i17 %mul_ln1352_1172 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1361"/></StgValue>
</operation>

<operation id="1339" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1011  %c1_weight_V_157_load = load i8* %c1_weight_V_157_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_157_load"/></StgValue>
</operation>

<operation id="1340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1012  %sext_ln215_1155 = sext i8 %c1_weight_V_157_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1155"/></StgValue>
</operation>

<operation id="1341" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1013  %mul_ln1352_1173 = mul i17 %sext_ln215_1027, %sext_ln215_1155

]]></Node>
<StgValue><ssdm name="mul_ln1352_1173"/></StgValue>
</operation>

<operation id="1342" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1015  %c1_weight_V_158_load = load i8* %c1_weight_V_158_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_158_load"/></StgValue>
</operation>

<operation id="1343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1016  %sext_ln215_1156 = sext i8 %c1_weight_V_158_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1156"/></StgValue>
</operation>

<operation id="1344" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1017  %mul_ln1352_1174 = mul i17 %sext_ln215_1030, %sext_ln215_1156

]]></Node>
<StgValue><ssdm name="mul_ln1352_1174"/></StgValue>
</operation>

<operation id="1345" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1018  %add_ln700_1304 = add i24 %tmpout_52_V_1, %sext_ln700_1361

]]></Node>
<StgValue><ssdm name="add_ln700_1304"/></StgValue>
</operation>

<operation id="1346" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1019  %add_ln700_1305 = add i17 %mul_ln1352_1173, %mul_ln1352_1174

]]></Node>
<StgValue><ssdm name="add_ln700_1305"/></StgValue>
</operation>

<operation id="1347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1020  %sext_ln700_1362 = sext i17 %add_ln700_1305 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1362"/></StgValue>
</operation>

<operation id="1348" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1021  %tmpout_52_V = add i24 %sext_ln700_1362, %add_ln700_1304

]]></Node>
<StgValue><ssdm name="tmpout_52_V"/></StgValue>
</operation>

<operation id="1349" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1023  %c1_weight_V_159_load = load i8* %c1_weight_V_159_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_159_load"/></StgValue>
</operation>

<operation id="1350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1024  %sext_ln215_1157 = sext i8 %c1_weight_V_159_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1157"/></StgValue>
</operation>

<operation id="1351" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1025  %mul_ln1352_1175 = mul i17 %sext_ln215_1024, %sext_ln215_1157

]]></Node>
<StgValue><ssdm name="mul_ln1352_1175"/></StgValue>
</operation>

<operation id="1352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1026  %sext_ln700_1363 = sext i17 %mul_ln1352_1175 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1363"/></StgValue>
</operation>

<operation id="1353" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1028  %c1_weight_V_160_load = load i8* %c1_weight_V_160_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_160_load"/></StgValue>
</operation>

<operation id="1354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1029  %sext_ln215_1158 = sext i8 %c1_weight_V_160_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1158"/></StgValue>
</operation>

<operation id="1355" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1030  %mul_ln1352_1176 = mul i17 %sext_ln215_1027, %sext_ln215_1158

]]></Node>
<StgValue><ssdm name="mul_ln1352_1176"/></StgValue>
</operation>

<operation id="1356" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1032  %c1_weight_V_161_load = load i7* %c1_weight_V_161_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_161_load"/></StgValue>
</operation>

<operation id="1357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:1033  %sext_ln1352_29 = sext i7 %c1_weight_V_161_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_29"/></StgValue>
</operation>

<operation id="1358" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1034  %mul_ln1352_1177 = mul i16 %sext_ln215_1029, %sext_ln1352_29

]]></Node>
<StgValue><ssdm name="mul_ln1352_1177"/></StgValue>
</operation>

<operation id="1359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:1035  %sext_ln700_1364 = sext i16 %mul_ln1352_1177 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1364"/></StgValue>
</operation>

<operation id="1360" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1036  %add_ln700_1307 = add i24 %tmpout_53_V_1, %sext_ln700_1363

]]></Node>
<StgValue><ssdm name="add_ln700_1307"/></StgValue>
</operation>

<operation id="1361" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1037  %add_ln700_1308 = add i17 %mul_ln1352_1176, %sext_ln700_1364

]]></Node>
<StgValue><ssdm name="add_ln700_1308"/></StgValue>
</operation>

<operation id="1362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1038  %sext_ln700_1365 = sext i17 %add_ln700_1308 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1365"/></StgValue>
</operation>

<operation id="1363" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1039  %tmpout_53_V = add i24 %sext_ln700_1365, %add_ln700_1307

]]></Node>
<StgValue><ssdm name="tmpout_53_V"/></StgValue>
</operation>

<operation id="1364" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1041  %c1_weight_V_162_load = load i8* %c1_weight_V_162_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_162_load"/></StgValue>
</operation>

<operation id="1365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1042  %sext_ln215_1159 = sext i8 %c1_weight_V_162_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1159"/></StgValue>
</operation>

<operation id="1366" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1043  %mul_ln1352_1178 = mul i17 %sext_ln215_1024, %sext_ln215_1159

]]></Node>
<StgValue><ssdm name="mul_ln1352_1178"/></StgValue>
</operation>

<operation id="1367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1044  %sext_ln700_1366 = sext i17 %mul_ln1352_1178 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1366"/></StgValue>
</operation>

<operation id="1368" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1046  %c1_weight_V_163_load = load i8* %c1_weight_V_163_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_163_load"/></StgValue>
</operation>

<operation id="1369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1047  %sext_ln215_1160 = sext i8 %c1_weight_V_163_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1160"/></StgValue>
</operation>

<operation id="1370" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1048  %mul_ln1352_1179 = mul i17 %sext_ln215_1027, %sext_ln215_1160

]]></Node>
<StgValue><ssdm name="mul_ln1352_1179"/></StgValue>
</operation>

<operation id="1371" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1050  %c1_weight_V_164_load = load i8* %c1_weight_V_164_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_164_load"/></StgValue>
</operation>

<operation id="1372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1051  %sext_ln215_1161 = sext i8 %c1_weight_V_164_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1161"/></StgValue>
</operation>

<operation id="1373" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1052  %mul_ln1352_1180 = mul i17 %sext_ln215_1030, %sext_ln215_1161

]]></Node>
<StgValue><ssdm name="mul_ln1352_1180"/></StgValue>
</operation>

<operation id="1374" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1053  %add_ln700_1310 = add i24 %tmpout_54_V_1, %sext_ln700_1366

]]></Node>
<StgValue><ssdm name="add_ln700_1310"/></StgValue>
</operation>

<operation id="1375" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1054  %add_ln700_1311 = add i17 %mul_ln1352_1179, %mul_ln1352_1180

]]></Node>
<StgValue><ssdm name="add_ln700_1311"/></StgValue>
</operation>

<operation id="1376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1055  %sext_ln700_1367 = sext i17 %add_ln700_1311 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1367"/></StgValue>
</operation>

<operation id="1377" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1056  %tmpout_54_V = add i24 %sext_ln700_1367, %add_ln700_1310

]]></Node>
<StgValue><ssdm name="tmpout_54_V"/></StgValue>
</operation>

<operation id="1378" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1058  %c1_weight_V_165_load = load i8* %c1_weight_V_165_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_165_load"/></StgValue>
</operation>

<operation id="1379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1059  %sext_ln215_1162 = sext i8 %c1_weight_V_165_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1162"/></StgValue>
</operation>

<operation id="1380" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1060  %mul_ln1352_1181 = mul i17 %sext_ln215_1024, %sext_ln215_1162

]]></Node>
<StgValue><ssdm name="mul_ln1352_1181"/></StgValue>
</operation>

<operation id="1381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1061  %sext_ln700_1368 = sext i17 %mul_ln1352_1181 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1368"/></StgValue>
</operation>

<operation id="1382" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1063  %c1_weight_V_166_load = load i8* %c1_weight_V_166_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_166_load"/></StgValue>
</operation>

<operation id="1383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1064  %sext_ln215_1163 = sext i8 %c1_weight_V_166_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1163"/></StgValue>
</operation>

<operation id="1384" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1065  %mul_ln1352_1182 = mul i17 %sext_ln215_1027, %sext_ln215_1163

]]></Node>
<StgValue><ssdm name="mul_ln1352_1182"/></StgValue>
</operation>

<operation id="1385" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1067  %c1_weight_V_167_load = load i7* %c1_weight_V_167_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_167_load"/></StgValue>
</operation>

<operation id="1386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:1068  %sext_ln1352_30 = sext i7 %c1_weight_V_167_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_30"/></StgValue>
</operation>

<operation id="1387" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1069  %mul_ln1352_1183 = mul i16 %sext_ln215_1029, %sext_ln1352_30

]]></Node>
<StgValue><ssdm name="mul_ln1352_1183"/></StgValue>
</operation>

<operation id="1388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:1070  %sext_ln700_1369 = sext i16 %mul_ln1352_1183 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1369"/></StgValue>
</operation>

<operation id="1389" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1071  %add_ln700_1313 = add i24 %tmpout_55_V_1, %sext_ln700_1368

]]></Node>
<StgValue><ssdm name="add_ln700_1313"/></StgValue>
</operation>

<operation id="1390" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1072  %add_ln700_1314 = add i17 %mul_ln1352_1182, %sext_ln700_1369

]]></Node>
<StgValue><ssdm name="add_ln700_1314"/></StgValue>
</operation>

<operation id="1391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1073  %sext_ln700_1370 = sext i17 %add_ln700_1314 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1370"/></StgValue>
</operation>

<operation id="1392" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1074  %tmpout_55_V = add i24 %sext_ln700_1370, %add_ln700_1313

]]></Node>
<StgValue><ssdm name="tmpout_55_V"/></StgValue>
</operation>

<operation id="1393" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1076  %c1_weight_V_168_load = load i8* %c1_weight_V_168_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_168_load"/></StgValue>
</operation>

<operation id="1394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1077  %sext_ln215_1164 = sext i8 %c1_weight_V_168_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1164"/></StgValue>
</operation>

<operation id="1395" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1078  %mul_ln1352_1184 = mul i17 %sext_ln215_1024, %sext_ln215_1164

]]></Node>
<StgValue><ssdm name="mul_ln1352_1184"/></StgValue>
</operation>

<operation id="1396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1079  %sext_ln700_1371 = sext i17 %mul_ln1352_1184 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1371"/></StgValue>
</operation>

<operation id="1397" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1081  %c1_weight_V_169_load = load i8* %c1_weight_V_169_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_169_load"/></StgValue>
</operation>

<operation id="1398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1082  %sext_ln215_1165 = sext i8 %c1_weight_V_169_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1165"/></StgValue>
</operation>

<operation id="1399" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1083  %mul_ln1352_1185 = mul i17 %sext_ln215_1027, %sext_ln215_1165

]]></Node>
<StgValue><ssdm name="mul_ln1352_1185"/></StgValue>
</operation>

<operation id="1400" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1085  %c1_weight_V_170_load = load i7* %c1_weight_V_170_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_170_load"/></StgValue>
</operation>

<operation id="1401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:1086  %sext_ln1352_31 = sext i7 %c1_weight_V_170_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_31"/></StgValue>
</operation>

<operation id="1402" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1087  %mul_ln1352_1186 = mul i16 %sext_ln215_1029, %sext_ln1352_31

]]></Node>
<StgValue><ssdm name="mul_ln1352_1186"/></StgValue>
</operation>

<operation id="1403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:1088  %sext_ln700_1372 = sext i16 %mul_ln1352_1186 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1372"/></StgValue>
</operation>

<operation id="1404" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1089  %add_ln700_1316 = add i24 %tmpout_56_V_1, %sext_ln700_1371

]]></Node>
<StgValue><ssdm name="add_ln700_1316"/></StgValue>
</operation>

<operation id="1405" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1090  %add_ln700_1317 = add i17 %mul_ln1352_1185, %sext_ln700_1372

]]></Node>
<StgValue><ssdm name="add_ln700_1317"/></StgValue>
</operation>

<operation id="1406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1091  %sext_ln700_1373 = sext i17 %add_ln700_1317 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1373"/></StgValue>
</operation>

<operation id="1407" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1092  %tmpout_56_V = add i24 %sext_ln700_1373, %add_ln700_1316

]]></Node>
<StgValue><ssdm name="tmpout_56_V"/></StgValue>
</operation>

<operation id="1408" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1094  %c1_weight_V_171_load = load i7* %c1_weight_V_171_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_171_load"/></StgValue>
</operation>

<operation id="1409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:1095  %sext_ln1352_32 = sext i7 %c1_weight_V_171_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_32"/></StgValue>
</operation>

<operation id="1410" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1096  %mul_ln1352_1187 = mul i16 %sext_ln215, %sext_ln1352_32

]]></Node>
<StgValue><ssdm name="mul_ln1352_1187"/></StgValue>
</operation>

<operation id="1411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:1097  %sext_ln215_1196 = sext i16 %mul_ln1352_1187 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1196"/></StgValue>
</operation>

<operation id="1412" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1099  %c1_weight_V_172_load = load i8* %c1_weight_V_172_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_172_load"/></StgValue>
</operation>

<operation id="1413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1100  %sext_ln215_1166 = sext i8 %c1_weight_V_172_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1166"/></StgValue>
</operation>

<operation id="1414" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1101  %mul_ln1352_1188 = mul i17 %sext_ln215_1027, %sext_ln215_1166

]]></Node>
<StgValue><ssdm name="mul_ln1352_1188"/></StgValue>
</operation>

<operation id="1415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1102  %sext_ln700_1374 = sext i17 %mul_ln1352_1188 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1374"/></StgValue>
</operation>

<operation id="1416" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1104  %c1_weight_V_173_load = load i8* %c1_weight_V_173_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_173_load"/></StgValue>
</operation>

<operation id="1417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1105  %sext_ln215_1167 = sext i8 %c1_weight_V_173_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1167"/></StgValue>
</operation>

<operation id="1418" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1106  %mul_ln1352_1189 = mul i17 %sext_ln215_1030, %sext_ln215_1167

]]></Node>
<StgValue><ssdm name="mul_ln1352_1189"/></StgValue>
</operation>

<operation id="1419" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1107  %add_ln700_1319 = add i24 %tmpout_57_V_1, %sext_ln700_1374

]]></Node>
<StgValue><ssdm name="add_ln700_1319"/></StgValue>
</operation>

<operation id="1420" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1108  %add_ln700_1320 = add i17 %mul_ln1352_1189, %sext_ln215_1196

]]></Node>
<StgValue><ssdm name="add_ln700_1320"/></StgValue>
</operation>

<operation id="1421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1109  %sext_ln700_1375 = sext i17 %add_ln700_1320 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1375"/></StgValue>
</operation>

<operation id="1422" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1110  %tmpout_57_V = add i24 %sext_ln700_1375, %add_ln700_1319

]]></Node>
<StgValue><ssdm name="tmpout_57_V"/></StgValue>
</operation>

<operation id="1423" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1112  %c1_weight_V_174_load = load i8* %c1_weight_V_174_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_174_load"/></StgValue>
</operation>

<operation id="1424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1113  %sext_ln215_1168 = sext i8 %c1_weight_V_174_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1168"/></StgValue>
</operation>

<operation id="1425" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1114  %mul_ln1352_1190 = mul i17 %sext_ln215_1024, %sext_ln215_1168

]]></Node>
<StgValue><ssdm name="mul_ln1352_1190"/></StgValue>
</operation>

<operation id="1426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1115  %sext_ln700_1376 = sext i17 %mul_ln1352_1190 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1376"/></StgValue>
</operation>

<operation id="1427" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1117  %c1_weight_V_175_load = load i8* %c1_weight_V_175_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_175_load"/></StgValue>
</operation>

<operation id="1428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1118  %sext_ln215_1169 = sext i8 %c1_weight_V_175_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1169"/></StgValue>
</operation>

<operation id="1429" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1119  %mul_ln1352_1191 = mul i17 %sext_ln215_1027, %sext_ln215_1169

]]></Node>
<StgValue><ssdm name="mul_ln1352_1191"/></StgValue>
</operation>

<operation id="1430" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1121  %c1_weight_V_176_load = load i8* %c1_weight_V_176_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_176_load"/></StgValue>
</operation>

<operation id="1431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1122  %sext_ln215_1170 = sext i8 %c1_weight_V_176_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1170"/></StgValue>
</operation>

<operation id="1432" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1123  %mul_ln1352_1192 = mul i17 %sext_ln215_1030, %sext_ln215_1170

]]></Node>
<StgValue><ssdm name="mul_ln1352_1192"/></StgValue>
</operation>

<operation id="1433" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1124  %add_ln700_1322 = add i24 %tmpout_58_V_1, %sext_ln700_1376

]]></Node>
<StgValue><ssdm name="add_ln700_1322"/></StgValue>
</operation>

<operation id="1434" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1125  %add_ln700_1323 = add i17 %mul_ln1352_1191, %mul_ln1352_1192

]]></Node>
<StgValue><ssdm name="add_ln700_1323"/></StgValue>
</operation>

<operation id="1435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1126  %sext_ln700_1377 = sext i17 %add_ln700_1323 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1377"/></StgValue>
</operation>

<operation id="1436" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1127  %tmpout_58_V = add i24 %sext_ln700_1377, %add_ln700_1322

]]></Node>
<StgValue><ssdm name="tmpout_58_V"/></StgValue>
</operation>

<operation id="1437" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1129  %c1_weight_V_177_load = load i8* %c1_weight_V_177_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_177_load"/></StgValue>
</operation>

<operation id="1438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1130  %sext_ln215_1171 = sext i8 %c1_weight_V_177_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1171"/></StgValue>
</operation>

<operation id="1439" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1131  %mul_ln1352_1193 = mul i17 %sext_ln215_1024, %sext_ln215_1171

]]></Node>
<StgValue><ssdm name="mul_ln1352_1193"/></StgValue>
</operation>

<operation id="1440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1132  %sext_ln700_1378 = sext i17 %mul_ln1352_1193 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1378"/></StgValue>
</operation>

<operation id="1441" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1134  %c1_weight_V_178_load = load i8* %c1_weight_V_178_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_178_load"/></StgValue>
</operation>

<operation id="1442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1135  %sext_ln215_1172 = sext i8 %c1_weight_V_178_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1172"/></StgValue>
</operation>

<operation id="1443" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1136  %mul_ln1352_1194 = mul i17 %sext_ln215_1027, %sext_ln215_1172

]]></Node>
<StgValue><ssdm name="mul_ln1352_1194"/></StgValue>
</operation>

<operation id="1444" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1138  %c1_weight_V_179_load = load i8* %c1_weight_V_179_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_179_load"/></StgValue>
</operation>

<operation id="1445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1139  %sext_ln215_1173 = sext i8 %c1_weight_V_179_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1173"/></StgValue>
</operation>

<operation id="1446" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1140  %mul_ln1352_1195 = mul i17 %sext_ln215_1030, %sext_ln215_1173

]]></Node>
<StgValue><ssdm name="mul_ln1352_1195"/></StgValue>
</operation>

<operation id="1447" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1141  %add_ln700_1325 = add i24 %tmpout_59_V_1, %sext_ln700_1378

]]></Node>
<StgValue><ssdm name="add_ln700_1325"/></StgValue>
</operation>

<operation id="1448" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1142  %add_ln700_1326 = add i17 %mul_ln1352_1194, %mul_ln1352_1195

]]></Node>
<StgValue><ssdm name="add_ln700_1326"/></StgValue>
</operation>

<operation id="1449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1143  %sext_ln700_1379 = sext i17 %add_ln700_1326 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1379"/></StgValue>
</operation>

<operation id="1450" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1144  %tmpout_59_V = add i24 %sext_ln700_1379, %add_ln700_1325

]]></Node>
<StgValue><ssdm name="tmpout_59_V"/></StgValue>
</operation>

<operation id="1451" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1146  %c1_weight_V_180_load = load i8* %c1_weight_V_180_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_180_load"/></StgValue>
</operation>

<operation id="1452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1147  %sext_ln215_1174 = sext i8 %c1_weight_V_180_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1174"/></StgValue>
</operation>

<operation id="1453" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1148  %mul_ln1352_1196 = mul i17 %sext_ln215_1024, %sext_ln215_1174

]]></Node>
<StgValue><ssdm name="mul_ln1352_1196"/></StgValue>
</operation>

<operation id="1454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1149  %sext_ln700_1380 = sext i17 %mul_ln1352_1196 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1380"/></StgValue>
</operation>

<operation id="1455" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1151  %c1_weight_V_181_load = load i8* %c1_weight_V_181_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_181_load"/></StgValue>
</operation>

<operation id="1456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1152  %sext_ln215_1175 = sext i8 %c1_weight_V_181_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1175"/></StgValue>
</operation>

<operation id="1457" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1153  %mul_ln1352_1197 = mul i17 %sext_ln215_1027, %sext_ln215_1175

]]></Node>
<StgValue><ssdm name="mul_ln1352_1197"/></StgValue>
</operation>

<operation id="1458" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1155  %c1_weight_V_182_load = load i7* %c1_weight_V_182_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_182_load"/></StgValue>
</operation>

<operation id="1459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:1156  %sext_ln1352_33 = sext i7 %c1_weight_V_182_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_33"/></StgValue>
</operation>

<operation id="1460" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1157  %mul_ln1352_1198 = mul i16 %sext_ln215_1029, %sext_ln1352_33

]]></Node>
<StgValue><ssdm name="mul_ln1352_1198"/></StgValue>
</operation>

<operation id="1461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:1158  %sext_ln700_1381 = sext i16 %mul_ln1352_1198 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1381"/></StgValue>
</operation>

<operation id="1462" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1159  %add_ln700_1328 = add i24 %tmpout_60_V_1, %sext_ln700_1380

]]></Node>
<StgValue><ssdm name="add_ln700_1328"/></StgValue>
</operation>

<operation id="1463" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1160  %add_ln700_1329 = add i17 %mul_ln1352_1197, %sext_ln700_1381

]]></Node>
<StgValue><ssdm name="add_ln700_1329"/></StgValue>
</operation>

<operation id="1464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1161  %sext_ln700_1382 = sext i17 %add_ln700_1329 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1382"/></StgValue>
</operation>

<operation id="1465" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1162  %tmpout_60_V = add i24 %sext_ln700_1382, %add_ln700_1328

]]></Node>
<StgValue><ssdm name="tmpout_60_V"/></StgValue>
</operation>

<operation id="1466" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1164  %c1_weight_V_183_load = load i8* %c1_weight_V_183_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_183_load"/></StgValue>
</operation>

<operation id="1467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1165  %sext_ln215_1176 = sext i8 %c1_weight_V_183_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1176"/></StgValue>
</operation>

<operation id="1468" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1166  %mul_ln1352_1199 = mul i17 %sext_ln215_1024, %sext_ln215_1176

]]></Node>
<StgValue><ssdm name="mul_ln1352_1199"/></StgValue>
</operation>

<operation id="1469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1167  %sext_ln700_1383 = sext i17 %mul_ln1352_1199 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1383"/></StgValue>
</operation>

<operation id="1470" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1169  %c1_weight_V_184_load = load i8* %c1_weight_V_184_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_184_load"/></StgValue>
</operation>

<operation id="1471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1170  %sext_ln215_1177 = sext i8 %c1_weight_V_184_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1177"/></StgValue>
</operation>

<operation id="1472" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1171  %mul_ln1352_1200 = mul i17 %sext_ln215_1027, %sext_ln215_1177

]]></Node>
<StgValue><ssdm name="mul_ln1352_1200"/></StgValue>
</operation>

<operation id="1473" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1173  %c1_weight_V_185_load = load i7* %c1_weight_V_185_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_185_load"/></StgValue>
</operation>

<operation id="1474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:1174  %sext_ln1352_34 = sext i7 %c1_weight_V_185_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_34"/></StgValue>
</operation>

<operation id="1475" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1175  %mul_ln1352_1201 = mul i16 %sext_ln215_1029, %sext_ln1352_34

]]></Node>
<StgValue><ssdm name="mul_ln1352_1201"/></StgValue>
</operation>

<operation id="1476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="17" op_0_bw="16">
<![CDATA[
hls_label_18:1176  %sext_ln700_1384 = sext i16 %mul_ln1352_1201 to i17

]]></Node>
<StgValue><ssdm name="sext_ln700_1384"/></StgValue>
</operation>

<operation id="1477" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1177  %add_ln700_1331 = add i24 %tmpout_61_V_1, %sext_ln700_1383

]]></Node>
<StgValue><ssdm name="add_ln700_1331"/></StgValue>
</operation>

<operation id="1478" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1178  %add_ln700_1332 = add i17 %mul_ln1352_1200, %sext_ln700_1384

]]></Node>
<StgValue><ssdm name="add_ln700_1332"/></StgValue>
</operation>

<operation id="1479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1179  %sext_ln700_1385 = sext i17 %add_ln700_1332 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1385"/></StgValue>
</operation>

<operation id="1480" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1180  %tmpout_61_V = add i24 %sext_ln700_1385, %add_ln700_1331

]]></Node>
<StgValue><ssdm name="tmpout_61_V"/></StgValue>
</operation>

<operation id="1481" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1182  %c1_weight_V_186_load = load i8* %c1_weight_V_186_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_186_load"/></StgValue>
</operation>

<operation id="1482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1183  %sext_ln215_1178 = sext i8 %c1_weight_V_186_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1178"/></StgValue>
</operation>

<operation id="1483" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1184  %mul_ln1352_1202 = mul i17 %sext_ln215_1024, %sext_ln215_1178

]]></Node>
<StgValue><ssdm name="mul_ln1352_1202"/></StgValue>
</operation>

<operation id="1484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1185  %sext_ln700_1386 = sext i17 %mul_ln1352_1202 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1386"/></StgValue>
</operation>

<operation id="1485" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1187  %c1_weight_V_187_load = load i7* %c1_weight_V_187_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_187_load"/></StgValue>
</operation>

<operation id="1486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:1188  %sext_ln1352_35 = sext i7 %c1_weight_V_187_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_35"/></StgValue>
</operation>

<operation id="1487" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1189  %mul_ln1352_1203 = mul i16 %sext_ln215_1026, %sext_ln1352_35

]]></Node>
<StgValue><ssdm name="mul_ln1352_1203"/></StgValue>
</operation>

<operation id="1488" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="7" op_0_bw="6">
<![CDATA[
hls_label_18:1191  %c1_weight_V_188_load = load i7* %c1_weight_V_188_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_188_load"/></StgValue>
</operation>

<operation id="1489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="7">
<![CDATA[
hls_label_18:1192  %sext_ln1352_36 = sext i7 %c1_weight_V_188_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1352_36"/></StgValue>
</operation>

<operation id="1490" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1193  %mul_ln1352_1204 = mul i16 %sext_ln215_1029, %sext_ln1352_36

]]></Node>
<StgValue><ssdm name="mul_ln1352_1204"/></StgValue>
</operation>

<operation id="1491" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1194  %add_ln700_1334 = add i24 %tmpout_62_V_1, %sext_ln700_1386

]]></Node>
<StgValue><ssdm name="add_ln700_1334"/></StgValue>
</operation>

<operation id="1492" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_18:1195  %add_ln700_1335 = add i16 %mul_ln1352_1203, %mul_ln1352_1204

]]></Node>
<StgValue><ssdm name="add_ln700_1335"/></StgValue>
</operation>

<operation id="1493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="24" op_0_bw="16">
<![CDATA[
hls_label_18:1196  %sext_ln700_1387 = sext i16 %add_ln700_1335 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1387"/></StgValue>
</operation>

<operation id="1494" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1197  %tmpout_62_V = add i24 %sext_ln700_1387, %add_ln700_1334

]]></Node>
<StgValue><ssdm name="tmpout_62_V"/></StgValue>
</operation>

<operation id="1495" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1199  %c1_weight_V_189_load = load i8* %c1_weight_V_189_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_189_load"/></StgValue>
</operation>

<operation id="1496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1200  %sext_ln215_1179 = sext i8 %c1_weight_V_189_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1179"/></StgValue>
</operation>

<operation id="1497" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1201  %mul_ln1352_1205 = mul i17 %sext_ln215_1024, %sext_ln215_1179

]]></Node>
<StgValue><ssdm name="mul_ln1352_1205"/></StgValue>
</operation>

<operation id="1498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1202  %sext_ln700_1388 = sext i17 %mul_ln1352_1205 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1388"/></StgValue>
</operation>

<operation id="1499" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1204  %c1_weight_V_190_load = load i8* %c1_weight_V_190_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_190_load"/></StgValue>
</operation>

<operation id="1500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1205  %sext_ln215_1180 = sext i8 %c1_weight_V_190_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1180"/></StgValue>
</operation>

<operation id="1501" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1206  %mul_ln1352_1206 = mul i17 %sext_ln215_1027, %sext_ln215_1180

]]></Node>
<StgValue><ssdm name="mul_ln1352_1206"/></StgValue>
</operation>

<operation id="1502" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="6">
<![CDATA[
hls_label_18:1208  %c1_weight_V_191_load = load i8* %c1_weight_V_191_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_weight_V_191_load"/></StgValue>
</operation>

<operation id="1503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="17" op_0_bw="8">
<![CDATA[
hls_label_18:1209  %sext_ln215_1181 = sext i8 %c1_weight_V_191_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_1181"/></StgValue>
</operation>

<operation id="1504" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1210  %mul_ln1352_1207 = mul i17 %sext_ln215_1030, %sext_ln215_1181

]]></Node>
<StgValue><ssdm name="mul_ln1352_1207"/></StgValue>
</operation>

<operation id="1505" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1211  %add_ln700_1337 = add i24 %tmpout_63_V_1, %sext_ln700_1388

]]></Node>
<StgValue><ssdm name="add_ln700_1337"/></StgValue>
</operation>

<operation id="1506" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_18:1212  %add_ln700_1338 = add i17 %mul_ln1352_1206, %mul_ln1352_1207

]]></Node>
<StgValue><ssdm name="add_ln700_1338"/></StgValue>
</operation>

<operation id="1507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="24" op_0_bw="17">
<![CDATA[
hls_label_18:1213  %sext_ln700_1389 = sext i17 %add_ln700_1338 to i24

]]></Node>
<StgValue><ssdm name="sext_ln700_1389"/></StgValue>
</operation>

<operation id="1508" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="and_ln258_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_18:1214  %tmpout_63_V = add i24 %sext_ln700_1389, %add_ln700_1337

]]></Node>
<StgValue><ssdm name="tmpout_63_V"/></StgValue>
</operation>

<operation id="1509" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1217  %tmpout_63_V_2 = select i1 %and_ln258_2, i24 %tmpout_63_V, i24 %tmpout_63_V_1

]]></Node>
<StgValue><ssdm name="tmpout_63_V_2"/></StgValue>
</operation>

<operation id="1510" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1218  %tmpout_62_V_2 = select i1 %and_ln258_2, i24 %tmpout_62_V, i24 %tmpout_62_V_1

]]></Node>
<StgValue><ssdm name="tmpout_62_V_2"/></StgValue>
</operation>

<operation id="1511" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1219  %tmpout_61_V_2 = select i1 %and_ln258_2, i24 %tmpout_61_V, i24 %tmpout_61_V_1

]]></Node>
<StgValue><ssdm name="tmpout_61_V_2"/></StgValue>
</operation>

<operation id="1512" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1220  %tmpout_60_V_2 = select i1 %and_ln258_2, i24 %tmpout_60_V, i24 %tmpout_60_V_1

]]></Node>
<StgValue><ssdm name="tmpout_60_V_2"/></StgValue>
</operation>

<operation id="1513" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1221  %tmpout_59_V_2 = select i1 %and_ln258_2, i24 %tmpout_59_V, i24 %tmpout_59_V_1

]]></Node>
<StgValue><ssdm name="tmpout_59_V_2"/></StgValue>
</operation>

<operation id="1514" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1222  %tmpout_58_V_2 = select i1 %and_ln258_2, i24 %tmpout_58_V, i24 %tmpout_58_V_1

]]></Node>
<StgValue><ssdm name="tmpout_58_V_2"/></StgValue>
</operation>

<operation id="1515" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1223  %tmpout_57_V_2 = select i1 %and_ln258_2, i24 %tmpout_57_V, i24 %tmpout_57_V_1

]]></Node>
<StgValue><ssdm name="tmpout_57_V_2"/></StgValue>
</operation>

<operation id="1516" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1224  %tmpout_56_V_2 = select i1 %and_ln258_2, i24 %tmpout_56_V, i24 %tmpout_56_V_1

]]></Node>
<StgValue><ssdm name="tmpout_56_V_2"/></StgValue>
</operation>

<operation id="1517" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1225  %tmpout_55_V_2 = select i1 %and_ln258_2, i24 %tmpout_55_V, i24 %tmpout_55_V_1

]]></Node>
<StgValue><ssdm name="tmpout_55_V_2"/></StgValue>
</operation>

<operation id="1518" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1226  %tmpout_54_V_2 = select i1 %and_ln258_2, i24 %tmpout_54_V, i24 %tmpout_54_V_1

]]></Node>
<StgValue><ssdm name="tmpout_54_V_2"/></StgValue>
</operation>

<operation id="1519" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1227  %tmpout_53_V_2 = select i1 %and_ln258_2, i24 %tmpout_53_V, i24 %tmpout_53_V_1

]]></Node>
<StgValue><ssdm name="tmpout_53_V_2"/></StgValue>
</operation>

<operation id="1520" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1228  %tmpout_52_V_2 = select i1 %and_ln258_2, i24 %tmpout_52_V, i24 %tmpout_52_V_1

]]></Node>
<StgValue><ssdm name="tmpout_52_V_2"/></StgValue>
</operation>

<operation id="1521" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1229  %tmpout_51_V_2 = select i1 %and_ln258_2, i24 %tmpout_51_V, i24 %tmpout_51_V_1

]]></Node>
<StgValue><ssdm name="tmpout_51_V_2"/></StgValue>
</operation>

<operation id="1522" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1230  %tmpout_50_V_2 = select i1 %and_ln258_2, i24 %tmpout_50_V, i24 %tmpout_50_V_1

]]></Node>
<StgValue><ssdm name="tmpout_50_V_2"/></StgValue>
</operation>

<operation id="1523" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1231  %tmpout_49_V_2 = select i1 %and_ln258_2, i24 %tmpout_49_V, i24 %tmpout_49_V_1

]]></Node>
<StgValue><ssdm name="tmpout_49_V_2"/></StgValue>
</operation>

<operation id="1524" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1232  %tmpout_48_V_2 = select i1 %and_ln258_2, i24 %tmpout_48_V, i24 %tmpout_48_V_1

]]></Node>
<StgValue><ssdm name="tmpout_48_V_2"/></StgValue>
</operation>

<operation id="1525" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1233  %tmpout_47_V_2 = select i1 %and_ln258_2, i24 %tmpout_47_V, i24 %tmpout_47_V_1

]]></Node>
<StgValue><ssdm name="tmpout_47_V_2"/></StgValue>
</operation>

<operation id="1526" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1234  %tmpout_46_V_2 = select i1 %and_ln258_2, i24 %tmpout_46_V, i24 %tmpout_46_V_1

]]></Node>
<StgValue><ssdm name="tmpout_46_V_2"/></StgValue>
</operation>

<operation id="1527" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1235  %tmpout_45_V_2 = select i1 %and_ln258_2, i24 %tmpout_45_V, i24 %tmpout_45_V_1

]]></Node>
<StgValue><ssdm name="tmpout_45_V_2"/></StgValue>
</operation>

<operation id="1528" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1236  %tmpout_44_V_2 = select i1 %and_ln258_2, i24 %tmpout_44_V, i24 %tmpout_44_V_1

]]></Node>
<StgValue><ssdm name="tmpout_44_V_2"/></StgValue>
</operation>

<operation id="1529" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1237  %tmpout_43_V_2 = select i1 %and_ln258_2, i24 %tmpout_43_V, i24 %tmpout_43_V_1

]]></Node>
<StgValue><ssdm name="tmpout_43_V_2"/></StgValue>
</operation>

<operation id="1530" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1238  %tmpout_42_V_2 = select i1 %and_ln258_2, i24 %tmpout_42_V, i24 %tmpout_42_V_1

]]></Node>
<StgValue><ssdm name="tmpout_42_V_2"/></StgValue>
</operation>

<operation id="1531" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1239  %tmpout_41_V_2 = select i1 %and_ln258_2, i24 %tmpout_41_V, i24 %tmpout_41_V_1

]]></Node>
<StgValue><ssdm name="tmpout_41_V_2"/></StgValue>
</operation>

<operation id="1532" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1240  %tmpout_40_V_2 = select i1 %and_ln258_2, i24 %tmpout_40_V, i24 %tmpout_40_V_1

]]></Node>
<StgValue><ssdm name="tmpout_40_V_2"/></StgValue>
</operation>

<operation id="1533" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1241  %tmpout_39_V_2 = select i1 %and_ln258_2, i24 %tmpout_39_V, i24 %tmpout_39_V_1

]]></Node>
<StgValue><ssdm name="tmpout_39_V_2"/></StgValue>
</operation>

<operation id="1534" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1242  %tmpout_38_V_2 = select i1 %and_ln258_2, i24 %tmpout_38_V, i24 %tmpout_38_V_1

]]></Node>
<StgValue><ssdm name="tmpout_38_V_2"/></StgValue>
</operation>

<operation id="1535" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1243  %tmpout_37_V_2 = select i1 %and_ln258_2, i24 %tmpout_37_V, i24 %tmpout_37_V_1

]]></Node>
<StgValue><ssdm name="tmpout_37_V_2"/></StgValue>
</operation>

<operation id="1536" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1244  %tmpout_36_V_2 = select i1 %and_ln258_2, i24 %tmpout_36_V, i24 %tmpout_36_V_1

]]></Node>
<StgValue><ssdm name="tmpout_36_V_2"/></StgValue>
</operation>

<operation id="1537" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1245  %tmpout_35_V_2 = select i1 %and_ln258_2, i24 %tmpout_35_V, i24 %tmpout_35_V_1

]]></Node>
<StgValue><ssdm name="tmpout_35_V_2"/></StgValue>
</operation>

<operation id="1538" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1246  %tmpout_34_V_2 = select i1 %and_ln258_2, i24 %tmpout_34_V, i24 %tmpout_34_V_1

]]></Node>
<StgValue><ssdm name="tmpout_34_V_2"/></StgValue>
</operation>

<operation id="1539" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1247  %tmpout_33_V_2 = select i1 %and_ln258_2, i24 %tmpout_33_V, i24 %tmpout_33_V_1

]]></Node>
<StgValue><ssdm name="tmpout_33_V_2"/></StgValue>
</operation>

<operation id="1540" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1248  %tmpout_32_V_2 = select i1 %and_ln258_2, i24 %tmpout_32_V, i24 %tmpout_32_V_1

]]></Node>
<StgValue><ssdm name="tmpout_32_V_2"/></StgValue>
</operation>

<operation id="1541" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1249  %tmpout_31_V_2 = select i1 %and_ln258_2, i24 %tmpout_31_V, i24 %tmpout_31_V_1

]]></Node>
<StgValue><ssdm name="tmpout_31_V_2"/></StgValue>
</operation>

<operation id="1542" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1250  %tmpout_30_V_2 = select i1 %and_ln258_2, i24 %tmpout_30_V, i24 %tmpout_30_V_1

]]></Node>
<StgValue><ssdm name="tmpout_30_V_2"/></StgValue>
</operation>

<operation id="1543" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1251  %tmpout_29_V_2 = select i1 %and_ln258_2, i24 %tmpout_29_V, i24 %tmpout_29_V_1

]]></Node>
<StgValue><ssdm name="tmpout_29_V_2"/></StgValue>
</operation>

<operation id="1544" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1252  %tmpout_28_V_2 = select i1 %and_ln258_2, i24 %tmpout_28_V, i24 %tmpout_28_V_1

]]></Node>
<StgValue><ssdm name="tmpout_28_V_2"/></StgValue>
</operation>

<operation id="1545" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1253  %tmpout_27_V_2 = select i1 %and_ln258_2, i24 %tmpout_27_V, i24 %tmpout_27_V_1

]]></Node>
<StgValue><ssdm name="tmpout_27_V_2"/></StgValue>
</operation>

<operation id="1546" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1254  %tmpout_26_V_2 = select i1 %and_ln258_2, i24 %tmpout_26_V, i24 %tmpout_26_V_1

]]></Node>
<StgValue><ssdm name="tmpout_26_V_2"/></StgValue>
</operation>

<operation id="1547" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1255  %tmpout_25_V_2 = select i1 %and_ln258_2, i24 %tmpout_25_V, i24 %tmpout_25_V_1

]]></Node>
<StgValue><ssdm name="tmpout_25_V_2"/></StgValue>
</operation>

<operation id="1548" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1256  %tmpout_24_V_2 = select i1 %and_ln258_2, i24 %tmpout_24_V, i24 %tmpout_24_V_1

]]></Node>
<StgValue><ssdm name="tmpout_24_V_2"/></StgValue>
</operation>

<operation id="1549" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1257  %tmpout_23_V_2 = select i1 %and_ln258_2, i24 %tmpout_23_V, i24 %tmpout_23_V_1

]]></Node>
<StgValue><ssdm name="tmpout_23_V_2"/></StgValue>
</operation>

<operation id="1550" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1258  %tmpout_22_V_2 = select i1 %and_ln258_2, i24 %tmpout_22_V, i24 %tmpout_22_V_1

]]></Node>
<StgValue><ssdm name="tmpout_22_V_2"/></StgValue>
</operation>

<operation id="1551" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1259  %tmpout_21_V_2 = select i1 %and_ln258_2, i24 %tmpout_21_V, i24 %tmpout_21_V_1

]]></Node>
<StgValue><ssdm name="tmpout_21_V_2"/></StgValue>
</operation>

<operation id="1552" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1260  %tmpout_20_V_2 = select i1 %and_ln258_2, i24 %tmpout_20_V, i24 %tmpout_20_V_1

]]></Node>
<StgValue><ssdm name="tmpout_20_V_2"/></StgValue>
</operation>

<operation id="1553" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1261  %tmpout_19_V_2 = select i1 %and_ln258_2, i24 %tmpout_19_V, i24 %tmpout_19_V_1

]]></Node>
<StgValue><ssdm name="tmpout_19_V_2"/></StgValue>
</operation>

<operation id="1554" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1262  %tmpout_18_V_2 = select i1 %and_ln258_2, i24 %tmpout_18_V, i24 %tmpout_18_V_1

]]></Node>
<StgValue><ssdm name="tmpout_18_V_2"/></StgValue>
</operation>

<operation id="1555" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1263  %tmpout_17_V_2 = select i1 %and_ln258_2, i24 %tmpout_17_V, i24 %tmpout_17_V_1

]]></Node>
<StgValue><ssdm name="tmpout_17_V_2"/></StgValue>
</operation>

<operation id="1556" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1264  %tmpout_16_V_2 = select i1 %and_ln258_2, i24 %tmpout_16_V, i24 %tmpout_16_V_1

]]></Node>
<StgValue><ssdm name="tmpout_16_V_2"/></StgValue>
</operation>

<operation id="1557" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1265  %tmpout_15_V_2 = select i1 %and_ln258_2, i24 %tmpout_15_V, i24 %tmpout_15_V_1

]]></Node>
<StgValue><ssdm name="tmpout_15_V_2"/></StgValue>
</operation>

<operation id="1558" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1266  %tmpout_14_V_2 = select i1 %and_ln258_2, i24 %tmpout_14_V, i24 %tmpout_14_V_1

]]></Node>
<StgValue><ssdm name="tmpout_14_V_2"/></StgValue>
</operation>

<operation id="1559" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1267  %tmpout_12_V_2 = select i1 %and_ln258_2, i24 %tmpout_12_V, i24 %tmpout_12_V_1

]]></Node>
<StgValue><ssdm name="tmpout_12_V_2"/></StgValue>
</operation>

<operation id="1560" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1268  %tmpout_11_V_2 = select i1 %and_ln258_2, i24 %tmpout_11_V, i24 %tmpout_11_V_1

]]></Node>
<StgValue><ssdm name="tmpout_11_V_2"/></StgValue>
</operation>

<operation id="1561" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1269  %tmpout_10_V_2 = select i1 %and_ln258_2, i24 %tmpout_10_V, i24 %tmpout_10_V_1

]]></Node>
<StgValue><ssdm name="tmpout_10_V_2"/></StgValue>
</operation>

<operation id="1562" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1270  %tmpout_9_V_2 = select i1 %and_ln258_2, i24 %tmpout_9_V, i24 %tmpout_9_V_1

]]></Node>
<StgValue><ssdm name="tmpout_9_V_2"/></StgValue>
</operation>

<operation id="1563" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1271  %tmpout_8_V_2 = select i1 %and_ln258_2, i24 %tmpout_8_V, i24 %tmpout_8_V_1

]]></Node>
<StgValue><ssdm name="tmpout_8_V_2"/></StgValue>
</operation>

<operation id="1564" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1272  %tmpout_7_V_2 = select i1 %and_ln258_2, i24 %tmpout_7_V, i24 %tmpout_7_V_1

]]></Node>
<StgValue><ssdm name="tmpout_7_V_2"/></StgValue>
</operation>

<operation id="1565" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1273  %tmpout_6_V_2 = select i1 %and_ln258_2, i24 %tmpout_6_V, i24 %tmpout_6_V_1

]]></Node>
<StgValue><ssdm name="tmpout_6_V_2"/></StgValue>
</operation>

<operation id="1566" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1274  %tmpout_5_V_2 = select i1 %and_ln258_2, i24 %tmpout_5_V, i24 %tmpout_5_V_1

]]></Node>
<StgValue><ssdm name="tmpout_5_V_2"/></StgValue>
</operation>

<operation id="1567" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1275  %tmpout_4_V_2 = select i1 %and_ln258_2, i24 %tmpout_4_V, i24 %tmpout_4_V_1

]]></Node>
<StgValue><ssdm name="tmpout_4_V_2"/></StgValue>
</operation>

<operation id="1568" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1276  %tmpout_3_V_2 = select i1 %and_ln258_2, i24 %tmpout_3_V, i24 %tmpout_3_V_1

]]></Node>
<StgValue><ssdm name="tmpout_3_V_2"/></StgValue>
</operation>

<operation id="1569" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1277  %tmpout_2_V_2 = select i1 %and_ln258_2, i24 %tmpout_2_V, i24 %tmpout_2_V_1

]]></Node>
<StgValue><ssdm name="tmpout_2_V_2"/></StgValue>
</operation>

<operation id="1570" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1278  %tmpout_1_V_2 = select i1 %and_ln258_2, i24 %tmpout_1_V, i24 %tmpout_1_V_1

]]></Node>
<StgValue><ssdm name="tmpout_1_V_2"/></StgValue>
</operation>

<operation id="1571" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_18:1279  %tmpout_0_V_2 = select i1 %and_ln258_2, i24 %tmpout_0_V, i24 %tmpout_0_V_1

]]></Node>
<StgValue><ssdm name="tmpout_0_V_2"/></StgValue>
</operation>

<operation id="1572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_18:1280  %empty_708 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_670_i_i)

]]></Node>
<StgValue><ssdm name="empty_708"/></StgValue>
</operation>

<operation id="1573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0">
<![CDATA[
hls_label_18:1282  br label %.preheader40.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:0  %mrv = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } undef, i24 %tmpout_63_V_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="1575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:1  %mrv_1 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv, i24 %tmpout_62_V_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="1576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:2  %mrv_2 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_1, i24 %tmpout_61_V_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="1577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:3  %mrv_3 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_2, i24 %tmpout_60_V_1, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="1578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:4  %mrv_4 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_3, i24 %tmpout_59_V_1, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="1579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:5  %mrv_5 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_4, i24 %tmpout_58_V_1, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="1580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:6  %mrv_6 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_5, i24 %tmpout_57_V_1, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="1581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:7  %mrv_7 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_6, i24 %tmpout_56_V_1, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="1582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:8  %mrv_8 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_7, i24 %tmpout_55_V_1, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="1583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:9  %mrv_9 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_8, i24 %tmpout_54_V_1, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="1584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:10  %mrv_10 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_9, i24 %tmpout_53_V_1, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="1585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:11  %mrv_11 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_10, i24 %tmpout_52_V_1, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="1586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:12  %mrv_12 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_11, i24 %tmpout_51_V_1, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="1587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:13  %mrv_13 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_12, i24 %tmpout_50_V_1, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="1588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:14  %mrv_14 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_13, i24 %tmpout_49_V_1, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="1589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:15  %mrv_15 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_14, i24 %tmpout_48_V_1, 15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="1590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:16  %mrv_16 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_15, i24 %tmpout_47_V_1, 16

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="1591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:17  %mrv_17 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_16, i24 %tmpout_46_V_1, 17

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="1592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:18  %mrv_18 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_17, i24 %tmpout_45_V_1, 18

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="1593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:19  %mrv_19 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_18, i24 %tmpout_44_V_1, 19

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="1594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:20  %mrv_20 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_19, i24 %tmpout_43_V_1, 20

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="1595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:21  %mrv_21 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_20, i24 %tmpout_42_V_1, 21

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="1596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:22  %mrv_22 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_21, i24 %tmpout_41_V_1, 22

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="1597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:23  %mrv_23 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_22, i24 %tmpout_40_V_1, 23

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="1598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:24  %mrv_24 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_23, i24 %tmpout_39_V_1, 24

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="1599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:25  %mrv_25 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_24, i24 %tmpout_38_V_1, 25

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="1600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:26  %mrv_26 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_25, i24 %tmpout_37_V_1, 26

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="1601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:27  %mrv_27 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_26, i24 %tmpout_36_V_1, 27

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="1602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:28  %mrv_28 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_27, i24 %tmpout_35_V_1, 28

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="1603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:29  %mrv_29 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_28, i24 %tmpout_34_V_1, 29

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="1604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:30  %mrv_30 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_29, i24 %tmpout_33_V_1, 30

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="1605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:31  %mrv_31 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_30, i24 %tmpout_32_V_1, 31

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="1606" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:32  %mrv_32 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_31, i24 %tmpout_31_V_1, 32

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="1607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:33  %mrv_33 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_32, i24 %tmpout_30_V_1, 33

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="1608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:34  %mrv_34 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_33, i24 %tmpout_29_V_1, 34

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="1609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:35  %mrv_35 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_34, i24 %tmpout_28_V_1, 35

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="1610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:36  %mrv_36 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_35, i24 %tmpout_27_V_1, 36

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="1611" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:37  %mrv_37 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_36, i24 %tmpout_26_V_1, 37

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="1612" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:38  %mrv_38 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_37, i24 %tmpout_25_V_1, 38

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="1613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:39  %mrv_39 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_38, i24 %tmpout_24_V_1, 39

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="1614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:40  %mrv_40 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_39, i24 %tmpout_23_V_1, 40

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="1615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:41  %mrv_41 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_40, i24 %tmpout_22_V_1, 41

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="1616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:42  %mrv_42 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_41, i24 %tmpout_21_V_1, 42

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="1617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:43  %mrv_43 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_42, i24 %tmpout_20_V_1, 43

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="1618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:44  %mrv_44 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_43, i24 %tmpout_19_V_1, 44

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="1619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:45  %mrv_45 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_44, i24 %tmpout_18_V_1, 45

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="1620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:46  %mrv_46 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_45, i24 %tmpout_17_V_1, 46

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="1621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:47  %mrv_47 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_46, i24 %tmpout_16_V_1, 47

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="1622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:48  %mrv_48 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_47, i24 %tmpout_15_V_1, 48

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="1623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:49  %mrv_49 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_48, i24 %tmpout_14_V_1, 49

]]></Node>
<StgValue><ssdm name="mrv_49"/></StgValue>
</operation>

<operation id="1624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:50  %mrv_50 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_49, i24 %tmpout_12_V_1, 50

]]></Node>
<StgValue><ssdm name="mrv_50"/></StgValue>
</operation>

<operation id="1625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:51  %mrv_51 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_50, i24 %tmpout_11_V_1, 51

]]></Node>
<StgValue><ssdm name="mrv_51"/></StgValue>
</operation>

<operation id="1626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:52  %mrv_52 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_51, i24 %tmpout_10_V_1, 52

]]></Node>
<StgValue><ssdm name="mrv_52"/></StgValue>
</operation>

<operation id="1627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:53  %mrv_53 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_52, i24 %tmpout_9_V_1, 53

]]></Node>
<StgValue><ssdm name="mrv_53"/></StgValue>
</operation>

<operation id="1628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:54  %mrv_54 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_53, i24 %tmpout_8_V_1, 54

]]></Node>
<StgValue><ssdm name="mrv_54"/></StgValue>
</operation>

<operation id="1629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:55  %mrv_55 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_54, i24 %tmpout_7_V_1, 55

]]></Node>
<StgValue><ssdm name="mrv_55"/></StgValue>
</operation>

<operation id="1630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:56  %mrv_56 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_55, i24 %tmpout_6_V_1, 56

]]></Node>
<StgValue><ssdm name="mrv_56"/></StgValue>
</operation>

<operation id="1631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:57  %mrv_57 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_56, i24 %tmpout_5_V_1, 57

]]></Node>
<StgValue><ssdm name="mrv_57"/></StgValue>
</operation>

<operation id="1632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:58  %mrv_58 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_57, i24 %tmpout_4_V_1, 58

]]></Node>
<StgValue><ssdm name="mrv_58"/></StgValue>
</operation>

<operation id="1633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:59  %mrv_59 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_58, i24 %tmpout_3_V_1, 59

]]></Node>
<StgValue><ssdm name="mrv_59"/></StgValue>
</operation>

<operation id="1634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:60  %mrv_60 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_59, i24 %tmpout_2_V_1, 60

]]></Node>
<StgValue><ssdm name="mrv_60"/></StgValue>
</operation>

<operation id="1635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:61  %mrv_61 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_60, i24 %tmpout_1_V_1, 61

]]></Node>
<StgValue><ssdm name="mrv_61"/></StgValue>
</operation>

<operation id="1636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1512" op_0_bw="1512" op_1_bw="24">
<![CDATA[
.exit:62  %mrv_62 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_61, i24 %tmpout_0_V_1, 62

]]></Node>
<StgValue><ssdm name="mrv_62"/></StgValue>
</operation>

<operation id="1637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="1512">
<![CDATA[
.exit:63  ret { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_62

]]></Node>
<StgValue><ssdm name="ret_ln302"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
