#--------------------------------------------------------------------------------
# Auto-generated by Migen (e2e6c72) & LiteX (8e39060) on 2021-05-11 13:25:49
#--------------------------------------------------------------------------------
csr_base,ctrl,0xe0000000,,
csr_base,uart,0xe0001800,,
csr_base,timer0,0xe0002000,,
csr_base,crg,0xe0002800,,
csr_base,git,0xe0003000,,
csr_base,power,0xe0003800,,
csr_base,picorvspi,0xe0004000,,
csr_base,i2c,0xe0004800,,
csr_base,ticktimer,0xe0005000,,
csr_base,com,0xe0005800,,
csr_base,wifi,0xe0006000,,
csr_register,ctrl_reset,0xe0000000,1,rw
csr_register,ctrl_scratch,0xe0000004,1,rw
csr_register,ctrl_bus_errors,0xe0000008,1,ro
csr_register,uart_rxtx,0xe0001800,1,rw
csr_register,uart_txfull,0xe0001804,1,ro
csr_register,uart_rxempty,0xe0001808,1,ro
csr_register,uart_ev_status,0xe000180c,1,ro
csr_register,uart_ev_pending,0xe0001810,1,ro
csr_register,uart_ev_enable,0xe0001814,1,rw
csr_register,uart_txempty,0xe0001818,1,ro
csr_register,uart_rxfull,0xe000181c,1,ro
csr_register,uart_xover_rxtx,0xe0001820,1,rw
csr_register,uart_xover_txfull,0xe0001824,1,ro
csr_register,uart_xover_rxempty,0xe0001828,1,ro
csr_register,uart_xover_ev_status,0xe000182c,1,ro
csr_register,uart_xover_ev_pending,0xe0001830,1,ro
csr_register,uart_xover_ev_enable,0xe0001834,1,rw
csr_register,uart_xover_txempty,0xe0001838,1,ro
csr_register,uart_xover_rxfull,0xe000183c,1,ro
csr_register,timer0_load,0xe0002000,1,rw
csr_register,timer0_reload,0xe0002004,1,rw
csr_register,timer0_en,0xe0002008,1,rw
csr_register,timer0_update_value,0xe000200c,1,rw
csr_register,timer0_value,0xe0002010,1,ro
csr_register,timer0_ev_status,0xe0002014,1,ro
csr_register,timer0_ev_pending,0xe0002018,1,ro
csr_register,timer0_ev_enable,0xe000201c,1,rw
csr_register,crg_watchdog,0xe0002800,1,rw
csr_register,git_gitrev,0xe0003000,1,ro
csr_register,git_dirty,0xe0003004,1,ro
csr_register,power_power,0xe0003800,1,rw
csr_register,power_stats,0xe0003804,1,ro
csr_register,picorvspi_rdata,0xe0004000,1,ro
csr_register,picorvspi_mode,0xe0004004,1,rw
csr_register,picorvspi_wdata,0xe0004008,1,rw
csr_register,i2c_ev_status,0xe0004800,1,ro
csr_register,i2c_ev_pending,0xe0004804,1,ro
csr_register,i2c_ev_enable,0xe0004808,1,rw
csr_register,ticktimer_control,0xe0005000,1,rw
csr_register,ticktimer_time,0xe0005004,2,ro
csr_register,ticktimer_msleep_target,0xe000500c,2,rw
csr_register,ticktimer_ev_status,0xe0005014,1,ro
csr_register,ticktimer_ev_pending,0xe0005018,1,ro
csr_register,ticktimer_ev_enable,0xe000501c,1,rw
csr_register,com_control,0xe0005800,1,rw
csr_register,com_status,0xe0005804,1,ro
csr_register,com_ev_status,0xe0005808,1,ro
csr_register,com_ev_pending,0xe000580c,1,ro
csr_register,com_ev_enable,0xe0005810,1,rw
csr_register,wifi_tx,0xe0006000,1,rw
csr_register,wifi_rx,0xe0006004,1,ro
csr_register,wifi_cs,0xe0006008,1,rw
csr_register,wifi_control,0xe000600c,1,rw
csr_register,wifi_status,0xe0006010,1,ro
csr_register,wifi_wifi,0xe0006014,1,rw
csr_register,wifi_ev_status,0xe0006018,1,ro
csr_register,wifi_ev_pending,0xe000601c,1,ro
csr_register,wifi_ev_enable,0xe0006020,1,rw
constant,config_clock_frequency,18000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,536977408,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant_minimal,None,,
constant,config_cpu_human_name,vexriscv_mindebug,,
constant,config_cpu_nop,nop,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,com_interrupt,4,,
constant,i2c_interrupt,2,,
constant,ticktimer_interrupt,3,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
constant,wifi_interrupt,5,,
memory_region,vexriscv_debug,0xf00f0000,256,cached
memory_region,sram,0x10000000,131072,cached
memory_region,spiflash,0x20000000,1048576,cached
memory_region,i2c,0xb0000000,64,io
memory_region,com,0xd0000000,4,io
memory_region,csr,0xe0000000,65536,io
