============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sat May 11 15:33:30 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_150m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(89)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(92)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 36 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.452906s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (81.7%)

RUN-1004 : used memory is 311 MB, reserved memory is 290 MB, peak memory is 317 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75204877352960"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75204877352960"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15755 instances
RUN-0007 : 9330 luts, 2620 seqs, 2449 mslices, 1234 lslices, 101 pads, 14 brams, 3 dsps
RUN-1001 : There are total 29022 nets
RUN-1001 : 16992 nets have 2 pins
RUN-1001 : 10617 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 86 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1105     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     518     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  51   |     9      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15753 instances, 9330 luts, 2620 seqs, 3683 slices, 1141 macros(3683 instances: 2449 mslices 1234 lslices)
PHY-0007 : Cell area utilization is 85%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 90076, tnet num: 17756, tinst num: 15753, tnode num: 103740, tedge num: 147951.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.323300s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (80.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.77163e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15753.
PHY-3001 : Level 1 #clusters 2051.
PHY-3001 : End clustering;  0.131665s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (83.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 85%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22723e+06, overlap = 1193.88
PHY-3002 : Step(2): len = 1.08024e+06, overlap = 1285.44
PHY-3002 : Step(3): len = 714577, overlap = 1642.56
PHY-3002 : Step(4): len = 617113, overlap = 1761.06
PHY-3002 : Step(5): len = 481696, overlap = 1933.75
PHY-3002 : Step(6): len = 408600, overlap = 1978.88
PHY-3002 : Step(7): len = 328174, overlap = 2089.34
PHY-3002 : Step(8): len = 285447, overlap = 2154.19
PHY-3002 : Step(9): len = 236556, overlap = 2228.38
PHY-3002 : Step(10): len = 211588, overlap = 2253.47
PHY-3002 : Step(11): len = 185512, overlap = 2254.81
PHY-3002 : Step(12): len = 170143, overlap = 2263.03
PHY-3002 : Step(13): len = 151896, overlap = 2294.81
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.09831e-07
PHY-3002 : Step(14): len = 160570, overlap = 2261.5
PHY-3002 : Step(15): len = 189937, overlap = 2174.78
PHY-3002 : Step(16): len = 170523, overlap = 2171.47
PHY-3002 : Step(17): len = 175166, overlap = 2172.81
PHY-3002 : Step(18): len = 151714, overlap = 2184.84
PHY-3002 : Step(19): len = 150274, overlap = 2189.25
PHY-3002 : Step(20): len = 136677, overlap = 2211.47
PHY-3002 : Step(21): len = 136540, overlap = 2216.62
PHY-3002 : Step(22): len = 127760, overlap = 2213.88
PHY-3002 : Step(23): len = 128051, overlap = 2216.31
PHY-3002 : Step(24): len = 122913, overlap = 2223.47
PHY-3002 : Step(25): len = 124043, overlap = 2239.53
PHY-3002 : Step(26): len = 121047, overlap = 2262.34
PHY-3002 : Step(27): len = 120857, overlap = 2245.06
PHY-3002 : Step(28): len = 118326, overlap = 2246.06
PHY-3002 : Step(29): len = 119061, overlap = 2241.16
PHY-3002 : Step(30): len = 117531, overlap = 2235.19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.19662e-07
PHY-3002 : Step(31): len = 134606, overlap = 2127.88
PHY-3002 : Step(32): len = 157610, overlap = 2087.88
PHY-3002 : Step(33): len = 162714, overlap = 1994.31
PHY-3002 : Step(34): len = 167245, overlap = 1971.12
PHY-3002 : Step(35): len = 163294, overlap = 1983
PHY-3002 : Step(36): len = 164503, overlap = 1983.75
PHY-3002 : Step(37): len = 161528, overlap = 2001.75
PHY-3002 : Step(38): len = 161037, overlap = 2005.34
PHY-3002 : Step(39): len = 155561, overlap = 2023.16
PHY-3002 : Step(40): len = 154869, overlap = 2023.56
PHY-3002 : Step(41): len = 152426, overlap = 2028.66
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.23932e-06
PHY-3002 : Step(42): len = 170549, overlap = 1986.41
PHY-3002 : Step(43): len = 184325, overlap = 1888.34
PHY-3002 : Step(44): len = 188262, overlap = 1810.09
PHY-3002 : Step(45): len = 194025, overlap = 1811.44
PHY-3002 : Step(46): len = 196393, overlap = 1730.53
PHY-3002 : Step(47): len = 199498, overlap = 1682.91
PHY-3002 : Step(48): len = 196663, overlap = 1681.78
PHY-3002 : Step(49): len = 194457, overlap = 1717.41
PHY-3002 : Step(50): len = 190917, overlap = 1725.97
PHY-3002 : Step(51): len = 191012, overlap = 1713.75
PHY-3002 : Step(52): len = 189379, overlap = 1704.62
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.47865e-06
PHY-3002 : Step(53): len = 207538, overlap = 1620.41
PHY-3002 : Step(54): len = 218089, overlap = 1577.12
PHY-3002 : Step(55): len = 221131, overlap = 1561.66
PHY-3002 : Step(56): len = 222736, overlap = 1572.12
PHY-3002 : Step(57): len = 221269, overlap = 1614.34
PHY-3002 : Step(58): len = 221009, overlap = 1602.25
PHY-3002 : Step(59): len = 216811, overlap = 1626.69
PHY-3002 : Step(60): len = 215261, overlap = 1638.44
PHY-3002 : Step(61): len = 213795, overlap = 1671.56
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.95729e-06
PHY-3002 : Step(62): len = 228248, overlap = 1618.56
PHY-3002 : Step(63): len = 235997, overlap = 1534.06
PHY-3002 : Step(64): len = 239545, overlap = 1520.34
PHY-3002 : Step(65): len = 242396, overlap = 1526.44
PHY-3002 : Step(66): len = 246708, overlap = 1479
PHY-3002 : Step(67): len = 250295, overlap = 1472.94
PHY-3002 : Step(68): len = 246942, overlap = 1518.22
PHY-3002 : Step(69): len = 246813, overlap = 1512.09
PHY-3002 : Step(70): len = 245719, overlap = 1446.25
PHY-3002 : Step(71): len = 245714, overlap = 1406.22
PHY-3002 : Step(72): len = 244367, overlap = 1391.81
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.91459e-06
PHY-3002 : Step(73): len = 254759, overlap = 1392.94
PHY-3002 : Step(74): len = 265868, overlap = 1358.03
PHY-3002 : Step(75): len = 272574, overlap = 1347.28
PHY-3002 : Step(76): len = 276295, overlap = 1350.72
PHY-3002 : Step(77): len = 280667, overlap = 1317.38
PHY-3002 : Step(78): len = 284199, overlap = 1284.09
PHY-3002 : Step(79): len = 283116, overlap = 1297.88
PHY-3002 : Step(80): len = 283318, overlap = 1263.47
PHY-3002 : Step(81): len = 282758, overlap = 1241.97
PHY-3002 : Step(82): len = 283643, overlap = 1235.22
PHY-3002 : Step(83): len = 282710, overlap = 1217.72
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.98292e-05
PHY-3002 : Step(84): len = 294516, overlap = 1194.66
PHY-3002 : Step(85): len = 307273, overlap = 1165.78
PHY-3002 : Step(86): len = 312138, overlap = 1159.28
PHY-3002 : Step(87): len = 314375, overlap = 1132.47
PHY-3002 : Step(88): len = 317200, overlap = 1137.81
PHY-3002 : Step(89): len = 318368, overlap = 1152
PHY-3002 : Step(90): len = 316099, overlap = 1130.69
PHY-3002 : Step(91): len = 316409, overlap = 1129.94
PHY-3002 : Step(92): len = 317089, overlap = 1121.22
PHY-3002 : Step(93): len = 317679, overlap = 1117.66
PHY-3002 : Step(94): len = 315937, overlap = 1113.34
PHY-3002 : Step(95): len = 316100, overlap = 1106.19
PHY-3002 : Step(96): len = 317010, overlap = 1115.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.96583e-05
PHY-3002 : Step(97): len = 329393, overlap = 1083.53
PHY-3002 : Step(98): len = 338353, overlap = 1057.38
PHY-3002 : Step(99): len = 340587, overlap = 1002.53
PHY-3002 : Step(100): len = 341455, overlap = 992.75
PHY-3002 : Step(101): len = 343321, overlap = 976.438
PHY-3002 : Step(102): len = 345275, overlap = 953.594
PHY-3002 : Step(103): len = 345203, overlap = 946.219
PHY-3002 : Step(104): len = 345912, overlap = 937.438
PHY-3002 : Step(105): len = 347081, overlap = 950.219
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.93167e-05
PHY-3002 : Step(106): len = 356731, overlap = 904.875
PHY-3002 : Step(107): len = 365979, overlap = 874.031
PHY-3002 : Step(108): len = 368457, overlap = 861.875
PHY-3002 : Step(109): len = 369496, overlap = 848.812
PHY-3002 : Step(110): len = 370045, overlap = 850.594
PHY-3002 : Step(111): len = 370753, overlap = 840.219
PHY-3002 : Step(112): len = 371165, overlap = 826.531
PHY-3002 : Step(113): len = 372022, overlap = 825.312
PHY-3002 : Step(114): len = 372517, overlap = 841.531
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000155669
PHY-3002 : Step(115): len = 379194, overlap = 827.844
PHY-3002 : Step(116): len = 385306, overlap = 820.688
PHY-3002 : Step(117): len = 388165, overlap = 786.406
PHY-3002 : Step(118): len = 389975, overlap = 753.906
PHY-3002 : Step(119): len = 391021, overlap = 728.406
PHY-3002 : Step(120): len = 392337, overlap = 737.438
PHY-3002 : Step(121): len = 393351, overlap = 746.188
PHY-3002 : Step(122): len = 395874, overlap = 735.406
PHY-3002 : Step(123): len = 398346, overlap = 718.625
PHY-3002 : Step(124): len = 400395, overlap = 718
PHY-3002 : Step(125): len = 400159, overlap = 722.188
PHY-3002 : Step(126): len = 399580, overlap = 717.75
PHY-3002 : Step(127): len = 400035, overlap = 719.844
PHY-3002 : Step(128): len = 400424, overlap = 707.156
PHY-3002 : Step(129): len = 399586, overlap = 707.688
PHY-3002 : Step(130): len = 399356, overlap = 696.844
PHY-3002 : Step(131): len = 399668, overlap = 690.531
PHY-3002 : Step(132): len = 399709, overlap = 698.156
PHY-3002 : Step(133): len = 398661, overlap = 716.531
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000302809
PHY-3002 : Step(134): len = 401766, overlap = 706.406
PHY-3002 : Step(135): len = 405552, overlap = 710.094
PHY-3002 : Step(136): len = 407260, overlap = 714.531
PHY-3002 : Step(137): len = 408754, overlap = 715.25
PHY-3002 : Step(138): len = 409926, overlap = 712.5
PHY-3002 : Step(139): len = 411180, overlap = 702.562
PHY-3002 : Step(140): len = 411738, overlap = 705.844
PHY-3002 : Step(141): len = 412632, overlap = 704.938
PHY-3002 : Step(142): len = 413241, overlap = 708.75
PHY-3002 : Step(143): len = 413528, overlap = 701.031
PHY-3002 : Step(144): len = 413187, overlap = 701.031
PHY-3002 : Step(145): len = 412801, overlap = 693.562
PHY-3002 : Step(146): len = 412318, overlap = 682.812
PHY-3002 : Step(147): len = 411967, overlap = 672.969
PHY-3002 : Step(148): len = 411423, overlap = 679.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000503482
PHY-3002 : Step(149): len = 412974, overlap = 681.25
PHY-3002 : Step(150): len = 414761, overlap = 676.438
PHY-3002 : Step(151): len = 416348, overlap = 673.375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000834865
PHY-3002 : Step(152): len = 417247, overlap = 668
PHY-3002 : Step(153): len = 419350, overlap = 655.406
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010724s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 88%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/29022.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 583424, over cnt = 1843(5%), over = 17023, worst = 160
PHY-1001 : End global iterations;  0.454415s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (51.6%)

PHY-1001 : Congestion index: top1 = 150.65, top5 = 102.59, top10 = 81.10, top15 = 69.04.
PHY-3001 : End congestion estimation;  0.683101s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (61.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.410989s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (57.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.54219e-05
PHY-3002 : Step(154): len = 443906, overlap = 536.344
PHY-3002 : Step(155): len = 439002, overlap = 550.969
PHY-3002 : Step(156): len = 432100, overlap = 536.281
PHY-3002 : Step(157): len = 416298, overlap = 536.156
PHY-3002 : Step(158): len = 416131, overlap = 534.062
PHY-3002 : Step(159): len = 402649, overlap = 520.656
PHY-3002 : Step(160): len = 402331, overlap = 511.969
PHY-3002 : Step(161): len = 393671, overlap = 518.406
PHY-3002 : Step(162): len = 393323, overlap = 515.531
PHY-3002 : Step(163): len = 389375, overlap = 523.562
PHY-3002 : Step(164): len = 389307, overlap = 522.719
PHY-3002 : Step(165): len = 389594, overlap = 527.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.08437e-05
PHY-3002 : Step(166): len = 392796, overlap = 498.625
PHY-3002 : Step(167): len = 394336, overlap = 495.375
PHY-3002 : Step(168): len = 403446, overlap = 472.188
PHY-3002 : Step(169): len = 405115, overlap = 481.781
PHY-3002 : Step(170): len = 405776, overlap = 480.281
PHY-3002 : Step(171): len = 407802, overlap = 483.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000181687
PHY-3002 : Step(172): len = 410320, overlap = 470.094
PHY-3002 : Step(173): len = 413933, overlap = 461.031
PHY-3002 : Step(174): len = 423772, overlap = 457.562
PHY-3002 : Step(175): len = 436781, overlap = 450.562
PHY-3002 : Step(176): len = 435707, overlap = 441
PHY-3002 : Step(177): len = 435012, overlap = 446.5
PHY-3002 : Step(178): len = 432774, overlap = 467.875
PHY-3002 : Step(179): len = 428698, overlap = 467.75
PHY-3002 : Step(180): len = 425686, overlap = 482.156
PHY-3002 : Step(181): len = 424002, overlap = 490.719
PHY-3002 : Step(182): len = 421266, overlap = 490.688
PHY-3002 : Step(183): len = 421266, overlap = 490.688
PHY-3002 : Step(184): len = 420420, overlap = 485.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000363375
PHY-3002 : Step(185): len = 422007, overlap = 491.625
PHY-3002 : Step(186): len = 426466, overlap = 484.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 88%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 160/29022.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 566016, over cnt = 2326(6%), over = 18669, worst = 296
PHY-1001 : End global iterations;  0.573536s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (46.3%)

PHY-1001 : Congestion index: top1 = 135.37, top5 = 94.11, top10 = 77.74, top15 = 67.78.
PHY-3001 : End congestion estimation;  0.831847s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (50.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.594145s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (36.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09276e-05
PHY-3002 : Step(187): len = 443990, overlap = 1014.56
PHY-3002 : Step(188): len = 454661, overlap = 910.75
PHY-3002 : Step(189): len = 434778, overlap = 765.094
PHY-3002 : Step(190): len = 436528, overlap = 739.812
PHY-3002 : Step(191): len = 421018, overlap = 717.031
PHY-3002 : Step(192): len = 419679, overlap = 705.25
PHY-3002 : Step(193): len = 409527, overlap = 703.781
PHY-3002 : Step(194): len = 408199, overlap = 705.562
PHY-3002 : Step(195): len = 407880, overlap = 696.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.18552e-05
PHY-3002 : Step(196): len = 405157, overlap = 652.156
PHY-3002 : Step(197): len = 405472, overlap = 644.406
PHY-3002 : Step(198): len = 410132, overlap = 619.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.37103e-05
PHY-3002 : Step(199): len = 415395, overlap = 575.75
PHY-3002 : Step(200): len = 419129, overlap = 561.656
PHY-3002 : Step(201): len = 424112, overlap = 547.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000157495
PHY-3002 : Step(202): len = 426724, overlap = 523.875
PHY-3002 : Step(203): len = 433760, overlap = 492.188
PHY-3002 : Step(204): len = 440000, overlap = 458.5
PHY-3002 : Step(205): len = 443041, overlap = 437.562
PHY-3002 : Step(206): len = 438214, overlap = 424.562
PHY-3002 : Step(207): len = 437677, overlap = 422.281
PHY-3002 : Step(208): len = 433610, overlap = 428.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000290886
PHY-3002 : Step(209): len = 437994, overlap = 421.781
PHY-3002 : Step(210): len = 440033, overlap = 424.406
PHY-3002 : Step(211): len = 442976, overlap = 412.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000491539
PHY-3002 : Step(212): len = 443130, overlap = 412
PHY-3002 : Step(213): len = 443741, overlap = 406
PHY-3002 : Step(214): len = 446633, overlap = 395.406
PHY-3002 : Step(215): len = 451449, overlap = 390.344
PHY-3002 : Step(216): len = 454450, overlap = 377.938
PHY-3002 : Step(217): len = 455158, overlap = 367.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000943794
PHY-3002 : Step(218): len = 455724, overlap = 367
PHY-3002 : Step(219): len = 455899, overlap = 366.719
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 90076, tnet num: 17756, tinst num: 15753, tnode num: 103740, tedge num: 147951.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.170059s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (34.7%)

RUN-1004 : used memory is 573 MB, reserved memory is 563 MB, peak memory is 615 MB
OPT-1001 : Total overflow 1001.84 peak overflow 9.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 496/29022.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 663912, over cnt = 3336(9%), over = 18432, worst = 54
PHY-1001 : End global iterations;  0.769596s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (56.8%)

PHY-1001 : Congestion index: top1 = 80.69, top5 = 66.25, top10 = 59.56, top15 = 55.30.
PHY-1001 : End incremental global routing;  1.003532s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (57.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.476997s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (55.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.821050s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (53.2%)

OPT-1001 : Current memory(MB): used = 593, reserve = 583, peak = 615.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 18821/29022.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 663912, over cnt = 3336(9%), over = 18432, worst = 54
PHY-1002 : len = 806504, over cnt = 3220(9%), over = 10127, worst = 45
PHY-1002 : len = 946416, over cnt = 1516(4%), over = 2846, worst = 22
PHY-1002 : len = 999488, over cnt = 569(1%), over = 807, worst = 16
PHY-1002 : len = 1.03664e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.812920s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (75.0%)

PHY-1001 : Congestion index: top1 = 64.40, top5 = 58.86, top10 = 55.53, top15 = 53.16.
OPT-1001 : End congestion update;  2.076870s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (72.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 17756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.370345s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.0%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.447336s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (67.0%)

OPT-1001 : Current memory(MB): used = 601, reserve = 592, peak = 615.
OPT-1001 : End physical optimization;  5.590312s wall, 3.031250s user + 0.015625s system = 3.046875s CPU (54.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9330 LUT to BLE ...
SYN-4008 : Packed 9330 LUT and 1194 SEQ to BLE.
SYN-4003 : Packing 1426 remaining SEQ's ...
SYN-4005 : Packed 1157 SEQ with LUT/SLICE
SYN-4006 : 7070 single LUT's are left
SYN-4006 : 269 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9599/13564 primitive instances ...
PHY-3001 : End packing;  0.674095s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (62.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8876 instances
RUN-1001 : 4377 mslices, 4377 lslices, 101 pads, 14 brams, 3 dsps
RUN-1001 : There are total 28055 nets
RUN-1001 : 15700 nets have 2 pins
RUN-1001 : 10858 nets have [3 - 5] pins
RUN-1001 : 844 nets have [6 - 10] pins
RUN-1001 : 350 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 84 nets have 100+ pins
PHY-3001 : design contains 8874 instances, 8754 slices, 1141 macros(3683 instances: 2449 mslices 1234 lslices)
PHY-3001 : Cell area utilization is 91%
PHY-3001 : After packing: Len = 471731, Over = 533.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 91%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14330/28055.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 973160, over cnt = 2477(7%), over = 3975, worst = 9
PHY-1002 : len = 971624, over cnt = 1823(5%), over = 2511, worst = 9
PHY-1002 : len = 987336, over cnt = 824(2%), over = 1040, worst = 7
PHY-1002 : len = 999792, over cnt = 379(1%), over = 426, worst = 5
PHY-1002 : len = 1.01654e+06, over cnt = 44(0%), over = 47, worst = 2
PHY-1001 : End global iterations;  1.672970s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (64.4%)

PHY-1001 : Congestion index: top1 = 64.96, top5 = 58.30, top10 = 54.78, top15 = 52.28.
PHY-3001 : End congestion estimation;  2.018544s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (67.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 87502, tnet num: 16789, tinst num: 8874, tnode num: 99281, tedge num: 146316.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.369394s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (54.8%)

RUN-1004 : used memory is 638 MB, reserved memory is 633 MB, peak memory is 638 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.874676s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (57.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18365e-05
PHY-3002 : Step(220): len = 450081, overlap = 561.75
PHY-3002 : Step(221): len = 448939, overlap = 580.75
PHY-3002 : Step(222): len = 440134, overlap = 586.25
PHY-3002 : Step(223): len = 437709, overlap = 594
PHY-3002 : Step(224): len = 428323, overlap = 611.75
PHY-3002 : Step(225): len = 422916, overlap = 637.75
PHY-3002 : Step(226): len = 419228, overlap = 656.25
PHY-3002 : Step(227): len = 414699, overlap = 669
PHY-3002 : Step(228): len = 412881, overlap = 684.25
PHY-3002 : Step(229): len = 412125, overlap = 690.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36729e-05
PHY-3002 : Step(230): len = 424400, overlap = 655.75
PHY-3002 : Step(231): len = 429132, overlap = 639
PHY-3002 : Step(232): len = 436948, overlap = 614.75
PHY-3002 : Step(233): len = 439175, overlap = 608.75
PHY-3002 : Step(234): len = 439807, overlap = 606
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.73459e-05
PHY-3002 : Step(235): len = 452348, overlap = 588.25
PHY-3002 : Step(236): len = 457226, overlap = 579.5
PHY-3002 : Step(237): len = 470842, overlap = 560
PHY-3002 : Step(238): len = 473364, overlap = 546.5
PHY-3002 : Step(239): len = 472760, overlap = 535
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.46917e-05
PHY-3002 : Step(240): len = 482838, overlap = 520.75
PHY-3002 : Step(241): len = 485591, overlap = 517
PHY-3002 : Step(242): len = 497531, overlap = 500.75
PHY-3002 : Step(243): len = 503090, overlap = 488.75
PHY-3002 : Step(244): len = 504529, overlap = 485.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.314187s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (29.8%)

PHY-3001 : Trial Legalized: Len = 1.11712e+06
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 90%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 438/28055.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.40115e+06, over cnt = 4391(12%), over = 7877, worst = 8
PHY-1002 : len = 1.43158e+06, over cnt = 3039(8%), over = 4654, worst = 8
PHY-1002 : len = 1.47742e+06, over cnt = 937(2%), over = 1223, worst = 6
PHY-1002 : len = 1.4947e+06, over cnt = 280(0%), over = 322, worst = 4
PHY-1002 : len = 1.50328e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  3.087909s wall, 2.593750s user + 0.015625s system = 2.609375s CPU (84.5%)

PHY-1001 : Congestion index: top1 = 67.54, top5 = 62.36, top10 = 59.85, top15 = 58.09.
PHY-3001 : End congestion estimation;  3.471726s wall, 2.796875s user + 0.015625s system = 2.812500s CPU (81.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.517205s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (69.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000184309
PHY-3002 : Step(245): len = 925039, overlap = 276.5
PHY-3002 : Step(246): len = 853183, overlap = 277.75
PHY-3002 : Step(247): len = 811420, overlap = 277.25
PHY-3002 : Step(248): len = 768571, overlap = 274.25
PHY-3002 : Step(249): len = 729989, overlap = 275
PHY-3002 : Step(250): len = 700357, overlap = 271.5
PHY-3002 : Step(251): len = 673938, overlap = 273
PHY-3002 : Step(252): len = 651135, overlap = 277.25
PHY-3002 : Step(253): len = 629280, overlap = 274.75
PHY-3002 : Step(254): len = 613399, overlap = 275.25
PHY-3002 : Step(255): len = 601007, overlap = 270
PHY-3002 : Step(256): len = 593421, overlap = 282
PHY-3002 : Step(257): len = 588152, overlap = 280
PHY-3002 : Step(258): len = 585101, overlap = 279.75
PHY-3002 : Step(259): len = 582384, overlap = 275.75
PHY-3002 : Step(260): len = 579743, overlap = 280.75
PHY-3002 : Step(261): len = 578336, overlap = 279.5
PHY-3002 : Step(262): len = 577676, overlap = 280
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000356724
PHY-3002 : Step(263): len = 585586, overlap = 271
PHY-3002 : Step(264): len = 595671, overlap = 260.75
PHY-3002 : Step(265): len = 599597, overlap = 259.75
PHY-3002 : Step(266): len = 603008, overlap = 260.5
PHY-3002 : Step(267): len = 605351, overlap = 262.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000642918
PHY-3002 : Step(268): len = 611273, overlap = 255.5
PHY-3002 : Step(269): len = 627594, overlap = 252.75
PHY-3002 : Step(270): len = 639942, overlap = 249.25
PHY-3002 : Step(271): len = 646397, overlap = 252
PHY-3002 : Step(272): len = 650038, overlap = 253.5
PHY-3002 : Step(273): len = 653869, overlap = 245.5
PHY-3002 : Step(274): len = 658273, overlap = 245.5
PHY-3002 : Step(275): len = 659334, overlap = 244.5
PHY-3002 : Step(276): len = 660776, overlap = 243
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00111902
PHY-3002 : Step(277): len = 666517, overlap = 241.25
PHY-3002 : Step(278): len = 674405, overlap = 242
PHY-3002 : Step(279): len = 679147, overlap = 240
PHY-3002 : Step(280): len = 684686, overlap = 241
PHY-3002 : Step(281): len = 694252, overlap = 239.5
PHY-3002 : Step(282): len = 703219, overlap = 239.75
PHY-3002 : Step(283): len = 711019, overlap = 240.75
PHY-3002 : Step(284): len = 714978, overlap = 246
PHY-3002 : Step(285): len = 717399, overlap = 242.5
PHY-3002 : Step(286): len = 720993, overlap = 245.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.138347s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (79.1%)

PHY-3001 : Legalized: Len = 895218, Over = 0
PHY-3001 : Spreading special nets. 99 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.058616s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.6%)

PHY-3001 : 179 instances has been re-located, deltaX = 137, deltaY = 124, maxDist = 4.
PHY-3001 : Final: Len = 899054, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 87502, tnet num: 16789, tinst num: 8874, tnode num: 99281, tedge num: 146316.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.468701s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (59.6%)

RUN-1004 : used memory is 650 MB, reserved memory is 651 MB, peak memory is 684 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1168/28055.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.19469e+06, over cnt = 4389(12%), over = 7855, worst = 9
PHY-1002 : len = 1.2279e+06, over cnt = 2797(7%), over = 4186, worst = 8
PHY-1002 : len = 1.2676e+06, over cnt = 935(2%), over = 1273, worst = 7
PHY-1002 : len = 1.28278e+06, over cnt = 270(0%), over = 358, worst = 5
PHY-1002 : len = 1.2923e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  3.145072s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (86.4%)

PHY-1001 : Congestion index: top1 = 62.97, top5 = 58.64, top10 = 55.93, top15 = 54.20.
PHY-1001 : End incremental global routing;  3.487025s wall, 2.968750s user + 0.031250s system = 3.000000s CPU (86.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.532457s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (76.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.401535s wall, 3.656250s user + 0.031250s system = 3.687500s CPU (83.8%)

OPT-1001 : Current memory(MB): used = 661, reserve = 661, peak = 684.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16008/28055.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.2923e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149600s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (83.6%)

PHY-1001 : Congestion index: top1 = 62.97, top5 = 58.64, top10 = 55.93, top15 = 54.20.
OPT-1001 : End congestion update;  0.513931s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (73.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373296s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (62.8%)

OPT-0007 : Start: WNS 998745 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.887350s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (68.7%)

OPT-1001 : Current memory(MB): used = 665, reserve = 664, peak = 684.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.385835s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (68.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16008/28055.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.2923e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139845s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (67.0%)

PHY-1001 : Congestion index: top1 = 62.97, top5 = 58.64, top10 = 55.93, top15 = 54.20.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.384922s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (69.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998745 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 62.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  8.169757s wall, 6.031250s user + 0.031250s system = 6.062500s CPU (74.2%)

RUN-1003 : finish command "place" in  36.544073s wall, 21.593750s user + 1.406250s system = 23.000000s CPU (62.9%)

RUN-1004 : used memory is 583 MB, reserved memory is 577 MB, peak memory is 684 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.500676s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (122.9%)

RUN-1004 : used memory is 584 MB, reserved memory is 578 MB, peak memory is 684 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 8876 instances
RUN-1001 : 4377 mslices, 4377 lslices, 101 pads, 14 brams, 3 dsps
RUN-1001 : There are total 28055 nets
RUN-1001 : 15700 nets have 2 pins
RUN-1001 : 10858 nets have [3 - 5] pins
RUN-1001 : 844 nets have [6 - 10] pins
RUN-1001 : 350 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 84 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 87502, tnet num: 16789, tinst num: 8874, tnode num: 99281, tedge num: 146316.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.320599s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (37.9%)

RUN-1004 : used memory is 604 MB, reserved memory is 600 MB, peak memory is 684 MB
PHY-1001 : 4377 mslices, 4377 lslices, 101 pads, 14 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.1847e+06, over cnt = 4417(12%), over = 8028, worst = 9
PHY-1002 : len = 1.22e+06, over cnt = 2879(8%), over = 4313, worst = 8
PHY-1002 : len = 1.2557e+06, over cnt = 1209(3%), over = 1715, worst = 7
PHY-1002 : len = 1.28654e+06, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 1.2874e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.910628s wall, 2.312500s user + 0.062500s system = 2.375000s CPU (81.6%)

PHY-1001 : Congestion index: top1 = 62.31, top5 = 58.32, top10 = 55.75, top15 = 53.98.
PHY-1001 : End global routing;  3.271196s wall, 2.546875s user + 0.062500s system = 2.609375s CPU (79.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 661, reserve = 661, peak = 684.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 938, reserve = 938, peak = 938.
PHY-1001 : End build detailed router design. 3.131069s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (66.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 167608, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.335015s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (71.4%)

PHY-1001 : Current memory(MB): used = 974, reserve = 975, peak = 974.
PHY-1001 : End phase 1; 1.340791s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (71.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1022 : len = 3.55751e+06, over cnt = 4579(0%), over = 4608, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 992, reserve = 991, peak = 992.
PHY-1001 : End initial routed; 28.393738s wall, 13.843750s user + 0.093750s system = 13.937500s CPU (49.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/16249(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.273417s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (30.9%)

PHY-1001 : Current memory(MB): used = 1014, reserve = 1014, peak = 1014.
PHY-1001 : End phase 2; 30.667227s wall, 14.546875s user + 0.093750s system = 14.640625s CPU (47.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 3.55751e+06, over cnt = 4579(0%), over = 4608, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.087735s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 3.37358e+06, over cnt = 2567(0%), over = 2572, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.929657s wall, 4.500000s user + 0.000000s system = 4.500000s CPU (91.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 3.33562e+06, over cnt = 883(0%), over = 883, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.830837s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (63.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 3.33542e+06, over cnt = 308(0%), over = 308, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.883046s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (63.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 3.33681e+06, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.870905s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (46.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 3.33899e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.431309s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (25.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 3.33979e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.422129s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (66.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 3.33979e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.586465s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (63.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 3.3399e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.202426s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 3.3399e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.186087s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (67.2%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 3.34e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.211952s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (44.2%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 3.34017e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.186046s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (67.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/16249(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.323545s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (47.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 864 feed throughs used by 461 nets
PHY-1001 : End commit to database; 2.128525s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (29.4%)

PHY-1001 : Current memory(MB): used = 1126, reserve = 1130, peak = 1126.
PHY-1001 : End phase 3; 16.539067s wall, 10.359375s user + 0.015625s system = 10.375000s CPU (62.7%)

PHY-1003 : Routed, final wirelength = 3.34017e+06
PHY-1001 : Current memory(MB): used = 1131, reserve = 1136, peak = 1131.
PHY-1001 : End export database. 0.058023s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.9%)

PHY-1001 : End detail routing;  52.077738s wall, 27.984375s user + 0.187500s system = 28.171875s CPU (54.1%)

RUN-1003 : finish command "route" in  57.344847s wall, 31.515625s user + 0.250000s system = 31.765625s CPU (55.4%)

RUN-1004 : used memory is 1055 MB, reserved memory is 1069 MB, peak memory is 1131 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    17063   out of  19600   87.06%
#reg                     2726   out of  19600   13.91%
#le                     17332
  #lut only             14606   out of  17332   84.27%
  #reg only               269   out of  17332    1.55%
  #lut&reg               2457   out of  17332   14.18%
#dsp                        3   out of     29   10.34%
#bram                       6   out of     64    9.38%
  #bram9k                   6
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2389
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    247
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc2    173
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 67
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |17332  |16452   |611     |2742    |14      |3       |
|  ISP                       |AHBISP                                      |10717  |10265   |281     |673     |0       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |10022  |9849    |97      |293     |0       |0       |
|      u_fifo_1              |fifo_buf                                    |1781   |1775    |6       |25      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1780   |1774    |6       |23      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1785   |1779    |6       |26      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |1776   |1770    |6       |25      |0       |0       |
|    u_bypass                |bypass                                      |128    |88      |40      |35      |0       |0       |
|    u_demosaic              |demosaic                                    |389    |162     |132     |269     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |108    |34      |30      |81      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |58     |23      |23      |36      |0       |0       |
|      u_conv_mask4          |conv_mask4                                  |79     |31      |29      |51      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |86     |53      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                       |34     |34      |0       |19      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |16     |16      |0       |12      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                   |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                   |4      |4       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |6      |6       |0       |3       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |4      |4       |0       |1       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |14     |14      |0       |13      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |32     |32      |0       |13      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |8      |8       |0       |2       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |7      |7       |0       |2       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                    |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                          |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |12     |12      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                 |sd_reader                                   |561    |431     |105     |279     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |267    |224     |34      |143     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |744    |565     |109     |373     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |379    |246     |63      |250     |6       |0       |
|      rd_fifo_data          |fifo_data                                   |138    |77      |18      |112     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |14     |12      |0       |13      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |42     |21      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |22     |20      |0       |22      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |144    |96      |21      |108     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                         |18     |18      |0       |17      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |42     |21      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |25     |21      |0       |25      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |360    |314     |46      |121     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |52     |40      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |86     |86      |0       |11      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |48     |44      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |102    |84      |18      |32      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |72     |60      |12      |28      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5053   |4999    |51      |1325    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                    |153    |88      |65      |32      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       15654  
    #2          2       9735   
    #3          3        579   
    #4          4        544   
    #5        5-10       909   
    #6        11-50      478   
    #7       51-100      24    
    #8       101-500     58    
    #9        >500       21    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.955847s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (106.3%)

RUN-1004 : used memory is 1057 MB, reserved memory is 1070 MB, peak memory is 1131 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 87502, tnet num: 16789, tinst num: 8874, tnode num: 99281, tedge num: 146316.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.303801s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (73.1%)

RUN-1004 : used memory is 1064 MB, reserved memory is 1077 MB, peak memory is 1131 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 16789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 5 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: c55b8d58b606d47426da84955f2dcc0755a8d0eb3ee5a91c564118df006d09d6 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 8874
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 28055, pip num: 213859
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 864
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3173 valid insts, and 553993 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101110110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  29.846321s wall, 137.250000s user + 1.296875s system = 138.546875s CPU (464.2%)

RUN-1004 : used memory is 1168 MB, reserved memory is 1179 MB, peak memory is 1351 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240511_153329.log"
