
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _000_ (net)
                  0.32    0.00    7.63 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _001_ (net)
                  0.32    0.00    7.63 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _002_ (net)
                  0.32    0.00    7.63 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _003_ (net)
                  0.32    0.00    7.63 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _004_ (net)
                  0.32    0.00    7.63 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.19    2.56    2.56 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.09                           io_out[1] (net)
                  2.19    0.00    2.56 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.81    1.22    3.78 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.03                           _065_ (net)
                  0.81    0.00    3.78 ^ _255_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
                  1.59    0.97    4.75 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
     8    0.03                           _104_ (net)
                  1.59    0.00    4.75 v _261_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  1.78    1.45    6.20 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     5    0.02                           _110_ (net)
                  1.78    0.00    6.20 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.53    0.94    7.14 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     3    0.01                           _111_ (net)
                  0.53    0.00    7.14 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  0.26    0.59    7.73 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00                           _114_ (net)
                  0.26    0.00    7.73 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  0.28    0.24    7.98 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.00                           _115_ (net)
                  0.28    0.00    7.98 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.76    8.74 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  1.03    0.00    8.74 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.74   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.74   data arrival time
-----------------------------------------------------------------------------
                                 20.42   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.14    0.04    6.04 ^ wbs_cyc_i (in)
     1    0.00                           wbs_cyc_i (net)
                  0.14    0.00    6.04 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.62    0.57    6.61 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.02                           _068_ (net)
                  0.62    0.00    6.61 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.50    0.42    7.02 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     5    0.02                           _070_ (net)
                  0.50    0.00    7.02 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.65    0.86    7.89 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _071_ (net)
                  0.65    0.00    7.89 v _475_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.04    0.84    8.72 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _063_ (net)
                  1.04    0.00    8.72 ^ _537_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.72   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.72   data arrival time
-----------------------------------------------------------------------------
                                 20.44   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.14    0.04    6.04 ^ wbs_cyc_i (in)
     1    0.00                           wbs_cyc_i (net)
                  0.14    0.00    6.04 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.62    0.57    6.61 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.02                           _068_ (net)
                  0.62    0.00    6.61 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.50    0.42    7.02 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     5    0.02                           _070_ (net)
                  0.50    0.00    7.02 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.65    0.87    7.89 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _126_ (net)
                  0.65    0.00    7.89 v _352_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.81    8.70 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _045_ (net)
                  1.03    0.00    8.70 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.70   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                 20.47   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.14    0.04    6.04 ^ wbs_cyc_i (in)
     1    0.00                           wbs_cyc_i (net)
                  0.14    0.00    6.04 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.62    0.57    6.61 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.02                           _068_ (net)
                  0.62    0.00    6.61 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.50    0.42    7.02 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     5    0.02                           _070_ (net)
                  0.50    0.00    7.02 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.65    0.87    7.89 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _126_ (net)
                  0.65    0.00    7.89 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.81    8.70 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _048_ (net)
                  1.03    0.00    8.70 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.70   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                 20.47   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.14    0.04    6.04 ^ wbs_cyc_i (in)
     1    0.00                           wbs_cyc_i (net)
                  0.14    0.00    6.04 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.62    0.57    6.61 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.02                           _068_ (net)
                  0.62    0.00    6.61 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.50    0.42    7.02 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     5    0.02                           _070_ (net)
                  0.50    0.00    7.02 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.65    0.87    7.89 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _188_ (net)
                  0.65    0.00    7.89 v _408_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.81    8.70 ^ _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _035_ (net)
                  1.03    0.00    8.70 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.70   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                 20.47   slack (MET)


