// Seed: 3995714800
module module_0 #(
    parameter id_6 = 32'd97,
    parameter id_7 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  defparam id_6.id_7 = (1);
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1
);
  initial begin : LABEL_0
    if (id_0) id_1 <= 1;
  end
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_7 = 0;
  wire id_4;
endmodule
module module_2 (
    output wor  id_0,
    output wire id_1
);
  assign id_0 = 1;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
