Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:29:49 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_43_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.977ns (29.481%)  route 2.337ns (70.519%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 5.781 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.170ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.155ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6843, routed)        1.295     2.232    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X115Y411       FDCE                                         r  Delay1No14_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y411       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  Delay1No14_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.494     2.804    Delay1No14_instance/Q[24]
    SLICE_X111Y399       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.952 r  Delay1No14_instance/geqOp_carry__0_i_12__4/O
                         net (fo=1, routed)           0.014     2.966    Sum8_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X111Y399       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.122 r  Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.148    Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X111Y400       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.200 r  Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.350     3.550    Delay1No15_instance/CO[0]
    SLICE_X115Y401       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     3.616 f  Delay1No15_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.309     3.925    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X112Y401       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.075 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.179     4.254    Delay1No14_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X113Y401       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.304 r  Delay1No14_instance/shiftedFracY_d1[49]_i_7__4/O
                         net (fo=32, routed)          0.375     4.679    Delay1No15_instance/Y_reg[23]_0
    SLICE_X109Y399       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     4.767 r  Delay1No15_instance/shiftedFracY_d1[15]_i_2__4/O
                         net (fo=4, routed)           0.264     5.031    Delay1No15_instance/shiftedFracY_d1_reg[38][2]
    SLICE_X113Y398       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     5.130 r  Delay1No15_instance/shiftedFracY_d1[7]_i_1__4/O
                         net (fo=2, routed)           0.275     5.405    Delay1No15_instance/level4__0[3]
    SLICE_X110Y399       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.495 r  Delay1No15_instance/shiftedFracY_d1[23]_i_1__4/O
                         net (fo=1, routed)           0.051     5.546    Sum8_1_impl_instance/FPAddSubOp_instance/D[12]
    SLICE_X110Y399       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6843, routed)        1.134     5.781    Sum8_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X110Y399       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.365     6.146    
                         clock uncertainty           -0.035     6.111    
    SLICE_X110Y399       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.136    Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  0.589    




