// Seed: 1298745907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7 = id_2;
  wire id_8;
  wire id_9 = id_7;
  wire id_10;
  wire id_11;
  wor  id_12;
  id_13(
      .id_0(1), .id_1((1'h0)), .id_2(1), .id_3(), .id_4(id_1)
  ); id_14(
      .id_0(1), .id_1()
  );
  assign id_10 = id_8;
  id_15(
      .id_0(1), .id_1(id_11), .id_2(1 & 1 == id_12), .id_3(1'b0), .id_4(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign id_3 = id_1;
  wire id_4;
  assign id_4 = 1 !=? 1'b0;
  tri1 id_5;
  wire id_6;
  assign id_5 = 1;
  wire id_7;
  module_0(
      id_4, id_6, id_7, id_3, id_6, id_4
  );
  wire id_8;
  assign id_3 = $display;
  assign id_6 = id_1;
endmodule
