ARM GAS  /tmp/cc5d5PzB.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_syscfg.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Library/stm32f4xx_syscfg.c"
  20              		.section	.text.SYSCFG_DeInit,"ax",%progbits
  21              		.align	1
  22              		.global	SYSCFG_DeInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SYSCFG_DeInit:
  28              	.LFB123:
   1:./Library/stm32f4xx_syscfg.c **** /**
   2:./Library/stm32f4xx_syscfg.c ****   ******************************************************************************
   3:./Library/stm32f4xx_syscfg.c ****   * @file    stm32f4xx_syscfg.c
   4:./Library/stm32f4xx_syscfg.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_syscfg.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_syscfg.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_syscfg.c ****   * @brief   This file provides firmware functions to manage the SYSCFG peripheral.
   8:./Library/stm32f4xx_syscfg.c ****   *
   9:./Library/stm32f4xx_syscfg.c ****  @verbatim
  10:./Library/stm32f4xx_syscfg.c ****     
  11:./Library/stm32f4xx_syscfg.c ****  ===============================================================================
  12:./Library/stm32f4xx_syscfg.c ****                      ##### How to use this driver #####
  13:./Library/stm32f4xx_syscfg.c ****  ===============================================================================
  14:./Library/stm32f4xx_syscfg.c ****     [..] This driver provides functions for:
  15:./Library/stm32f4xx_syscfg.c ****             
  16:./Library/stm32f4xx_syscfg.c ****        (#) Remapping the memory accessible in the code area using SYSCFG_MemoryRemapConfig()
  17:./Library/stm32f4xx_syscfg.c ****             
  18:./Library/stm32f4xx_syscfg.c ****        (#) Swapping the internal flash Bank1 and Bank2 this features is only visible for 
  19:./Library/stm32f4xx_syscfg.c ****            STM32F42xxx/43xxx devices Devices. 
  20:./Library/stm32f4xx_syscfg.c ****                 
  21:./Library/stm32f4xx_syscfg.c ****        (#) Manage the EXTI lines connection to the GPIOs using SYSCFG_EXTILineConfig()
  22:./Library/stm32f4xx_syscfg.c ****               
  23:./Library/stm32f4xx_syscfg.c ****        (#) Select the ETHERNET media interface (RMII/RII) using SYSCFG_ETH_MediaInterfaceConfig()
  24:./Library/stm32f4xx_syscfg.c ****   
  25:./Library/stm32f4xx_syscfg.c ****        -@- SYSCFG APB clock must be enabled to get write access to SYSCFG registers,
  26:./Library/stm32f4xx_syscfg.c ****            using RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
  27:./Library/stm32f4xx_syscfg.c ****                    
  28:./Library/stm32f4xx_syscfg.c ****  @endverbatim      
  29:./Library/stm32f4xx_syscfg.c ****   ******************************************************************************
  30:./Library/stm32f4xx_syscfg.c ****   * @attention
ARM GAS  /tmp/cc5d5PzB.s 			page 2


  31:./Library/stm32f4xx_syscfg.c ****   *
  32:./Library/stm32f4xx_syscfg.c ****   * Copyright (c) 2016 STMicroelectronics.
  33:./Library/stm32f4xx_syscfg.c ****   * All rights reserved.
  34:./Library/stm32f4xx_syscfg.c ****   *
  35:./Library/stm32f4xx_syscfg.c ****   * This software is licensed under terms that can be found in the LICENSE file
  36:./Library/stm32f4xx_syscfg.c ****   * in the root directory of this software component.
  37:./Library/stm32f4xx_syscfg.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  38:./Library/stm32f4xx_syscfg.c ****   *
  39:./Library/stm32f4xx_syscfg.c ****   ******************************************************************************
  40:./Library/stm32f4xx_syscfg.c ****   */
  41:./Library/stm32f4xx_syscfg.c **** 
  42:./Library/stm32f4xx_syscfg.c **** /* Includes ------------------------------------------------------------------*/
  43:./Library/stm32f4xx_syscfg.c **** #include "stm32f4xx_syscfg.h"
  44:./Library/stm32f4xx_syscfg.c **** #include "stm32f4xx_rcc.h"
  45:./Library/stm32f4xx_syscfg.c **** 
  46:./Library/stm32f4xx_syscfg.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  47:./Library/stm32f4xx_syscfg.c ****   * @{
  48:./Library/stm32f4xx_syscfg.c ****   */
  49:./Library/stm32f4xx_syscfg.c **** 
  50:./Library/stm32f4xx_syscfg.c **** /** @defgroup SYSCFG 
  51:./Library/stm32f4xx_syscfg.c ****   * @brief SYSCFG driver modules
  52:./Library/stm32f4xx_syscfg.c ****   * @{
  53:./Library/stm32f4xx_syscfg.c ****   */ 
  54:./Library/stm32f4xx_syscfg.c **** 
  55:./Library/stm32f4xx_syscfg.c **** /* Private typedef -----------------------------------------------------------*/
  56:./Library/stm32f4xx_syscfg.c **** /* Private define ------------------------------------------------------------*/
  57:./Library/stm32f4xx_syscfg.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  58:./Library/stm32f4xx_syscfg.c **** #define SYSCFG_OFFSET             (SYSCFG_BASE - PERIPH_BASE)
  59:./Library/stm32f4xx_syscfg.c **** /* ---  MEMRMP Register ---*/ 
  60:./Library/stm32f4xx_syscfg.c **** /* Alias word address of UFB_MODE bit */ 
  61:./Library/stm32f4xx_syscfg.c **** #define MEMRMP_OFFSET             SYSCFG_OFFSET 
  62:./Library/stm32f4xx_syscfg.c **** #define UFB_MODE_BitNumber        ((uint8_t)0x8) 
  63:./Library/stm32f4xx_syscfg.c **** #define UFB_MODE_BB               (PERIPH_BB_BASE + (MEMRMP_OFFSET * 32) + (UFB_MODE_BitNumber * 4)
  64:./Library/stm32f4xx_syscfg.c ****     
  65:./Library/stm32f4xx_syscfg.c **** /* ---  PMC Register ---*/ 
  66:./Library/stm32f4xx_syscfg.c **** /* Alias word address of MII_RMII_SEL bit */ 
  67:./Library/stm32f4xx_syscfg.c **** #define PMC_OFFSET                (SYSCFG_OFFSET + 0x04) 
  68:./Library/stm32f4xx_syscfg.c **** #define MII_RMII_SEL_BitNumber    ((uint8_t)0x17) 
  69:./Library/stm32f4xx_syscfg.c **** #define PMC_MII_RMII_SEL_BB       (PERIPH_BB_BASE + (PMC_OFFSET * 32) + (MII_RMII_SEL_BitNumber * 4
  70:./Library/stm32f4xx_syscfg.c ****     
  71:./Library/stm32f4xx_syscfg.c **** /* ---  CMPCR Register ---*/ 
  72:./Library/stm32f4xx_syscfg.c **** /* Alias word address of CMP_PD bit */ 
  73:./Library/stm32f4xx_syscfg.c **** #define CMPCR_OFFSET              (SYSCFG_OFFSET + 0x20) 
  74:./Library/stm32f4xx_syscfg.c **** #define CMP_PD_BitNumber          ((uint8_t)0x00) 
  75:./Library/stm32f4xx_syscfg.c **** #define CMPCR_CMP_PD_BB           (PERIPH_BB_BASE + (CMPCR_OFFSET * 32) + (CMP_PD_BitNumber * 4)) 
  76:./Library/stm32f4xx_syscfg.c **** 
  77:./Library/stm32f4xx_syscfg.c **** /* ---  MCHDLYCR Register ---*/ 
  78:./Library/stm32f4xx_syscfg.c **** /* Alias word address of BSCKSEL bit */ 
  79:./Library/stm32f4xx_syscfg.c **** #define MCHDLYCR_OFFSET            (SYSCFG_OFFSET + 0x30) 
  80:./Library/stm32f4xx_syscfg.c **** #define BSCKSEL_BIT_NUMBER         POSITION_VAL(SYSCFG_MCHDLYCR_BSCKSEL)
  81:./Library/stm32f4xx_syscfg.c **** #define MCHDLYCR_BSCKSEL_BB        (uint32_t)(PERIPH_BB_BASE + (MCHDLYCR_OFFSET * 32) + (BSCKSEL_BI
  82:./Library/stm32f4xx_syscfg.c **** 
  83:./Library/stm32f4xx_syscfg.c **** /* Private macro -------------------------------------------------------------*/
  84:./Library/stm32f4xx_syscfg.c **** /* Private variables ---------------------------------------------------------*/
  85:./Library/stm32f4xx_syscfg.c **** /* Private function prototypes -----------------------------------------------*/
  86:./Library/stm32f4xx_syscfg.c **** /* Private functions ---------------------------------------------------------*/
  87:./Library/stm32f4xx_syscfg.c **** 
ARM GAS  /tmp/cc5d5PzB.s 			page 3


  88:./Library/stm32f4xx_syscfg.c **** /** @defgroup SYSCFG_Private_Functions
  89:./Library/stm32f4xx_syscfg.c ****   * @{
  90:./Library/stm32f4xx_syscfg.c ****   */ 
  91:./Library/stm32f4xx_syscfg.c **** 
  92:./Library/stm32f4xx_syscfg.c **** /**
  93:./Library/stm32f4xx_syscfg.c ****   * @brief  Deinitializes the Alternate Functions (remap and EXTI configuration)
  94:./Library/stm32f4xx_syscfg.c ****   *   registers to their default reset values.
  95:./Library/stm32f4xx_syscfg.c ****   * @param  None
  96:./Library/stm32f4xx_syscfg.c ****   * @retval None
  97:./Library/stm32f4xx_syscfg.c ****   */
  98:./Library/stm32f4xx_syscfg.c **** void SYSCFG_DeInit(void)
  99:./Library/stm32f4xx_syscfg.c **** {
  29              		.loc 1 99 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 100:./Library/stm32f4xx_syscfg.c ****    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
  38              		.loc 1 100 4 view .LVU1
  39 0002 0121     		movs	r1, #1
  40 0004 4FF48040 		mov	r0, #16384
  41 0008 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  42              	.LVL0:
 101:./Library/stm32f4xx_syscfg.c ****    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
  43              		.loc 1 101 4 view .LVU2
  44 000c 0021     		movs	r1, #0
  45 000e 4FF48040 		mov	r0, #16384
  46 0012 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  47              	.LVL1:
 102:./Library/stm32f4xx_syscfg.c **** }
  48              		.loc 1 102 1 is_stmt 0 view .LVU3
  49 0016 08BD     		pop	{r3, pc}
  50              		.cfi_endproc
  51              	.LFE123:
  53              		.section	.text.SYSCFG_MemoryRemapConfig,"ax",%progbits
  54              		.align	1
  55              		.global	SYSCFG_MemoryRemapConfig
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	SYSCFG_MemoryRemapConfig:
  61              	.LVL2:
  62              	.LFB124:
 103:./Library/stm32f4xx_syscfg.c **** 
 104:./Library/stm32f4xx_syscfg.c **** /**
 105:./Library/stm32f4xx_syscfg.c ****   * @brief  Changes the mapping of the specified pin.
 106:./Library/stm32f4xx_syscfg.c ****   * @param  SYSCFG_Memory: selects the memory remapping.
 107:./Library/stm32f4xx_syscfg.c ****   *         This parameter can be one of the following values:
 108:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_Flash:       Main Flash memory mapped at 0x00000000  
 109:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_SystemFlash: System Flash memory mapped at 0x00000000
 110:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_FSMC:        FSMC (Bank1 (NOR/PSRAM 1 and 2) mapped at 0x000
 111:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_FMC:         FMC (Bank1 (NOR/PSRAM 1 and 2) mapped at 0x0000
 112:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_ExtMEM:      External Memory mapped at 0x00000000 for STM32F
ARM GAS  /tmp/cc5d5PzB.s 			page 4


 113:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_SRAM:        Embedded SRAM (112kB) mapped at 0x00000000
 114:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_SDRAM:       FMC (External SDRAM)  mapped at 0x00000000 for 
 115:./Library/stm32f4xx_syscfg.c ****   * @retval None
 116:./Library/stm32f4xx_syscfg.c ****   */
 117:./Library/stm32f4xx_syscfg.c **** void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
 118:./Library/stm32f4xx_syscfg.c **** {
  63              		.loc 1 118 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
 119:./Library/stm32f4xx_syscfg.c ****   /* Check the parameters */
 120:./Library/stm32f4xx_syscfg.c ****   assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));
  68              		.loc 1 120 3 view .LVU5
 121:./Library/stm32f4xx_syscfg.c **** 
 122:./Library/stm32f4xx_syscfg.c ****   SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
  69              		.loc 1 122 3 view .LVU6
  70              		.loc 1 122 18 is_stmt 0 view .LVU7
  71 0000 014B     		ldr	r3, .L4
  72 0002 1860     		str	r0, [r3]
 123:./Library/stm32f4xx_syscfg.c **** }
  73              		.loc 1 123 1 view .LVU8
  74 0004 7047     		bx	lr
  75              	.L5:
  76 0006 00BF     		.align	2
  77              	.L4:
  78 0008 00380140 		.word	1073821696
  79              		.cfi_endproc
  80              	.LFE124:
  82              		.section	.text.SYSCFG_MemorySwappingBank,"ax",%progbits
  83              		.align	1
  84              		.global	SYSCFG_MemorySwappingBank
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	SYSCFG_MemorySwappingBank:
  90              	.LVL3:
  91              	.LFB125:
 124:./Library/stm32f4xx_syscfg.c **** 
 125:./Library/stm32f4xx_syscfg.c **** /**
 126:./Library/stm32f4xx_syscfg.c ****   * @brief  Enables or disables the Internal FLASH Bank Swapping.
 127:./Library/stm32f4xx_syscfg.c ****   *   
 128:./Library/stm32f4xx_syscfg.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices. 
 129:./Library/stm32f4xx_syscfg.c ****   *
 130:./Library/stm32f4xx_syscfg.c ****   * @param  NewState: new state of Internal FLASH Bank swapping.
 131:./Library/stm32f4xx_syscfg.c ****   *          This parameter can be one of the following values:
 132:./Library/stm32f4xx_syscfg.c ****   *            @arg ENABLE: Flash Bank2 mapped at 0x08000000 (and aliased @0x00000000) 
 133:./Library/stm32f4xx_syscfg.c ****   *                         and Flash Bank1 mapped at 0x08100000 (and aliased at 0x00100000)   
 134:./Library/stm32f4xx_syscfg.c ****   *            @arg DISABLE:(the default state) Flash Bank1 mapped at 0x08000000 (and aliased @0x00
 135:./Library/stm32f4xx_syscfg.c ****                             and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000)  
 136:./Library/stm32f4xx_syscfg.c ****   * @retval None
 137:./Library/stm32f4xx_syscfg.c ****   */
 138:./Library/stm32f4xx_syscfg.c **** void SYSCFG_MemorySwappingBank(FunctionalState NewState)
 139:./Library/stm32f4xx_syscfg.c **** {
  92              		.loc 1 139 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc5d5PzB.s 			page 5


  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
 140:./Library/stm32f4xx_syscfg.c ****   /* Check the parameters */
 141:./Library/stm32f4xx_syscfg.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
  97              		.loc 1 141 3 view .LVU10
 142:./Library/stm32f4xx_syscfg.c **** 
 143:./Library/stm32f4xx_syscfg.c ****   *(__IO uint32_t *) UFB_MODE_BB = (uint32_t)NewState;
  98              		.loc 1 143 3 view .LVU11
  99              		.loc 1 143 34 is_stmt 0 view .LVU12
 100 0000 014B     		ldr	r3, .L7
 101 0002 1862     		str	r0, [r3, #32]
 144:./Library/stm32f4xx_syscfg.c **** }
 102              		.loc 1 144 1 view .LVU13
 103 0004 7047     		bx	lr
 104              	.L8:
 105 0006 00BF     		.align	2
 106              	.L7:
 107 0008 00002742 		.word	1109852160
 108              		.cfi_endproc
 109              	.LFE125:
 111              		.section	.text.SYSCFG_EXTILineConfig,"ax",%progbits
 112              		.align	1
 113              		.global	SYSCFG_EXTILineConfig
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 118              	SYSCFG_EXTILineConfig:
 119              	.LVL4:
 120              	.LFB126:
 145:./Library/stm32f4xx_syscfg.c **** 
 146:./Library/stm32f4xx_syscfg.c **** /**
 147:./Library/stm32f4xx_syscfg.c ****   * @brief  Selects the GPIO pin used as EXTI Line.
 148:./Library/stm32f4xx_syscfg.c ****   * @param  EXTI_PortSourceGPIOx : selects the GPIO port to be used as source for
 149:./Library/stm32f4xx_syscfg.c ****   *          EXTI lines where x can be (A..K) for STM32F42xxx/43xxx devices, (A..I) 
 150:./Library/stm32f4xx_syscfg.c ****   *          for STM32F405xx/407xx and STM32F415xx/417xx devices or (A, B, C, D and H)
 151:./Library/stm32f4xx_syscfg.c ****   *          for STM32401xx devices.  
 152:./Library/stm32f4xx_syscfg.c ****   *            
 153:./Library/stm32f4xx_syscfg.c ****   * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
 154:./Library/stm32f4xx_syscfg.c ****   *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
 155:./Library/stm32f4xx_syscfg.c ****   *           for EXTI_PortSourceGPIOI x can be (0..11) for STM32F405xx/407xx
 156:./Library/stm32f4xx_syscfg.c ****   *           and STM32F405xx/407xx devices and for EXTI_PortSourceGPIOK x can   
 157:./Library/stm32f4xx_syscfg.c ****   *           be (0..7) for STM32F42xxx/43xxx devices. 
 158:./Library/stm32f4xx_syscfg.c ****   *             
 159:./Library/stm32f4xx_syscfg.c ****   * @retval None
 160:./Library/stm32f4xx_syscfg.c ****   */
 161:./Library/stm32f4xx_syscfg.c **** void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
 162:./Library/stm32f4xx_syscfg.c **** {
 121              		.loc 1 162 1 is_stmt 1 view -0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126              		.loc 1 162 1 is_stmt 0 view .LVU15
 127 0000 10B4     		push	{r4}
 128              	.LCFI1:
 129              		.cfi_def_cfa_offset 4
 130              		.cfi_offset 4, -4
ARM GAS  /tmp/cc5d5PzB.s 			page 6


 163:./Library/stm32f4xx_syscfg.c ****   uint32_t tmp = 0x00;
 131              		.loc 1 163 3 is_stmt 1 view .LVU16
 132              	.LVL5:
 164:./Library/stm32f4xx_syscfg.c **** 
 165:./Library/stm32f4xx_syscfg.c ****   /* Check the parameters */
 166:./Library/stm32f4xx_syscfg.c ****   assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
 133              		.loc 1 166 3 view .LVU17
 167:./Library/stm32f4xx_syscfg.c ****   assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
 134              		.loc 1 167 3 view .LVU18
 168:./Library/stm32f4xx_syscfg.c **** 
 169:./Library/stm32f4xx_syscfg.c ****   tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 135              		.loc 1 169 3 view .LVU19
 136              		.loc 1 169 54 is_stmt 0 view .LVU20
 137 0002 01F00302 		and	r2, r1, #3
 138              		.loc 1 169 35 view .LVU21
 139 0006 9200     		lsls	r2, r2, #2
 140              		.loc 1 169 7 view .LVU22
 141 0008 4FF00F0C 		mov	ip, #15
 142 000c 0CFA02FC 		lsl	ip, ip, r2
 143              	.LVL6:
 170:./Library/stm32f4xx_syscfg.c ****   SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 144              		.loc 1 170 3 is_stmt 1 view .LVU23
 145              		.loc 1 170 17 is_stmt 0 view .LVU24
 146 0010 8908     		lsrs	r1, r1, #2
 147              	.LVL7:
 148              		.loc 1 170 17 view .LVU25
 149 0012 084B     		ldr	r3, .L11
 150 0014 0231     		adds	r1, r1, #2
 151 0016 53F82140 		ldr	r4, [r3, r1, lsl #2]
 152              		.loc 1 170 43 view .LVU26
 153 001a 24EA0C04 		bic	r4, r4, ip
 154 001e 43F82140 		str	r4, [r3, r1, lsl #2]
 171:./Library/stm32f4xx_syscfg.c ****   SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_Pin
 155              		.loc 1 171 3 is_stmt 1 view .LVU27
 156              		.loc 1 171 17 is_stmt 0 view .LVU28
 157 0022 53F82140 		ldr	r4, [r3, r1, lsl #2]
 158              		.loc 1 171 80 view .LVU29
 159 0026 9040     		lsls	r0, r0, r2
 160              	.LVL8:
 161              		.loc 1 171 43 view .LVU30
 162 0028 0443     		orrs	r4, r4, r0
 163 002a 43F82140 		str	r4, [r3, r1, lsl #2]
 172:./Library/stm32f4xx_syscfg.c **** }
 164              		.loc 1 172 1 view .LVU31
 165 002e 5DF8044B 		ldr	r4, [sp], #4
 166              	.LCFI2:
 167              		.cfi_restore 4
 168              		.cfi_def_cfa_offset 0
 169 0032 7047     		bx	lr
 170              	.L12:
 171              		.align	2
 172              	.L11:
 173 0034 00380140 		.word	1073821696
 174              		.cfi_endproc
 175              	.LFE126:
 177              		.section	.text.SYSCFG_ETH_MediaInterfaceConfig,"ax",%progbits
 178              		.align	1
ARM GAS  /tmp/cc5d5PzB.s 			page 7


 179              		.global	SYSCFG_ETH_MediaInterfaceConfig
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 184              	SYSCFG_ETH_MediaInterfaceConfig:
 185              	.LVL9:
 186              	.LFB127:
 173:./Library/stm32f4xx_syscfg.c **** 
 174:./Library/stm32f4xx_syscfg.c **** /**
 175:./Library/stm32f4xx_syscfg.c ****   * @brief  Selects the ETHERNET media interface 
 176:./Library/stm32f4xx_syscfg.c ****   * @param  SYSCFG_ETH_MediaInterface: specifies the Media Interface mode. 
 177:./Library/stm32f4xx_syscfg.c ****   *          This parameter can be one of the following values: 
 178:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_ETH_MediaInterface_MII: MII mode selected
 179:./Library/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_ETH_MediaInterface_RMII: RMII mode selected 
 180:./Library/stm32f4xx_syscfg.c ****   * @retval None 
 181:./Library/stm32f4xx_syscfg.c ****   */
 182:./Library/stm32f4xx_syscfg.c **** void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
 183:./Library/stm32f4xx_syscfg.c **** { 
 187              		.loc 1 183 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 184:./Library/stm32f4xx_syscfg.c ****   assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
 192              		.loc 1 184 3 view .LVU33
 185:./Library/stm32f4xx_syscfg.c ****   /* Configure MII_RMII selection bit */ 
 186:./Library/stm32f4xx_syscfg.c ****   *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 193              		.loc 1 186 3 view .LVU34
 194              		.loc 1 186 42 is_stmt 0 view .LVU35
 195 0000 014B     		ldr	r3, .L14
 196 0002 C3F8DC00 		str	r0, [r3, #220]
 187:./Library/stm32f4xx_syscfg.c **** }
 197              		.loc 1 187 1 view .LVU36
 198 0006 7047     		bx	lr
 199              	.L15:
 200              		.align	2
 201              	.L14:
 202 0008 00002742 		.word	1109852160
 203              		.cfi_endproc
 204              	.LFE127:
 206              		.section	.text.SYSCFG_CompensationCellCmd,"ax",%progbits
 207              		.align	1
 208              		.global	SYSCFG_CompensationCellCmd
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 213              	SYSCFG_CompensationCellCmd:
 214              	.LVL10:
 215              	.LFB128:
 188:./Library/stm32f4xx_syscfg.c **** 
 189:./Library/stm32f4xx_syscfg.c **** /**
 190:./Library/stm32f4xx_syscfg.c ****   * @brief  Enables or disables the I/O Compensation Cell.
 191:./Library/stm32f4xx_syscfg.c ****   * @note   The I/O compensation cell can be used only when the device supply
 192:./Library/stm32f4xx_syscfg.c ****   *         voltage ranges from 2.4 to 3.6 V.  
 193:./Library/stm32f4xx_syscfg.c ****   * @param  NewState: new state of the I/O Compensation Cell.
 194:./Library/stm32f4xx_syscfg.c ****   *          This parameter can be one of the following values:
 195:./Library/stm32f4xx_syscfg.c ****   *            @arg ENABLE: I/O compensation cell enabled  
ARM GAS  /tmp/cc5d5PzB.s 			page 8


 196:./Library/stm32f4xx_syscfg.c ****   *            @arg DISABLE: I/O compensation cell power-down mode  
 197:./Library/stm32f4xx_syscfg.c ****   * @retval None
 198:./Library/stm32f4xx_syscfg.c ****   */
 199:./Library/stm32f4xx_syscfg.c **** void SYSCFG_CompensationCellCmd(FunctionalState NewState)
 200:./Library/stm32f4xx_syscfg.c **** {
 216              		.loc 1 200 1 is_stmt 1 view -0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 201:./Library/stm32f4xx_syscfg.c ****   /* Check the parameters */
 202:./Library/stm32f4xx_syscfg.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 221              		.loc 1 202 3 view .LVU38
 203:./Library/stm32f4xx_syscfg.c **** 
 204:./Library/stm32f4xx_syscfg.c ****   *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 222              		.loc 1 204 3 view .LVU39
 223              		.loc 1 204 38 is_stmt 0 view .LVU40
 224 0000 014B     		ldr	r3, .L17
 225 0002 C3F80004 		str	r0, [r3, #1024]
 205:./Library/stm32f4xx_syscfg.c **** }
 226              		.loc 1 205 1 view .LVU41
 227 0006 7047     		bx	lr
 228              	.L18:
 229              		.align	2
 230              	.L17:
 231 0008 00002742 		.word	1109852160
 232              		.cfi_endproc
 233              	.LFE128:
 235              		.section	.text.SYSCFG_GetCompensationCellStatus,"ax",%progbits
 236              		.align	1
 237              		.global	SYSCFG_GetCompensationCellStatus
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	SYSCFG_GetCompensationCellStatus:
 243              	.LFB129:
 206:./Library/stm32f4xx_syscfg.c **** 
 207:./Library/stm32f4xx_syscfg.c **** /**
 208:./Library/stm32f4xx_syscfg.c ****   * @brief  Checks whether the I/O Compensation Cell ready flag is set or not.
 209:./Library/stm32f4xx_syscfg.c ****   * @param  None
 210:./Library/stm32f4xx_syscfg.c ****   * @retval The new state of the I/O Compensation Cell ready flag (SET or RESET)
 211:./Library/stm32f4xx_syscfg.c ****   */
 212:./Library/stm32f4xx_syscfg.c **** FlagStatus SYSCFG_GetCompensationCellStatus(void)
 213:./Library/stm32f4xx_syscfg.c **** {
 244              		.loc 1 213 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 214:./Library/stm32f4xx_syscfg.c ****   FlagStatus bitstatus = RESET;
 249              		.loc 1 214 3 view .LVU43
 250              	.LVL11:
 215:./Library/stm32f4xx_syscfg.c ****     
 216:./Library/stm32f4xx_syscfg.c ****   if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 251              		.loc 1 216 3 view .LVU44
 252              		.loc 1 216 14 is_stmt 0 view .LVU45
 253 0000 044B     		ldr	r3, .L22
ARM GAS  /tmp/cc5d5PzB.s 			page 9


 254 0002 1B6A     		ldr	r3, [r3, #32]
 255              		.loc 1 216 6 view .LVU46
 256 0004 13F4807F 		tst	r3, #256
 257 0008 01D0     		beq	.L21
 217:./Library/stm32f4xx_syscfg.c ****   {
 218:./Library/stm32f4xx_syscfg.c ****     bitstatus = SET;
 258              		.loc 1 218 15 view .LVU47
 259 000a 0120     		movs	r0, #1
 260 000c 7047     		bx	lr
 261              	.L21:
 219:./Library/stm32f4xx_syscfg.c ****   }
 220:./Library/stm32f4xx_syscfg.c ****   else
 221:./Library/stm32f4xx_syscfg.c ****   {
 222:./Library/stm32f4xx_syscfg.c ****     bitstatus = RESET;
 262              		.loc 1 222 15 view .LVU48
 263 000e 0020     		movs	r0, #0
 264              	.LVL12:
 223:./Library/stm32f4xx_syscfg.c ****   }
 224:./Library/stm32f4xx_syscfg.c ****   return bitstatus;
 265              		.loc 1 224 3 is_stmt 1 view .LVU49
 225:./Library/stm32f4xx_syscfg.c **** }
 266              		.loc 1 225 1 is_stmt 0 view .LVU50
 267 0010 7047     		bx	lr
 268              	.L23:
 269 0012 00BF     		.align	2
 270              	.L22:
 271 0014 00380140 		.word	1073821696
 272              		.cfi_endproc
 273              	.LFE129:
 275              		.text
 276              	.Letext0:
 277              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 278              		.file 3 "./CORE/stm32f4xx.h"
 279              		.file 4 "./Library/stm32f4xx_rcc.h"
ARM GAS  /tmp/cc5d5PzB.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_syscfg.c
     /tmp/cc5d5PzB.s:21     .text.SYSCFG_DeInit:0000000000000000 $t
     /tmp/cc5d5PzB.s:27     .text.SYSCFG_DeInit:0000000000000000 SYSCFG_DeInit
     /tmp/cc5d5PzB.s:54     .text.SYSCFG_MemoryRemapConfig:0000000000000000 $t
     /tmp/cc5d5PzB.s:60     .text.SYSCFG_MemoryRemapConfig:0000000000000000 SYSCFG_MemoryRemapConfig
     /tmp/cc5d5PzB.s:78     .text.SYSCFG_MemoryRemapConfig:0000000000000008 $d
     /tmp/cc5d5PzB.s:83     .text.SYSCFG_MemorySwappingBank:0000000000000000 $t
     /tmp/cc5d5PzB.s:89     .text.SYSCFG_MemorySwappingBank:0000000000000000 SYSCFG_MemorySwappingBank
     /tmp/cc5d5PzB.s:107    .text.SYSCFG_MemorySwappingBank:0000000000000008 $d
     /tmp/cc5d5PzB.s:112    .text.SYSCFG_EXTILineConfig:0000000000000000 $t
     /tmp/cc5d5PzB.s:118    .text.SYSCFG_EXTILineConfig:0000000000000000 SYSCFG_EXTILineConfig
     /tmp/cc5d5PzB.s:173    .text.SYSCFG_EXTILineConfig:0000000000000034 $d
     /tmp/cc5d5PzB.s:178    .text.SYSCFG_ETH_MediaInterfaceConfig:0000000000000000 $t
     /tmp/cc5d5PzB.s:184    .text.SYSCFG_ETH_MediaInterfaceConfig:0000000000000000 SYSCFG_ETH_MediaInterfaceConfig
     /tmp/cc5d5PzB.s:202    .text.SYSCFG_ETH_MediaInterfaceConfig:0000000000000008 $d
     /tmp/cc5d5PzB.s:207    .text.SYSCFG_CompensationCellCmd:0000000000000000 $t
     /tmp/cc5d5PzB.s:213    .text.SYSCFG_CompensationCellCmd:0000000000000000 SYSCFG_CompensationCellCmd
     /tmp/cc5d5PzB.s:231    .text.SYSCFG_CompensationCellCmd:0000000000000008 $d
     /tmp/cc5d5PzB.s:236    .text.SYSCFG_GetCompensationCellStatus:0000000000000000 $t
     /tmp/cc5d5PzB.s:242    .text.SYSCFG_GetCompensationCellStatus:0000000000000000 SYSCFG_GetCompensationCellStatus
     /tmp/cc5d5PzB.s:271    .text.SYSCFG_GetCompensationCellStatus:0000000000000014 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
