<BODY BGCOLOR="lightyellow">
<HTML>
<HEAD>
<TITLE></TITLE>
</HEAD>
<BODY>
<CENTER><FONT SIZE=4 FACE="Arial">
<B><B><FONT SIZE=2 COLOR=black>2018 1 Renaissance Engineering Year 2 (Computer Engineering)</FONT></B></B>
</FONT>
<BR>
<FONT SIZE=2 FACE="Arial">

</FONT></center>
<HR SIZE=2>
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2001</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>ALGORITHMS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#FF00FF>U15% & onwards students are also required to read CE/CZ1012</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1001 & CE1007 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1001 & CZ1007 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1007 & MH1812 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1007 & MH1812</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CSC202</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC, EEE, EEEC, IEEC, IEM</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction to algorithms, basics for analysis of algorithms, sorting, searching, graphs, basic computability and complexity theory
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2002</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>OBJECT ORIENTED DESIGN & PROGRAMMING</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1007 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1007</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE105</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC, EEE, EEEC, IEEC, IEM</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction to Object Orientated Programming; Interface and implementation; Designing with Classes and Objects; Inheritance and polymorphism; Object Relationships; Framework and Reuse; Persistent Objects; Design patterns; Object Oriented Programming Language


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2004</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>CIRCUITS & SIGNAL ANALYSIS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1012 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1012</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE202</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction to Signals & Systems; Basic DC Circuit Theory; Operational Amplifiers; Basic AC Circuit Theory; Time domain representation; Laplace transform; Applications of Laplace transform; Fourier series.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2005</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>OPERATING SYSTEMS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1006 & CE1007 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1006 & CZ1007</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE205</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Overview of Operating Systems (OS); Processes and Threads; Process Scheduling; Deadlock and Starvation; Memory Organization; Virtual Memory Management; File System Organization and Implementation; Input/Output (I/O) Management and Disk Scheduling; Issues in Real-time Operating Systems; Protection and Security.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2006</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>SOFTWARE ENGINEERING</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2002(Corequisite) OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ2002(Corequisite)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE207</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG, ENG(EEE), IEEC, IEM</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction to Software Engineering; Software Engineering Process; Introduction to Requirements; Introduction to Software Specifications; Software Design and Construction; Testing and Integration; Software Maintenance; Software Project Management; Software Quality; Dependability and Security
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2007</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>MICROPROCESSOR-BASED SYSTEMS DESIGN</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1006 & CE2004(Corequisite)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE206</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Microprocessor packages and pins; FPGA soft-core processors; Memory technology and characteristics; Digital peripherals and applications; Sensors and analogue signal conditioning; Data conversion; Actuator control; Displays; Higher integration for speed, electrical  power, or density;  Practical issues.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3001</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>ADVANCED COMPUTER ARCHITECTURE</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1006 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1006</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Processor System Design: CPU interfaces, clock, control, data & address bus; System firmware.
The CPU Architecture: including ISA, compiler relationship, control, pipelining, hazards,  CISC/RISC/VLIW and issues of ILP.
Memory Systems: cache, virtual memory systems and the MMU, access methods, reliability, error detection/correction.
Performance Enhancements: superscalar; branching issues, multithreading, scalability, co-processors and enhancement units.
Interfacing and Communications: I/O fundamentals, interrupts and interfacing, buses, protocols and arbitration.
Computer Arithmetic: range, precision, real numbers, floating point  and conversion, multi-precision arithmetic
Multiprocessing: multiprocessing architectures and interconnections, shared memory and coherence, memory solutions
Future directions: low power computing; testing, JTAG, system-on-chip and multi-core implementations, embedded systems issues, comparison of computational on CPU, DSP, FPGA and GPU.

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3002</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>SENSORS, INTERFACING & CONTROL</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2004</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE208</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction: Principles of Sensors and Transducers, Temperature and Displacement Transducers.
The Basic Transistor Amplifier: Transistor operation as a linear device, Limitations.
Operational Amplifiers: Op-Amp Basics, Signal Conditioning Circuits ? Non-Inverting, Inverting amplifiers, Buffer, Summation, Difference and Instrumentation amplifiers, Op-Amp Specifications, Signal conditioning circuit design.
Passive and Active Filters: Low-pass, High-pass, Band-pass and Band-reject filters, Integration and Differentiation functionalities of filters, Filter Design.
Signal Conversion: Analog-to-Digital Converter and Digital-to-Analog Converter.
Control Systems: Elements of a feedback control system, Sampled data control system, Proportional, Integral, Derivative Controllers, Stability, Computers in Process Control.  

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3004</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>MULTIDISCIPLINARY DESIGN PROJECT</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   4.0 AU</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#FF00FF>Year 3 standing</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE279</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Seminars and Workshops ? Throughout the MDP, students will be required to attend relevant seminars and workshops that would help them understand the process and tools for designing, developing and marketing of real-world multidisciplinary products. These include both general and technical seminars. General seminars may cover topics such as guided innovation, multidisciplinary problem solving, working effectively in engineering teams, understanding effective marketing strategies, project management, professional, ethical and moral responsibilities etc. Technical seminars and workshops will be related to specific engineering methodology and tools that can help students implement their respective ideas. These may include systems engineering and design, large-scale web systems, embedded systems development tools, etc. In their implementation, students will have to factor in appropriate considerations for public health and safety, cultural, societal factors, environmental and other constraints as well as the needs for sustainable development.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3005</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>COMPUTER NETWORKS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1011 & CE1012 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1011 & CZ1012</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE302</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to all Programme with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>(Admyr 2004-2010)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available as UE to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCE, EEE</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Open system interconnect reference model network architecture. TCP/IP protocol suite and its operation. Protocols and standards at different layers. HDLC protocol. Local area networks. Performance analysis. Internetworking. Routing. Congestion control. X.25. Frame-relay network. ATM. Internet protocol. TCP and UDP protocols. The roles of transport and applications layers. Network applications. 


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3006</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>DIGITAL COMMUNICATIONS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1008 & CE2004 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1011 & CE2004 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2004 & CZ1011</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE301</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Signal analysis. Signal transmission. Random signal and noise. Baseband data transmission. Bandwidth consideration. Digital modulation systems (amplitude-shift keying, phase-shift keying and frequency-shift keying). Data and phase synchronization. Data multiplexing. Error control techniques. Information theory and source coding.


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>RE2011</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>RENAISSANCE DESIGN I</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   4.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
This course is the first of two parts to an integrated engineering innovate-and-design curriculum which aims to introduce a systematic engineering design process to the students and provide a design project experience to develop their design skills.  The course therefore aims to provide students with an understanding of customer needs, product/design specifications, design concept generation, various design methodologies, aesthetics and industrial design, the application of computer-aided tools to the design/evaluation/manufacturing process of products/systems, and a systems approach to design.


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>RE8013</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>FINANCIAL MANAGEMENT</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#FF00FF>Only offered to Renaissance Engineering students</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
The objective of this course is to provide students with a broad understanding of the key financial principles, concepts and analytical tools. This is an introductory course in finance. Topics include the time value of money, interest rates, bond and stock valuation, capital budgeting, risk and return, cost of capital, market efficiency, corporate financing and payout policy, and an introduction to options.
</TD>
</TR>
</TABLE>
&nbsp;
</CENTER>
</FORM>
</BODY>
</HTML>
