
---------- Begin Simulation Statistics ----------
final_tick                               162829613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662208                       # Number of bytes of host memory used
host_op_rate                                   132604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   755.60                       # Real time elapsed on the host
host_tick_rate                              215495910                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162830                       # Number of seconds simulated
sim_ticks                                162829613000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.628296                       # CPI: cycles per instruction
system.cpu.discardedOps                        191301                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        30502534                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.614139                       # IPC: instructions per cycle
system.cpu.numCycles                        162829613                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132327079                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       185937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        239859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          223                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       634197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          147                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1267801                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            149                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4487203                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735920                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80993                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2105110                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102971                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.898390                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65405                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              413                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51395517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51395517                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51401997                       # number of overall hits
system.cpu.dcache.overall_hits::total        51401997                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       637905                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         637905                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       639846                       # number of overall misses
system.cpu.dcache.overall_misses::total        639846                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37551898000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37551898000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37551898000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37551898000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52033422                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52033422                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52041843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52041843                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012295                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012295                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58867.539837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58867.539837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58688.962657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58688.962657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       604180                       # number of writebacks
system.cpu.dcache.writebacks::total            604180                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4975                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4975                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       632930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       632930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       633426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       633426                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35373541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35373541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35466284000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35466284000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012164                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012164                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012171                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55888.551657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55888.551657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55991.203392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55991.203392                       # average overall mshr miss latency
system.cpu.dcache.replacements                 633298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40799601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40799601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       284579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        284579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12512175000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12512175000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41084180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41084180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43967.316633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43967.316633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       283995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       283995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11850195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11850195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006913                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006913                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41726.773359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41726.773359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10595916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10595916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       353326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       353326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25039723000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25039723000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70868.611424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70868.611424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4391                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4391                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       348935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       348935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23523346000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23523346000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67414.693281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67414.693281                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1941                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1941                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230495                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230495                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          496                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          496                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     92743000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     92743000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.058900                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.058900                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 186981.854839                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 186981.854839                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.974325                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52035499                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            633426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.149294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.974325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416968778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416968778                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42690751                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43481135                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11027777                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6560810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6560810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6560810                       # number of overall hits
system.cpu.icache.overall_hits::total         6560810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          178                       # number of overall misses
system.cpu.icache.overall_misses::total           178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32095000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32095000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32095000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32095000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6560988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6560988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6560988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6560988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 180308.988764                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 180308.988764                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 180308.988764                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 180308.988764                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.icache.writebacks::total               114                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31739000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 178308.988764                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 178308.988764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 178308.988764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 178308.988764                       # average overall mshr miss latency
system.cpu.icache.replacements                    114                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6560810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6560810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32095000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32095000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6560988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6560988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 180308.988764                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 180308.988764                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 178308.988764                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 178308.988764                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.995603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6560988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36859.483146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.995603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52488082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52488082                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162829613000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               579642                       # number of demand (read+write) hits
system.l2.demand_hits::total                   579676                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data              579642                       # number of overall hits
system.l2.overall_hits::total                  579676                       # number of overall hits
system.l2.demand_misses::.cpu.inst                144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53784                       # number of demand (read+write) misses
system.l2.demand_misses::total                  53928                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               144                       # number of overall misses
system.l2.overall_misses::.cpu.data             53784                       # number of overall misses
system.l2.overall_misses::total                 53928                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17820655249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17849922249                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17820655249                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17849922249                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           633426                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               633604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          633426                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              633604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.808989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.084910                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085113                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.808989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.084910                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085113                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 203243.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 331337.484177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 330995.442980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 203243.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 331337.484177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 330995.442980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37921                       # number of writebacks
system.l2.writebacks::total                     37921                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             53926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            53926                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16744637249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16771024249                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16744637249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16771024249                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.808989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.084907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085110                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.808989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.084907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085110                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 183243.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 311342.777305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 311000.709287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 183243.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 311342.777305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 311000.709287                       # average overall mshr miss latency
system.l2.replacements                          51944                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       604180                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           604180                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       604180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       604180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            309558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                309558                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39377                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14994557249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14994557249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        348935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            348935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.112849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.112849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 380794.810397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 380794.810397                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        39377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14207017249                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14207017249                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.112849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.112849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 360794.810397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 360794.810397                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.808989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.808989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 203243.055556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 203243.055556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26387000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26387000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.808989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.808989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 183243.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 183243.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        270084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            270084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2826098000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2826098000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       284491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.050641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 196161.449295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 196161.449295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2537620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2537620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.050634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 176162.443596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 176162.443596                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.242985                       # Cycle average of tags in use
system.l2.tags.total_refs                     1266790                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     53992                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.462550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.143477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        10.781837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2020.317670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999142                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1021                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10188336                       # Number of tag accesses
system.l2.tags.data_accesses                 10188336                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    606736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    860369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.181245378750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33150                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33150                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              910571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             575020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       53926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37921                       # Number of write requests accepted
system.mem_ctrls.readBursts                    862816                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   606736                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    143                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      16.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        16                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    134121                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                862816                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               606736                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   33451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   44015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   44078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   44131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   44173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   44193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  44485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  44667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  44704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  44872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   9902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   9839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   9786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   9744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   9724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   9645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   9555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   9431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   9249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   9212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   9044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   7565                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  20943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  28733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  28731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  28725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  28499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  28453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  28447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  28114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  28105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  28099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  28084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  28060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  27429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11299                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        33150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.023318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    359.973021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        33139     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33150                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.302293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.712119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.559177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         26990     81.42%     81.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1102      3.32%     84.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           536      1.62%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            67      0.20%     86.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           328      0.99%     87.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            60      0.18%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29           305      0.92%     88.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           101      0.30%     88.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33          3424     10.33%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            15      0.05%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            24      0.07%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            12      0.04%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.01%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            16      0.05%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            20      0.06%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            21      0.06%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49           116      0.35%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33150                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                55220224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38831104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    339.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  162829332000                       # Total gap between requests
system.mem_ctrls.avgGap                    1772832.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       147456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     55063616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     38830144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 905584.661679445184                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 338167087.580070555210                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 238471020.624485522509                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2304                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       860512                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       606736                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    203997500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157729436500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4006610465750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     88540.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    183297.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6603548.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       147456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     55072768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      55220224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       147456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       147456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     38831104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     38831104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          144                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53782                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          53926                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37921                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37921                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       905585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    338223294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        339128878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       905585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       905585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    238476916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       238476916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    238476916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       905585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    338223294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       577605795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               862673                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              606721                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        54400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        53633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        54128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        53329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        53680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        53152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        54112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        54274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        53024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        53536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        54268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        53552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        53857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        56240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        53440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        54048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        37920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        37520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        37984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        37488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        37840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        37296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        38384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        38464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        37312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        37792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        38304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        37424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        37776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        39745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        37504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        37968                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            141758315250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4313365000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157933434000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               164324.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          183074.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              799243                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             561366                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.52                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       108783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   864.475074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   705.360019                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   327.271181                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5887      5.41%      5.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10254      9.43%     14.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          454      0.42%     15.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          430      0.40%     15.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          651      0.60%     16.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          356      0.33%     16.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3279      3.01%     19.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8010      7.36%     26.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        79462     73.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       108783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              55211072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           38830144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              339.072672                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              238.471021                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       388166100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       206311380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3075255120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1581117120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12853351680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7389762720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  56303613600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81797577720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   502.350747                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 146061617500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5437120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11330875500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       388558800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       206520105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     3084230100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1585966500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12853351680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7387706160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  56305345440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   81811678785                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.437347                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 146060776000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5437120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11331717000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37921                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13875                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39377                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       159648                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 159648                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     94051328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                94051328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             53942                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   53942    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               53942                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2716428500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3528826000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            284669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       642101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           348935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          348935                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           178                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284491                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          470                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1900150                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1900620                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1267308544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1267607552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           51944                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38831104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           685548                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000546                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 685176     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    370      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             685548                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162829613000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        20605698715                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5874000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20903059998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
