// Seed: 942817546
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wand id_4
);
  wire id_6, id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output uwire id_2,
    output tri1  id_3,
    output logic id_4,
    input  logic id_5,
    input  wor   id_6,
    input  logic id_7,
    input  wand  id_8,
    input  wire  id_9,
    output uwire id_10
);
  always id_4.id_5 = id_7;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_2,
      id_2,
      id_9
  );
  initial #1 id_4 <= 1;
endmodule
