#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x101a9c940 .scope module, "cpu_tb" "cpu_tb" 2 2;
 .timescale -9 -12;
v0x101aa5210_0 .net "N", 0 0, v0x101aa1870_0;  1 drivers
v0x101aa52b0_0 .net "P", 0 0, v0x101aa1910_0;  1 drivers
v0x101aa5350_0 .net "Z", 0 0, v0x101aa4ef0_0;  1 drivers
v0x101aa53f0_0 .var "a", 15 0;
v0x101aa5490_0 .var "alu_op", 3 0;
v0x834c50000_0 .var "b", 15 0;
v0x834c500a0_0 .net "result", 15 0, v0x101aa5170_0;  1 drivers
S_0x101aa16f0 .scope module, "uut" "alu" 2 9, 3 3 0, S_0x101a9c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "N";
    .port_info 5 /OUTPUT 1 "Z";
    .port_info 6 /OUTPUT 1 "P";
v0x101aa1870_0 .var "N", 0 0;
v0x101aa1910_0 .var "P", 0 0;
v0x101aa4ef0_0 .var "Z", 0 0;
v0x101aa4f90_0 .net "a", 15 0, v0x101aa53f0_0;  1 drivers
v0x101aa5030_0 .net "alu_op", 3 0, v0x101aa5490_0;  1 drivers
v0x101aa50d0_0 .net "b", 15 0, v0x834c50000_0;  1 drivers
v0x101aa5170_0 .var "result", 15 0;
E_0x835005740/0 .event anyedge, v0x101aa5030_0, v0x101aa4f90_0, v0x101aa50d0_0, v0x101aa5170_0;
E_0x835005740/1 .event anyedge, v0x101aa1870_0, v0x101aa4ef0_0;
E_0x835005740 .event/or E_0x835005740/0, E_0x835005740/1;
    .scope S_0x101aa16f0;
T_0 ;
    %wait E_0x835005740;
    %load/vec4 v0x101aa5030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x101aa5170_0, 0, 16;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x101aa4f90_0;
    %load/vec4 v0x101aa50d0_0;
    %add;
    %store/vec4 v0x101aa5170_0, 0, 16;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x101aa4f90_0;
    %load/vec4 v0x101aa50d0_0;
    %sub;
    %store/vec4 v0x101aa5170_0, 0, 16;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x101aa4f90_0;
    %load/vec4 v0x101aa50d0_0;
    %and;
    %store/vec4 v0x101aa5170_0, 0, 16;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x101aa4f90_0;
    %load/vec4 v0x101aa50d0_0;
    %or;
    %store/vec4 v0x101aa5170_0, 0, 16;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x101aa4f90_0;
    %load/vec4 v0x101aa50d0_0;
    %sub;
    %store/vec4 v0x101aa5170_0, 0, 16;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v0x101aa5170_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x101aa1870_0, 0, 1;
    %load/vec4 v0x101aa5170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x101aa4ef0_0, 0, 1;
    %load/vec4 v0x101aa1870_0;
    %inv;
    %load/vec4 v0x101aa4ef0_0;
    %inv;
    %and;
    %store/vec4 v0x101aa1910_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x101a9c940;
T_1 ;
    %vpi_call 2 12 "$dumpfile", "sim/alu_test_2.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x101a9c940 {0 0 0};
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 4080, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x101aa53f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x834c50000_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x101aa5490_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/cpu_tb.v";
    "src/alu.v";
