<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/include/llvm/CodeGen/LiveRegUnits.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L148'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- llvm/CodeGen/LiveRegUnits.h - Register Unit Set ----------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// A set of register units. It is intended for register liveness tracking.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_CODEGEN_LIVEREGUNITS_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_CODEGEN_LIVEREGUNITS_H</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/BitVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBundle.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/LaneBitmask.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineInstr;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineBasicBlock;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// A set of register units used to track register liveness.</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class LiveRegUnits {</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  BitVector Units;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Constructs a new empty LiveRegUnits set.</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>3.68M</pre></td><td class='code'><pre>  LiveRegUnits() = default;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Constructs and initialize an empty LiveRegUnits set.</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>95.1k</pre></td><td class='code'><pre>  LiveRegUnits(const TargetRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>95.1k</pre></td><td class='code'><pre>    init(TRI);</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>95.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For a machine instruction \p MI, adds all register units used in</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p UsedRegUnits and defined or clobbered in \p ModifiedRegUnits. This is</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// useful when walking over a range of instructions to track registers</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// used or defined seperately.</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static void accumulateUsedDefed(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  LiveRegUnits &amp;ModifiedRegUnits,</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  LiveRegUnits &amp;UsedRegUnits,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>912k</pre></td><td class='code'><pre>                                  const TargetRegisterInfo *TRI) {</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>3.98M</pre></td><td class='code'><pre>    for (ConstMIBundleOperands O(MI); O.isValid(); <div class='tooltip'>++O<span class='tooltip-content'>3.07M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.07M</span>, <span class='None'>False</span>: <span class='covered-line'>912k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>3.07M</pre></td><td class='code'><pre>      if (O-&gt;isRegMask())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.46k</span>, <span class='None'>False</span>: <span class='covered-line'>3.06M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>        ModifiedRegUnits.addRegsInMask(O-&gt;getRegMask());</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>3.07M</pre></td><td class='code'><pre>      if (!O-&gt;isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>981k</span>, <span class='None'>False</span>: <span class='covered-line'>2.08M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>981k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>2.08M</pre></td><td class='code'><pre>      Register Reg = O-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>2.08M</pre></td><td class='code'><pre>      if (!Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L57' href='#L57'><span>57:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130k</span>, <span class='None'>False</span>: <span class='covered-line'>1.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>130k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>      if (O-&gt;isDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L59' href='#L59'><span>59:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>748k</span>, <span class='None'>False</span>: <span class='covered-line'>1.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Some architectures (e.g. AArch64 XZR/WZR) have registers that are</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // constant and may be used as destinations to indicate the generated</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // value is discarded. No need to track such case as a def.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>748k</pre></td><td class='code'><pre>        if (!TRI-&gt;isConstantPhysReg(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>740k</span>, <span class='None'>False</span>: <span class='covered-line'>7.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>740k</pre></td><td class='code'><pre>          ModifiedRegUnits.addReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>        assert(O-&gt;isUse() &amp;&amp; &quot;Reg operand not a def and not a use&quot;);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>        UsedRegUnits.addReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>912k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Initialize and clear the set.</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>3.87M</pre></td><td class='code'><pre>  void init(const TargetRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>3.87M</pre></td><td class='code'><pre>    this-&gt;TRI = &amp;TRI;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>3.87M</pre></td><td class='code'><pre>    Units.reset();</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>3.87M</pre></td><td class='code'><pre>    Units.resize(TRI.getNumRegUnits());</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>3.87M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Clears the set.</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>  void clear() { Units.reset(); }</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the set is empty.</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>763k</pre></td><td class='code'><pre>  bool empty() const { return Units.none(); }</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds register units covered by physical register \p Reg.</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>62.9M</pre></td><td class='code'><pre>  void addReg(MCPhysReg Reg) {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>62.9M</pre></td><td class='code'><pre>    for (MCRegUnit Unit : TRI-&gt;regunits(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121M</span>, <span class='None'>False</span>: <span class='covered-line'>62.9M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>121M</pre></td><td class='code'><pre>      Units.set(Unit);</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>62.9M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds register units covered by physical register \p Reg that are</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// part of the lanemask \p Mask.</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>  void addRegMasked(MCPhysReg Reg, LaneBitmask Mask) {</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>5.14M</pre></td><td class='code'><pre>    for (MCRegUnitMaskIterator Unit(Reg, TRI); Unit.isValid(); <div class='tooltip'>++Unit<span class='tooltip-content'>3.59M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.59M</span>, <span class='None'>False</span>: <span class='covered-line'>1.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>3.59M</pre></td><td class='code'><pre>      LaneBitmask UnitMask = (*Unit).second;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>3.59M</pre></td><td class='code'><pre>      if ((UnitMask &amp; Mask).any())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.55M</span>, <span class='None'>False</span>: <span class='covered-line'>39.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>3.55M</pre></td><td class='code'><pre>        Units.set((*Unit).first);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>3.59M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Removes all register units covered by physical register \p Reg.</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>12.7M</pre></td><td class='code'><pre>  void removeReg(MCPhysReg Reg) {</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>12.7M</pre></td><td class='code'><pre>    for (MCRegUnit Unit : TRI-&gt;regunits(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L103' href='#L103'><span>103:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.9M</span>, <span class='None'>False</span>: <span class='covered-line'>12.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>21.9M</pre></td><td class='code'><pre>      Units.reset(Unit);</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>12.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Removes register units not preserved by the regmask \p RegMask.</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The regmask has the same format as the one in the RegMask machine operand.</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void removeRegsNotPreserved(const uint32_t *RegMask);</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds register units not preserved by the regmask \p RegMask.</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The regmask has the same format as the one in the RegMask machine operand.</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addRegsInMask(const uint32_t *RegMask);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if no part of physical register \p Reg is live.</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>8.15M</pre></td><td class='code'><pre>  bool available(MCPhysReg Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>10.8M</pre></td><td class='code'><pre>    for (MCRegUnit Unit : TRI-&gt;regunits(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8M</span>, <span class='None'>False</span>: <span class='covered-line'>3.64M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>10.8M</pre></td><td class='code'><pre>      if (Units.test(Unit))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.50M</span>, <span class='None'>False</span>: <span class='covered-line'>6.32M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>4.50M</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>10.8M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>3.64M</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>8.15M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Updates liveness when stepping backwards over the instruction \p MI.</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This removes all register units defined or clobbered in \p MI and then</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// adds the units used (as in use operands) in \p MI.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void stepBackward(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds all register units used, defined or clobbered in \p MI.</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is useful when walking over a range of instruction to find registers</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// unused over the whole range.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void accumulate(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds registers living out of block \p MBB.</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Live out registers are the union of the live-in registers of the successor</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// blocks and pristine registers. Live out registers of the end block are the</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// callee saved registers.</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addLiveOuts(const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds registers living into block \p MBB.</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addLiveIns(const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds all register units marked in the bitvector \p RegUnits.</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>  void addUnits(const BitVector &amp;RegUnits) {</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>    Units |= RegUnits;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Removes all register units marked in the bitvector \p RegUnits.</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  void removeUnits(const BitVector &amp;RegUnits) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Units.reset(RegUnits);</span></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the internal bitvector representation of the set.</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>  const BitVector &amp;getBitVector() const {</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>    return Units;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds pristine registers. Pristine registers are callee saved registers</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that are unused in the function.</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addPristines(const MachineFunction &amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns an iterator range over all physical register and mask operands for</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p MI and bundled instructions. This also skips any debug operands.</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline iterator_range&lt;</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    filter_iterator&lt;ConstMIBundleOperands, bool (*)(const MachineOperand &amp;)&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>phys_regs_and_masks(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>8.75M</pre></td><td class='code'><pre>  auto Pred = [](const MachineOperand &amp;MOP) {</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>8.75M</pre></td><td class='code'><pre>    return MOP.isRegMask() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.5k</span>, <span class='None'>False</span>: <span class='covered-line'>8.69M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>8.75M</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>8.69M</span></div><div class='tooltip'>MOP.isReg()<span class='tooltip-content'>8.69M</span></div> &amp;&amp; <div class='tooltip'>!MOP.isDebug()<span class='tooltip-content'>6.49M</span></div> &amp;&amp; <div class='tooltip'>MOP.getReg().isPhysical()<span class='tooltip-content'>6.49M</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.49M</span>, <span class='None'>False</span>: <span class='covered-line'>2.19M</span>]
  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.49M</span>, <span class='None'>False</span>: <span class='covered-line'>1.70k</span>]
  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.29M</span>, <span class='None'>False</span>: <span class='covered-line'>200k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L168'><span>168:12</span></a></span>) to (<span class='line-number'><a href='#L168'><span>169:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (168:12)
     Condition C2 --> (169:13)
     Condition C3 --> (169:28)
     Condition C4 --> (169:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  F,  -  = F      }
  4 { F,  T,  T,  F  = F      }
  5 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>8.75M</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>  return make_filter_range(const_mi_bundle_ops(MI),</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>                           static_cast&lt;bool (*)(const MachineOperand &amp;)&gt;(Pred));</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_CODEGEN_LIVEREGUNITS_H</pre></td></tr></table></div></body></html>