../benchmark/equake/equake00.peak.ev6: Reading nodes.
../benchmark/equake/equake00.peak.ev6: Reading elements.
../benchmark/equake/equake00.peak.ev6: Reading sparse matrix structure.
../benchmark/equake/equake00.peak.ev6: Beginning simulation.

CASE SUMMARY
Fault information
  Orientation:  strike: 1.937315
                   dip: 0.767945
                  rake: 1.221730
           dislocation: 29.640788 cm
Hypocenter: (32.264153, 23.814432, -11.250000) Km
Excitation characteristics
     Time step: 0.002400 sec
      Duration: 0.080000 sec
     Rise time: 0.600000 sec

The source is node 978 at (32.250000  24.364300  -11.200000)
The epicenter is node 3394 at (32.250000  23.687500  0.000000)

sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/equake_s1_a64.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:64:l -cache:il1 il1:1:32:64:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/equake/equake00.peak.ev6 

sim: simulation started @ Fri Dec 12 09:58:06 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/equake_s1_a64.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:64:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:64:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn             1000000000 # total number of instructions executed
sim_num_refs              369099548 # total number of loads and stores executed
sim_elapsed_time                 50 # total simulation time in seconds
sim_inst_rate          20000000.0000 # simulation speed (in insts/sec)
il1.accesses             1000000000 # total number of accesses
il1.hits                  927654084 # total number of hits
il1.misses                 72345916 # total number of misses
il1.replacements           72345852 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0723 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0723 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses               72345916 # total number of accesses
il2.hits                   72344162 # total number of hits
il2.misses                     1754 # total number of misses
il2.replacements                  0 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses              370755040 # total number of accesses
dl1.hits                  354265498 # total number of hits
dl1.misses                 16489542 # total number of misses
dl1.replacements           16489478 # total number of replacements
dl1.writebacks              6773003 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0445 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0445 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0183 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses               23262545 # total number of accesses
dl2.hits                   19973401 # total number of hits
dl2.misses                  3289144 # total number of misses
dl2.replacements            3285048 # total number of replacements
dl2.writebacks              1347447 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1414 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1412 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0579 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses            1000000000 # total number of accesses
itlb.hits                 999999961 # total number of hits
itlb.misses                      39 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses             370755040 # total number of accesses
dtlb.hits                 370668482 # total number of hits
dtlb.misses                   86558 # total number of misses
dtlb.replacements             86430 # total number of replacements
dtlb.writebacks               45734 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0001 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 1528 # total number of pages allocated
mem.page_mem                 12224k # total size of memory pages allocated
mem.ptab_misses            25148022 # total first level page table misses
mem.ptab_accesses        2742105279 # total page table accesses
mem.ptab_miss_rate           0.0092 # first level page table miss rate

