/*
 * Copyright (C) 2011, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

/*!
 * @file gpt_test.c
 * @brief GPT unit tests source file.
 *
 * @ingroup diag_timer
 */

#include <stdio.h>
#include "gpt_test.h"

/*!
 * Main unit test for the GPT.
 * @return  0
 */
int32_t gpt_test(void)
{
    uint8_t sel;

    printf("Start GPT unit tests:");

    do {

        printf("\n  1 - for output compare test.\n");
        printf("  2 - for input capture test.\n");
        printf("  x - to exit.\n\n");

        do {
            sel = getchar();
        } while (sel == (uint8_t) 0xFF);

        if (sel == 'x') {
            printf("\nTest exit.\n");
            break;
        }

        if (sel == '1')
            gpt_out_compare_test();
        if (sel == '2')
            gpt_in_capture_test();

    } while(1);

    return 0;
}

/*!
 * GPT strucure used by the driver.
 */
static struct hw_module gpt_timer = {
    "GPT unit tests",
    GPT_BASE_ADDR,
    66000000,
    IMX_INT_GPT,
    &gpt_interrupt_routine,
};

static uint8_t g_wait_flag;
static uint32_t g_counter_val;
static uint32_t g_test;

/*!
 * This test enables the 3 compare channels. A first event occurs after 1s,
 * the second occurs after 2s, and the third after 3s. That last event is
 * generated by the compare channel 1 which is the only one that can restart
 * the counter to 0x0 after an event.
 * This restarts for a programmed number of seconds.
 * Output compare I/Os are not enabled in this test, though it would simly need
 * to configure the IOMUX settings and enable the feature.
 */
void gpt_out_compare_test(void)
{
    uint32_t counter = 0;
    /* stops after xx seconds */
    uint32_t max_iteration = 5*3;

    printf("GPT is programmed to generate an interrupt once a compare event occured.\n");
    g_test = 1;

    /* Initialize the GPT timer */
    /* The source clock for the timer will be configured to be IPG_CLK, so
       the GPT frequency is filled first with the IPG_CLK frequency. */
    gpt_timer.freq = get_main_clock(IPG_CLK);
    /* IPG_CLK is in MHz (usually 66Mhz), so divide it to get a reference
       clock of 1MHz => 1us per count */
    gpt_init(&gpt_timer, CLKSRC_IPG_CLK, gpt_timer.freq/1000000,
              RESTART_MODE, WAIT_MODE_EN | STOP_MODE_EN);
    gpt_setup_interrupt(&gpt_timer, ENABLE);

    /* set a first compare event after 1s */
    gpt_set_compare_event(&gpt_timer, CMP_OUTPUT3, OUTPUT_CMP_DISABLE, 1000000);
    /* set a second compare event after 2s */
    gpt_set_compare_event(&gpt_timer, CMP_OUTPUT2, OUTPUT_CMP_DISABLE, 2000000);
    /* set a third compare event after 3s, which restarts the counter as
       this event is generated by compare channel 1 */
    gpt_set_compare_event(&gpt_timer, CMP_OUTPUT1, OUTPUT_CMP_DISABLE, 3000000);
    /* enable the IRQ for each event */
    gpt_counter_enable(&gpt_timer, GPTSR_OF1IE | GPTSR_OF2IE | GPTSR_OF3IE);

    while (counter != max_iteration) {
        g_wait_flag = 1;
        while (g_wait_flag == 1);
        counter++;
        printf("Elapsed time %d seconds.\n", counter);
    };

    gpt_counter_disable(&gpt_timer);
}

/*! 
 * GPT unit test interrupt handler.
 */
void gpt_interrupt_routine(void)
{
    g_wait_flag = 0;

    if (g_test == 1)
        gpt_get_compare_event(&gpt_timer, GPTSR_OF1 | GPTSR_OF2 | GPTSR_OF3);
    if (g_test == 2)
        gpt_get_capture_event(&gpt_timer, GPTSR_IF2, &g_counter_val);
}

/*!
 * 
 */
void gpt_in_capture_test(void)
{
    uint32_t counter = 0;
    /* stops after xx seconds */
    uint32_t max_iteration = 5*3;

    printf("GPT is programmed to generate an interrupt once an input capture event occured.\n");
    g_test = 2;

    /* Initialize the GPT timer */
    /* The source clock for the timer will be configured to be IPG_CLK, so
       the GPT frequency is filled first with the IPG_CLK frequency. */
    gpt_timer.freq = get_main_clock(IPG_CLK);
    /* IPG_CLK is in MHz (usually 66Mhz), so divide it to get a reference
       clock of 1MHz => 1us per count */
    gpt_init(&gpt_timer, CLKSRC_IPG_CLK, gpt_timer.freq/1000000,
              RESTART_MODE, WAIT_MODE_EN | STOP_MODE_EN);
    gpt_setup_interrupt(&gpt_timer, ENABLE);

    /* configure the pin SD1_DAT1 to be used as CAPIN2 */
    reg32_write(IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1, ALT3);
    /* PULL-UP of 100k enabled - use default reset value */
    reg32_write(IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1, 0x1B0B0);
    /* set the capture mode to falling edge on CAPIN2 */
    gpt_set_capture_event(&gpt_timer, CAP_INPUT2, INPUT_CAP_FALLING_EDGE);
    /* enable the IRQ for each event */
    gpt_counter_enable(&gpt_timer, GPTSR_IF2IE);

    while (counter != max_iteration) {
        g_wait_flag = 1;
        hal_delay_us(1000000);
        while (g_wait_flag == 1);
        counter++;
        printf("Counter val = %X\n", g_counter_val);
    };

    gpt_counter_disable(&gpt_timer);
}
