=====
SETUP
6.215
9.080
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_0_s0
9.080
=====
SETUP
6.459
8.835
15.294
Clock_ibuf
0.000
2.088
count_value_reg_8_s0
5.329
5.561
n55_s4
5.718
6.288
n55_s2
6.460
7.030
n55_s1
7.203
7.758
count_value_flag_s0
8.835
=====
SETUP
6.592
8.702
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.901
count_value_flag2_s0
8.702
=====
SETUP
6.759
8.536
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_0_s0
5.329
5.561
n80_s
6.955
7.326
n79_s
7.326
7.362
n78_s
7.362
7.397
n77_s
7.397
7.432
n76_s
7.432
7.467
n75_s
7.467
7.502
n74_s
7.502
7.538
n73_s
7.538
7.573
n72_s
7.573
7.608
n71_s
7.608
7.643
n70_s
7.643
7.678
n69_s
7.678
7.714
n68_s
7.714
7.749
n67_s
7.749
7.784
n66_s
7.784
7.819
n65_s
7.819
7.854
n64_s
7.854
7.890
n63_s
7.890
7.925
n62_s
7.925
7.960
n61_s
7.960
7.995
n60_s
7.995
8.030
n59_s
8.030
8.066
n58_s
8.066
8.536
count_value_reg2_23_s0
8.536
=====
SETUP
6.794
8.500
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_0_s0
5.329
5.561
n80_s
6.955
7.326
n79_s
7.326
7.362
n78_s
7.362
7.397
n77_s
7.397
7.432
n76_s
7.432
7.467
n75_s
7.467
7.502
n74_s
7.502
7.538
n73_s
7.538
7.573
n72_s
7.573
7.608
n71_s
7.608
7.643
n70_s
7.643
7.678
n69_s
7.678
7.714
n68_s
7.714
7.749
n67_s
7.749
7.784
n66_s
7.784
7.819
n65_s
7.819
7.854
n64_s
7.854
7.890
n63_s
7.890
7.925
n62_s
7.925
7.960
n61_s
7.960
7.995
n60_s
7.995
8.030
n59_s
8.030
8.500
count_value_reg2_22_s0
8.500
=====
SETUP
6.826
8.468
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_1_s0
8.468
=====
SETUP
6.826
8.468
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_2_s0
8.468
=====
SETUP
6.826
8.468
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_3_s0
8.468
=====
SETUP
6.826
8.468
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_4_s0
8.468
=====
SETUP
6.826
8.468
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_5_s0
8.468
=====
SETUP
6.829
8.465
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_0_s0
5.329
5.561
n80_s
6.955
7.326
n79_s
7.326
7.362
n78_s
7.362
7.397
n77_s
7.397
7.432
n76_s
7.432
7.467
n75_s
7.467
7.502
n74_s
7.502
7.538
n73_s
7.538
7.573
n72_s
7.573
7.608
n71_s
7.608
7.643
n70_s
7.643
7.678
n69_s
7.678
7.714
n68_s
7.714
7.749
n67_s
7.749
7.784
n66_s
7.784
7.819
n65_s
7.819
7.854
n64_s
7.854
7.890
n63_s
7.890
7.925
n62_s
7.925
7.960
n61_s
7.960
7.995
n60_s
7.995
8.465
count_value_reg2_21_s0
8.465
=====
SETUP
6.864
8.430
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_0_s0
5.329
5.561
n80_s
6.955
7.326
n79_s
7.326
7.362
n78_s
7.362
7.397
n77_s
7.397
7.432
n76_s
7.432
7.467
n75_s
7.467
7.502
n74_s
7.502
7.538
n73_s
7.538
7.573
n72_s
7.573
7.608
n71_s
7.608
7.643
n70_s
7.643
7.678
n69_s
7.678
7.714
n68_s
7.714
7.749
n67_s
7.749
7.784
n66_s
7.784
7.819
n65_s
7.819
7.854
n64_s
7.854
7.890
n63_s
7.890
7.925
n62_s
7.925
7.960
n61_s
7.960
8.430
count_value_reg2_20_s0
8.430
=====
SETUP
6.900
8.395
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_0_s0
5.329
5.561
n80_s
6.955
7.326
n79_s
7.326
7.362
n78_s
7.362
7.397
n77_s
7.397
7.432
n76_s
7.432
7.467
n75_s
7.467
7.502
n74_s
7.502
7.538
n73_s
7.538
7.573
n72_s
7.573
7.608
n71_s
7.608
7.643
n70_s
7.643
7.678
n69_s
7.678
7.714
n68_s
7.714
7.749
n67_s
7.749
7.784
n66_s
7.784
7.819
n65_s
7.819
7.854
n64_s
7.854
7.890
n63_s
7.890
7.925
n62_s
7.925
8.395
count_value_reg2_19_s0
8.395
=====
SETUP
6.935
8.360
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_0_s0
5.329
5.561
n80_s
6.955
7.326
n79_s
7.326
7.362
n78_s
7.362
7.397
n77_s
7.397
7.432
n76_s
7.432
7.467
n75_s
7.467
7.502
n74_s
7.502
7.538
n73_s
7.538
7.573
n72_s
7.573
7.608
n71_s
7.608
7.643
n70_s
7.643
7.678
n69_s
7.678
7.714
n68_s
7.714
7.749
n67_s
7.749
7.784
n66_s
7.784
7.819
n65_s
7.819
7.854
n64_s
7.854
7.890
n63_s
7.890
8.360
count_value_reg2_18_s0
8.360
=====
SETUP
6.970
8.324
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_0_s0
5.329
5.561
n80_s
6.955
7.326
n79_s
7.326
7.362
n78_s
7.362
7.397
n77_s
7.397
7.432
n76_s
7.432
7.467
n75_s
7.467
7.502
n74_s
7.502
7.538
n73_s
7.538
7.573
n72_s
7.573
7.608
n71_s
7.608
7.643
n70_s
7.643
7.678
n69_s
7.678
7.714
n68_s
7.714
7.749
n67_s
7.749
7.784
n66_s
7.784
7.819
n65_s
7.819
7.854
n64_s
7.854
8.324
count_value_reg2_17_s0
8.324
=====
SETUP
7.005
8.289
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_0_s0
5.329
5.561
n80_s
6.955
7.326
n79_s
7.326
7.362
n78_s
7.362
7.397
n77_s
7.397
7.432
n76_s
7.432
7.467
n75_s
7.467
7.502
n74_s
7.502
7.538
n73_s
7.538
7.573
n72_s
7.573
7.608
n71_s
7.608
7.643
n70_s
7.643
7.678
n69_s
7.678
7.714
n68_s
7.714
7.749
n67_s
7.749
7.784
n66_s
7.784
7.819
n65_s
7.819
8.289
count_value_reg2_16_s0
8.289
=====
SETUP
7.007
8.288
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_12_s0
8.288
=====
SETUP
7.007
8.288
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_13_s0
8.288
=====
SETUP
7.007
8.288
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_14_s0
8.288
=====
SETUP
7.007
8.288
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_15_s0
8.288
=====
SETUP
7.007
8.288
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_16_s0
8.288
=====
SETUP
7.007
8.288
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_17_s0
8.288
=====
SETUP
7.010
8.284
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_6_s0
8.284
=====
SETUP
7.010
8.284
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_7_s0
8.284
=====
SETUP
7.010
8.284
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_9_s0
5.329
5.561
n106_s5
5.743
6.298
n106_s2
6.711
7.173
n106_s1
7.346
7.916
count_value_reg2_8_s0
8.284
=====
HOLD
0.318
3.912
3.594
Clock_ibuf
0.000
1.392
count_value_flag2_s0
3.583
3.785
IO_voltage_reg2_s1
3.912
=====
HOLD
0.318
3.912
3.594
Clock_ibuf
0.000
1.392
count_value_flag_s0
3.583
3.785
IO_voltage_reg_s1
3.912
=====
HOLD
0.424
4.018
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_2_s0
3.583
3.785
n79_s
3.786
4.018
count_value_reg2_2_s0
4.018
=====
HOLD
0.424
4.018
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n28_s
3.786
4.018
count_value_reg_2_s0
4.018
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
IO_voltage_reg2_s1
3.583
3.785
n161_s2
3.787
4.019
IO_voltage_reg2_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
IO_voltage_reg_s1
3.583
3.785
n159_s2
3.787
4.019
IO_voltage_reg_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_0_s0
3.583
3.785
n81_s2
3.787
4.019
count_value_reg2_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_6_s0
3.583
3.785
n75_s
3.787
4.019
count_value_reg2_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_8_s0
3.583
3.785
n73_s
3.787
4.019
count_value_reg2_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_12_s0
3.583
3.785
n69_s
3.787
4.019
count_value_reg2_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_14_s0
3.583
3.785
n67_s
3.787
4.019
count_value_reg2_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_18_s0
3.583
3.785
n63_s
3.787
4.019
count_value_reg2_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_20_s0
3.583
3.785
n61_s
3.787
4.019
count_value_reg2_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_0_s0
3.583
3.785
n30_s2
3.787
4.019
count_value_reg_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_6_s0
3.583
3.785
n24_s
3.787
4.019
count_value_reg_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n22_s
3.787
4.019
count_value_reg_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n18_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_14_s0
3.583
3.785
n16_s
3.787
4.019
count_value_reg_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n12_s
3.787
4.019
count_value_reg_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n10_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.539
4.133
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_3_s0
3.583
3.784
n78_s
3.901
4.133
count_value_reg2_3_s0
4.133
=====
HOLD
0.539
4.133
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_4_s0
3.583
3.784
n77_s
3.901
4.133
count_value_reg2_4_s0
4.133
=====
HOLD
0.539
4.133
3.594
Clock_ibuf
0.000
1.392
count_value_reg_3_s0
3.583
3.784
n27_s
3.901
4.133
count_value_reg_3_s0
4.133
=====
HOLD
0.539
4.133
3.594
Clock_ibuf
0.000
1.392
count_value_reg_4_s0
3.583
3.784
n26_s
3.901
4.133
count_value_reg_4_s0
4.133
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_23_s0
3.583
3.784
n7_s
3.904
4.136
count_value_reg_23_s0
4.136
