// Seed: 4252037898
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    output wor id_3,
    input wire id_4,
    input tri1 id_5
    , id_15,
    input wand id_6,
    input uwire id_7,
    output tri0 id_8,
    output supply0 id_9,
    output uwire id_10,
    input supply1 id_11,
    output supply0 id_12,
    output supply1 id_13
);
  wire id_16;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output wand id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output wire id_6,
    output supply0 id_7,
    output wor id_8,
    output tri0 id_9,
    output tri0 id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_8,
      id_5,
      id_5,
      id_5,
      id_3,
      id_1,
      id_0,
      id_0,
      id_4,
      id_1,
      id_7
  );
endmodule
