Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd" in Library work.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dm_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dqs_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dq_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd" in Library work.
Architecture arc_dqs_delay of Entity ddr2_ram_core_dqs_delay is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_fifo_0_wr_en_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_fifo_1_wr_en_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_wr_gray_cntr is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_rd_gray_cntr is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_ram8d_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd" in Library work.
Architecture arc_cal_ctl of Entity ddr2_ram_core_cal_ctl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd" in Library work.
Architecture arc_tap_dly of Entity ddr2_ram_core_tap_dly is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_controller_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_path_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_read_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_read_controller_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_write_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_clk_dcm is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_cal_top is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_controller_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_path_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Write_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_write_vhdl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Read_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_read_vhdl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_top_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure_top is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/BLOCKRAM.vhd" in Library work.
Architecture behavioral of Entity blockram is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Control_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_control_vhdl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/leitwerk_v3.vhd" in Library work.
Architecture leitwerk_1 of Entity leitwerk is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ClockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/Clock_VHDL.vhd" in Library work.
Architecture verhalten of Entity clock_vhdl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/clk133m_dcm.vhd" in Library work.
Architecture behavioral of Entity clk133m_dcm is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd" in Library work.
Architecture behaviour of Entity vga is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ipcore_dir/vga_clk.vhd" in Library work.
Architecture behavioral of Entity vga_clk is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CPU.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd" in Library work.
ERROR:HDLParsers:3384 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd" Line 174. Size mismatch.  String literal "0000" is of size 4 but is expected to be of size 8.
ERROR:HDLParsers:3384 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd" Line 176. Size mismatch.  String literal "0000" is of size 4 but is expected to be of size 8.
ERROR:HDLParsers:3384 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd" Line 178. Size mismatch.  String literal "0000" is of size 4 but is expected to be of size 8.
--> 

Total memory usage is 303976 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

