<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1N-1" package="QFN48" speed="6" partNumber="GW1N-LV1QN48C6/I5"/>
    <FileList>
        <File path="F:\hardware_design\gowin_fpga_clock\src\Buzzer.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\Divider.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\Dividerother.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\KeyPress.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\KeyValue.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\SEG_LUT.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\centerctrl.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\counter10.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\counter24.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\counter6.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\dht11.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\gowin_prom\ascii_pROM.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\lcd_init.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\lcd_show_char.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\lcd_write.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\show_string_number_ctrl.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v" type="verilog"/>
        <File path="F:\hardware_design\gowin_fpga_clock\src\ClockStatus.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="dsp_balance" value="0"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="F:\hardware_design\gowin_fpga_clock\impl\gwsynthesis\SPIlcd_prj.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="spi_st7735lcd"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
